; ModuleID = '0iep2v15miwzb1tud42cloh1g'
source_filename = "0iep2v15miwzb1tud42cloh1g"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_c93152ab6860bf5b4caa5d7e7973bde6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00%\00\00\00\0D\00\00\00" }>, align 8
@alloc_46e1d139ba793fd6f31295c1a99a56c9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00&\00\00\00\13\00\00\00" }>, align 8
@alloc_2f8634760784bdab8d450ddc5940e55b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00G\00\00\00\0F\00\00\00" }>, align 8
@alloc_ca9c7a8ec747e6a07d2425f3cbee161b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00H\00\00\00\0D\00\00\00" }>, align 8
@alloc_ffb9ea03d99fd6f28b2844f96992a5de = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00K\00\00\00\0D\00\00\00" }>, align 8
@alloc_7974c47f3f9cd990293da5f08b2161b9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00L\00\00\001\00\00\00" }>, align 8
@alloc_628e37eba0fc498b7c3dd45f913fbea3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00L\00\00\00\09\00\00\00" }>, align 8
@alloc_aad6a7ea00be134f0bfe49f2d0335e77 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00M\00\00\001\00\00\00" }>, align 8
@alloc_35d90a707abd40a3ae5b455348d0ea81 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00M\00\00\00\09\00\00\00" }>, align 8
@alloc_987ef5f37182fe8978db2835e67d96e9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00P\00\00\00\09\00\00\00" }>, align 8
@alloc_aeb3c14003889449b31c82852abdbe0d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00S\00\00\00\10\00\00\00" }>, align 8
@alloc_ba91a8dc47857fc321101bac121c4978 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00T\00\00\00\15\00\00\00" }>, align 8
@alloc_1b48139f4602dc5791272fe81465598a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00U\00\00\00\17\00\00\00" }>, align 8
@alloc_e5e948c27135157d82a33f56d4c0fd55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00W\00\00\00%\00\00\00" }>, align 8
@alloc_82c269c76d83016dabfe0e879afd8e67 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00W\00\00\00\11\00\00\00" }>, align 8
@alloc_4db75c967427a2b0c33df6cd1601c252 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00X\00\00\00\11\00\00\00" }>, align 8
@alloc_524a4b3a563185859048264008401f55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00>\00\00\00\1B\00\00\00" }>, align 8
@alloc_12949963044e42ed685d8cd48be299bf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00>\00\00\00\09\00\00\00" }>, align 8
@alloc_f94f1a7afaae4d87c0ab375c2dc956a6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00?\00\00\00\09\00\00\00" }>, align 8
@alloc_80be1f8f68ed85156a5e366357ba62bf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00@\00\00\00\09\00\00\00" }>, align 8
@alloc_03478559f083bec4c2278bcebf688065 = private unnamed_addr constant [31 x i8] c"Enter the number of vertices: \00", align 1
@alloc_29ed537247e09eb24cd632ece7b53ec7 = private unnamed_addr constant [5 x i8] c" %hd\00", align 1
@alloc_a6eedfd51f7beb4211269418f7582fe0 = private unnamed_addr constant [9 x i8] c"V <= MAX\00", align 1
@alloc_9b6376e46a4c59060fe6c611c37dfca6 = private unnamed_addr constant [14 x i8] c"program_007.c\00", align 1
@alloc_4ad2c12237834672676e72563dfe7d89 = private unnamed_addr constant [62 x i8] c"void user_graph(uint16_t (*)[20], uint16_t (*)[20], uint16_t)\00", align 1
@alloc_69fb0fe293a5bc8945c9f54a319d9a24 = private unnamed_addr constant [22 x i8] c"Enter the adj matrix\0A\00", align 1
@alloc_d7f98807e6c3bc964111eaaa68dc3910 = private unnamed_addr constant [24 x i8] c"minimum spanning tree:\0A\00", align 1
@alloc_f3588b28b94f0809fcc8d717033d3e48 = private unnamed_addr constant [2 x i8] c"\0A\00", align 1
@alloc_2f0628688128286a611d8edba0f63769 = private unnamed_addr constant [4 x i8] c"%d\09\00", align 1
@alloc_342b507c9beb093c6b1574affdc2c9fd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\F5\00\00\00\11\00\00\00" }>, align 8
@alloc_14320df72a0924ebc392ca5f965eb3c5 = private unnamed_addr constant [12 x i8] c"G[%d][%d]: \00", align 1
@alloc_ac0e511e3e092b5f8a319299dba451cd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\E0\00\00\00\17\00\00\00" }>, align 8
@alloc_fa5d5e9a09ee90d32021da800cd401a8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\E0\00\00\00\11\00\00\00" }>, align 8
@alloc_97dde4d4bdf2f4d1a3806f0069d67d16 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\E3\00\00\00\10\00\00\00" }>, align 8
@alloc_ed44176eda5efdbc5f9b519075184915 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\E4\00\00\00\11\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17hf03cc8411b80f919E() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #8
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; Function Attrs: nounwind nonlazybind
define zeroext i16 @minimum(ptr %arr, i16 zeroext %N) unnamed_addr #2 {
start:
  %i = alloca [2 x i8], align 2
  %min = alloca [2 x i8], align 2
  %index = alloca [2 x i8], align 2
  store i16 0, ptr %index, align 2
  store i16 999, ptr %min, align 2
  store i16 0, ptr %i, align 2
  br label %bb1

bb1:                                              ; preds = %bb6, %start
  %_8 = load i16, ptr %i, align 2
  %_7 = zext i16 %_8 to i32
  %_9 = zext i16 %N to i32
  %_6 = icmp slt i32 %_7, %_9
  br i1 %_6, label %bb2, label %bb8

bb8:                                              ; preds = %bb1
  %_0 = load i16, ptr %index, align 2
  ret i16 %_0

bb2:                                              ; preds = %bb1
  %_15 = load i16, ptr %i, align 2
  %_14 = zext i16 %_15 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %arr, i64 %_14, i64 2) #9
  %_0.i5 = getelementptr inbounds i16, ptr %arr, i64 %_14
  %_32 = ptrtoint ptr %_0.i5 to i64
  %_35 = and i64 %_32, 1
  %_36 = icmp eq i64 %_35, 0
  br i1 %_36, label %bb10, label %panic

bb10:                                             ; preds = %bb2
  %_38 = ptrtoint ptr %_0.i5 to i64
  %_41 = icmp eq i64 %_38, 0
  %_42 = and i1 %_41, true
  %_43 = xor i1 %_42, true
  br i1 %_43, label %bb11, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_32, ptr align 8 @alloc_c93152ab6860bf5b4caa5d7e7973bde6) #8
  unreachable

bb11:                                             ; preds = %bb10
  %_12 = load i16, ptr %_0.i5, align 2
  %_11 = zext i16 %_12 to i32
  %_17 = load i16, ptr %min, align 2
  %_16 = zext i16 %_17 to i32
  %_10 = icmp slt i32 %_11, %_16
  br i1 %_10, label %bb4, label %bb6

panic1:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c93152ab6860bf5b4caa5d7e7973bde6) #8
  unreachable

bb6:                                              ; preds = %bb12, %bb11
  %_24 = load i16, ptr %i, align 2
  %_0.i = add i16 %_24, 1
  store i16 %_0.i, ptr %i, align 2
  br label %bb1

bb4:                                              ; preds = %bb11
  %_21 = load i16, ptr %i, align 2
  %_20 = zext i16 %_21 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %arr, i64 %_20, i64 2) #9
  %_0.i4 = getelementptr inbounds i16, ptr %arr, i64 %_20
  %_26 = ptrtoint ptr %_0.i4 to i64
  %_29 = and i64 %_26, 1
  %_30 = icmp eq i64 %_29, 0
  br i1 %_30, label %bb9, label %panic2

bb9:                                              ; preds = %bb4
  %_45 = ptrtoint ptr %_0.i4 to i64
  %_48 = icmp eq i64 %_45, 0
  %_49 = and i1 %_48, true
  %_50 = xor i1 %_49, true
  br i1 %_50, label %bb12, label %panic3

panic2:                                           ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_26, ptr align 8 @alloc_46e1d139ba793fd6f31295c1a99a56c9) #8
  unreachable

bb12:                                             ; preds = %bb9
  %_18 = load i16, ptr %_0.i4, align 2
  store i16 %_18, ptr %min, align 2
  %_22 = load i16, ptr %i, align 2
  store i16 %_22, ptr %index, align 2
  br label %bb6

panic3:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_46e1d139ba793fd6f31295c1a99a56c9) #8
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @prim(ptr %G, ptr %MST, i16 zeroext %V) unnamed_addr #2 {
start:
  %i_0 = alloca [2 x i8], align 2
  %i = alloca [2 x i8], align 2
  %no_of_edges = alloca [2 x i8], align 2
  %V_t = alloca [40 x i8], align 2
  %path = alloca [40 x i8], align 2
  %E_t = alloca [40 x i8], align 2
  %v = alloca [2 x i8], align 2
  %u = alloca [2 x i8], align 2
  store i16 0, ptr %u, align 2
  store i16 0, ptr %v, align 2
  call void @llvm.memset.p0.i64(ptr align 2 %E_t, i8 0, i64 40, i1 false)
  call void @llvm.memset.p0.i64(ptr align 2 %path, i8 0, i64 40, i1 false)
  call void @llvm.memset.p0.i64(ptr align 2 %V_t, i8 0, i64 40, i1 false)
  store i16 0, ptr %no_of_edges, align 2
  %0 = getelementptr inbounds nuw i16, ptr %E_t, i64 0
  store i16 0, ptr %0, align 2
  %1 = getelementptr inbounds nuw i16, ptr %V_t, i64 0
  store i16 1, ptr %1, align 2
  store i16 1, ptr %i, align 2
  br label %bb3

bb3:                                              ; preds = %bb9, %start
  %_17 = load i16, ptr %i, align 2
  %_16 = zext i16 %_17 to i32
  %_18 = zext i16 %V to i32
  %_15 = icmp slt i32 %_16, %_18
  br i1 %_15, label %bb4, label %bb11

bb11:                                             ; preds = %bb3
  %_37 = zext i16 %V to i32
  %_36 = sub i32 %_37, 1
  %2 = trunc i32 %_36 to i16
  store i16 %2, ptr %no_of_edges, align 2
  br label %bb12

bb4:                                              ; preds = %bb3
  %_22 = load i16, ptr %i, align 2
  %_21 = zext i16 %_22 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %G, i64 %_21, i64 40) #9
  %_0.i29 = getelementptr inbounds [20 x i16], ptr %G, i64 %_21
  %_151 = ptrtoint ptr %_0.i29 to i64
  %_154 = and i64 %_151, 1
  %_155 = icmp eq i64 %_154, 0
  br i1 %_155, label %bb51, label %panic22

bb12:                                             ; preds = %bb32, %bb11
  %_40 = load i16, ptr %no_of_edges, align 2
  %_39 = zext i16 %_40 to i32
  %_38 = icmp sgt i32 %_39, 0
  br i1 %_38, label %bb13, label %bb46

bb46:                                             ; preds = %bb12
  ret void

bb13:                                             ; preds = %bb12
  %_41 = call zeroext i16 @minimum(ptr %E_t, i16 zeroext %V) #9
  store i16 %_41, ptr %u, align 2
  br label %bb16

bb16:                                             ; preds = %bb19, %bb13
  %_48 = load i16, ptr %u, align 2
  %_47 = zext i16 %_48 to i64
  %_49 = icmp ult i64 %_47, 20
  br i1 %_49, label %bb17, label %panic

bb17:                                             ; preds = %bb16
  %3 = getelementptr inbounds nuw i16, ptr %V_t, i64 %_47
  %_46 = load i16, ptr %3, align 2
  %_45 = zext i16 %_46 to i32
  %4 = icmp eq i32 %_45, 1
  br i1 %4, label %bb18, label %bb22

panic:                                            ; preds = %bb16
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_47, i64 20, ptr align 8 @alloc_2f8634760784bdab8d450ddc5940e55b) #8
  unreachable

bb18:                                             ; preds = %bb17
  %_51 = load i16, ptr %u, align 2
  %_50 = zext i16 %_51 to i64
  %_52 = icmp ult i64 %_50, 20
  br i1 %_52, label %bb19, label %panic1

bb22:                                             ; preds = %bb17
  %_59 = load i16, ptr %u, align 2
  %_58 = zext i16 %_59 to i64
  %_60 = icmp ult i64 %_58, 20
  br i1 %_60, label %bb23, label %panic2

bb19:                                             ; preds = %bb18
  %5 = getelementptr inbounds nuw i16, ptr %E_t, i64 %_50
  store i16 999, ptr %5, align 2
  %_53 = call zeroext i16 @minimum(ptr %E_t, i16 zeroext %V) #9
  store i16 %_53, ptr %u, align 2
  br label %bb16

panic1:                                           ; preds = %bb18
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_50, i64 20, ptr align 8 @alloc_ca9c7a8ec747e6a07d2425f3cbee161b) #8
  unreachable

bb23:                                             ; preds = %bb22
  %6 = getelementptr inbounds nuw i16, ptr %path, i64 %_58
  %_57 = load i16, ptr %6, align 2
  store i16 %_57, ptr %v, align 2
  %_63 = load i16, ptr %u, align 2
  %_62 = zext i16 %_63 to i64
  %_64 = icmp ult i64 %_62, 20
  br i1 %_64, label %bb24, label %panic3

panic2:                                           ; preds = %bb22
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_58, i64 20, ptr align 8 @alloc_ffb9ea03d99fd6f28b2844f96992a5de) #8
  unreachable

bb24:                                             ; preds = %bb23
  %7 = getelementptr inbounds nuw i16, ptr %E_t, i64 %_62
  %_61 = load i16, ptr %7, align 2
  %_67 = load i16, ptr %v, align 2
  %_66 = zext i16 %_67 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %MST, i64 %_66, i64 40) #9
  %_0.i33 = getelementptr inbounds [20 x i16], ptr %MST, i64 %_66
  %_69 = load i16, ptr %u, align 2
  %_68 = zext i16 %_69 to i64
  %_70 = icmp ult i64 %_68, 20
  br i1 %_70, label %bb26, label %panic4

panic3:                                           ; preds = %bb23
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_62, i64 20, ptr align 8 @alloc_7974c47f3f9cd990293da5f08b2161b9) #8
  unreachable

bb26:                                             ; preds = %bb24
  %_145 = ptrtoint ptr %_0.i33 to i64
  %_148 = and i64 %_145, 1
  %_149 = icmp eq i64 %_148, 0
  br i1 %_149, label %bb50, label %panic5

panic4:                                           ; preds = %bb24
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_68, i64 20, ptr align 8 @alloc_628e37eba0fc498b7c3dd45f913fbea3) #8
  unreachable

bb50:                                             ; preds = %bb26
  %_164 = ptrtoint ptr %_0.i33 to i64
  %_167 = icmp eq i64 %_164, 0
  %_168 = and i1 %_167, true
  %_169 = xor i1 %_168, true
  br i1 %_169, label %bb53, label %panic6

panic5:                                           ; preds = %bb26
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_145, ptr align 8 @alloc_628e37eba0fc498b7c3dd45f913fbea3) #8
  unreachable

bb53:                                             ; preds = %bb50
  %8 = getelementptr inbounds nuw i16, ptr %_0.i33, i64 %_68
  store i16 %_61, ptr %8, align 2
  %_73 = load i16, ptr %u, align 2
  %_72 = zext i16 %_73 to i64
  %_74 = icmp ult i64 %_72, 20
  br i1 %_74, label %bb27, label %panic7

panic6:                                           ; preds = %bb50
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_628e37eba0fc498b7c3dd45f913fbea3) #8
  unreachable

bb27:                                             ; preds = %bb53
  %9 = getelementptr inbounds nuw i16, ptr %E_t, i64 %_72
  %_71 = load i16, ptr %9, align 2
  %_77 = load i16, ptr %u, align 2
  %_76 = zext i16 %_77 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %MST, i64 %_76, i64 40) #9
  %_0.i32 = getelementptr inbounds [20 x i16], ptr %MST, i64 %_76
  %_79 = load i16, ptr %v, align 2
  %_78 = zext i16 %_79 to i64
  %_80 = icmp ult i64 %_78, 20
  br i1 %_80, label %bb29, label %panic8

panic7:                                           ; preds = %bb53
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_72, i64 20, ptr align 8 @alloc_aad6a7ea00be134f0bfe49f2d0335e77) #8
  unreachable

bb29:                                             ; preds = %bb27
  %_139 = ptrtoint ptr %_0.i32 to i64
  %_142 = and i64 %_139, 1
  %_143 = icmp eq i64 %_142, 0
  br i1 %_143, label %bb49, label %panic9

panic8:                                           ; preds = %bb27
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_78, i64 20, ptr align 8 @alloc_35d90a707abd40a3ae5b455348d0ea81) #8
  unreachable

bb49:                                             ; preds = %bb29
  %_171 = ptrtoint ptr %_0.i32 to i64
  %_174 = icmp eq i64 %_171, 0
  %_175 = and i1 %_174, true
  %_176 = xor i1 %_175, true
  br i1 %_176, label %bb54, label %panic10

panic9:                                           ; preds = %bb29
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_139, ptr align 8 @alloc_35d90a707abd40a3ae5b455348d0ea81) #8
  unreachable

bb54:                                             ; preds = %bb49
  %10 = getelementptr inbounds nuw i16, ptr %_0.i32, i64 %_78
  store i16 %_71, ptr %10, align 2
  %_82 = load i16, ptr %no_of_edges, align 2
  %_0.i28 = sub i16 %_82, 1
  store i16 %_0.i28, ptr %no_of_edges, align 2
  %_84 = load i16, ptr %u, align 2
  %_83 = zext i16 %_84 to i64
  %_85 = icmp ult i64 %_83, 20
  br i1 %_85, label %bb31, label %panic11

panic10:                                          ; preds = %bb49
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_35d90a707abd40a3ae5b455348d0ea81) #8
  unreachable

bb31:                                             ; preds = %bb54
  %11 = getelementptr inbounds nuw i16, ptr %V_t, i64 %_83
  store i16 1, ptr %11, align 2
  store i16 1, ptr %i_0, align 2
  br label %bb32

panic11:                                          ; preds = %bb54
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_83, i64 20, ptr align 8 @alloc_987ef5f37182fe8978db2835e67d96e9) #8
  unreachable

bb32:                                             ; preds = %bb44, %bb31
  %_89 = load i16, ptr %i_0, align 2
  %_88 = zext i16 %_89 to i32
  %_90 = zext i16 %V to i32
  %_87 = icmp slt i32 %_88, %_90
  br i1 %_87, label %bb33, label %bb12

bb33:                                             ; preds = %bb32
  %_94 = load i16, ptr %i_0, align 2
  %_93 = zext i16 %_94 to i64
  %_95 = icmp ult i64 %_93, 20
  br i1 %_95, label %bb34, label %panic12

bb34:                                             ; preds = %bb33
  %12 = getelementptr inbounds nuw i16, ptr %V_t, i64 %_93
  %_92 = load i16, ptr %12, align 2
  %_91 = zext i16 %_92 to i32
  %13 = icmp eq i32 %_91, 0
  br i1 %13, label %bb35, label %bb44

panic12:                                          ; preds = %bb33
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_93, i64 20, ptr align 8 @alloc_aeb3c14003889449b31c82852abdbe0d) #8
  unreachable

bb35:                                             ; preds = %bb34
  %_101 = load i16, ptr %u, align 2
  %_100 = zext i16 %_101 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %G, i64 %_100, i64 40) #9
  %_0.i31 = getelementptr inbounds [20 x i16], ptr %G, i64 %_100
  %_103 = load i16, ptr %i_0, align 2
  %_102 = zext i16 %_103 to i64
  %_104 = icmp ult i64 %_102, 20
  br i1 %_104, label %bb37, label %panic13

bb44:                                             ; preds = %bb43, %bb38, %bb34
  %_125 = load i16, ptr %i_0, align 2
  %_0.i27 = add i16 %_125, 1
  store i16 %_0.i27, ptr %i_0, align 2
  br label %bb32

bb37:                                             ; preds = %bb35
  %_133 = ptrtoint ptr %_0.i31 to i64
  %_136 = and i64 %_133, 1
  %_137 = icmp eq i64 %_136, 0
  br i1 %_137, label %bb48, label %panic14

panic13:                                          ; preds = %bb35
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_102, i64 20, ptr align 8 @alloc_ba91a8dc47857fc321101bac121c4978) #8
  unreachable

bb48:                                             ; preds = %bb37
  %_178 = ptrtoint ptr %_0.i31 to i64
  %_181 = icmp eq i64 %_178, 0
  %_182 = and i1 %_181, true
  %_183 = xor i1 %_182, true
  br i1 %_183, label %bb55, label %panic15

panic14:                                          ; preds = %bb37
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_133, ptr align 8 @alloc_ba91a8dc47857fc321101bac121c4978) #8
  unreachable

bb55:                                             ; preds = %bb48
  %14 = getelementptr inbounds nuw i16, ptr %_0.i31, i64 %_102
  %_98 = load i16, ptr %14, align 2
  %_97 = zext i16 %_98 to i32
  %_108 = load i16, ptr %i_0, align 2
  %_107 = zext i16 %_108 to i64
  %_109 = icmp ult i64 %_107, 20
  br i1 %_109, label %bb38, label %panic16

panic15:                                          ; preds = %bb48
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ba91a8dc47857fc321101bac121c4978) #8
  unreachable

bb38:                                             ; preds = %bb55
  %15 = getelementptr inbounds nuw i16, ptr %E_t, i64 %_107
  %_106 = load i16, ptr %15, align 2
  %_105 = zext i16 %_106 to i32
  %_96 = icmp slt i32 %_97, %_105
  br i1 %_96, label %bb39, label %bb44

panic16:                                          ; preds = %bb55
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_107, i64 20, ptr align 8 @alloc_1b48139f4602dc5791272fe81465598a) #8
  unreachable

bb39:                                             ; preds = %bb38
  %_113 = load i16, ptr %u, align 2
  %_112 = zext i16 %_113 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %G, i64 %_112, i64 40) #9
  %_0.i30 = getelementptr inbounds [20 x i16], ptr %G, i64 %_112
  %_115 = load i16, ptr %i_0, align 2
  %_114 = zext i16 %_115 to i64
  %_116 = icmp ult i64 %_114, 20
  br i1 %_116, label %bb41, label %panic17

bb41:                                             ; preds = %bb39
  %_127 = ptrtoint ptr %_0.i30 to i64
  %_130 = and i64 %_127, 1
  %_131 = icmp eq i64 %_130, 0
  br i1 %_131, label %bb47, label %panic18

panic17:                                          ; preds = %bb39
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_114, i64 20, ptr align 8 @alloc_e5e948c27135157d82a33f56d4c0fd55) #8
  unreachable

bb47:                                             ; preds = %bb41
  %_185 = ptrtoint ptr %_0.i30 to i64
  %_188 = icmp eq i64 %_185, 0
  %_189 = and i1 %_188, true
  %_190 = xor i1 %_189, true
  br i1 %_190, label %bb56, label %panic19

panic18:                                          ; preds = %bb41
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_127, ptr align 8 @alloc_e5e948c27135157d82a33f56d4c0fd55) #8
  unreachable

bb56:                                             ; preds = %bb47
  %16 = getelementptr inbounds nuw i16, ptr %_0.i30, i64 %_114
  %_110 = load i16, ptr %16, align 2
  %_118 = load i16, ptr %i_0, align 2
  %_117 = zext i16 %_118 to i64
  %_119 = icmp ult i64 %_117, 20
  br i1 %_119, label %bb42, label %panic20

panic19:                                          ; preds = %bb47
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e5e948c27135157d82a33f56d4c0fd55) #8
  unreachable

bb42:                                             ; preds = %bb56
  %17 = getelementptr inbounds nuw i16, ptr %E_t, i64 %_117
  store i16 %_110, ptr %17, align 2
  %_120 = load i16, ptr %v, align 2
  %_122 = load i16, ptr %i_0, align 2
  %_121 = zext i16 %_122 to i64
  %_123 = icmp ult i64 %_121, 20
  br i1 %_123, label %bb43, label %panic21

panic20:                                          ; preds = %bb56
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_117, i64 20, ptr align 8 @alloc_82c269c76d83016dabfe0e879afd8e67) #8
  unreachable

bb43:                                             ; preds = %bb42
  %18 = getelementptr inbounds nuw i16, ptr %path, i64 %_121
  store i16 %_120, ptr %18, align 2
  br label %bb44

panic21:                                          ; preds = %bb42
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_121, i64 20, ptr align 8 @alloc_4db75c967427a2b0c33df6cd1601c252) #8
  unreachable

bb51:                                             ; preds = %bb4
  %_157 = ptrtoint ptr %_0.i29 to i64
  %_160 = icmp eq i64 %_157, 0
  %_161 = and i1 %_160, true
  %_162 = xor i1 %_161, true
  br i1 %_162, label %bb52, label %panic23

panic22:                                          ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_151, ptr align 8 @alloc_524a4b3a563185859048264008401f55) #8
  unreachable

bb52:                                             ; preds = %bb51
  %19 = getelementptr inbounds nuw i16, ptr %_0.i29, i64 0
  %_19 = load i16, ptr %19, align 2
  %_26 = load i16, ptr %i, align 2
  %_25 = zext i16 %_26 to i64
  %_27 = icmp ult i64 %_25, 20
  br i1 %_27, label %bb7, label %panic24

panic23:                                          ; preds = %bb51
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_524a4b3a563185859048264008401f55) #8
  unreachable

bb7:                                              ; preds = %bb52
  %20 = getelementptr inbounds nuw i16, ptr %E_t, i64 %_25
  store i16 %_19, ptr %20, align 2
  %_29 = load i16, ptr %i, align 2
  %_28 = zext i16 %_29 to i64
  %_30 = icmp ult i64 %_28, 20
  br i1 %_30, label %bb8, label %panic25

panic24:                                          ; preds = %bb52
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_25, i64 20, ptr align 8 @alloc_12949963044e42ed685d8cd48be299bf) #8
  unreachable

bb8:                                              ; preds = %bb7
  %21 = getelementptr inbounds nuw i16, ptr %path, i64 %_28
  store i16 0, ptr %21, align 2
  %_32 = load i16, ptr %i, align 2
  %_31 = zext i16 %_32 to i64
  %_33 = icmp ult i64 %_31, 20
  br i1 %_33, label %bb9, label %panic26

panic25:                                          ; preds = %bb7
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_28, i64 20, ptr align 8 @alloc_f94f1a7afaae4d87c0ab375c2dc956a6) #8
  unreachable

bb9:                                              ; preds = %bb8
  %22 = getelementptr inbounds nuw i16, ptr %V_t, i64 %_31
  store i16 0, ptr %22, align 2
  %_35 = load i16, ptr %i, align 2
  %_0.i = add i16 %_35, 1
  store i16 %_0.i, ptr %i, align 2
  br label %bb3

panic26:                                          ; preds = %bb8
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_31, i64 20, ptr align 8 @alloc_80be1f8f68ed85156a5e366357ba62bf) #8
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @user_graph(ptr %G, ptr %MST, i16 zeroext %0) unnamed_addr #2 {
start:
  %j = alloca [2 x i8], align 2
  %i = alloca [2 x i8], align 2
  %V = alloca [2 x i8], align 2
  store i16 %0, ptr %V, align 2
  %_4 = call i32 (ptr, ...) @printf(ptr @alloc_03478559f083bec4c2278bcebf688065) #9
  %_9 = call i32 (ptr, ...) @scanf(ptr @alloc_29ed537247e09eb24cd632ece7b53ec7, ptr %V) #9
  %_18 = load i16, ptr %V, align 2
  %_17 = zext i16 %_18 to i32
  %_16 = icmp sle i32 %_17, 20
  br i1 %_16, label %bb3, label %bb4

bb4:                                              ; preds = %start
  call void @__assert_fail(ptr @alloc_a6eedfd51f7beb4211269418f7582fe0, ptr @alloc_9b6376e46a4c59060fe6c611c37dfca6, i32 150, ptr @alloc_4ad2c12237834672676e72563dfe7d89) #8
  unreachable

bb3:                                              ; preds = %start
  %_33 = call i32 (ptr, ...) @printf(ptr @alloc_69fb0fe293a5bc8945c9f54a319d9a24) #9
  store i16 0, ptr %i, align 2
  store i16 0, ptr %j, align 2
  store i16 0, ptr %i, align 2
  br label %bb7

bb7:                                              ; preds = %bb23, %bb3
  %_42 = load i16, ptr %i, align 2
  %_41 = zext i16 %_42 to i32
  %_44 = load i16, ptr %V, align 2
  %_43 = zext i16 %_44 to i32
  %_40 = icmp slt i32 %_41, %_43
  br i1 %_40, label %bb8, label %bb25

bb25:                                             ; preds = %bb7
  %_94 = load i16, ptr %V, align 2
  call void @prim(ptr %G, ptr %MST, i16 zeroext %_94) #9
  %_95 = call i32 (ptr, ...) @printf(ptr @alloc_d7f98807e6c3bc964111eaaa68dc3910) #9
  store i16 0, ptr %i, align 2
  br label %bb28

bb8:                                              ; preds = %bb7
  store i16 0, ptr %j, align 2
  br label %bb9

bb28:                                             ; preds = %bb37, %bb25
  %_102 = load i16, ptr %i, align 2
  %_101 = zext i16 %_102 to i32
  %_104 = load i16, ptr %V, align 2
  %_103 = zext i16 %_104 to i32
  %_100 = icmp slt i32 %_101, %_103
  br i1 %_100, label %bb29, label %bb39

bb39:                                             ; preds = %bb28
  ret void

bb29:                                             ; preds = %bb28
  %_105 = call i32 (ptr, ...) @printf(ptr @alloc_f3588b28b94f0809fcc8d717033d3e48) #9
  store i16 0, ptr %j, align 2
  br label %bb31

bb31:                                             ; preds = %bb45, %bb29
  %_112 = load i16, ptr %j, align 2
  %_111 = zext i16 %_112 to i32
  %_114 = load i16, ptr %V, align 2
  %_113 = zext i16 %_114 to i32
  %_110 = icmp slt i32 %_111, %_113
  br i1 %_110, label %bb32, label %bb37

bb37:                                             ; preds = %bb31
  %_131 = load i16, ptr %i, align 2
  %_0.i13 = add i16 %_131, 1
  store i16 %_0.i13, ptr %i, align 2
  br label %bb28

bb32:                                             ; preds = %bb31
  %_124 = load i16, ptr %i, align 2
  %_123 = zext i16 %_124 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %MST, i64 %_123, i64 40) #9
  %_0.i18 = getelementptr inbounds [20 x i16], ptr %MST, i64 %_123
  %_126 = load i16, ptr %j, align 2
  %_125 = zext i16 %_126 to i64
  %_127 = icmp ult i64 %_125, 20
  br i1 %_127, label %bb34, label %panic

bb34:                                             ; preds = %bb32
  %_133 = ptrtoint ptr %_0.i18 to i64
  %_136 = and i64 %_133, 1
  %_137 = icmp eq i64 %_136, 0
  br i1 %_137, label %bb40, label %panic1

panic:                                            ; preds = %bb32
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_125, i64 20, ptr align 8 @alloc_342b507c9beb093c6b1574affdc2c9fd) #8
  unreachable

bb40:                                             ; preds = %bb34
  %_165 = ptrtoint ptr %_0.i18 to i64
  %_168 = icmp eq i64 %_165, 0
  %_169 = and i1 %_168, true
  %_170 = xor i1 %_169, true
  br i1 %_170, label %bb45, label %panic2

panic1:                                           ; preds = %bb34
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_133, ptr align 8 @alloc_342b507c9beb093c6b1574affdc2c9fd) #8
  unreachable

bb45:                                             ; preds = %bb40
  %1 = getelementptr inbounds nuw i16, ptr %_0.i18, i64 %_125
  %_121 = load i16, ptr %1, align 2
  %_120 = zext i16 %_121 to i32
  %_115 = call i32 (ptr, ...) @printf(ptr @alloc_2f0628688128286a611d8edba0f63769, i32 %_120) #9
  %_129 = load i16, ptr %j, align 2
  %_0.i12 = add i16 %_129, 1
  store i16 %_0.i12, ptr %j, align 2
  br label %bb31

panic2:                                           ; preds = %bb40
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_342b507c9beb093c6b1574affdc2c9fd) #8
  unreachable

bb9:                                              ; preds = %bb21, %bb8
  %_47 = load i16, ptr %j, align 2
  %_46 = zext i16 %_47 to i32
  %_49 = load i16, ptr %V, align 2
  %_48 = zext i16 %_49 to i32
  %_45 = icmp slt i32 %_46, %_48
  br i1 %_45, label %bb10, label %bb23

bb23:                                             ; preds = %bb9
  %_92 = load i16, ptr %i, align 2
  %_0.i11 = add i16 %_92, 1
  store i16 %_0.i11, ptr %i, align 2
  br label %bb7

bb10:                                             ; preds = %bb9
  %_56 = load i16, ptr %i, align 2
  %_55 = zext i16 %_56 to i32
  %_58 = load i16, ptr %j, align 2
  %_57 = zext i16 %_58 to i32
  %_50 = call i32 (ptr, ...) @printf(ptr @alloc_14320df72a0924ebc392ca5f965eb3c5, i32 %_55, i32 %_57) #9
  %_72 = load i16, ptr %i, align 2
  %_71 = zext i16 %_72 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %G, i64 %_71, i64 40) #9
  %_0.i17 = getelementptr inbounds [20 x i16], ptr %G, i64 %_71
  %_177 = ptrtoint ptr %_0.i17 to i64
  %_178 = icmp eq i64 %_177, 0
  %_179 = and i1 %_178, true
  %_180 = xor i1 %_179, true
  br i1 %_180, label %bb47, label %panic3

bb47:                                             ; preds = %bb10
  %_74 = load i16, ptr %j, align 2
  %_73 = zext i16 %_74 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %_0.i17, i64 %_73, i64 2) #9
  %_0.i14 = getelementptr inbounds i16, ptr %_0.i17, i64 %_73
  %_172 = ptrtoint ptr %_0.i14 to i64
  %_173 = icmp eq i64 %_172, 0
  %_174 = and i1 %_173, true
  %_175 = xor i1 %_174, true
  br i1 %_175, label %bb46, label %panic4

panic3:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ac0e511e3e092b5f8a319299dba451cd) #8
  unreachable

bb46:                                             ; preds = %bb47
  %_59 = call i32 (ptr, ...) @scanf(ptr @alloc_29ed537247e09eb24cd632ece7b53ec7, ptr %_0.i14) #9
  %_79 = load i16, ptr %i, align 2
  %_78 = zext i16 %_79 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %G, i64 %_78, i64 40) #9
  %_0.i16 = getelementptr inbounds [20 x i16], ptr %G, i64 %_78
  %_81 = load i16, ptr %j, align 2
  %_80 = zext i16 %_81 to i64
  %_82 = icmp ult i64 %_80, 20
  br i1 %_82, label %bb17, label %panic5

panic4:                                           ; preds = %bb47
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_fa5d5e9a09ee90d32021da800cd401a8) #8
  unreachable

bb17:                                             ; preds = %bb46
  %_145 = ptrtoint ptr %_0.i16 to i64
  %_148 = and i64 %_145, 1
  %_149 = icmp eq i64 %_148, 0
  br i1 %_149, label %bb42, label %panic6

panic5:                                           ; preds = %bb46
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_80, i64 20, ptr align 8 @alloc_97dde4d4bdf2f4d1a3806f0069d67d16) #8
  unreachable

bb42:                                             ; preds = %bb17
  %_151 = ptrtoint ptr %_0.i16 to i64
  %_154 = icmp eq i64 %_151, 0
  %_155 = and i1 %_154, true
  %_156 = xor i1 %_155, true
  br i1 %_156, label %bb43, label %panic7

panic6:                                           ; preds = %bb17
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_145, ptr align 8 @alloc_97dde4d4bdf2f4d1a3806f0069d67d16) #8
  unreachable

bb43:                                             ; preds = %bb42
  %2 = getelementptr inbounds nuw i16, ptr %_0.i16, i64 %_80
  %_76 = load i16, ptr %2, align 2
  %_75 = zext i16 %_76 to i32
  %3 = icmp eq i32 %_75, 0
  br i1 %3, label %bb18, label %bb21

panic7:                                           ; preds = %bb42
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_97dde4d4bdf2f4d1a3806f0069d67d16) #8
  unreachable

bb18:                                             ; preds = %bb43
  %_85 = load i16, ptr %i, align 2
  %_84 = zext i16 %_85 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hb5ce9300a6406c4eE"(ptr %G, i64 %_84, i64 40) #9
  %_0.i15 = getelementptr inbounds [20 x i16], ptr %G, i64 %_84
  %_87 = load i16, ptr %j, align 2
  %_86 = zext i16 %_87 to i64
  %_88 = icmp ult i64 %_86, 20
  br i1 %_88, label %bb20, label %panic8

bb21:                                             ; preds = %bb44, %bb43
  %_90 = load i16, ptr %j, align 2
  %_0.i = add i16 %_90, 1
  store i16 %_0.i, ptr %j, align 2
  br label %bb9

bb20:                                             ; preds = %bb18
  %_139 = ptrtoint ptr %_0.i15 to i64
  %_142 = and i64 %_139, 1
  %_143 = icmp eq i64 %_142, 0
  br i1 %_143, label %bb41, label %panic9

panic8:                                           ; preds = %bb18
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_86, i64 20, ptr align 8 @alloc_ed44176eda5efdbc5f9b519075184915) #8
  unreachable

bb41:                                             ; preds = %bb20
  %_158 = ptrtoint ptr %_0.i15 to i64
  %_161 = icmp eq i64 %_158, 0
  %_162 = and i1 %_161, true
  %_163 = xor i1 %_162, true
  br i1 %_163, label %bb44, label %panic10

panic9:                                           ; preds = %bb20
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 2, i64 %_139, ptr align 8 @alloc_ed44176eda5efdbc5f9b519075184915) #8
  unreachable

bb44:                                             ; preds = %bb41
  %4 = getelementptr inbounds nuw i16, ptr %_0.i15, i64 %_86
  store i16 999, ptr %4, align 2
  br label %bb21

panic10:                                          ; preds = %bb41
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ed44176eda5efdbc5f9b519075184915) #8
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #6

; core::panicking::panic_bounds_check
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64, i64, ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare i32 @scanf(ptr, ...) unnamed_addr #2

; Function Attrs: noreturn nounwind nonlazybind
declare void @__assert_fail(ptr, ptr, i32, ptr) unnamed_addr #7

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #7 = { noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #8 = { noreturn nounwind }
attributes #9 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
