// Seed: 4138488226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  timeprecision 1ps;
  wire id_8 = id_8, id_9, id_10;
  wire id_11;
  wire id_12, id_13, id_14;
  wire id_15, id_16;
endmodule
module module_1 (
    input tri id_0
);
  logic [7:0] id_2;
  supply1 id_3;
  tri id_4, id_5, id_6, id_7;
  assign id_3 = id_6;
  assign id_6 = id_2[-1 : 1'b0];
  assign id_6 = ~id_7;
  parameter id_8 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9,
      id_6,
      id_4,
      id_7
  );
endmodule
