use m68k::core::memory::{AddressBus, LinearMemoryBus};
use m68k::{CpuCore, CpuType};
use std::time::Instant;

trait BenchBus: AddressBus {
    fn new() -> Self;
    fn write_word_at(&mut self, address: u32, value: u16);

    fn filled(opcode: u16) -> Self
    where
        Self: Sized,
    {
        let mut bus = Self::new();
        for addr in (0..0x10000).step_by(2) {
            bus.write_word_at(addr as u32, opcode);
        }
        bus
    }
}

struct PlainBenchBus {
    memory: [u8; 0x10000],
}

impl BenchBus for PlainBenchBus {
    fn new() -> Self {
        Self {
            memory: [0; 0x10000],
        }
    }

    fn write_word_at(&mut self, address: u32, value: u16) {
        let addr = (address as usize) & 0xFFFF;
        let bytes = value.to_be_bytes();
        self.memory[addr] = bytes[0];
        self.memory[(addr + 1) & 0xFFFF] = bytes[1];
    }
}

impl AddressBus for PlainBenchBus {
    fn read_byte(&mut self, address: u32) -> u8 {
        self.memory[(address as usize) & 0xFFFF]
    }

    fn read_word(&mut self, address: u32) -> u16 {
        let addr = (address as usize) & 0xFFFF;
        u16::from_be_bytes([self.memory[addr], self.memory[(addr + 1) & 0xFFFF]])
    }

    fn read_long(&mut self, address: u32) -> u32 {
        let addr = (address as usize) & 0xFFFF;
        u32::from_be_bytes([
            self.memory[addr],
            self.memory[(addr + 1) & 0xFFFF],
            self.memory[(addr + 2) & 0xFFFF],
            self.memory[(addr + 3) & 0xFFFF],
        ])
    }

    fn write_byte(&mut self, address: u32, value: u8) {
        self.memory[(address as usize) & 0xFFFF] = value;
    }

    fn write_word(&mut self, address: u32, value: u16) {
        self.write_word_at(address, value);
    }

    fn write_long(&mut self, address: u32, value: u32) {
        let addr = (address as usize) & 0xFFFF;
        let bytes = value.to_be_bytes();
        self.memory[addr] = bytes[0];
        self.memory[(addr + 1) & 0xFFFF] = bytes[1];
        self.memory[(addr + 2) & 0xFFFF] = bytes[2];
        self.memory[(addr + 3) & 0xFFFF] = bytes[3];
    }
}

impl BenchBus for LinearMemoryBus {
    fn new() -> Self {
        LinearMemoryBus::new(0x10000)
    }

    fn write_word_at(&mut self, address: u32, value: u16) {
        LinearMemoryBus::write_word_at(self, address, value);
    }
}

fn cpu_at_zero() -> CpuCore {
    let mut cpu = CpuCore::new();
    cpu.set_cpu_type(CpuType::M68000);
    cpu.set_sr(0x2700);
    cpu.pc = 0;
    cpu
}

fn bench_linear<B: BenchBus>(
    label: &str,
    name: &str,
    opcode: u16,
    cycles_per_instr: i32,
    instrs: u64,
) {
    let mut bus = B::filled(opcode);
    let mut cpu = cpu_at_zero();
    cpu.execute(&mut bus, 100_000 * cycles_per_instr);

    let mut cpu = cpu_at_zero();
    let cycles = (instrs as i32) * cycles_per_instr;
    let start = Instant::now();
    let used = cpu.execute(&mut bus, cycles);
    let elapsed = start.elapsed().as_secs_f64();
    println!(
        "{label:9} {name:18} {:8.1} M instr/s  cycles={used}",
        instrs as f64 / elapsed / 1_000_000.0
    );
}

fn bench_loop<B: BenchBus>(
    label: &str,
    name: &str,
    words: &[u16],
    cycles_per_iter: i32,
    instrs_per_iter: u64,
    iters: u64,
) {
    let mut bus = B::new();
    for (i, word) in words.iter().enumerate() {
        bus.write_word_at((i * 2) as u32, *word);
    }

    let mut cpu = cpu_at_zero();
    cpu.set_d(0, 3);
    cpu.set_d(1, 2);
    cpu.execute(&mut bus, 10_000 * cycles_per_iter);

    let mut cpu = cpu_at_zero();
    cpu.set_d(0, 3);
    cpu.set_d(1, 2);
    let cycles = (iters as i32) * cycles_per_iter;
    let instrs = iters * instrs_per_iter;
    let start = Instant::now();
    let used = cpu.execute(&mut bus, cycles);
    let elapsed = start.elapsed().as_secs_f64();
    println!(
        "{label:9} {name:18} {:8.1} M instr/s  cycles={used}",
        instrs as f64 / elapsed / 1_000_000.0
    );
}

fn bench_batch_loop(label: &str, name: &str, words: &[u16], instrs: u32) {
    bench_batch_loop_at(label, name, words, instrs, 0x100);
}

fn bench_batch_loop_at(label: &str, name: &str, words: &[u16], instrs: u32, code_base: usize) {
    let elapsed = measure_batch_loop_at(words, instrs, code_base);
    println!(
        "{label:9} {name:18} {:8.1} M instr/s",
        instrs as f64 / elapsed / 1_000_000.0
    );
}

fn measure_batch_loop_at(words: &[u16], instrs: u32, code_base: usize) -> f64 {
    let mut bus = LinearMemoryBus::new(0x10000);
    for (i, word) in words.iter().enumerate() {
        bus.write_word_at((code_base + i * 2) as u32, *word);
    }

    let prepare_cpu = || {
        let mut cpu = CpuCore::new();
        cpu.set_cpu_type(CpuType::M68040);
        cpu.set_sr(0x2700);
        cpu.pc = code_base as u32;
        cpu.set_a(0, 0x4000);
        cpu.set_a(5, 0x1000);
        cpu.set_a(6, 0x5000);
        cpu.set_a(7, 0x8000);
        cpu.set_d(2, 0x8000);
        cpu.set_d(7, 1);
        cpu
    };

    let mut warm_cpu = prepare_cpu();
    // Some callers always watch PC 0 as a clean-exit sentinel. An unrelated
    // watched PC must not force a nonzero self-loop to execute only one
    // iteration per native trace call.
    let warm = warm_cpu.run_batch(&mut bus, 5_000_000, &[0]);
    assert_eq!(warm.instructions, 5_000_000);

    let mut cpu = prepare_cpu();
    let start = Instant::now();
    let result = cpu.run_batch(&mut bus, instrs, &[0]);
    let elapsed = start.elapsed().as_secs_f64();
    assert_eq!(result.instructions, instrs);
    elapsed
}

fn bench_cycle_batch_loop(max_cycles: u64) {
    let words = [0x5280, 0x60FC]; // ADDQ.L #1,D0; BRA.S で loop
    let code_base = 0x100;
    let mut bus = LinearMemoryBus::new(0x10000);
    for (i, word) in words.iter().enumerate() {
        bus.write_word_at((code_base + i * 2) as u32, *word);
    }

    let prepare_cpu = || {
        let mut cpu = CpuCore::new();
        cpu.set_cpu_type(CpuType::M68040);
        cpu.set_sr(0x2700);
        cpu.pc = code_base as u32;
        cpu.set_a(7, 0x8000);
        cpu
    };

    let mut warm_cpu = prepare_cpu();
    assert_eq!(
        warm_cpu.run_batch(&mut bus, 1_000_000, &[0]).instructions,
        1_000_000
    );

    let mut cpu = prepare_cpu();
    let start = Instant::now();
    let result = cpu.run_until_cycles(&mut bus, max_cycles, &[0]);
    let elapsed = start.elapsed().as_secs_f64();
    assert!(result.cycles >= max_cycles);
    println!(
        "cyclebatch trace loop        {:8.1} M instr/s  cycles={}",
        result.instructions as f64 / elapsed / 1_000_000.0,
        result.cycles
    );
}

fn bench_one_shot_trace(head_ops: usize, instrs: u32) {
    assert!((2..=16).contains(&head_ops));
    let mut words = vec![0x5280; head_ops - 1]; // ADDQ.L #1,D0
    words.push(0x6002); // BRA.B over the padding word
    words.push(0x4E71); // padding, never executed
    words.push(0x5381); // SUBQ.L #1,D1 (interpreted return path)
    let bytes_after_back_branch = (words.len() + 1) * 2;
    let back_disp = -(bytes_after_back_branch as i16);
    assert!((-128..=-1).contains(&back_disp));
    words.push(0x6000 | (back_disp as u8 as u16));

    bench_batch_loop_at(
        "batch",
        &format!("one-shot {head_ops}"),
        &words,
        instrs,
        0x100 + head_ops * 0x40,
    );
}

fn bench_one_shot_displacement_trace(head_ops: usize, instrs: u32) {
    assert!((2..=9).contains(&head_ops));
    let displacement_ops: &[&[u16]] = &[
        &[0x4A2D, 0x0100],         // TST.B $0100(A5)
        &[0x526D, 0x0100],         // ADDQ.W #1,$0100(A5)
        &[0x322D, 0x0100],         // MOVE.W $0100(A5),D1
        &[0x422D, 0x0100],         // CLR.B $0100(A5)
        &[0x1B40, 0x0100],         // MOVE.B D0,$0100(A5)
        &[0x082D, 0x0003, 0x0100], // BTST #3,$0100(A5)
    ];
    let mut words = Vec::new();
    for i in 0..head_ops - 1 {
        words.extend_from_slice(displacement_ops[i % displacement_ops.len()]);
    }
    words.push(0x6002); // BRA.B over the padding word
    words.push(0x4E71); // padding, never executed
    words.push(0x5381); // SUBQ.L #1,D1 (interpreted return path)
    let bytes_after_back_branch = (words.len() + 1) * 2;
    let back_disp = -(bytes_after_back_branch as i16);
    assert!((-128..=-1).contains(&back_disp));
    words.push(0x6000 | (back_disp as u8 as u16));

    bench_batch_loop_at(
        "batch",
        &format!("d16(An) one-shot {head_ops}"),
        &words,
        instrs,
        0x800 + head_ops * 0x40,
    );
}

/// Exercise the complete application-style trace round trip: validate and
/// enter one non-self-looping native trace, return to the decoded Rust loop,
/// execute a short tail, and take a backward branch to probe the trace again.
fn bench_trace_roundtrip(head_ops: usize, instrs: u32) {
    assert!((3..=16).contains(&head_ops));
    let mut words = vec![0x5280; head_ops - 1]; // ADDQ.L #1,D0
    words.extend_from_slice(&[
        0x51CF, 0x0004, // DBF D7, reset (terminal non-self-loop trace op)
        0x4E71, // padding, skipped by the taken DBF
        0x7E01, // reset: MOVEQ #1,D7 (interpreted tail)
    ]);
    let bytes_after_back_branch = (words.len() + 1) * 2;
    let back_disp = -(bytes_after_back_branch as i16);
    assert!((-128..=-1).contains(&back_disp));
    words.push(0x6000 | (back_disp as u8 as u16));

    bench_batch_loop_at(
        "batch",
        &format!("roundtrip {head_ops}"),
        &words,
        instrs,
        0x1000 + head_ops * 0x40,
    );
}

fn blocked_roundtrip(prefix_ops: usize, blocker: &[u16]) -> Vec<u16> {
    let mut words = vec![0x5280; prefix_ops]; // traceable ADDQ.L #1,D0 prefix
    words.extend_from_slice(blocker);
    words.extend_from_slice(&[
        0x51CF, 0x0004, // DBF D7, reset (terminal non-self-loop trace op)
        0x4E71, // padding, skipped by the taken DBF
        0x7E01, // reset: MOVEQ #1,D7 (interpreted tail)
    ]);
    let bytes_after_back_branch = (words.len() + 1) * 2;
    let back_disp = -(bytes_after_back_branch as i16);
    assert!((-128..=-1).contains(&back_disp));
    words.push(0x6000 | (back_disp as u8 as u16));
    words
}

fn blocked_self_loop(prefix_ops: usize, blocker: &[u16]) -> Vec<u16> {
    let mut words = vec![0x5280; prefix_ops];
    words.extend_from_slice(blocker);
    let bytes_after_back_branch = (words.len() + 1) * 2;
    let back_disp = -(bytes_after_back_branch as i16);
    assert!((-128..=-1).contains(&back_disp));
    words.push(0x6000 | (back_disp as u8 as u16));
    words
}

/// Measure a rejected-trace shape with 24 traceable operations before
/// `ASR.W #1,D7`, then seven more before `LSL.L #3,D0`. The surrounding
/// ADDQs are synthetic so the benchmark isolates the cost of rejecting
/// versus compiling that topology.
fn bench_immediate_shift_trace() {
    let mut words = vec![0x5280; 24];
    words.push(0xE247);
    words.extend(std::iter::repeat_n(0x5280, 7));
    words.push(0xE788);
    let bytes_after_back_branch = (words.len() + 1) * 2;
    let back_disp = -(bytes_after_back_branch as i16);
    assert!((-128..=-1).contains(&back_disp));
    words.push(0x6000 | (back_disp as u8 as u16));
    bench_batch_loop_at(
        "batch",
        "shift blockers p24/32",
        &words,
        200_000_000,
        0x7000,
    );
}

/// Measure seven traceable operations followed by `ADD.W d16(A5),D7`.
/// The ADDQ prefix is synthetic so the benchmark isolates the cost of
/// admitting its memory-source ADD rather than rejecting the whole trace.
fn bench_memory_add_trace() {
    let words = blocked_self_loop(7, &[0xDE6D, 0x0100]);
    bench_batch_loop_at("batch", "ADD.W d16(A5),D7 p7", &words, 200_000_000, 0x7800);
}

/// Isolate the largest rejected trace after memory-source ADD was admitted:
/// ten traceable operations followed by `SUB.W d16(A5),D4`.
fn bench_memory_sub_trace() {
    let words = blocked_self_loop(10, &[0x986D, 0x0100]);
    bench_batch_loop_at("batch", "SUB.W d16(A5),D4 p10", &words, 200_000_000, 0x7A00);
}

#[derive(Clone, Copy)]
enum IndirectJsrMix {
    Register,
    MemoryAlu,
    MemoryHeavy,
}

impl IndirectJsrMix {
    fn parse(value: &str) -> Option<Self> {
        match value {
            "register" => Some(Self::Register),
            "memory-alu" => Some(Self::MemoryAlu),
            "memory-heavy" => Some(Self::MemoryHeavy),
            _ => None,
        }
    }

    fn index(self) -> u32 {
        match self {
            Self::Register => 0,
            Self::MemoryAlu => 1,
            Self::MemoryHeavy => 2,
        }
    }

    fn label(self) -> &'static str {
        match self {
            Self::Register => "register",
            Self::MemoryAlu => "memory-ALU",
            Self::MemoryHeavy => "memory-heavy",
        }
    }

    fn append_prefix_op(self, words: &mut Vec<u16>, index: usize) {
        match self {
            Self::Register => words.push(0x5280), // ADDQ.L #1,D0
            Self::MemoryAlu if index == 0 => {
                words.extend_from_slice(&[0x986D, 0x0100]); // SUB.W $0100(A5),D4
            }
            Self::MemoryAlu => words.push(0x5280), // ADDQ.L #1,D0
            Self::MemoryHeavy => {
                let op: &[u16] = match index % 4 {
                    0 => &[0x986D, 0x0100], // SUB.W $0100(A5),D4
                    1 => &[0x322D, 0x0100], // MOVE.W $0100(A5),D1
                    2 => &[0x526D, 0x0100], // ADDQ.W #1,$0100(A5)
                    _ => &[0x4A2D, 0x0100], // TST.B $0100(A5)
                };
                words.extend_from_slice(op);
            }
        }
    }
}

/// Measure a non-self-loop region ending in `JSR (A0)`, followed by an RTS
/// and a backward branch that re-enters the region. The three mixes separate
/// fixed trace/call overhead from the savings available for register-only,
/// memory-ALU, and memory-heavy code.
fn measure_indirect_jsr_region(
    mix: IndirectJsrMix,
    head_ops: usize,
    instrs: u32,
    code_base: u32,
) -> f64 {
    assert!((3..=24).contains(&head_ops));
    let mut words = Vec::new();
    for index in 0..head_ops - 1 {
        mix.append_prefix_op(&mut words, index);
    }
    words.push(0x4E90); // JSR (A0)
    let branch_word = words.len();
    let bytes_after_branch = (branch_word + 1) * 2;
    let back_disp = -(bytes_after_branch as i16);
    assert!((-128..=-1).contains(&back_disp));
    words.push(0x6000 | back_disp as u8 as u16); // return path: BRA.S head
    let rts_word = words.len();
    words.push(0x4E75); // subroutine: RTS

    let mut bus = LinearMemoryBus::new(0x10000);
    for (index, word) in words.iter().enumerate() {
        bus.write_word_at(code_base + index as u32 * 2, *word);
    }
    let prepare_cpu = || {
        let mut cpu = CpuCore::new();
        cpu.set_cpu_type(CpuType::M68040);
        cpu.set_sr(0x2700);
        cpu.pc = code_base;
        cpu.set_a(0, code_base + rts_word as u32 * 2);
        cpu.set_a(5, 0x1000);
        cpu.set_a(7, 0xF000);
        cpu
    };

    let mut warm_cpu = prepare_cpu();
    let warm = warm_cpu.run_batch(&mut bus, 5_000_000, &[0]);
    assert_eq!(warm.instructions, 5_000_000);

    let mut cpu = prepare_cpu();
    let start = Instant::now();
    let result = cpu.run_batch(&mut bus, instrs, &[0]);
    let elapsed = start.elapsed().as_secs_f64();
    assert_eq!(result.instructions, instrs);
    elapsed
}

fn bench_indirect_jsr_regions() {
    const INSTRS: u32 = 50_000_000;
    let mixes = [
        IndirectJsrMix::Register,
        IndirectJsrMix::MemoryAlu,
        IndirectJsrMix::MemoryHeavy,
    ];
    for mix in mixes {
        for head_ops in 3usize..=12 {
            bench_indirect_jsr_case(mix, head_ops, INSTRS);
        }
    }
}

fn bench_indirect_jsr_case(mix: IndirectJsrMix, head_ops: usize, instrs: u32) {
    let code_base = 0x4000 + mix.index() * 0x1000 + head_ops as u32 * 0x80;
    let elapsed = measure_indirect_jsr_region(mix, head_ops, instrs, code_base);
    println!(
        "batch     JSR {:12} {head_ops:2} {:8.1} M instr/s",
        mix.label(),
        f64::from(instrs) / elapsed / 1_000_000.0
    );
}

/// Replay three profiled rejected-trace shapes. Instruction budgets preserve
/// their measured rejected-loop ratio (483,003 : 399,980 : 407,271). These
/// are the dynamic backedges minus the initial visit that installs each trace
/// candidate; consulting the actual trace slot avoids undercounting when the
/// PC falls out of the CPU's four-entry skip filter. Each case's instruction
/// budget also includes its full synthetic loop length, avoiding the prefix-
/// length double-weighting that a projected-dispatch ratio causes.
fn bench_profiled_opportunities() {
    const SCALE: u32 = 10;
    let cases = [
        (
            "CMP.B (A0),D1 p5",
            blocked_roundtrip(5, &[0xB210]),
            483_003u32,
            9u32,
        ),
        (
            "CMP.W d16(A6) p4",
            blocked_roundtrip(4, &[0xBC6E, 0x0100]),
            399_980u32,
            8u32,
        ),
        (
            "CMP.B (A0),D1 p2",
            blocked_roundtrip(2, &[0xB210]),
            407_271u32,
            6u32,
        ),
    ];

    let mut total_instrs = 0u64;
    let mut total_elapsed = 0.0;
    for (index, (name, words, rejected_hits, instrs_per_iteration)) in cases.iter().enumerate() {
        let instrs = rejected_hits * instrs_per_iteration * SCALE;
        let elapsed = measure_batch_loop_at(words, instrs, 0x2000 + index * 0x100);
        total_instrs += u64::from(instrs);
        total_elapsed += elapsed;
        println!(
            "batch     {name:18} {:8.1} M instr/s",
            f64::from(instrs) / elapsed / 1_000_000.0
        );
    }
    println!(
        "batch     profiled weighted  {:8.1} M instr/s",
        total_instrs as f64 / total_elapsed / 1_000_000.0
    );
}

/// Optimistic counterpart to `profiled-opportunities`: the same measured
/// blocker mix when the instruction following the captured prefix eventually
/// closes directly back to the trace head. This is the only topology for
/// which memory CMP traces are admitted after the round-trip regression test.
fn bench_profiled_self_loops() {
    const SCALE: u32 = 10;
    let cases = [
        (
            "CMP.B self p5",
            blocked_self_loop(5, &[0xB210]),
            483_003u32,
            7u32,
        ),
        (
            "CMP.W self p4",
            blocked_self_loop(4, &[0xBC6E, 0x0100]),
            399_980u32,
            6u32,
        ),
        (
            "CMP.B self p2",
            blocked_self_loop(2, &[0xB210]),
            407_271u32,
            4u32,
        ),
    ];
    let mut total_instrs = 0u64;
    let mut total_elapsed = 0.0;
    for (index, (name, words, rejected_hits, instrs_per_iteration)) in cases.iter().enumerate() {
        let instrs = rejected_hits * instrs_per_iteration * SCALE;
        let elapsed = measure_batch_loop_at(words, instrs, 0x3000 + index * 0x100);
        total_instrs += u64::from(instrs);
        total_elapsed += elapsed;
        println!(
            "batch     {name:18} {:8.1} M instr/s",
            f64::from(instrs) / elapsed / 1_000_000.0
        );
    }
    println!(
        "batch     profiled self-loop {:8.1} M instr/s",
        total_instrs as f64 / total_elapsed / 1_000_000.0
    );
}

/// The dominant decoded-memory sites remaining after memory-source CMP
/// traces are two-instruction copy/fill loops. Each synthetic outer loop
/// resets its pointers and counter so the measured inner DBRA loop can run
/// indefinitely without leaving the fastmem window.
fn bench_profiled_two_op_memory_loops() {
    const SCALE: u32 = 10;
    let cases = [
        (
            "MOVE.B D1,(A0)+",
            vec![
                0x2042, // MOVEA.L D2,A0
                0x707F, // MOVEQ #127,D0
                0x10C1, // inner: MOVE.B D1,(A0)+
                0x51C8, 0xFFFC, // DBRA D0,inner
                0x60F4, // BRA.S outer
            ],
            3_702_308u32,
        ),
        (
            "MOVE.B (A4)+,(A0)+",
            vec![
                0x2042, // MOVEA.L D2,A0
                0x2842, // MOVEA.L D2,A4
                0x707F, // MOVEQ #127,D0
                0x10DC, // inner: MOVE.B (A4)+,(A0)+
                0x51C8, 0xFFFC, // DBRA D0,inner
                0x60F2, // BRA.S outer
            ],
            4_532_090u32,
        ),
        (
            "MOVE.L (A1)+,(A0)+",
            vec![
                0x2042, // MOVEA.L D2,A0
                0x2242, // MOVEA.L D2,A1
                0x707F, // MOVEQ #127,D0
                0x20D9, // inner: MOVE.L (A1)+,(A0)+
                0x51C8, 0xFFFC, // DBRA D0,inner
                0x60F2, // BRA.S outer
            ],
            2_405_305u32,
        ),
    ];
    let mut total_instrs = 0u64;
    let mut total_elapsed = 0.0;
    for (index, (name, words, loop_iterations)) in cases.iter().enumerate() {
        let instrs = loop_iterations * 2 * SCALE;
        let elapsed = measure_batch_loop_at(words, instrs, 0x4000 + index * 0x100);
        total_instrs += u64::from(instrs);
        total_elapsed += elapsed;
        println!(
            "batch     {name:23} {:8.1} M instr/s",
            f64::from(instrs) / elapsed / 1_000_000.0
        );
    }
    println!(
        "batch     profiled two-op loops   {:8.1} M instr/s",
        total_instrs as f64 / total_elapsed / 1_000_000.0
    );
}

/// Exercise five indexed byte loads, two long and one word register-to-memory
/// ADDs, twelve register-only instructions, and a closing DBRA. Keeping the
/// same 21-instruction shape provides an end-to-end measure of whether tracing
/// the missing memory forms amortizes validation, guards, and native entry.
fn bench_indexed_memory_loop() {
    const INSTRS: u32 = 210_000_000;
    let words = [
        0x2042, // outer: MOVEA.L D2,A0
        0x2442, // MOVEA.L D2,A2
        0x707F, // MOVEQ #127,D0
        0x1832, 0x1000, // inner: MOVE.B 0(A2,D1.W),D4
        0x4E71, 0x4E71, 0x4E71, 0x1832, 0x1001, // MOVE.B 1(A2,D1.W),D4
        0x4E71, 0x4E71, 0xD998, // ADD.L D4,(A0)+
        0x1832, 0x1002, // MOVE.B 2(A2,D1.W),D4
        0x4E71, 0x4E71, 0x4E71, 0x1832, 0x1003, // MOVE.B 3(A2,D1.W),D4
        0x4E71, 0x4E71, 0xD998, // ADD.L D4,(A0)+
        0x1832, 0x1004, // MOVE.B 4(A2,D1.W),D4
        0x4E71, 0x4E71, 0xD958, // ADD.W D4,(A0)+
        0x51C8, 0xFFCC, // DBRA D0,inner
        0x60C2, // BRA.S outer
    ];
    bench_batch_loop_at("batch", "indexed memory loop", &words, INSTRS, 0x7000);
}

/// Exercise a MOVEM.W that loads seven signed lookup indexes, seven indexed
/// byte MOVEs that write looked-up values contiguously, and a closing DBRA.
/// Keeping MOVEM in the complete loop ensures the benchmark covers trace
/// admission as well as the indexed operations.
fn bench_movem_indexed_loop() {
    const INSTRS: u32 = 210_000_000;
    const CODE_BASE: u32 = 0x7000;
    let words = [
        0x204B, // outer: MOVEA.L A3,A0 (index-list source)
        0x224C, // MOVEA.L A4,A1 (byte destination)
        0x244D, // MOVEA.L A5,A2 (lookup table)
        0x707F, // MOVEQ #127,D0
        0x4C98, 0x00FE, // inner: MOVEM.W (A0)+,D1-D7
        0x12F2, 0x1000, // MOVE.B 0(A2,D1.W),(A1)+
        0x12F2, 0x2000, // MOVE.B 0(A2,D2.W),(A1)+
        0x12F2, 0x3000, // MOVE.B 0(A2,D3.W),(A1)+
        0x12F2, 0x4000, // MOVE.B 0(A2,D4.W),(A1)+
        0x12F2, 0x5000, // MOVE.B 0(A2,D5.W),(A1)+
        0x12F2, 0x6000, // MOVE.B 0(A2,D6.W),(A1)+
        0x12F2, 0x7000, // MOVE.B 0(A2,D7.W),(A1)+
        0x51C8, 0xFFDE, // DBRA D0,inner
        0x60D2, // BRA.S outer
    ];
    let mut bus = LinearMemoryBus::new(0x10000);
    for (index, word) in words.iter().enumerate() {
        bus.write_word_at(CODE_BASE + index as u32 * 2, *word);
    }
    let prepare_cpu = || {
        let mut cpu = CpuCore::new();
        cpu.set_cpu_type(CpuType::M68040);
        cpu.set_sr(0x2700);
        cpu.pc = CODE_BASE;
        cpu.set_a(3, 0x4000);
        cpu.set_a(4, 0x5000);
        cpu.set_a(5, 0x6000);
        cpu.set_a(7, 0x8000);
        cpu
    };
    let mut warm_cpu = prepare_cpu();
    assert_eq!(
        warm_cpu.run_batch(&mut bus, 5_000_000, &[0]).instructions,
        5_000_000
    );
    let mut cpu = prepare_cpu();
    let start = Instant::now();
    assert_eq!(cpu.run_batch(&mut bus, INSTRS, &[0]).instructions, INSTRS);
    let elapsed = start.elapsed().as_secs_f64();
    println!(
        "batch     MOVEM indexed loop      {:8.1} M instr/s",
        f64::from(INSTRS) / elapsed / 1_000_000.0
    );
}

/// Reproduce a path-biased trace that is first recorded through an uncommon
/// conditional edge before settling into a copy loop on the opposite edge.
/// A first-path-only
/// recorder keeps side-exiting after the CMP/branch pair and interprets the
/// MOVE/DBRA pair even though the four-op common path is a profitable loop.
fn bench_trace_branch_bias() {
    const CODE_BASE: u32 = 0x6000;
    const INSTRS: u32 = 100_000_000;
    let words = [
        0xB210, // CMP.B (A0),D1
        0x6606, // BNE.S outer
        0x10DC, // common: MOVE.B (A4)+,(A0)+
        0x51C8, 0xFFF8, // DBRA D0,head
        0x2042, // outer: MOVEA.L D2,A0
        0x2843, // MOVEA.L D3,A4
        0x707F, // MOVEQ #127,D0
        0x5884, // ADDQ.L #4,D4
        0x60EC, // BRA.S head
    ];
    let mut bus = LinearMemoryBus::new(0x1_0000);
    for (index, word) in words.iter().enumerate() {
        bus.write_word_at(CODE_BASE + index as u32 * 2, *word);
    }

    let prepare_cpu = |comparison: u32| {
        let mut cpu = CpuCore::new();
        cpu.set_cpu_type(CpuType::M68040);
        cpu.set_sr(0x2700);
        cpu.pc = CODE_BASE;
        cpu.set_a(0, 0x4000);
        cpu.set_a(4, 0x5000);
        cpu.set_d(0, 127);
        cpu.set_d(1, comparison);
        cpu.set_d(2, 0x4000);
        cpu.set_d(3, 0x5000);
        cpu
    };

    // Two uncommon-path iterations are exactly enough to install and record
    // the trace, without exercising it long enough to hide a later phase
    // change from an adaptive policy.
    let mut cpu = prepare_cpu(1);
    let warm = cpu.run_batch(&mut bus, 14, &[0]);
    assert_eq!(warm.instructions, 14);
    assert_eq!(cpu.pc, CODE_BASE);

    cpu.set_d(1, 0);
    let start = Instant::now();
    let result = cpu.run_batch(&mut bus, INSTRS, &[0]);
    let elapsed = start.elapsed().as_secs_f64();
    assert_eq!(result.instructions, INSTRS);
    println!(
        "batch     biased CMP/copy loop {:8.1} M instr/s",
        f64::from(INSTRS) / elapsed / 1_000_000.0
    );
}

/// Measure decoded generic memory operations without allowing a backward
/// branch to turn the workload into a native JIT loop. Each pass walks the
/// same straight-line code, retaining the decoded-op cache while resetting
/// only the architectural state changed by the instruction stream.
fn bench_generic_memory(name: &str, words: &[u16], instrs_per_pattern: u32) {
    const CODE_BASE: usize = 0x100;
    const PATTERNS: u32 = 16_384;
    const PASSES: u32 = 512;
    let mut bus = LinearMemoryBus::new(0x10_0000);
    for pattern in 0..PATTERNS as usize {
        for (word, value) in words.iter().enumerate() {
            bus.write_word_at(
                (CODE_BASE + (pattern * words.len() + word) * 2) as u32,
                *value,
            );
        }
    }

    let instrs_per_pass = PATTERNS * instrs_per_pattern;
    let mut cpu = CpuCore::new();
    cpu.set_cpu_type(CpuType::M68040);
    cpu.set_sr(0x2700);
    cpu.pc = CODE_BASE as u32;
    cpu.set_a(0, 0x80000);
    let warm = cpu.run_batch(&mut bus, instrs_per_pass, &[0]);
    assert_eq!(warm.instructions, instrs_per_pass);

    let start = Instant::now();
    for _ in 0..PASSES {
        cpu.pc = CODE_BASE as u32;
        cpu.set_a(0, 0x80000);
        let result = cpu.run_batch(&mut bus, instrs_per_pass, &[0]);
        assert_eq!(result.instructions, instrs_per_pass);
    }
    let elapsed = start.elapsed().as_secs_f64();
    let instrs = u64::from(instrs_per_pass) * u64::from(PASSES);
    println!(
        "batch     {name:18} {:8.1} M instr/s",
        instrs as f64 / elapsed / 1_000_000.0
    );
}

fn bench_set<B: BenchBus>(label: &str) {
    bench_linear::<B>(label, "linear NOP", 0x4E71, 4, 40_000_000);
    bench_linear::<B>(label, "linear ADDQ", 0x5280, 4, 40_000_000);
    bench_linear::<B>(label, "linear MOVEQ", 0x7001, 4, 40_000_000);
    bench_loop::<B>(label, "loop ADDQ/BRA", &[0x5280, 0x60FC], 14, 2, 30_000_000);
    bench_loop::<B>(label, "loop TST/BNE", &[0x4A80, 0x66FC], 14, 2, 30_000_000);
    bench_loop::<B>(
        label,
        "loop TST/BNE.W",
        &[0x4A80, 0x6600, 0xFFFC],
        14,
        2,
        30_000_000,
    );
    bench_loop::<B>(
        label,
        "loop reg mix",
        &[0x2400, 0xD481, 0x5282, 0xB182, 0x4A82, 0x60F4],
        30,
        6,
        12_500_000,
    );
}

fn main() {
    println!("m68k microbench");
    let only = std::env::args().nth(1);
    if only.as_deref() == Some("cycle-batch") {
        let max_cycles = std::env::args()
            .nth(2)
            .map(|value| value.parse().expect("cycle count must be an integer"))
            .unwrap_or(100_000_000);
        bench_cycle_batch_loop(max_cycles);
        return;
    }
    if only.as_deref() == Some("trace-calls") {
        // The trace function returns to the Rust self-loop driver after each
        // iteration, isolating the native call-boundary break-even point.
        // `trace-roundtrips` additionally includes validation, cache probing,
        // and decoded-loop re-entry, as real non-self-loop traces do.
        for head_ops in 2..=9 {
            bench_one_shot_trace(head_ops, 50_000_000);
        }
        return;
    }
    if only.as_deref() == Some("trace-roundtrips") {
        for head_ops in 3..=9 {
            bench_trace_roundtrip(head_ops, 50_000_000);
        }
        return;
    }
    if only.as_deref() == Some("profiled-opportunities") {
        bench_profiled_opportunities();
        return;
    }
    if only.as_deref() == Some("profiled-self-loops") {
        bench_profiled_self_loops();
        return;
    }
    if only.as_deref() == Some("profiled-two-op-loops") {
        bench_profiled_two_op_memory_loops();
        return;
    }
    if only.as_deref() == Some("indexed-memory-loop") {
        bench_indexed_memory_loop();
        return;
    }
    if only.as_deref() == Some("movem-indexed-loop") {
        bench_movem_indexed_loop();
        return;
    }
    if only.as_deref() == Some("trace-branch-bias") {
        bench_trace_branch_bias();
        return;
    }
    if only.as_deref() == Some("immediate-shifts") {
        bench_immediate_shift_trace();
        return;
    }
    if only.as_deref() == Some("memory-add") {
        bench_memory_add_trace();
        return;
    }
    if only.as_deref() == Some("memory-sub") {
        bench_memory_sub_trace();
        return;
    }
    if only.as_deref() == Some("indirect-jsr") {
        match (std::env::args().nth(2), std::env::args().nth(3)) {
            (Some(mix), Some(head_ops)) => {
                let mix = IndirectJsrMix::parse(&mix)
                    .expect("indirect-jsr mix must be register, memory-alu, or memory-heavy");
                let head_ops = head_ops
                    .parse()
                    .expect("indirect-jsr op count must be an integer");
                let instrs = std::env::args()
                    .nth(4)
                    .map(|value| value.parse().expect("instruction count must be an integer"))
                    .unwrap_or(50_000_000);
                bench_indirect_jsr_case(mix, head_ops, instrs);
            }
            (None, None) => bench_indirect_jsr_regions(),
            _ => panic!("indirect-jsr requires both a mix and an operation count"),
        }
        return;
    }
    if only.as_deref() == Some("displacement-trace-calls") {
        for head_ops in 2..=9 {
            bench_one_shot_displacement_trace(head_ops, 50_000_000);
        }
        return;
    }
    if only.as_deref() == Some("generic-memory") {
        bench_generic_memory("TST.B (A0)", &[0x4A10], 1);
        bench_generic_memory("TST.B (A0)+", &[0x4A18], 1);
        bench_generic_memory("TST.B index", &[0x4A30, 0x0000], 1);
        bench_generic_memory("ADD.W (A0),D0", &[0xD050], 1);
        return;
    }
    if only.as_deref() == Some("region") {
        bench_batch_loop(
            "batch",
            "multi-block region",
            &[
                0x5280, // ADDQ.L #1,D0
                0x6602, // BNE.S skip
                0x4E71, // uncommon fallthrough
                0x5281, // skip: ADDQ.L #1,D1
                0x60F6, // BRA.S loop
            ],
            200_000_000,
        );
        return;
    }
    if only.as_deref() != Some("batch") {
        bench_set::<PlainBenchBus>("plain");
        bench_set::<LinearMemoryBus>("linearbus");
    }
    // Exercise displacement-based globals and stack temporaries in a
    // deterministic, self-contained loop.
    if only.as_deref() != Some("legacy") {
        bench_batch_loop(
            "batch",
            "displacement mix",
            &[
                0x4A2D, 0x0100, // TST.B $0100(A5)
                0x082D, 0x0003, 0x0100, // BTST #3,$0100(A5)
                0x1B40, 0x0100, // MOVE.B D0,$0100(A5)
                0x422D, 0x0100, // CLR.B $0100(A5)
                0x322D, 0x0100, // MOVE.W $0100(A5),D1
                0x526D, 0x0100, // ADDQ.W #1,$0100(A5)
                0x2F2D, 0x0100, // MOVE.L $0100(A5),-(A7)
                0x588F, // ADDQ.L #4,A7
                0x60DE, // BRA.B back to the first instruction
            ],
            200_000_000,
        );
    }
}
