# system info dma_platform on 2024.12.06.15:35:23
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1733495638
#
#
# Files generated for dma_platform on 2024.12.06.15:35:23
files:
filepath,kind,attributes,module,is_top
simulation/dma_platform.vhd,VHDL,,dma_platform,true
simulation/dma_platform_rst_controller.vhd,VHDL,,dma_platform,false
simulation/dma_platform_rst_controller_001.vhd,VHDL,,dma_platform,false
simulation/submodules/dma_platform_ARM_A9_HPS.v,VERILOG,,dma_platform_ARM_A9_HPS,false
simulation/submodules/anomaly_detection.vhd,VHDL,,anomaly_detection,false
simulation/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v,VERILOG,,altera_up_avalon_video_dma_ctrl_addr_trans,false
simulation/submodules/dma_platform_SDRAM.vhd,VHDL,,dma_platform_SDRAM,false
simulation/submodules/dma_platform_SDRAM_test_component.vhd,VHDL,,dma_platform_SDRAM,false
simulation/submodules/dma_platform_System_PLL.vhd,VHDL,,dma_platform_System_PLL,false
simulation/submodules/dma_platform_mm_interconnect_0.v,VERILOG,,dma_platform_mm_interconnect_0,false
simulation/submodules/dma_platform_mm_interconnect_1.v,VERILOG,,dma_platform_mm_interconnect_1,false
simulation/submodules/dma_platform_mm_interconnect_2.v,VERILOG,,dma_platform_mm_interconnect_2,false
simulation/submodules/dma_platform_mm_interconnect_3.v,VERILOG,,dma_platform_mm_interconnect_3,false
simulation/submodules/dma_platform_irq_mapper.sv,SYSTEM_VERILOG,,dma_platform_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/dma_platform_ARM_A9_HPS_fpga_interfaces_f2h_stm_hw_events.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/dma_platform_ARM_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/dma_platform_ARM_A9_HPS_hps_io.v,VERILOG,,dma_platform_ARM_A9_HPS_hps_io,false
simulation/submodules/dma_platform_System_PLL_sys_pll.vho,VHDL,,dma_platform_System_PLL_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/dma_platform_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_router,false
simulation/submodules/dma_platform_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_router_002,false
simulation/submodules/dma_platform_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_cmd_demux,false
simulation/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_cmd_mux,false
simulation/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_rsp_demux,false
simulation/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,dma_platform_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/dma_platform_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_1_router,false
simulation/submodules/dma_platform_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_1_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_1_cmd_demux,false
simulation/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_1_cmd_mux,false
simulation/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_1_rsp_demux,false
simulation/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_1_rsp_mux,false
simulation/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.vhd,VHDL,,dma_platform_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/dma_platform_ARM_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/dma_platform_ARM_A9_HPS_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/dma_platform_ARM_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,dma_platform_ARM_A9_HPS_hps_io_border,false
simulation/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dma_platform.ARM_A9_HPS,dma_platform_ARM_A9_HPS
dma_platform.ARM_A9_HPS.fpga_interfaces,dma_platform_ARM_A9_HPS_fpga_interfaces
dma_platform.ARM_A9_HPS.hps_io,dma_platform_ARM_A9_HPS_hps_io
dma_platform.ARM_A9_HPS.hps_io.border,dma_platform_ARM_A9_HPS_hps_io_border
dma_platform.Anomaly_Detection_Module,anomaly_detection
dma_platform.Change_Detection_Mem_to_Stream_DMA,dma_platform_Change_Detection_Mem_to_Stream_DMA
dma_platform.Change_Detection_Mem_to_Stream_Translator,altera_up_avalon_video_dma_ctrl_addr_trans
dma_platform.Change_Detection_Stream_to_Mem_Translator,altera_up_avalon_video_dma_ctrl_addr_trans
dma_platform.Change_Detection_Stream_to_Mem_DMA,dma_platform_Change_Detection_Stream_to_Mem_DMA
dma_platform.SDRAM,dma_platform_SDRAM
dma_platform.System_PLL,dma_platform_System_PLL
dma_platform.System_PLL.sys_pll,dma_platform_System_PLL_sys_pll
dma_platform.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
dma_platform.mm_interconnect_0,dma_platform_mm_interconnect_0
dma_platform.mm_interconnect_0.Change_Detection_Mem_to_Stream_DMA_avalon_dma_master_translator,altera_merlin_master_translator
dma_platform.mm_interconnect_0.Change_Detection_Stream_to_Mem_DMA_avalon_dma_master_translator,altera_merlin_master_translator
dma_platform.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
dma_platform.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
dma_platform.mm_interconnect_0.Change_Detection_Mem_to_Stream_DMA_avalon_dma_master_agent,altera_merlin_master_agent
dma_platform.mm_interconnect_0.Change_Detection_Stream_to_Mem_DMA_avalon_dma_master_agent,altera_merlin_master_agent
dma_platform.mm_interconnect_0.SDRAM_s1_agent,altera_merlin_slave_agent
dma_platform.mm_interconnect_0.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
dma_platform.mm_interconnect_0.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
dma_platform.mm_interconnect_0.router,dma_platform_mm_interconnect_0_router
dma_platform.mm_interconnect_0.router_001,dma_platform_mm_interconnect_0_router
dma_platform.mm_interconnect_0.router_002,dma_platform_mm_interconnect_0_router_002
dma_platform.mm_interconnect_0.router_003,dma_platform_mm_interconnect_0_router_002
dma_platform.mm_interconnect_0.router_004,dma_platform_mm_interconnect_0_router_004
dma_platform.mm_interconnect_0.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
dma_platform.mm_interconnect_0.cmd_demux,dma_platform_mm_interconnect_0_cmd_demux
dma_platform.mm_interconnect_0.cmd_demux_001,dma_platform_mm_interconnect_0_cmd_demux
dma_platform.mm_interconnect_0.cmd_demux_002,dma_platform_mm_interconnect_0_cmd_demux
dma_platform.mm_interconnect_0.cmd_demux_003,dma_platform_mm_interconnect_0_cmd_demux
dma_platform.mm_interconnect_0.cmd_mux,dma_platform_mm_interconnect_0_cmd_mux
dma_platform.mm_interconnect_0.rsp_demux,dma_platform_mm_interconnect_0_rsp_demux
dma_platform.mm_interconnect_0.rsp_mux,dma_platform_mm_interconnect_0_rsp_mux
dma_platform.mm_interconnect_0.rsp_mux_001,dma_platform_mm_interconnect_0_rsp_mux
dma_platform.mm_interconnect_0.rsp_mux_002,dma_platform_mm_interconnect_0_rsp_mux
dma_platform.mm_interconnect_0.rsp_mux_003,dma_platform_mm_interconnect_0_rsp_mux
dma_platform.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
dma_platform.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
dma_platform.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_cmd_width_adapter,altera_merlin_width_adapter
dma_platform.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_cmd_width_adapter,altera_merlin_width_adapter
dma_platform.mm_interconnect_0.avalon_st_adapter,dma_platform_mm_interconnect_0_avalon_st_adapter
dma_platform.mm_interconnect_0.avalon_st_adapter.error_adapter_0,dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dma_platform.mm_interconnect_1,dma_platform_mm_interconnect_1
dma_platform.mm_interconnect_1.Change_Detection_Mem_to_Stream_Translator_slave_translator,altera_merlin_slave_translator
dma_platform.mm_interconnect_1.Change_Detection_Stream_to_Mem_Translator_slave_translator,altera_merlin_slave_translator
dma_platform.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
dma_platform.mm_interconnect_1.Change_Detection_Mem_to_Stream_Translator_slave_agent,altera_merlin_slave_agent
dma_platform.mm_interconnect_1.Change_Detection_Stream_to_Mem_Translator_slave_agent,altera_merlin_slave_agent
dma_platform.mm_interconnect_1.Change_Detection_Mem_to_Stream_Translator_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dma_platform.mm_interconnect_1.Change_Detection_Mem_to_Stream_Translator_slave_agent_rdata_fifo,altera_avalon_sc_fifo
dma_platform.mm_interconnect_1.Change_Detection_Stream_to_Mem_Translator_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dma_platform.mm_interconnect_1.Change_Detection_Stream_to_Mem_Translator_slave_agent_rdata_fifo,altera_avalon_sc_fifo
dma_platform.mm_interconnect_1.router,dma_platform_mm_interconnect_1_router
dma_platform.mm_interconnect_1.router_001,dma_platform_mm_interconnect_1_router
dma_platform.mm_interconnect_1.router_002,dma_platform_mm_interconnect_1_router_002
dma_platform.mm_interconnect_1.router_003,dma_platform_mm_interconnect_1_router_002
dma_platform.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
dma_platform.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
dma_platform.mm_interconnect_1.Change_Detection_Mem_to_Stream_Translator_slave_burst_adapter,altera_merlin_burst_adapter
dma_platform.mm_interconnect_1.Change_Detection_Stream_to_Mem_Translator_slave_burst_adapter,altera_merlin_burst_adapter
dma_platform.mm_interconnect_1.cmd_demux,dma_platform_mm_interconnect_1_cmd_demux
dma_platform.mm_interconnect_1.cmd_demux_001,dma_platform_mm_interconnect_1_cmd_demux
dma_platform.mm_interconnect_1.cmd_mux,dma_platform_mm_interconnect_1_cmd_mux
dma_platform.mm_interconnect_1.cmd_mux_001,dma_platform_mm_interconnect_1_cmd_mux
dma_platform.mm_interconnect_1.rsp_demux,dma_platform_mm_interconnect_1_rsp_demux
dma_platform.mm_interconnect_1.rsp_demux_001,dma_platform_mm_interconnect_1_rsp_demux
dma_platform.mm_interconnect_1.rsp_mux,dma_platform_mm_interconnect_1_rsp_mux
dma_platform.mm_interconnect_1.rsp_mux_001,dma_platform_mm_interconnect_1_rsp_mux
dma_platform.mm_interconnect_1.avalon_st_adapter,dma_platform_mm_interconnect_1_avalon_st_adapter
dma_platform.mm_interconnect_1.avalon_st_adapter.error_adapter_0,dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0
dma_platform.mm_interconnect_1.avalon_st_adapter_001,dma_platform_mm_interconnect_1_avalon_st_adapter
dma_platform.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0
dma_platform.mm_interconnect_2,dma_platform_mm_interconnect_2
dma_platform.mm_interconnect_2.Change_Detection_Mem_to_Stream_Translator_master_translator,altera_merlin_master_translator
dma_platform.mm_interconnect_2.Change_Detection_Mem_to_Stream_DMA_avalon_dma_control_slave_translator,altera_merlin_slave_translator
dma_platform.mm_interconnect_3,dma_platform_mm_interconnect_3
dma_platform.mm_interconnect_3.Change_Detection_Stream_to_Mem_Translator_master_translator,altera_merlin_master_translator
dma_platform.mm_interconnect_3.Change_Detection_Stream_to_Mem_DMA_avalon_dma_control_slave_translator,altera_merlin_slave_translator
dma_platform.irq_mapper,dma_platform_irq_mapper
dma_platform.irq_mapper_001,dma_platform_irq_mapper
dma_platform.rst_controller,altera_reset_controller
dma_platform.rst_controller_001,altera_reset_controller
dma_platform.rst_controller,altera_reset_controller
dma_platform.rst_controller_001,altera_reset_controller
