scenario: Reset Verification
description: Assert reset for multiple clock cycles and verify FSM enters state 000 synchronously

scenario: Basic State Transitions x=0
description: Starting from state 000, apply x=0 and verify transitions: 000->000, 001->001, 010->010, 011->001, 100->011

scenario: Basic State Transitions x=1
description: Starting from state 000, apply x=1 and verify transitions: 000->001, 001->100, 010->001, 011->010, 100->100

scenario: Output Generation
description: Verify output z is 1 only in states 011 and 100, and 0 in all other states

scenario: Reset During Operation
description: Assert reset while FSM is in various states (particularly 011 and 100 where z=1) and verify proper reset to 000

scenario: Extended State Sequence
description: Apply alternating x values to traverse multiple states and verify both state transitions and output changes over many cycles

scenario: Invalid State Recovery
description: Force FSM into invalid states (110, 111, 101) and verify it recovers to valid states through normal operation or reset
