begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Instruction opcode table for m32r.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"m32r-desc.h"
end_include

begin_include
include|#
directive|include
file|"m32r-opc.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_comment
comment|/* -- opc.c */
end_comment

begin_function
name|unsigned
name|int
name|m32r_cgen_dis_hash
parameter_list|(
name|buf
parameter_list|,
name|value
parameter_list|)
specifier|const
name|char
modifier|*
name|buf
name|ATTRIBUTE_UNUSED
decl_stmt|;
name|CGEN_INSN_INT
name|value
decl_stmt|;
block|{
name|unsigned
name|int
name|x
decl_stmt|;
if|if
condition|(
name|value
operator|&
literal|0xffff0000
condition|)
comment|/* 32bit instructions */
name|value
operator|=
operator|(
name|value
operator|>>
literal|16
operator|)
operator|&
literal|0xffff
expr_stmt|;
name|x
operator|=
operator|(
name|value
operator|>>
literal|8
operator|)
operator|&
literal|0xf0
expr_stmt|;
if|if
condition|(
name|x
operator|==
literal|0x40
operator|||
name|x
operator|==
literal|0xe0
operator|||
name|x
operator|==
literal|0x60
operator|||
name|x
operator|==
literal|0x50
condition|)
return|return
name|x
return|;
if|if
condition|(
name|x
operator|==
literal|0x70
operator|||
name|x
operator|==
literal|0xf0
condition|)
return|return
name|x
operator||
operator|(
operator|(
name|value
operator|>>
literal|8
operator|)
operator|&
literal|0x0f
operator|)
return|;
if|if
condition|(
name|x
operator|==
literal|0x30
condition|)
return|return
name|x
operator||
operator|(
operator|(
name|value
operator|&
literal|0x70
operator|)
operator|>>
literal|4
operator|)
return|;
else|else
return|return
name|x
operator||
operator|(
operator|(
name|value
operator|&
literal|0xf0
operator|)
operator|>>
literal|4
operator|)
return|;
block|}
end_function

begin_comment
comment|/* -- */
end_comment

begin_comment
comment|/* The hash functions are recorded here to help keep assembler code out of    the disassembler and vice versa.  */
end_comment

begin_decl_stmt
specifier|static
name|int
name|asm_hash_insn_p
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_INSN
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|unsigned
name|int
name|asm_hash_insn
name|PARAMS
argument_list|(
operator|(
specifier|const
name|char
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|dis_hash_insn_p
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_INSN
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|unsigned
name|int
name|dis_hash_insn
name|PARAMS
argument_list|(
operator|(
specifier|const
name|char
operator|*
operator|,
name|CGEN_INSN_INT
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction formats.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|F
parameter_list|(
name|f
parameter_list|)
value|& m32r_cgen_ifld_table[M32R_##f]
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|F
parameter_list|(
name|f
parameter_list|)
value|& m32r_cgen_ifld_table[M32R_
comment|/**/
value|f]
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_empty
init|=
block|{
literal|0
block|,
literal|0
block|,
literal|0x0
block|,
block|{
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_add
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_add3
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_and3
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_UIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_or3
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_UIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_addi
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_addv3
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bc8
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bc24
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP24
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_beq
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_beqz
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xfff00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_cmp
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_cmpi
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xfff00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_cmpz
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xfff0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_div
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f0ffff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_jc
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xfff0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ld24
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_UIMM24
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ldi16
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0ff0000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_machi_a
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf070
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACC
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP23
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_mvfachi
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0ff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_mvfachi_a
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f3
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP3
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_mvfc
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_mvtachi
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0ff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_mvtachi_a
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f3
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP3
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_mvtc
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_nop
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xffff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_rac_dsi
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf3f2
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BITS67
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BIT14
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM1
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_seth
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0ff0000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_HI16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_slli
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0e0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SHIFT_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_UIMM5
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_st_d
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_trap
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xfff0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_UIMM4
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_satb
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f0ffff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_UIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_clrpsw
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_UIMM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bset
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf8f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BIT4
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_UIMM3
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_btst
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf8f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BIT4
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_UIMM3
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|F
end_undef

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|M32R_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|M32R_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_define
define|#
directive|define
name|MNEM
value|CGEN_SYNTAX_MNEMONIC
end_define

begin_comment
comment|/* syntax value for mnemonic */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_comment
comment|/* The instruction table.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_OPCODE
name|m32r_cgen_insn_opcode_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
comment|/* add $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0xa0
block|}
block|}
block|,
comment|/* add3 $dr,$sr,$hash$slo16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|HASH
argument_list|)
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add3
block|,
block|{
literal|0x80a00000
block|}
block|}
block|,
comment|/* and $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0xc0
block|}
block|}
block|,
comment|/* and3 $dr,$sr,$uimm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|UIMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_and3
block|,
block|{
literal|0x80c00000
block|}
block|}
block|,
comment|/* or $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0xe0
block|}
block|}
block|,
comment|/* or3 $dr,$sr,$hash$ulo16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|HASH
argument_list|)
block|,
name|OP
argument_list|(
name|ULO16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_or3
block|,
block|{
literal|0x80e00000
block|}
block|}
block|,
comment|/* xor $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0xd0
block|}
block|}
block|,
comment|/* xor3 $dr,$sr,$uimm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|UIMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_and3
block|,
block|{
literal|0x80d00000
block|}
block|}
block|,
comment|/* addi $dr,$simm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SIMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addi
block|,
block|{
literal|0x4000
block|}
block|}
block|,
comment|/* addv $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x80
block|}
block|}
block|,
comment|/* addv3 $dr,$sr,$simm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SIMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addv3
block|,
block|{
literal|0x80800000
block|}
block|}
block|,
comment|/* addx $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x90
block|}
block|}
block|,
comment|/* bc.s $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc8
block|,
block|{
literal|0x7c00
block|}
block|}
block|,
comment|/* bc.l $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc24
block|,
block|{
literal|0xfc000000
block|}
block|}
block|,
comment|/* beq $src1,$src2,$disp16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|DISP16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_beq
block|,
block|{
literal|0xb0000000
block|}
block|}
block|,
comment|/* beqz $src2,$disp16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|DISP16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_beqz
block|,
block|{
literal|0xb0800000
block|}
block|}
block|,
comment|/* bgez $src2,$disp16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|DISP16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_beqz
block|,
block|{
literal|0xb0b00000
block|}
block|}
block|,
comment|/* bgtz $src2,$disp16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|DISP16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_beqz
block|,
block|{
literal|0xb0d00000
block|}
block|}
block|,
comment|/* blez $src2,$disp16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|DISP16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_beqz
block|,
block|{
literal|0xb0c00000
block|}
block|}
block|,
comment|/* bltz $src2,$disp16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|DISP16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_beqz
block|,
block|{
literal|0xb0a00000
block|}
block|}
block|,
comment|/* bnez $src2,$disp16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|DISP16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_beqz
block|,
block|{
literal|0xb0900000
block|}
block|}
block|,
comment|/* bl.s $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc8
block|,
block|{
literal|0x7e00
block|}
block|}
block|,
comment|/* bl.l $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc24
block|,
block|{
literal|0xfe000000
block|}
block|}
block|,
comment|/* bcl.s $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc8
block|,
block|{
literal|0x7800
block|}
block|}
block|,
comment|/* bcl.l $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc24
block|,
block|{
literal|0xf8000000
block|}
block|}
block|,
comment|/* bnc.s $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc8
block|,
block|{
literal|0x7d00
block|}
block|}
block|,
comment|/* bnc.l $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc24
block|,
block|{
literal|0xfd000000
block|}
block|}
block|,
comment|/* bne $src1,$src2,$disp16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|DISP16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_beq
block|,
block|{
literal|0xb0100000
block|}
block|}
block|,
comment|/* bra.s $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc8
block|,
block|{
literal|0x7f00
block|}
block|}
block|,
comment|/* bra.l $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc24
block|,
block|{
literal|0xff000000
block|}
block|}
block|,
comment|/* bncl.s $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc8
block|,
block|{
literal|0x7900
block|}
block|}
block|,
comment|/* bncl.l $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc24
block|,
block|{
literal|0xf9000000
block|}
block|}
block|,
comment|/* cmp $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x40
block|}
block|}
block|,
comment|/* cmpi $src2,$simm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SIMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmpi
block|,
block|{
literal|0x80400000
block|}
block|}
block|,
comment|/* cmpu $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x50
block|}
block|}
block|,
comment|/* cmpui $src2,$simm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SIMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmpi
block|,
block|{
literal|0x80500000
block|}
block|}
block|,
comment|/* cmpeq $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x60
block|}
block|}
block|,
comment|/* cmpz $src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmpz
block|,
block|{
literal|0x70
block|}
block|}
block|,
comment|/* div $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90000000
block|}
block|}
block|,
comment|/* divu $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90100000
block|}
block|}
block|,
comment|/* rem $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90200000
block|}
block|}
block|,
comment|/* remu $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90300000
block|}
block|}
block|,
comment|/* remh $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90200010
block|}
block|}
block|,
comment|/* remuh $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90300010
block|}
block|}
block|,
comment|/* remb $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90200018
block|}
block|}
block|,
comment|/* remub $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90300018
block|}
block|}
block|,
comment|/* divuh $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90100010
block|}
block|}
block|,
comment|/* divb $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90000018
block|}
block|}
block|,
comment|/* divub $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90100018
block|}
block|}
block|,
comment|/* divh $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_div
block|,
block|{
literal|0x90000010
block|}
block|}
block|,
comment|/* jc $sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jc
block|,
block|{
literal|0x1cc0
block|}
block|}
block|,
comment|/* jnc $sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jc
block|,
block|{
literal|0x1dc0
block|}
block|}
block|,
comment|/* jl $sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jc
block|,
block|{
literal|0x1ec0
block|}
block|}
block|,
comment|/* jmp $sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jc
block|,
block|{
literal|0x1fc0
block|}
block|}
block|,
comment|/* ld $dr,@$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x20c0
block|}
block|}
block|,
comment|/* ld $dr,@($slo16,$sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add3
block|,
block|{
literal|0xa0c00000
block|}
block|}
block|,
comment|/* ldb $dr,@$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x2080
block|}
block|}
block|,
comment|/* ldb $dr,@($slo16,$sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add3
block|,
block|{
literal|0xa0800000
block|}
block|}
block|,
comment|/* ldh $dr,@$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x20a0
block|}
block|}
block|,
comment|/* ldh $dr,@($slo16,$sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add3
block|,
block|{
literal|0xa0a00000
block|}
block|}
block|,
comment|/* ldub $dr,@$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x2090
block|}
block|}
block|,
comment|/* ldub $dr,@($slo16,$sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add3
block|,
block|{
literal|0xa0900000
block|}
block|}
block|,
comment|/* lduh $dr,@$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x20b0
block|}
block|}
block|,
comment|/* lduh $dr,@($slo16,$sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add3
block|,
block|{
literal|0xa0b00000
block|}
block|}
block|,
comment|/* ld $dr,@$sr+ */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|'+'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x20e0
block|}
block|}
block|,
comment|/* ld24 $dr,$uimm24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|UIMM24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ld24
block|,
block|{
literal|0xe0000000
block|}
block|}
block|,
comment|/* ldi8 $dr,$simm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SIMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addi
block|,
block|{
literal|0x6000
block|}
block|}
block|,
comment|/* ldi16 $dr,$hash$slo16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|HASH
argument_list|)
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ldi16
block|,
block|{
literal|0x90f00000
block|}
block|}
block|,
comment|/* lock $dr,@$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x20d0
block|}
block|}
block|,
comment|/* machi $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x3040
block|}
block|}
block|,
comment|/* machi $src1,$src2,$acc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACC
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_machi_a
block|,
block|{
literal|0x3040
block|}
block|}
block|,
comment|/* maclo $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x3050
block|}
block|}
block|,
comment|/* maclo $src1,$src2,$acc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACC
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_machi_a
block|,
block|{
literal|0x3050
block|}
block|}
block|,
comment|/* macwhi $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x3060
block|}
block|}
block|,
comment|/* macwhi $src1,$src2,$acc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACC
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_machi_a
block|,
block|{
literal|0x3060
block|}
block|}
block|,
comment|/* macwlo $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x3070
block|}
block|}
block|,
comment|/* macwlo $src1,$src2,$acc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACC
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_machi_a
block|,
block|{
literal|0x3070
block|}
block|}
block|,
comment|/* mul $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x1060
block|}
block|}
block|,
comment|/* mulhi $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x3000
block|}
block|}
block|,
comment|/* mulhi $src1,$src2,$acc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACC
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_machi_a
block|,
block|{
literal|0x3000
block|}
block|}
block|,
comment|/* mullo $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x3010
block|}
block|}
block|,
comment|/* mullo $src1,$src2,$acc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACC
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_machi_a
block|,
block|{
literal|0x3010
block|}
block|}
block|,
comment|/* mulwhi $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x3020
block|}
block|}
block|,
comment|/* mulwhi $src1,$src2,$acc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACC
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_machi_a
block|,
block|{
literal|0x3020
block|}
block|}
block|,
comment|/* mulwlo $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x3030
block|}
block|}
block|,
comment|/* mulwlo $src1,$src2,$acc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACC
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_machi_a
block|,
block|{
literal|0x3030
block|}
block|}
block|,
comment|/* mv $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x1080
block|}
block|}
block|,
comment|/* mvfachi $dr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvfachi
block|,
block|{
literal|0x50f0
block|}
block|}
block|,
comment|/* mvfachi $dr,$accs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACCS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvfachi_a
block|,
block|{
literal|0x50f0
block|}
block|}
block|,
comment|/* mvfaclo $dr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvfachi
block|,
block|{
literal|0x50f1
block|}
block|}
block|,
comment|/* mvfaclo $dr,$accs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACCS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvfachi_a
block|,
block|{
literal|0x50f1
block|}
block|}
block|,
comment|/* mvfacmi $dr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvfachi
block|,
block|{
literal|0x50f2
block|}
block|}
block|,
comment|/* mvfacmi $dr,$accs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACCS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvfachi_a
block|,
block|{
literal|0x50f2
block|}
block|}
block|,
comment|/* mvfc $dr,$scr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SCR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvfc
block|,
block|{
literal|0x1090
block|}
block|}
block|,
comment|/* mvtachi $src1 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvtachi
block|,
block|{
literal|0x5070
block|}
block|}
block|,
comment|/* mvtachi $src1,$accs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACCS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvtachi_a
block|,
block|{
literal|0x5070
block|}
block|}
block|,
comment|/* mvtaclo $src1 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvtachi
block|,
block|{
literal|0x5071
block|}
block|}
block|,
comment|/* mvtaclo $src1,$accs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACCS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvtachi_a
block|,
block|{
literal|0x5071
block|}
block|}
block|,
comment|/* mvtc $sr,$dcr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|DCR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_mvtc
block|,
block|{
literal|0x10a0
block|}
block|}
block|,
comment|/* neg $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x30
block|}
block|}
block|,
comment|/* nop */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_nop
block|,
block|{
literal|0x7000
block|}
block|}
block|,
comment|/* not $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0xb0
block|}
block|}
block|,
comment|/* rac */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_nop
block|,
block|{
literal|0x5090
block|}
block|}
block|,
comment|/* rac $accd,$accs,$imm1 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|ACCD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACCS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM1
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_rac_dsi
block|,
block|{
literal|0x5090
block|}
block|}
block|,
comment|/* rach */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_nop
block|,
block|{
literal|0x5080
block|}
block|}
block|,
comment|/* rach $accd,$accs,$imm1 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|ACCD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACCS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM1
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_rac_dsi
block|,
block|{
literal|0x5080
block|}
block|}
block|,
comment|/* rte */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_nop
block|,
block|{
literal|0x10d6
block|}
block|}
block|,
comment|/* seth $dr,$hash$hi16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|HASH
argument_list|)
block|,
name|OP
argument_list|(
name|HI16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_seth
block|,
block|{
literal|0xd0c00000
block|}
block|}
block|,
comment|/* sll $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x1040
block|}
block|}
block|,
comment|/* sll3 $dr,$sr,$simm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SIMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addv3
block|,
block|{
literal|0x90c00000
block|}
block|}
block|,
comment|/* slli $dr,$uimm5 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|UIMM5
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_slli
block|,
block|{
literal|0x5040
block|}
block|}
block|,
comment|/* sra $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x1020
block|}
block|}
block|,
comment|/* sra3 $dr,$sr,$simm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SIMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addv3
block|,
block|{
literal|0x90a00000
block|}
block|}
block|,
comment|/* srai $dr,$uimm5 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|UIMM5
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_slli
block|,
block|{
literal|0x5020
block|}
block|}
block|,
comment|/* srl $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x1000
block|}
block|}
block|,
comment|/* srl3 $dr,$sr,$simm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SIMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addv3
block|,
block|{
literal|0x90800000
block|}
block|}
block|,
comment|/* srli $dr,$uimm5 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|UIMM5
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_slli
block|,
block|{
literal|0x5000
block|}
block|}
block|,
comment|/* st $src1,@$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x2040
block|}
block|}
block|,
comment|/* st $src1,@($slo16,$src2) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_st_d
block|,
block|{
literal|0xa0400000
block|}
block|}
block|,
comment|/* stb $src1,@$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x2000
block|}
block|}
block|,
comment|/* stb $src1,@($slo16,$src2) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_st_d
block|,
block|{
literal|0xa0000000
block|}
block|}
block|,
comment|/* sth $src1,@$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x2020
block|}
block|}
block|,
comment|/* sth $src1,@($slo16,$src2) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_st_d
block|,
block|{
literal|0xa0200000
block|}
block|}
block|,
comment|/* st $src1,@+$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'+'
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x2060
block|}
block|}
block|,
comment|/* sth $src1,@$src2+ */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|'+'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x2030
block|}
block|}
block|,
comment|/* stb $src1,@$src2+ */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|'+'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x2010
block|}
block|}
block|,
comment|/* st $src1,@-$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'-'
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x2070
block|}
block|}
block|,
comment|/* sub $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x20
block|}
block|}
block|,
comment|/* subv $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x0
block|}
block|}
block|,
comment|/* subx $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_add
block|,
block|{
literal|0x10
block|}
block|}
block|,
comment|/* trap $uimm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|UIMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_trap
block|,
block|{
literal|0x10f0
block|}
block|}
block|,
comment|/* unlock $src1,@$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x2050
block|}
block|}
block|,
comment|/* satb $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_satb
block|,
block|{
literal|0x80600300
block|}
block|}
block|,
comment|/* sath $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_satb
block|,
block|{
literal|0x80600200
block|}
block|}
block|,
comment|/* sat $dr,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_satb
block|,
block|{
literal|0x80600000
block|}
block|}
block|,
comment|/* pcmpbz $src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmpz
block|,
block|{
literal|0x370
block|}
block|}
block|,
comment|/* sadd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_nop
block|,
block|{
literal|0x50e4
block|}
block|}
block|,
comment|/* macwu1 $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x50b0
block|}
block|}
block|,
comment|/* msblo $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x50d0
block|}
block|}
block|,
comment|/* mulwu1 $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x50a0
block|}
block|}
block|,
comment|/* maclh1 $src1,$src2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_cmp
block|,
block|{
literal|0x50c0
block|}
block|}
block|,
comment|/* sc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_nop
block|,
block|{
literal|0x7401
block|}
block|}
block|,
comment|/* snc */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_nop
block|,
block|{
literal|0x7501
block|}
block|}
block|,
comment|/* clrpsw $uimm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|UIMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_clrpsw
block|,
block|{
literal|0x7200
block|}
block|}
block|,
comment|/* setpsw $uimm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|UIMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_clrpsw
block|,
block|{
literal|0x7100
block|}
block|}
block|,
comment|/* bset $uimm3,@($slo16,$sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|UIMM3
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bset
block|,
block|{
literal|0xa0600000
block|}
block|}
block|,
comment|/* bclr $uimm3,@($slo16,$sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|UIMM3
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bset
block|,
block|{
literal|0xa0700000
block|}
block|}
block|,
comment|/* btst $uimm3,$sr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|UIMM3
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_btst
block|,
block|{
literal|0xf0
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_undef
undef|#
directive|undef
name|OPERAND
end_undef

begin_undef
undef|#
directive|undef
name|MNEM
end_undef

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_comment
comment|/* Formats for ALIAS macro-insns.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|F
parameter_list|(
name|f
parameter_list|)
value|& m32r_cgen_ifld_table[M32R_##f]
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|F
parameter_list|(
name|f
parameter_list|)
value|& m32r_cgen_ifld_table[M32R_
comment|/**/
value|f]
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bc8r
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bc24r
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP24
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bl8r
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bl24r
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP24
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bcl8r
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bcl24r
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP24
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bnc8r
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bnc24r
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP24
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bra8r
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bra24r
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP24
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bncl8r
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bncl24r
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_DISP24
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ld_2
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ld_d2
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ldb_2
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ldb_d2
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ldh_2
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ldh_d2
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ldub_2
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ldub_d2
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_lduh_2
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_lduh_d2
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_pop
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0ff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ldi8a
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_ldi16a
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0ff0000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_rac_d
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf3ff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BITS67
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BIT14
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM1
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_rac_ds
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf3f3
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BITS67
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BIT14
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM1
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_rach_d
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf3ff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BITS67
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BIT14
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM1
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_rach_ds
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf3f3
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BITS67
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ACCS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_BIT14
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM1
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_st_2
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_st_d2
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_stb_2
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_stb_d2
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_sth_2
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0f0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_sth_d2
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0f00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_SIMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_push
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf0ff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_R2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|F
end_undef

begin_comment
comment|/* Each non-simple macro entry points to an array of expansion possibilities.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|M32R_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|M32R_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_define
define|#
directive|define
name|MNEM
value|CGEN_SYNTAX_MNEMONIC
end_define

begin_comment
comment|/* syntax value for mnemonic */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_comment
comment|/* The macro instruction table.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|m32r_cgen_macro_insn_table
index|[]
init|=
block|{
comment|/* bc $disp8 */
block|{
operator|-
literal|1
block|,
literal|"bc8r"
block|,
literal|"bc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bc $disp24 */
block|{
operator|-
literal|1
block|,
literal|"bc24r"
block|,
literal|"bc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXED
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bl $disp8 */
block|{
operator|-
literal|1
block|,
literal|"bl8r"
block|,
literal|"bl"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bl $disp24 */
block|{
operator|-
literal|1
block|,
literal|"bl24r"
block|,
literal|"bl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXED
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bcl $disp8 */
block|{
operator|-
literal|1
block|,
literal|"bcl8r"
block|,
literal|"bcl"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bcl $disp24 */
block|{
operator|-
literal|1
block|,
literal|"bcl24r"
block|,
literal|"bcl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXED
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bnc $disp8 */
block|{
operator|-
literal|1
block|,
literal|"bnc8r"
block|,
literal|"bnc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bnc $disp24 */
block|{
operator|-
literal|1
block|,
literal|"bnc24r"
block|,
literal|"bnc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXED
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bra $disp8 */
block|{
operator|-
literal|1
block|,
literal|"bra8r"
block|,
literal|"bra"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bra $disp24 */
block|{
operator|-
literal|1
block|,
literal|"bra24r"
block|,
literal|"bra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXED
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bncl $disp8 */
block|{
operator|-
literal|1
block|,
literal|"bncl8r"
block|,
literal|"bncl"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bncl $disp24 */
block|{
operator|-
literal|1
block|,
literal|"bncl24r"
block|,
literal|"bncl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXED
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* ld $dr,@($sr) */
block|{
operator|-
literal|1
block|,
literal|"ld-2"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ld $dr,@($sr,$slo16) */
block|{
operator|-
literal|1
block|,
literal|"ld-d2"
block|,
literal|"ld"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* ldb $dr,@($sr) */
block|{
operator|-
literal|1
block|,
literal|"ldb-2"
block|,
literal|"ldb"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ldb $dr,@($sr,$slo16) */
block|{
operator|-
literal|1
block|,
literal|"ldb-d2"
block|,
literal|"ldb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* ldh $dr,@($sr) */
block|{
operator|-
literal|1
block|,
literal|"ldh-2"
block|,
literal|"ldh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ldh $dr,@($sr,$slo16) */
block|{
operator|-
literal|1
block|,
literal|"ldh-d2"
block|,
literal|"ldh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* ldub $dr,@($sr) */
block|{
operator|-
literal|1
block|,
literal|"ldub-2"
block|,
literal|"ldub"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ldub $dr,@($sr,$slo16) */
block|{
operator|-
literal|1
block|,
literal|"ldub-d2"
block|,
literal|"ldub"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* lduh $dr,@($sr) */
block|{
operator|-
literal|1
block|,
literal|"lduh-2"
block|,
literal|"lduh"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* lduh $dr,@($sr,$slo16) */
block|{
operator|-
literal|1
block|,
literal|"lduh-d2"
block|,
literal|"lduh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* pop $dr */
block|{
operator|-
literal|1
block|,
literal|"pop"
block|,
literal|"pop"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ldi $dr,$simm8 */
block|{
operator|-
literal|1
block|,
literal|"ldi8a"
block|,
literal|"ldi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* ldi $dr,$hash$slo16 */
block|{
operator|-
literal|1
block|,
literal|"ldi16a"
block|,
literal|"ldi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* rac $accd */
block|{
operator|-
literal|1
block|,
literal|"rac-d"
block|,
literal|"rac"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* rac $accd,$accs */
block|{
operator|-
literal|1
block|,
literal|"rac-ds"
block|,
literal|"rac"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* rach $accd */
block|{
operator|-
literal|1
block|,
literal|"rach-d"
block|,
literal|"rach"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* rach $accd,$accs */
block|{
operator|-
literal|1
block|,
literal|"rach-ds"
block|,
literal|"rach"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* st $src1,@($src2) */
block|{
operator|-
literal|1
block|,
literal|"st-2"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* st $src1,@($src2,$slo16) */
block|{
operator|-
literal|1
block|,
literal|"st-d2"
block|,
literal|"st"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* stb $src1,@($src2) */
block|{
operator|-
literal|1
block|,
literal|"stb-2"
block|,
literal|"stb"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* stb $src1,@($src2,$slo16) */
block|{
operator|-
literal|1
block|,
literal|"stb-d2"
block|,
literal|"stb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* sth $src1,@($src2) */
block|{
operator|-
literal|1
block|,
literal|"sth-2"
block|,
literal|"sth"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* sth $src1,@($src2,$slo16) */
block|{
operator|-
literal|1
block|,
literal|"sth-d2"
block|,
literal|"sth"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* push $src1 */
block|{
operator|-
literal|1
block|,
literal|"push"
block|,
literal|"push"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The macro instruction opcode table.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_OPCODE
name|m32r_cgen_macro_insn_opcode_table
index|[]
init|=
block|{
comment|/* bc $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc8r
block|,
block|{
literal|0x7c00
block|}
block|}
block|,
comment|/* bc $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bc24r
block|,
block|{
literal|0xfc000000
block|}
block|}
block|,
comment|/* bl $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bl8r
block|,
block|{
literal|0x7e00
block|}
block|}
block|,
comment|/* bl $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bl24r
block|,
block|{
literal|0xfe000000
block|}
block|}
block|,
comment|/* bcl $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bcl8r
block|,
block|{
literal|0x7800
block|}
block|}
block|,
comment|/* bcl $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bcl24r
block|,
block|{
literal|0xf8000000
block|}
block|}
block|,
comment|/* bnc $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bnc8r
block|,
block|{
literal|0x7d00
block|}
block|}
block|,
comment|/* bnc $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bnc24r
block|,
block|{
literal|0xfd000000
block|}
block|}
block|,
comment|/* bra $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bra8r
block|,
block|{
literal|0x7f00
block|}
block|}
block|,
comment|/* bra $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bra24r
block|,
block|{
literal|0xff000000
block|}
block|}
block|,
comment|/* bncl $disp8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bncl8r
block|,
block|{
literal|0x7900
block|}
block|}
block|,
comment|/* bncl $disp24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DISP24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bncl24r
block|,
block|{
literal|0xf9000000
block|}
block|}
block|,
comment|/* ld $dr,@($sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ld_2
block|,
block|{
literal|0x20c0
block|}
block|}
block|,
comment|/* ld $dr,@($sr,$slo16) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ld_d2
block|,
block|{
literal|0xa0c00000
block|}
block|}
block|,
comment|/* ldb $dr,@($sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ldb_2
block|,
block|{
literal|0x2080
block|}
block|}
block|,
comment|/* ldb $dr,@($sr,$slo16) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ldb_d2
block|,
block|{
literal|0xa0800000
block|}
block|}
block|,
comment|/* ldh $dr,@($sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ldh_2
block|,
block|{
literal|0x20a0
block|}
block|}
block|,
comment|/* ldh $dr,@($sr,$slo16) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ldh_d2
block|,
block|{
literal|0xa0a00000
block|}
block|}
block|,
comment|/* ldub $dr,@($sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ldub_2
block|,
block|{
literal|0x2090
block|}
block|}
block|,
comment|/* ldub $dr,@($sr,$slo16) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ldub_d2
block|,
block|{
literal|0xa0900000
block|}
block|}
block|,
comment|/* lduh $dr,@($sr) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_lduh_2
block|,
block|{
literal|0x20b0
block|}
block|}
block|,
comment|/* lduh $dr,@($sr,$slo16) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_lduh_d2
block|,
block|{
literal|0xa0b00000
block|}
block|}
block|,
comment|/* pop $dr */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_pop
block|,
block|{
literal|0x20ef
block|}
block|}
block|,
comment|/* ldi $dr,$simm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SIMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ldi8a
block|,
block|{
literal|0x6000
block|}
block|}
block|,
comment|/* ldi $dr,$hash$slo16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|DR
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|HASH
argument_list|)
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_ldi16a
block|,
block|{
literal|0x90f00000
block|}
block|}
block|,
comment|/* rac $accd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|ACCD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_rac_d
block|,
block|{
literal|0x5090
block|}
block|}
block|,
comment|/* rac $accd,$accs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|ACCD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACCS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_rac_ds
block|,
block|{
literal|0x5090
block|}
block|}
block|,
comment|/* rach $accd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|ACCD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_rach_d
block|,
block|{
literal|0x5080
block|}
block|}
block|,
comment|/* rach $accd,$accs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|ACCD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|ACCS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_rach_ds
block|,
block|{
literal|0x5080
block|}
block|}
block|,
comment|/* st $src1,@($src2) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_st_2
block|,
block|{
literal|0x2040
block|}
block|}
block|,
comment|/* st $src1,@($src2,$slo16) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_st_d2
block|,
block|{
literal|0xa0400000
block|}
block|}
block|,
comment|/* stb $src1,@($src2) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_stb_2
block|,
block|{
literal|0x2000
block|}
block|}
block|,
comment|/* stb $src1,@($src2,$slo16) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_stb_d2
block|,
block|{
literal|0xa0000000
block|}
block|}
block|,
comment|/* sth $src1,@($src2) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_sth_2
block|,
block|{
literal|0x2020
block|}
block|}
block|,
comment|/* sth $src1,@($src2,$slo16) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|','
block|,
literal|'@'
block|,
literal|'('
block|,
name|OP
argument_list|(
name|SRC2
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|SLO16
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_sth_d2
block|,
block|{
literal|0xa0200000
block|}
block|}
block|,
comment|/* push $src1 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|SRC1
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_push
block|,
block|{
literal|0x207f
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_undef
undef|#
directive|undef
name|OPERAND
end_undef

begin_undef
undef|#
directive|undef
name|MNEM
end_undef

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_ifndef
ifndef|#
directive|ifndef
name|CGEN_ASM_HASH_P
end_ifndef

begin_define
define|#
directive|define
name|CGEN_ASM_HASH_P
parameter_list|(
name|insn
parameter_list|)
value|1
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_ifndef
ifndef|#
directive|ifndef
name|CGEN_DIS_HASH_P
end_ifndef

begin_define
define|#
directive|define
name|CGEN_DIS_HASH_P
parameter_list|(
name|insn
parameter_list|)
value|1
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* Return non-zero if INSN is to be added to the hash table.    Targets are free to override CGEN_{ASM,DIS}_HASH_P in the .opc file.  */
end_comment

begin_function
specifier|static
name|int
name|asm_hash_insn_p
parameter_list|(
name|insn
parameter_list|)
specifier|const
name|CGEN_INSN
modifier|*
name|insn
name|ATTRIBUTE_UNUSED
decl_stmt|;
block|{
return|return
name|CGEN_ASM_HASH_P
argument_list|(
name|insn
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|dis_hash_insn_p
parameter_list|(
name|insn
parameter_list|)
specifier|const
name|CGEN_INSN
modifier|*
name|insn
decl_stmt|;
block|{
comment|/* If building the hash table and the NO-DIS attribute is present,      ignore.  */
if|if
condition|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
argument_list|,
name|CGEN_INSN_NO_DIS
argument_list|)
condition|)
return|return
literal|0
return|;
return|return
name|CGEN_DIS_HASH_P
argument_list|(
name|insn
argument_list|)
return|;
block|}
end_function

begin_ifndef
ifndef|#
directive|ifndef
name|CGEN_ASM_HASH
end_ifndef

begin_define
define|#
directive|define
name|CGEN_ASM_HASH_SIZE
value|127
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|CGEN_MNEMONIC_OPERANDS
end_ifdef

begin_define
define|#
directive|define
name|CGEN_ASM_HASH
parameter_list|(
name|mnem
parameter_list|)
value|(*(unsigned char *) (mnem) % CGEN_ASM_HASH_SIZE)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CGEN_ASM_HASH
parameter_list|(
name|mnem
parameter_list|)
value|(*(unsigned char *) (mnem) % CGEN_ASM_HASH_SIZE)
end_define

begin_comment
comment|/*FIXME*/
end_comment

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* It doesn't make much sense to provide a default here,    but while this is under development we do.    BUFFER is a pointer to the bytes of the insn, target order.    VALUE is the first base_insn_bitsize bits as an int in host order.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|CGEN_DIS_HASH
end_ifndef

begin_define
define|#
directive|define
name|CGEN_DIS_HASH_SIZE
value|256
end_define

begin_define
define|#
directive|define
name|CGEN_DIS_HASH
parameter_list|(
name|buf
parameter_list|,
name|value
parameter_list|)
value|(*(unsigned char *) (buf))
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* The result is the hash value of the insn.    Targets are free to override CGEN_{ASM,DIS}_HASH in the .opc file.  */
end_comment

begin_function
specifier|static
name|unsigned
name|int
name|asm_hash_insn
parameter_list|(
name|mnem
parameter_list|)
specifier|const
name|char
modifier|*
name|mnem
decl_stmt|;
block|{
return|return
name|CGEN_ASM_HASH
argument_list|(
name|mnem
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* BUF is a pointer to the bytes of the insn, target order.    VALUE is the first base_insn_bitsize bits as an int in host order.  */
end_comment

begin_function
specifier|static
name|unsigned
name|int
name|dis_hash_insn
parameter_list|(
name|buf
parameter_list|,
name|value
parameter_list|)
specifier|const
name|char
modifier|*
name|buf
name|ATTRIBUTE_UNUSED
decl_stmt|;
name|CGEN_INSN_INT
name|value
name|ATTRIBUTE_UNUSED
decl_stmt|;
block|{
return|return
name|CGEN_DIS_HASH
argument_list|(
name|buf
argument_list|,
name|value
argument_list|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|void
name|set_fields_bitsize
name|PARAMS
argument_list|(
operator|(
name|CGEN_FIELDS
operator|*
operator|,
name|int
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Set the recorded length of the insn in the CGEN_FIELDS struct.  */
end_comment

begin_function
specifier|static
name|void
name|set_fields_bitsize
parameter_list|(
name|fields
parameter_list|,
name|size
parameter_list|)
name|CGEN_FIELDS
modifier|*
name|fields
decl_stmt|;
name|int
name|size
decl_stmt|;
block|{
name|CGEN_FIELDS_BITSIZE
argument_list|(
name|fields
argument_list|)
operator|=
name|size
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Function to call before using the operand instance table.    This plugs the opcode entries and macro instructions into the cpu table.  */
end_comment

begin_function
name|void
name|m32r_cgen_init_opcode_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_DESC
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|int
name|num_macros
init|=
operator|(
sizeof|sizeof
argument_list|(
name|m32r_cgen_macro_insn_table
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|m32r_cgen_macro_insn_table
index|[
literal|0
index|]
argument_list|)
operator|)
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|m32r_cgen_macro_insn_table
index|[
literal|0
index|]
decl_stmt|;
specifier|const
name|CGEN_OPCODE
modifier|*
name|oc
init|=
operator|&
name|m32r_cgen_macro_insn_opcode_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
operator|(
name|CGEN_INSN
operator|*
operator|)
name|xmalloc
argument_list|(
name|num_macros
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|num_macros
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|num_macros
condition|;
operator|++
name|i
control|)
block|{
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|insns
index|[
name|i
index|]
operator|.
name|opcode
operator|=
operator|&
name|oc
index|[
name|i
index|]
expr_stmt|;
name|m32r_cgen_build_insn_regex
argument_list|(
operator|&
name|insns
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|macro_insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
operator|=
name|num_macros
expr_stmt|;
name|oc
operator|=
operator|&
name|m32r_cgen_insn_opcode_table
index|[
literal|0
index|]
expr_stmt|;
name|insns
operator|=
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
block|{
name|insns
index|[
name|i
index|]
operator|.
name|opcode
operator|=
operator|&
name|oc
index|[
name|i
index|]
expr_stmt|;
name|m32r_cgen_build_insn_regex
argument_list|(
operator|&
name|insns
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
name|cd
operator|->
name|sizeof_fields
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_FIELDS
argument_list|)
expr_stmt|;
name|cd
operator|->
name|set_fields_bitsize
operator|=
name|set_fields_bitsize
expr_stmt|;
name|cd
operator|->
name|asm_hash_p
operator|=
name|asm_hash_insn_p
expr_stmt|;
name|cd
operator|->
name|asm_hash
operator|=
name|asm_hash_insn
expr_stmt|;
name|cd
operator|->
name|asm_hash_size
operator|=
name|CGEN_ASM_HASH_SIZE
expr_stmt|;
name|cd
operator|->
name|dis_hash_p
operator|=
name|dis_hash_insn_p
expr_stmt|;
name|cd
operator|->
name|dis_hash
operator|=
name|dis_hash_insn
expr_stmt|;
name|cd
operator|->
name|dis_hash_size
operator|=
name|CGEN_DIS_HASH_SIZE
expr_stmt|;
block|}
end_function

end_unit

