
GccBoardProject1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007334  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009400  80009400  00009800  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000007a0  80009600  80009600  00009a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000534  00000008  80009da0  0000a408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000053c  8000a2d4  0000a93c  2**0
                  ALLOC
  8 .bss          00000220  00000540  00000540  00000000  2**2
                  ALLOC
  9 .heap         000028a0  00000760  00000760  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000a93c  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000d90  00000000  00000000  0000a970  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 0000199a  00000000  00000000  0000b700  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00028479  00000000  00000000  0000d09a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005a3d  00000000  00000000  00035513  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000f58a  00000000  00000000  0003af50  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001ff0  00000000  00000000  0004a4dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000056f3  00000000  00000000  0004c4cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000a669  00000000  00000000  00051bbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 0084ac86  00000000  00000000  0005c228  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00003000  00003000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00000f38  00000000  00000000  008a6eb0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf d2 20 	sub	pc,pc,-11744

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
80002004:	fe cf f2 24 	sub	pc,pc,-3548

Disassembly of section .text:

80002008 <twim_master_interrupt_handler>:
80002008:	4a e8       	lddpc	r8,800020c0 <twim_master_interrupt_handler+0xb8>
8000200a:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
8000200c:	70 79       	ld.w	r9,r8[0x1c]
8000200e:	4a ea       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xbc>
80002010:	74 0a       	ld.w	r10,r10[0x0]
80002012:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002016:	12 9a       	mov	r10,r9
80002018:	e2 1a 07 00 	andl	r10,0x700,COH
8000201c:	c1 40       	breq	80002044 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201e:	e2 19 03 00 	andl	r9,0x300,COH
80002022:	f9 b9 01 fc 	movne	r9,-4
80002026:	f9 b9 00 fe 	moveq	r9,-2
8000202a:	4a 8a       	lddpc	r10,800020c8 <twim_master_interrupt_handler+0xc0>
8000202c:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202e:	70 3a       	ld.w	r10,r8[0xc]
80002030:	30 09       	mov	r9,0
80002032:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002036:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002038:	3f fa       	mov	r10,-1
8000203a:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
8000203c:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203e:	4a 48       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
80002040:	b0 89       	st.b	r8[0x0],r9
80002042:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002044:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002048:	c1 30       	breq	8000206e <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
8000204a:	4a 2a       	lddpc	r10,800020d0 <twim_master_interrupt_handler+0xc8>
8000204c:	70 5b       	ld.w	r11,r8[0x14]
8000204e:	74 09       	ld.w	r9,r10[0x0]
80002050:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
80002052:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002054:	4a 09       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xcc>
80002056:	72 0a       	ld.w	r10,r9[0x0]
80002058:	20 1a       	sub	r10,1
8000205a:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
8000205c:	72 09       	ld.w	r9,r9[0x0]
8000205e:	58 09       	cp.w	r9,0
80002060:	c2 f1       	brne	800020be <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80002062:	30 19       	mov	r9,1
80002064:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002066:	30 09       	mov	r9,0
80002068:	49 98       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
8000206a:	b0 89       	st.b	r8[0x0],r9
8000206c:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206e:	e2 19 00 02 	andl	r9,0x2,COH
80002072:	c2 60       	breq	800020be <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002074:	49 99       	lddpc	r9,800020d8 <twim_master_interrupt_handler+0xd0>
80002076:	72 09       	ld.w	r9,r9[0x0]
80002078:	58 09       	cp.w	r9,0
8000207a:	c0 71       	brne	80002088 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
8000207c:	30 29       	mov	r9,2
8000207e:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002080:	30 09       	mov	r9,0
80002082:	49 38       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
80002084:	b0 89       	st.b	r8[0x0],r9
80002086:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002088:	49 5a       	lddpc	r10,800020dc <twim_master_interrupt_handler+0xd4>
8000208a:	74 09       	ld.w	r9,r10[0x0]
8000208c:	13 3b       	ld.ub	r11,r9++
8000208e:	91 6b       	st.w	r8[0x18],r11
80002090:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80002092:	49 28       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd0>
80002094:	70 09       	ld.w	r9,r8[0x0]
80002096:	20 19       	sub	r9,1
80002098:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
8000209a:	70 08       	ld.w	r8,r8[0x0]
8000209c:	58 08       	cp.w	r8,0
8000209e:	c1 01       	brne	800020be <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
800020a0:	48 b8       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
800020a2:	11 88       	ld.ub	r8,r8[0x0]
800020a4:	58 08       	cp.w	r8,0
800020a6:	c0 c0       	breq	800020be <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a8:	30 09       	mov	r9,0
800020aa:	48 98       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
800020ac:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020ae:	48 d8       	lddpc	r8,800020e0 <twim_master_interrupt_handler+0xd8>
800020b0:	70 08       	ld.w	r8,r8[0x0]
800020b2:	70 3a       	ld.w	r10,r8[0xc]
800020b4:	48 99       	lddpc	r9,800020d8 <twim_master_interrupt_handler+0xd0>
800020b6:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b8:	70 29       	ld.w	r9,r8[0x8]
800020ba:	48 98       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd4>
800020bc:	91 09       	st.w	r8[0x0],r9
800020be:	d6 03       	rete
800020c0:	00 00       	add	r0,r0
800020c2:	05 40       	ld.w	r0,--r2
800020c4:	00 00       	add	r0,r0
800020c6:	05 54       	ld.sh	r4,--r2
800020c8:	00 00       	add	r0,r0
800020ca:	05 4c       	ld.w	r12,--r2
800020cc:	00 00       	add	r0,r0
800020ce:	05 58       	ld.sh	r8,--r2
800020d0:	00 00       	add	r0,r0
800020d2:	05 44       	ld.w	r4,--r2
800020d4:	00 00       	add	r0,r0
800020d6:	05 48       	ld.w	r8,--r2
800020d8:	00 00       	add	r0,r0
800020da:	05 60       	ld.uh	r0,--r2
800020dc:	00 00       	add	r0,r0
800020de:	05 50       	ld.sh	r0,--r2
800020e0:	00 00       	add	r0,r0
800020e2:	05 5c       	ld.sh	r12,--r2

800020e4 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e4:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e8:	f4 0b 0d 0a 	divu	r10,r10,r11
800020ec:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020f0:	e0 48 00 ff 	cp.w	r8,255
800020f4:	e0 8b 00 04 	brhi	800020fc <twim_set_speed+0x18>
800020f8:	30 09       	mov	r9,0
800020fa:	c1 a8       	rjmp	8000212e <twim_set_speed+0x4a>
800020fc:	30 09       	mov	r9,0
800020fe:	30 77       	mov	r7,7
80002100:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
80002102:	2f f9       	sub	r9,-1
80002104:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002106:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002108:	e0 48 00 ff 	cp.w	r8,255
8000210c:	5f bb       	srhi	r11
8000210e:	ee 09 18 00 	cp.b	r9,r7
80002112:	5f 8a       	srls	r10
80002114:	f7 ea 00 0a 	and	r10,r11,r10
80002118:	fc 0a 18 00 	cp.b	r10,lr
8000211c:	cf 31       	brne	80002102 <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000211e:	30 7a       	mov	r10,7
80002120:	f4 09 18 00 	cp.b	r9,r10
80002124:	e0 88 00 05 	brls	8000212e <twim_set_speed+0x4a>
80002128:	3f 8c       	mov	r12,-8
8000212a:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000212e:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80002132:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002136:	14 18       	sub	r8,r10
80002138:	f7 e8 10 88 	or	r8,r11,r8<<0x8
8000213c:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
80002140:	99 19       	st.w	r12[0x4],r9
80002142:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002146:	d7 03       	nop

80002148 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002148:	48 38       	lddpc	r8,80002154 <twim_status+0xc>
8000214a:	70 08       	ld.w	r8,r8[0x0]
8000214c:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000214e:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
80002152:	5e fc       	retal	r12
80002154:	00 00       	add	r0,r0
80002156:	05 40       	ld.w	r0,--r2

80002158 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002158:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
8000215c:	e6 18 00 01 	andh	r8,0x1,COH
80002160:	c0 21       	brne	80002164 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
80002162:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002164:	3f f8       	mov	r8,-1
80002166:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002168:	99 b8       	st.w	r12[0x2c],r8
}
8000216a:	5e fc       	retal	r12

8000216c <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
8000216c:	eb cd 40 fc 	pushm	r2-r7,lr
80002170:	16 94       	mov	r4,r11
80002172:	14 97       	mov	r7,r10
80002174:	12 93       	mov	r3,r9
80002176:	10 92       	mov	r2,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002178:	30 15       	mov	r5,1
8000217a:	99 05       	st.w	r12[0x0],r5
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
8000217c:	e0 68 00 80 	mov	r8,128
80002180:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002182:	30 28       	mov	r8,2
80002184:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002186:	49 d6       	lddpc	r6,800021f8 <twim_write+0x8c>
80002188:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
8000218a:	f0 1f 00 1d 	mcall	800021fc <twim_write+0x90>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000218e:	49 d8       	lddpc	r8,80002200 <twim_write+0x94>
80002190:	91 04       	st.w	r8[0x0],r4
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80002192:	49 d8       	lddpc	r8,80002204 <twim_write+0x98>
80002194:	91 07       	st.w	r8[0x0],r7
	// Set next transfer to false
	twim_next = false;
80002196:	30 09       	mov	r9,0
80002198:	49 c8       	lddpc	r8,80002208 <twim_write+0x9c>
8000219a:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000219c:	49 c9       	lddpc	r9,8000220c <twim_write+0xa0>
8000219e:	30 08       	mov	r8,0
800021a0:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
800021a2:	6c 08       	ld.w	r8,r6[0x0]
800021a4:	b1 67       	lsl	r7,0x10
800021a6:	e8 17 e0 00 	orl	r7,0xe000
800021aa:	ef e3 10 13 	or	r3,r7,r3<<0x1
800021ae:	e7 e2 10 b2 	or	r2,r3,r2<<0xb
800021b2:	91 32       	st.w	r8[0xc],r2
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021b4:	49 7a       	lddpc	r10,80002210 <twim_write+0xa4>
800021b6:	e0 6b 03 02 	mov	r11,770
800021ba:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021bc:	74 0a       	ld.w	r10,r10[0x0]
800021be:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021c0:	91 05       	st.w	r8[0x0],r5
	// Enable all interrupts
	cpu_irq_enable ();
800021c2:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021c4:	72 08       	ld.w	r8,r9[0x0]
800021c6:	58 08       	cp.w	r8,0
800021c8:	c0 80       	breq	800021d8 <twim_write+0x6c>
800021ca:	c0 b8       	rjmp	800021e0 <twim_write+0x74>
		cpu_relax();
800021cc:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021d0:	6e 08       	ld.w	r8,r7[0x0]
800021d2:	58 08       	cp.w	r8,0
800021d4:	c0 30       	breq	800021da <twim_write+0x6e>
800021d6:	c0 58       	rjmp	800021e0 <twim_write+0x74>
800021d8:	48 d7       	lddpc	r7,8000220c <twim_write+0xa0>
800021da:	f0 1f 00 0f 	mcall	80002214 <twim_write+0xa8>
800021de:	cf 70       	breq	800021cc <twim_write+0x60>
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e0:	48 b8       	lddpc	r8,8000220c <twim_write+0xa0>
800021e2:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e4:	5b c8       	cp.w	r8,-4
800021e6:	c0 70       	breq	800021f4 <twim_write+0x88>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e8:	48 98       	lddpc	r8,8000220c <twim_write+0xa0>
800021ea:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021ec:	5b e8       	cp.w	r8,-2
800021ee:	c0 30       	breq	800021f4 <twim_write+0x88>
800021f0:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021f4:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
800021f8:	00 00       	add	r0,r0
800021fa:	05 40       	ld.w	r0,--r2
800021fc:	80 00       	ld.sh	r0,r0[0x0]
800021fe:	21 58       	sub	r8,21
80002200:	00 00       	add	r0,r0
80002202:	05 50       	ld.sh	r0,--r2
80002204:	00 00       	add	r0,r0
80002206:	05 60       	ld.uh	r0,--r2
80002208:	00 00       	add	r0,r0
8000220a:	05 58       	ld.sh	r8,--r2
8000220c:	00 00       	add	r0,r0
8000220e:	05 4c       	ld.w	r12,--r2
80002210:	00 00       	add	r0,r0
80002212:	05 54       	ld.sh	r4,--r2
80002214:	80 00       	ld.sh	r0,r0[0x0]
80002216:	21 48       	sub	r8,20

80002218 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002218:	d4 01       	pushm	lr
8000221a:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
8000221c:	30 08       	mov	r8,0
8000221e:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
80002220:	30 08       	mov	r8,0
80002222:	16 99       	mov	r9,r11
80002224:	10 9a       	mov	r10,r8
80002226:	1a 9b       	mov	r11,sp
80002228:	f0 1f 00 02 	mcall	80002230 <twim_probe+0x18>
}
8000222c:	2f fd       	sub	sp,-4
8000222e:	d8 02       	popm	pc
80002230:	80 00       	ld.sh	r0,r0[0x0]
80002232:	21 6c       	sub	r12,22

80002234 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80002234:	eb cd 40 c0 	pushm	r6-r7,lr
80002238:	18 96       	mov	r6,r12
8000223a:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000223c:	30 28       	mov	r8,2
8000223e:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002240:	4b 78       	lddpc	r8,8000231c <twim_read_packet+0xe8>
80002242:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002244:	f0 1f 00 37 	mcall	80002320 <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80002248:	6e 29       	ld.w	r9,r7[0x8]
8000224a:	4b 78       	lddpc	r8,80002324 <twim_read_packet+0xf0>
8000224c:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
8000224e:	6e 39       	ld.w	r9,r7[0xc]
80002250:	4b 68       	lddpc	r8,80002328 <twim_read_packet+0xf4>
80002252:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80002254:	30 08       	mov	r8,0
80002256:	4b 6a       	lddpc	r10,8000232c <twim_read_packet+0xf8>
80002258:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000225a:	30 0b       	mov	r11,0
8000225c:	4b 5a       	lddpc	r10,80002330 <twim_read_packet+0xfc>
8000225e:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
80002260:	0f fa       	ld.ub	r10,r7[0x7]
80002262:	f0 0a 18 00 	cp.b	r10,r8
80002266:	c2 50       	breq	800022b0 <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002268:	4a d8       	lddpc	r8,8000231c <twim_read_packet+0xe8>
8000226a:	70 08       	ld.w	r8,r8[0x0]
8000226c:	30 19       	mov	r9,1
8000226e:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
80002270:	e0 69 00 80 	mov	r9,128
80002274:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80002276:	30 29       	mov	r9,2
80002278:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
8000227a:	ee ca ff fc 	sub	r10,r7,-4
8000227e:	4a e9       	lddpc	r9,80002334 <twim_read_packet+0x100>
80002280:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
80002282:	0f f9       	ld.ub	r9,r7[0x7]
80002284:	4a da       	lddpc	r10,80002338 <twim_read_packet+0x104>
80002286:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80002288:	e0 6b 07 03 	mov	r11,1795
8000228c:	4a ca       	lddpc	r10,8000233c <twim_read_packet+0x108>
8000228e:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80002290:	6e 0a       	ld.w	r10,r7[0x0]
80002292:	a1 7a       	lsl	r10,0x1
80002294:	e8 1a a0 00 	orl	r10,0xa000
80002298:	f5 e9 11 09 	or	r9,r10,r9<<0x10
8000229c:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000229e:	6e 0a       	ld.w	r10,r7[0x0]
800022a0:	6e 39       	ld.w	r9,r7[0xc]
800022a2:	b1 69       	lsl	r9,0x10
800022a4:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022a8:	e8 19 e0 01 	orl	r9,0xe001
800022ac:	91 49       	st.w	r8[0x10],r9
800022ae:	c1 18       	rjmp	800022d0 <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800022b0:	30 0a       	mov	r10,0
800022b2:	4a 28       	lddpc	r8,80002338 <twim_read_packet+0x104>
800022b4:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800022b6:	e0 6a 07 01 	mov	r10,1793
800022ba:	4a 18       	lddpc	r8,8000233c <twim_read_packet+0x108>
800022bc:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800022be:	49 88       	lddpc	r8,8000231c <twim_read_packet+0xe8>
800022c0:	70 08       	ld.w	r8,r8[0x0]
800022c2:	6e 0a       	ld.w	r10,r7[0x0]
800022c4:	b1 69       	lsl	r9,0x10
800022c6:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022ca:	e8 19 e0 01 	orl	r9,0xe001
800022ce:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800022d0:	49 38       	lddpc	r8,8000231c <twim_read_packet+0xe8>
800022d2:	70 08       	ld.w	r8,r8[0x0]
800022d4:	49 a9       	lddpc	r9,8000233c <twim_read_packet+0x108>
800022d6:	72 09       	ld.w	r9,r9[0x0]
800022d8:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800022da:	30 18       	mov	r8,1
800022dc:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
800022de:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022e0:	49 48       	lddpc	r8,80002330 <twim_read_packet+0xfc>
800022e2:	70 08       	ld.w	r8,r8[0x0]
800022e4:	58 08       	cp.w	r8,0
800022e6:	c0 80       	breq	800022f6 <twim_read_packet+0xc2>
800022e8:	c0 b8       	rjmp	800022fe <twim_read_packet+0xca>
		cpu_relax();
800022ea:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022ee:	6e 08       	ld.w	r8,r7[0x0]
800022f0:	58 08       	cp.w	r8,0
800022f2:	c0 30       	breq	800022f8 <twim_read_packet+0xc4>
800022f4:	c0 58       	rjmp	800022fe <twim_read_packet+0xca>
800022f6:	48 f7       	lddpc	r7,80002330 <twim_read_packet+0xfc>
800022f8:	f0 1f 00 12 	mcall	80002340 <twim_read_packet+0x10c>
800022fc:	cf 70       	breq	800022ea <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800022fe:	30 28       	mov	r8,2
80002300:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002302:	48 c8       	lddpc	r8,80002330 <twim_read_packet+0xfc>
80002304:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002306:	5b c8       	cp.w	r8,-4
80002308:	c0 70       	breq	80002316 <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
8000230a:	48 a8       	lddpc	r8,80002330 <twim_read_packet+0xfc>
8000230c:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000230e:	5b e8       	cp.w	r8,-2
80002310:	c0 30       	breq	80002316 <twim_read_packet+0xe2>
80002312:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002316:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
8000231a:	00 00       	add	r0,r0
8000231c:	00 00       	add	r0,r0
8000231e:	05 40       	ld.w	r0,--r2
80002320:	80 00       	ld.sh	r0,r0[0x0]
80002322:	21 58       	sub	r8,21
80002324:	00 00       	add	r0,r0
80002326:	05 44       	ld.w	r4,--r2
80002328:	00 00       	add	r0,r0
8000232a:	05 48       	ld.w	r8,--r2
8000232c:	00 00       	add	r0,r0
8000232e:	05 58       	ld.sh	r8,--r2
80002330:	00 00       	add	r0,r0
80002332:	05 4c       	ld.w	r12,--r2
80002334:	00 00       	add	r0,r0
80002336:	05 50       	ld.sh	r0,--r2
80002338:	00 00       	add	r0,r0
8000233a:	05 60       	ld.uh	r0,--r2
8000233c:	00 00       	add	r0,r0
8000233e:	05 54       	ld.sh	r4,--r2
80002340:	80 00       	ld.sh	r0,r0[0x0]
80002342:	21 48       	sub	r8,20

80002344 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002344:	eb cd 40 e0 	pushm	r5-r7,lr
80002348:	18 97       	mov	r7,r12
8000234a:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
8000234c:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002350:	30 0a       	mov	r10,0
80002352:	4a 69       	lddpc	r9,800023e8 <twim_master_init+0xa4>
80002354:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002356:	e6 18 00 01 	andh	r8,0x1,COH
8000235a:	c0 b1       	brne	80002370 <twim_master_init+0x2c>
		cpu_irq_disable ();
8000235c:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000235e:	3f f8       	mov	r8,-1
80002360:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002362:	30 18       	mov	r8,1
80002364:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002366:	e0 68 00 80 	mov	r8,128
8000236a:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
8000236c:	d5 03       	csrf	0x10
8000236e:	c0 88       	rjmp	8000237e <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
80002370:	3f f8       	mov	r8,-1
80002372:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002374:	30 18       	mov	r8,1
80002376:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002378:	e0 68 00 80 	mov	r8,128
8000237c:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
8000237e:	3f f8       	mov	r8,-1
80002380:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002382:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002386:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002388:	30 1a       	mov	r10,1
8000238a:	e0 6b 02 80 	mov	r11,640
8000238e:	49 8c       	lddpc	r12,800023ec <twim_master_init+0xa8>
80002390:	f0 1f 00 18 	mcall	800023f0 <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002394:	e6 16 00 01 	andh	r6,0x1,COH
80002398:	c0 21       	brne	8000239c <twim_master_init+0x58>
      cpu_irq_enable();
8000239a:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
8000239c:	eb 39 00 0c 	ld.ub	r9,r5[12]
800023a0:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
800023a2:	f0 09 18 00 	cp.b	r9,r8
800023a6:	f9 b8 01 10 	movne	r8,16
800023aa:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800023ae:	f9 b8 01 ff 	movne	r8,-1
800023b2:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800023b6:	6a 0a       	ld.w	r10,r5[0x0]
800023b8:	6a 1b       	ld.w	r11,r5[0x4]
800023ba:	0e 9c       	mov	r12,r7
800023bc:	f0 1f 00 0e 	mcall	800023f4 <twim_master_init+0xb0>
800023c0:	5b 8c       	cp.w	r12,-8
800023c2:	c1 00       	breq	800023e2 <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800023c4:	6a 2b       	ld.w	r11,r5[0x8]
800023c6:	0e 9c       	mov	r12,r7
800023c8:	f0 1f 00 0c 	mcall	800023f8 <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023cc:	48 78       	lddpc	r8,800023e8 <twim_master_init+0xa4>
800023ce:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d0:	5b c8       	cp.w	r8,-4
800023d2:	c0 70       	breq	800023e0 <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023d4:	48 58       	lddpc	r8,800023e8 <twim_master_init+0xa4>
800023d6:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d8:	5b e8       	cp.w	r8,-2
800023da:	c0 30       	breq	800023e0 <twim_master_init+0x9c>
800023dc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800023e0:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800023e2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800023e6:	00 00       	add	r0,r0
800023e8:	00 00       	add	r0,r0
800023ea:	05 4c       	ld.w	r12,--r2
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	20 08       	sub	r8,0
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	27 6c       	sub	r12,118
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	20 e4       	sub	r4,14
800023f8:	80 00       	ld.sh	r0,r0[0x0]
800023fa:	22 18       	sub	r8,33

800023fc <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
800023fc:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
80002400:	58 0a       	cp.w	r10,0
80002402:	c6 30       	breq	800024c8 <eic_init+0xcc>
80002404:	30 08       	mov	r8,0
80002406:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002408:	30 19       	mov	r9,1
8000240a:	30 1e       	mov	lr,1
8000240c:	f0 08 00 18 	add	r8,r8,r8<<0x1
80002410:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002414:	11 96       	ld.ub	r6,r8[0x1]
80002416:	f2 06 18 00 	cp.b	r6,r9
8000241a:	c0 71       	brne	80002428 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
8000241c:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000241e:	11 86       	ld.ub	r6,r8[0x0]
80002420:	fc 06 09 46 	lsl	r6,lr,r6
80002424:	0a 46       	or	r6,r5
80002426:	c0 78       	rjmp	80002434 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002428:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000242a:	11 86       	ld.ub	r6,r8[0x0]
8000242c:	fc 06 09 46 	lsl	r6,lr,r6
80002430:	5c d6       	com	r6
80002432:	0a 66       	and	r6,r5
80002434:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002436:	11 a6       	ld.ub	r6,r8[0x2]
80002438:	f2 06 18 00 	cp.b	r6,r9
8000243c:	c0 71       	brne	8000244a <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000243e:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002440:	11 86       	ld.ub	r6,r8[0x0]
80002442:	fc 06 09 46 	lsl	r6,lr,r6
80002446:	0a 46       	or	r6,r5
80002448:	c0 78       	rjmp	80002456 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
8000244a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000244c:	11 86       	ld.ub	r6,r8[0x0]
8000244e:	fc 06 09 46 	lsl	r6,lr,r6
80002452:	5c d6       	com	r6
80002454:	0a 66       	and	r6,r5
80002456:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002458:	11 b6       	ld.ub	r6,r8[0x3]
8000245a:	f2 06 18 00 	cp.b	r6,r9
8000245e:	c0 71       	brne	8000246c <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
80002460:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002462:	11 86       	ld.ub	r6,r8[0x0]
80002464:	fc 06 09 46 	lsl	r6,lr,r6
80002468:	0a 46       	or	r6,r5
8000246a:	c0 78       	rjmp	80002478 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
8000246c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000246e:	11 86       	ld.ub	r6,r8[0x0]
80002470:	fc 06 09 46 	lsl	r6,lr,r6
80002474:	5c d6       	com	r6
80002476:	0a 66       	and	r6,r5
80002478:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000247a:	11 c6       	ld.ub	r6,r8[0x4]
8000247c:	f2 06 18 00 	cp.b	r6,r9
80002480:	c0 71       	brne	8000248e <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
80002482:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002484:	11 86       	ld.ub	r6,r8[0x0]
80002486:	fc 06 09 46 	lsl	r6,lr,r6
8000248a:	0a 46       	or	r6,r5
8000248c:	c0 78       	rjmp	8000249a <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000248e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002490:	11 86       	ld.ub	r6,r8[0x0]
80002492:	fc 06 09 46 	lsl	r6,lr,r6
80002496:	5c d6       	com	r6
80002498:	0a 66       	and	r6,r5
8000249a:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
8000249c:	11 d6       	ld.ub	r6,r8[0x5]
8000249e:	f2 06 18 00 	cp.b	r6,r9
800024a2:	c0 71       	brne	800024b0 <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800024a4:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024a6:	11 88       	ld.ub	r8,r8[0x0]
800024a8:	fc 08 09 48 	lsl	r8,lr,r8
800024ac:	0c 48       	or	r8,r6
800024ae:	c0 78       	rjmp	800024bc <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800024b0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024b2:	11 88       	ld.ub	r8,r8[0x0]
800024b4:	fc 08 09 48 	lsl	r8,lr,r8
800024b8:	5c d8       	com	r8
800024ba:	0c 68       	and	r8,r6
800024bc:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800024be:	2f f7       	sub	r7,-1
800024c0:	0e 98       	mov	r8,r7
800024c2:	0e 3a       	cp.w	r10,r7
800024c4:	fe 9b ff a4 	brhi	8000240c <eic_init+0x10>
800024c8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800024cc <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800024cc:	30 18       	mov	r8,1
800024ce:	f0 0b 09 48 	lsl	r8,r8,r11
800024d2:	99 c8       	st.w	r12[0x30],r8
}
800024d4:	5e fc       	retal	r12

800024d6 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800024d6:	30 18       	mov	r8,1
800024d8:	f0 0b 09 48 	lsl	r8,r8,r11
800024dc:	99 08       	st.w	r12[0x0],r8
}
800024de:	5e fc       	retal	r12

800024e0 <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024e0:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800024e4:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800024e6:	30 19       	mov	r9,1
800024e8:	f2 0b 09 4b 	lsl	r11,r9,r11
800024ec:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
800024ee:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800024f0:	e6 18 00 01 	andh	r8,0x1,COH
800024f4:	c0 21       	brne	800024f8 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
800024f6:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800024f8:	5e fc       	retal	r12
800024fa:	d7 03       	nop

800024fc <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800024fc:	f8 08 16 05 	lsr	r8,r12,0x5
80002500:	a9 78       	lsl	r8,0x9
80002502:	e0 28 d4 00 	sub	r8,54272

	/* Enable the correct function. */
	switch (function) {
80002506:	58 7b       	cp.w	r11,7
80002508:	e0 8b 00 05 	brhi	80002512 <gpio_enable_module_pin+0x16>
8000250c:	4a 09       	lddpc	r9,8000258c <gpio_enable_module_pin+0x90>
8000250e:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
80002512:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002514:	30 19       	mov	r9,1
80002516:	f2 0c 09 49 	lsl	r9,r9,r12
8000251a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000251c:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000251e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002520:	c3 18       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002522:	30 19       	mov	r9,1
80002524:	f2 0c 09 49 	lsl	r9,r9,r12
80002528:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000252a:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000252c:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000252e:	c2 a8       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002530:	30 19       	mov	r9,1
80002532:	f2 0c 09 49 	lsl	r9,r9,r12
80002536:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002538:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000253a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000253c:	c2 38       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000253e:	30 19       	mov	r9,1
80002540:	f2 0c 09 49 	lsl	r9,r9,r12
80002544:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002546:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002548:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000254a:	c1 c8       	rjmp	80002582 <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000254c:	30 19       	mov	r9,1
8000254e:	f2 0c 09 49 	lsl	r9,r9,r12
80002552:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002554:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002556:	91 d9       	st.w	r8[0x34],r9
		break;
80002558:	c1 58       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000255a:	30 19       	mov	r9,1
8000255c:	f2 0c 09 49 	lsl	r9,r9,r12
80002560:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002562:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002564:	91 d9       	st.w	r8[0x34],r9
		break;
80002566:	c0 e8       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002568:	30 19       	mov	r9,1
8000256a:	f2 0c 09 49 	lsl	r9,r9,r12
8000256e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002570:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002572:	91 d9       	st.w	r8[0x34],r9
		break;
80002574:	c0 78       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002576:	30 19       	mov	r9,1
80002578:	f2 0c 09 49 	lsl	r9,r9,r12
8000257c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000257e:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002580:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002582:	30 19       	mov	r9,1
80002584:	f2 0c 09 4c 	lsl	r12,r9,r12
80002588:	91 2c       	st.w	r8[0x8],r12
8000258a:	5e fd       	retal	0
8000258c:	80 00       	ld.sh	r0,r0[0x0]
8000258e:	96 00       	ld.sh	r0,r11[0x0]

80002590 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002590:	d4 21       	pushm	r4-r7,lr
80002592:	18 97       	mov	r7,r12
80002594:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002596:	58 0b       	cp.w	r11,0
80002598:	c0 31       	brne	8000259e <gpio_enable_module+0xe>
8000259a:	30 05       	mov	r5,0
8000259c:	c0 d8       	rjmp	800025b6 <gpio_enable_module+0x26>
8000259e:	30 06       	mov	r6,0
800025a0:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800025a2:	6e 1b       	ld.w	r11,r7[0x4]
800025a4:	6e 0c       	ld.w	r12,r7[0x0]
800025a6:	f0 1f 00 06 	mcall	800025bc <gpio_enable_module+0x2c>
800025aa:	18 45       	or	r5,r12
		gpiomap++;
800025ac:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800025ae:	2f f6       	sub	r6,-1
800025b0:	0c 34       	cp.w	r4,r6
800025b2:	fe 9b ff f8 	brhi	800025a2 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800025b6:	0a 9c       	mov	r12,r5
800025b8:	d8 22       	popm	r4-r7,pc
800025ba:	00 00       	add	r0,r0
800025bc:	80 00       	ld.sh	r0,r0[0x0]
800025be:	24 fc       	sub	r12,79

800025c0 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025c0:	f8 08 16 05 	lsr	r8,r12,0x5
800025c4:	a9 78       	lsl	r8,0x9
800025c6:	e0 28 d4 00 	sub	r8,54272
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800025ca:	16 99       	mov	r9,r11
800025cc:	e2 19 00 04 	andl	r9,0x4,COH
800025d0:	c0 70       	breq	800025de <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800025d2:	30 19       	mov	r9,1
800025d4:	f2 0c 09 49 	lsl	r9,r9,r12
800025d8:	f1 49 00 74 	st.w	r8[116],r9
800025dc:	c0 68       	rjmp	800025e8 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800025de:	30 19       	mov	r9,1
800025e0:	f2 0c 09 49 	lsl	r9,r9,r12
800025e4:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800025e8:	16 99       	mov	r9,r11
800025ea:	e2 19 00 80 	andl	r9,0x80,COH
800025ee:	c2 40       	breq	80002636 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800025f0:	16 99       	mov	r9,r11
800025f2:	e2 19 01 80 	andl	r9,0x180,COH
800025f6:	c0 90       	breq	80002608 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800025f8:	30 19       	mov	r9,1
800025fa:	f2 0c 09 49 	lsl	r9,r9,r12
800025fe:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002602:	f1 49 00 b8 	st.w	r8[184],r9
80002606:	c1 88       	rjmp	80002636 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002608:	16 99       	mov	r9,r11
8000260a:	e2 19 02 80 	andl	r9,0x280,COH
8000260e:	c0 90       	breq	80002620 <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
80002610:	30 19       	mov	r9,1
80002612:	f2 0c 09 49 	lsl	r9,r9,r12
80002616:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
8000261a:	f1 49 00 b8 	st.w	r8[184],r9
8000261e:	c0 c8       	rjmp	80002636 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
80002620:	16 99       	mov	r9,r11
80002622:	e2 19 03 80 	andl	r9,0x380,COH
80002626:	c0 80       	breq	80002636 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002628:	30 19       	mov	r9,1
8000262a:	f2 0c 09 49 	lsl	r9,r9,r12
8000262e:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
80002632:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002636:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
8000263a:	c1 50       	breq	80002664 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
8000263c:	e2 1b 00 02 	andl	r11,0x2,COH
80002640:	c0 70       	breq	8000264e <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
80002642:	30 19       	mov	r9,1
80002644:	f2 0c 09 49 	lsl	r9,r9,r12
80002648:	f1 49 00 54 	st.w	r8[84],r9
8000264c:	c0 68       	rjmp	80002658 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000264e:	30 19       	mov	r9,1
80002650:	f2 0c 09 49 	lsl	r9,r9,r12
80002654:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002658:	30 19       	mov	r9,1
8000265a:	f2 0c 09 49 	lsl	r9,r9,r12
8000265e:	f1 49 00 44 	st.w	r8[68],r9
80002662:	c0 68       	rjmp	8000266e <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002664:	30 19       	mov	r9,1
80002666:	f2 0c 09 49 	lsl	r9,r9,r12
8000266a:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000266e:	30 19       	mov	r9,1
80002670:	f2 0c 09 4c 	lsl	r12,r9,r12
80002674:	91 1c       	st.w	r8[0x4],r12
}
80002676:	5e fc       	retal	r12

80002678 <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002678:	f8 08 16 05 	lsr	r8,r12,0x5
8000267c:	a9 78       	lsl	r8,0x9
8000267e:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002682:	30 19       	mov	r9,1
80002684:	f2 0c 09 4c 	lsl	r12,r9,r12
80002688:	f1 4c 00 54 	st.w	r8[84],r12
}
8000268c:	5e fc       	retal	r12

8000268e <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000268e:	f8 08 16 05 	lsr	r8,r12,0x5
80002692:	a9 78       	lsl	r8,0x9
80002694:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002698:	30 19       	mov	r9,1
8000269a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000269e:	f1 4c 00 58 	st.w	r8[88],r12
}
800026a2:	5e fc       	retal	r12

800026a4 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026a4:	f8 08 16 05 	lsr	r8,r12,0x5
800026a8:	a9 78       	lsl	r8,0x9
800026aa:	e0 28 d4 00 	sub	r8,54272
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
800026ae:	30 19       	mov	r9,1
800026b0:	f2 0c 09 4c 	lsl	r12,r9,r12
800026b4:	f1 4c 00 5c 	st.w	r8[92],r12
}
800026b8:	5e fc       	retal	r12

800026ba <gpio_configure_edge_detector>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026ba:	f8 08 16 05 	lsr	r8,r12,0x5
800026be:	a9 78       	lsl	r8,0x9
800026c0:	e0 28 d4 00 	sub	r8,54272

	/* Configure the edge detector. */
	switch (mode) {
800026c4:	58 1b       	cp.w	r11,1
800026c6:	c0 d0       	breq	800026e0 <gpio_configure_edge_detector+0x26>
800026c8:	c0 43       	brcs	800026d0 <gpio_configure_edge_detector+0x16>
800026ca:	58 2b       	cp.w	r11,2
800026cc:	c1 20       	breq	800026f0 <gpio_configure_edge_detector+0x36>
800026ce:	5e ff       	retal	1
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800026d0:	30 19       	mov	r9,1
800026d2:	f2 0c 09 4c 	lsl	r12,r9,r12
800026d6:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800026da:	f1 4c 00 b8 	st.w	r8[184],r12
800026de:	5e fd       	retal	0
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
800026e0:	30 19       	mov	r9,1
800026e2:	f2 0c 09 4c 	lsl	r12,r9,r12
800026e6:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800026ea:	f1 4c 00 b8 	st.w	r8[184],r12
800026ee:	5e fd       	retal	0
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800026f0:	30 19       	mov	r9,1
800026f2:	f2 0c 09 4c 	lsl	r12,r9,r12
800026f6:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
800026fa:	f1 4c 00 b4 	st.w	r8[180],r12
800026fe:	5e fd       	retal	0

80002700 <gpio_enable_pin_interrupt>:
 *             \ref GPIO_FALLING_EDGE).
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
80002700:	eb cd 40 c0 	pushm	r6-r7,lr
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002704:	f8 07 16 05 	lsr	r7,r12,0x5
80002708:	a9 77       	lsl	r7,0x9
8000270a:	e0 27 d4 00 	sub	r7,54272

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
8000270e:	30 16       	mov	r6,1
80002710:	ec 0c 09 46 	lsl	r6,r6,r12
80002714:	ef 46 00 c4 	st.w	r7[196],r6

	/* Configure the edge detector. */
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
80002718:	f0 1f 00 05 	mcall	8000272c <gpio_enable_pin_interrupt+0x2c>
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
8000271c:	58 1c       	cp.w	r12,1
8000271e:	ef f6 1a 25 	st.wne	r7[0x94],r6
80002722:	f9 bc 01 00 	movne	r12,0

	return GPIO_SUCCESS;
}
80002726:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000272a:	00 00       	add	r0,r0
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	26 ba       	sub	r10,107

80002730 <gpio_disable_pin_interrupt>:
 *
 * \param pin The pin number.
 */
void gpio_disable_pin_interrupt(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002730:	f8 08 16 05 	lsr	r8,r12,0x5
80002734:	a9 78       	lsl	r8,0x9
80002736:	e0 28 d4 00 	sub	r8,54272
	
	gpio_port->ierc = 1 << (pin & 0x1F);
8000273a:	30 19       	mov	r9,1
8000273c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002740:	f1 4c 00 98 	st.w	r8[152],r12
}
80002744:	5e fc       	retal	r12

80002746 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002746:	f8 08 16 05 	lsr	r8,r12,0x5
8000274a:	a9 78       	lsl	r8,0x9
8000274c:	e0 28 d4 00 	sub	r8,54272
	/* Work around for the erratum - Disable the interrupt, clear it by
	 * writing */
	/* a one to GPIO.IFRC, then enable the interrupt. */

	/* Save interrupt enable register. */
	uint32_t const gpio_ier = gpio_port->ier;
80002750:	f0 f9 00 90 	ld.w	r9,r8[144]

	/* Disable interrupt. */
	gpio_port->ierc = gpio_ier;
80002754:	f1 49 00 98 	st.w	r8[152],r9

	/* Clear pin interrupt. */
	gpio_port->ifrc = 1 << (pin & 0x1F);
80002758:	30 1a       	mov	r10,1
8000275a:	f4 0c 09 4c 	lsl	r12,r10,r12
8000275e:	f1 4c 00 d8 	st.w	r8[216],r12

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
80002762:	f1 49 00 90 	st.w	r8[144],r9
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
#endif
}
80002766:	5e fc       	retal	r12

80002768 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002768:	c0 08       	rjmp	80002768 <_unhandled_interrupt>
8000276a:	d7 03       	nop

8000276c <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
8000276c:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002770:	49 99       	lddpc	r9,800027d4 <INTC_register_interrupt+0x68>
80002772:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002776:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
8000277a:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
8000277c:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002780:	58 0a       	cp.w	r10,0
80002782:	c0 91       	brne	80002794 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002784:	49 59       	lddpc	r9,800027d8 <INTC_register_interrupt+0x6c>
80002786:	49 6a       	lddpc	r10,800027dc <INTC_register_interrupt+0x70>
80002788:	12 1a       	sub	r10,r9
8000278a:	fe 79 10 00 	mov	r9,-61440
8000278e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002792:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002794:	58 1a       	cp.w	r10,1
80002796:	c0 a1       	brne	800027aa <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002798:	49 09       	lddpc	r9,800027d8 <INTC_register_interrupt+0x6c>
8000279a:	49 2a       	lddpc	r10,800027e0 <INTC_register_interrupt+0x74>
8000279c:	12 1a       	sub	r10,r9
8000279e:	bf aa       	sbr	r10,0x1e
800027a0:	fe 79 10 00 	mov	r9,-61440
800027a4:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027a8:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800027aa:	58 2a       	cp.w	r10,2
800027ac:	c0 a1       	brne	800027c0 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800027ae:	48 b9       	lddpc	r9,800027d8 <INTC_register_interrupt+0x6c>
800027b0:	48 da       	lddpc	r10,800027e4 <INTC_register_interrupt+0x78>
800027b2:	12 1a       	sub	r10,r9
800027b4:	bf ba       	sbr	r10,0x1f
800027b6:	fe 79 10 00 	mov	r9,-61440
800027ba:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027be:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800027c0:	48 69       	lddpc	r9,800027d8 <INTC_register_interrupt+0x6c>
800027c2:	48 aa       	lddpc	r10,800027e8 <INTC_register_interrupt+0x7c>
800027c4:	12 1a       	sub	r10,r9
800027c6:	ea 1a c0 00 	orh	r10,0xc000
800027ca:	fe 79 10 00 	mov	r9,-61440
800027ce:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027d2:	5e fc       	retal	r12
800027d4:	80 00       	ld.sh	r0,r0[0x0]
800027d6:	96 20       	ld.sh	r0,r11[0x4]
800027d8:	80 00       	ld.sh	r0,r0[0x0]
800027da:	94 00       	ld.sh	r0,r10[0x0]
800027dc:	80 00       	ld.sh	r0,r0[0x0]
800027de:	95 04       	st.w	r10[0x0],r4
800027e0:	80 00       	ld.sh	r0,r0[0x0]
800027e2:	95 12       	st.w	r10[0x4],r2
800027e4:	80 00       	ld.sh	r0,r0[0x0]
800027e6:	95 20       	st.w	r10[0x8],r0
800027e8:	80 00       	ld.sh	r0,r0[0x0]
800027ea:	95 2e       	st.w	r10[0x8],lr

800027ec <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800027ec:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800027ee:	49 18       	lddpc	r8,80002830 <INTC_init_interrupts+0x44>
800027f0:	e3 b8 00 01 	mtsr	0x4,r8
800027f4:	49 0e       	lddpc	lr,80002834 <INTC_init_interrupts+0x48>
800027f6:	30 07       	mov	r7,0
800027f8:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800027fa:	49 0c       	lddpc	r12,80002838 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800027fc:	49 05       	lddpc	r5,8000283c <INTC_init_interrupts+0x50>
800027fe:	10 15       	sub	r5,r8
80002800:	fe 76 10 00 	mov	r6,-61440
80002804:	c1 08       	rjmp	80002824 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002806:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002808:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000280a:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000280c:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002810:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002812:	10 3a       	cp.w	r10,r8
80002814:	fe 9b ff fc 	brhi	8000280c <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002818:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000281c:	2f f7       	sub	r7,-1
8000281e:	2f 8e       	sub	lr,-8
80002820:	59 f7       	cp.w	r7,31
80002822:	c0 50       	breq	8000282c <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002824:	7c 08       	ld.w	r8,lr[0x0]
80002826:	58 08       	cp.w	r8,0
80002828:	ce f1       	brne	80002806 <INTC_init_interrupts+0x1a>
8000282a:	cf 7b       	rjmp	80002818 <INTC_init_interrupts+0x2c>
8000282c:	d8 22       	popm	r4-r7,pc
8000282e:	00 00       	add	r0,r0
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	94 00       	ld.sh	r0,r10[0x0]
80002834:	80 00       	ld.sh	r0,r0[0x0]
80002836:	96 20       	ld.sh	r0,r11[0x4]
80002838:	80 00       	ld.sh	r0,r0[0x0]
8000283a:	27 68       	sub	r8,118
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	95 04       	st.w	r10[0x0],r4

80002840 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002840:	fe 78 10 00 	mov	r8,-61440
80002844:	e0 69 00 83 	mov	r9,131
80002848:	f2 0c 01 0c 	sub	r12,r9,r12
8000284c:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002850:	f2 ca ff c0 	sub	r10,r9,-64
80002854:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002858:	58 08       	cp.w	r8,0
8000285a:	c0 21       	brne	8000285e <_get_interrupt_handler+0x1e>
8000285c:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000285e:	f0 08 12 00 	clz	r8,r8
80002862:	48 5a       	lddpc	r10,80002874 <_get_interrupt_handler+0x34>
80002864:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002868:	f0 08 11 1f 	rsub	r8,r8,31
8000286c:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000286e:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002872:	5e fc       	retal	r12
80002874:	80 00       	ld.sh	r0,r0[0x0]
80002876:	96 20       	ld.sh	r0,r11[0x4]

80002878 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002878:	f8 c8 00 01 	sub	r8,r12,1
8000287c:	f0 0b 00 0b 	add	r11,r8,r11
80002880:	f6 0c 0d 0a 	divu	r10,r11,r12
80002884:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002886:	f4 c8 00 01 	sub	r8,r10,1
8000288a:	e0 48 00 fe 	cp.w	r8,254
8000288e:	e0 88 00 03 	brls	80002894 <getBaudDiv+0x1c>
80002892:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002894:	5c 8c       	casts.h	r12
}
80002896:	5e fc       	retal	r12

80002898 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002898:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
8000289a:	30 18       	mov	r8,1
8000289c:	f0 0b 18 00 	cp.b	r11,r8
800028a0:	5f be       	srhi	lr
800028a2:	f0 0a 18 00 	cp.b	r10,r8
800028a6:	5f b8       	srhi	r8
800028a8:	fd e8 10 08 	or	r8,lr,r8
800028ac:	c0 30       	breq	800028b2 <spi_selectionMode+0x1a>
800028ae:	30 2c       	mov	r12,2
800028b0:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800028b2:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800028b4:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800028b8:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
800028bc:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
800028c0:	99 18       	st.w	r12[0x4],r8
800028c2:	d8 0a       	popm	pc,r12=0

800028c4 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800028c4:	78 18       	ld.w	r8,r12[0x4]
800028c6:	ea 18 00 0f 	orh	r8,0xf
800028ca:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
800028cc:	78 18       	ld.w	r8,r12[0x4]
800028ce:	e2 18 00 04 	andl	r8,0x4,COH
800028d2:	c0 f0       	breq	800028f0 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
800028d4:	30 e8       	mov	r8,14
800028d6:	f0 0b 18 00 	cp.b	r11,r8
800028da:	e0 8b 00 19 	brhi	8000290c <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800028de:	78 18       	ld.w	r8,r12[0x4]
800028e0:	b1 6b       	lsl	r11,0x10
800028e2:	ea 1b ff f0 	orh	r11,0xfff0
800028e6:	e8 1b ff ff 	orl	r11,0xffff
800028ea:	10 6b       	and	r11,r8
800028ec:	99 1b       	st.w	r12[0x4],r11
800028ee:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800028f0:	30 38       	mov	r8,3
800028f2:	f0 0b 18 00 	cp.b	r11,r8
800028f6:	e0 8b 00 0b 	brhi	8000290c <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800028fa:	78 18       	ld.w	r8,r12[0x4]
800028fc:	2f 0b       	sub	r11,-16
800028fe:	30 19       	mov	r9,1
80002900:	f2 0b 09 4b 	lsl	r11,r9,r11
80002904:	5c db       	com	r11
80002906:	10 6b       	and	r11,r8
80002908:	99 1b       	st.w	r12[0x4],r11
8000290a:	5e fd       	retal	0
8000290c:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
8000290e:	5e fc       	retal	r12

80002910 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002910:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002914:	c0 58       	rjmp	8000291e <spi_unselectChip+0xe>
		if (!timeout--) {
80002916:	58 08       	cp.w	r8,0
80002918:	c0 21       	brne	8000291c <spi_unselectChip+0xc>
8000291a:	5e ff       	retal	1
8000291c:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000291e:	78 49       	ld.w	r9,r12[0x10]
80002920:	e2 19 02 00 	andl	r9,0x200,COH
80002924:	cf 90       	breq	80002916 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002926:	78 18       	ld.w	r8,r12[0x4]
80002928:	ea 18 00 0f 	orh	r8,0xf
8000292c:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000292e:	fc 18 01 00 	movh	r8,0x100
80002932:	99 08       	st.w	r12[0x0],r8
80002934:	5e fd       	retal	0
80002936:	d7 03       	nop

80002938 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002938:	eb cd 40 f8 	pushm	r3-r7,lr
8000293c:	18 95       	mov	r5,r12
8000293e:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002940:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002944:	30 38       	mov	r8,3
80002946:	f0 06 18 00 	cp.b	r6,r8
8000294a:	e0 8b 00 4d 	brhi	800029e4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
8000294e:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002952:	30 18       	mov	r8,1
80002954:	f0 04 18 00 	cp.b	r4,r8
80002958:	e0 8b 00 46 	brhi	800029e4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
8000295c:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002960:	30 78       	mov	r8,7
80002962:	f0 03 18 00 	cp.b	r3,r8
80002966:	e0 88 00 3f 	brls	800029e4 <spi_setupChipReg+0xac>
8000296a:	31 08       	mov	r8,16
8000296c:	f0 03 18 00 	cp.b	r3,r8
80002970:	e0 8b 00 3a 	brhi	800029e4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002974:	14 9b       	mov	r11,r10
80002976:	6e 1c       	ld.w	r12,r7[0x4]
80002978:	f0 1f 00 1d 	mcall	800029ec <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
8000297c:	c3 45       	brlt	800029e4 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
8000297e:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80002980:	ec 09 16 01 	lsr	r9,r6,0x1
80002984:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002988:	ec 16 00 01 	eorl	r6,0x1
8000298c:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002990:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002994:	20 83       	sub	r3,8
80002996:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
8000299a:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000299e:	ef 39 00 09 	ld.ub	r9,r7[9]
800029a2:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800029a6:	ef 39 00 0a 	ld.ub	r9,r7[10]
800029aa:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800029ae:	0f 89       	ld.ub	r9,r7[0x0]
800029b0:	30 1a       	mov	r10,1
800029b2:	f4 09 18 00 	cp.b	r9,r10
800029b6:	c0 e0       	breq	800029d2 <spi_setupChipReg+0x9a>
800029b8:	c0 a3       	brcs	800029cc <spi_setupChipReg+0x94>
800029ba:	30 2a       	mov	r10,2
800029bc:	f4 09 18 00 	cp.b	r9,r10
800029c0:	c0 c0       	breq	800029d8 <spi_setupChipReg+0xa0>
800029c2:	30 3a       	mov	r10,3
800029c4:	f4 09 18 00 	cp.b	r9,r10
800029c8:	c0 e1       	brne	800029e4 <spi_setupChipReg+0xac>
800029ca:	c0 a8       	rjmp	800029de <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
800029cc:	8b c8       	st.w	r5[0x30],r8
800029ce:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
800029d2:	8b d8       	st.w	r5[0x34],r8
800029d4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
800029d8:	8b e8       	st.w	r5[0x38],r8
800029da:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
800029de:	8b f8       	st.w	r5[0x3c],r8
800029e0:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
800029e4:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
800029e6:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800029ea:	00 00       	add	r0,r0
800029ec:	80 00       	ld.sh	r0,r0[0x0]
800029ee:	28 78       	sub	r8,-121

800029f0 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800029f0:	30 18       	mov	r8,1
800029f2:	99 08       	st.w	r12[0x0],r8
}
800029f4:	5e fc       	retal	r12

800029f6 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800029f6:	76 09       	ld.w	r9,r11[0x0]
800029f8:	58 29       	cp.w	r9,2
800029fa:	e0 88 00 03 	brls	80002a00 <tc_init_waveform+0xa>
800029fe:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002a00:	76 18       	ld.w	r8,r11[0x4]
80002a02:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002a06:	af ba       	sbr	r10,0xf
80002a08:	10 9b       	mov	r11,r8
80002a0a:	e6 1b c0 00 	andh	r11,0xc000,COH
80002a0e:	16 4a       	or	r10,r11
80002a10:	10 9b       	mov	r11,r8
80002a12:	e6 1b 30 00 	andh	r11,0x3000,COH
80002a16:	16 4a       	or	r10,r11
80002a18:	10 9b       	mov	r11,r8
80002a1a:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002a1e:	16 4a       	or	r10,r11
80002a20:	10 9b       	mov	r11,r8
80002a22:	e6 1b 03 00 	andh	r11,0x300,COH
80002a26:	16 4a       	or	r10,r11
80002a28:	10 9b       	mov	r11,r8
80002a2a:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002a2e:	16 4a       	or	r10,r11
80002a30:	10 9b       	mov	r11,r8
80002a32:	e6 1b 00 30 	andh	r11,0x30,COH
80002a36:	16 4a       	or	r10,r11
80002a38:	10 9b       	mov	r11,r8
80002a3a:	e6 1b 00 0c 	andh	r11,0xc,COH
80002a3e:	16 4a       	or	r10,r11
80002a40:	10 9b       	mov	r11,r8
80002a42:	e6 1b 00 03 	andh	r11,0x3,COH
80002a46:	16 4a       	or	r10,r11
80002a48:	10 9b       	mov	r11,r8
80002a4a:	e2 1b 60 00 	andl	r11,0x6000,COH
80002a4e:	16 4a       	or	r10,r11
80002a50:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002a54:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002a58:	10 9b       	mov	r11,r8
80002a5a:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002a5e:	16 4a       	or	r10,r11
80002a60:	10 9b       	mov	r11,r8
80002a62:	e2 1b 03 00 	andl	r11,0x300,COH
80002a66:	16 4a       	or	r10,r11
80002a68:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002a6c:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002a70:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002a74:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80002a78:	10 9b       	mov	r11,r8
80002a7a:	e2 1b 00 30 	andl	r11,0x30,COH
80002a7e:	16 4a       	or	r10,r11
80002a80:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002a84:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80002a88:	a5 69       	lsl	r9,0x4
80002a8a:	2f f9       	sub	r9,-1
80002a8c:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80002a90:	5e fd       	retal	0

80002a92 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a92:	58 2b       	cp.w	r11,2
80002a94:	e0 88 00 03 	brls	80002a9a <tc_start+0x8>
80002a98:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80002a9a:	a7 6b       	lsl	r11,0x6
80002a9c:	16 0c       	add	r12,r11
80002a9e:	30 58       	mov	r8,5
80002aa0:	99 08       	st.w	r12[0x0],r8
80002aa2:	5e fd       	retal	0

80002aa4 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002aa4:	58 2b       	cp.w	r11,2
80002aa6:	e0 88 00 03 	brls	80002aac <tc_stop+0x8>
80002aaa:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
80002aac:	a7 6b       	lsl	r11,0x6
80002aae:	16 0c       	add	r12,r11
80002ab0:	30 28       	mov	r8,2
80002ab2:	99 08       	st.w	r12[0x0],r8
80002ab4:	5e fd       	retal	0

80002ab6 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002ab6:	58 2b       	cp.w	r11,2
80002ab8:	e0 88 00 03 	brls	80002abe <tc_read_sr+0x8>
80002abc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80002abe:	a7 6b       	lsl	r11,0x6
80002ac0:	2e 0b       	sub	r11,-32
80002ac2:	16 0c       	add	r12,r11
80002ac4:	78 0c       	ld.w	r12,r12[0x0]
}
80002ac6:	5e fc       	retal	r12

80002ac8 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002ac8:	58 2b       	cp.w	r11,2
80002aca:	e0 88 00 03 	brls	80002ad0 <tc_write_rc+0x8>
80002ace:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002ad0:	f6 08 15 04 	lsl	r8,r11,0x4
80002ad4:	2f f8       	sub	r8,-1
80002ad6:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002ada:	e2 18 80 00 	andl	r8,0x8000,COH
80002ade:	c0 c0       	breq	80002af6 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80002ae0:	a7 6b       	lsl	r11,0x6
80002ae2:	16 0c       	add	r12,r11
80002ae4:	2e 4c       	sub	r12,-28
80002ae6:	78 08       	ld.w	r8,r12[0x0]
80002ae8:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002aec:	e0 18 00 00 	andl	r8,0x0
80002af0:	f3 e8 10 08 	or	r8,r9,r8
80002af4:	99 08       	st.w	r12[0x0],r8

  return value;
80002af6:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002afa:	5e fc       	retal	r12

80002afc <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002afc:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002b00:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002b04:	58 2b       	cp.w	r11,2
80002b06:	e0 88 00 04 	brls	80002b0e <tc_configure_interrupts+0x12>
80002b0a:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002b0e:	ee 19 00 01 	eorh	r9,0x1
80002b12:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002b16:	74 08       	ld.w	r8,r10[0x0]
80002b18:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002b1c:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002b20:	a7 6e       	lsl	lr,0x6
80002b22:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002b26:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002b2a:	0e 4e       	or	lr,r7
80002b2c:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002b30:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002b34:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002b38:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002b3c:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002b40:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002b44:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002b48:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002b4c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002b50:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002b54:	f6 0e 15 06 	lsl	lr,r11,0x6
80002b58:	f8 0e 00 0e 	add	lr,r12,lr
80002b5c:	2d ce       	sub	lr,-36
80002b5e:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002b60:	58 09       	cp.w	r9,0
80002b62:	c0 20       	breq	80002b66 <tc_configure_interrupts+0x6a>
80002b64:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002b66:	74 08       	ld.w	r8,r10[0x0]
80002b68:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002b6c:	e0 65 00 80 	mov	r5,128
80002b70:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002b74:	74 08       	ld.w	r8,r10[0x0]
80002b76:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002b7a:	f9 b4 00 40 	moveq	r4,64
80002b7e:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002b82:	74 08       	ld.w	r8,r10[0x0]
80002b84:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002b88:	f9 b3 00 20 	moveq	r3,32
80002b8c:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002b90:	74 08       	ld.w	r8,r10[0x0]
80002b92:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002b96:	f9 b2 00 10 	moveq	r2,16
80002b9a:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002b9e:	74 08       	ld.w	r8,r10[0x0]
80002ba0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002ba4:	f9 b6 00 08 	moveq	r6,8
80002ba8:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002bac:	74 08       	ld.w	r8,r10[0x0]
80002bae:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002bb2:	f9 b7 00 04 	moveq	r7,4
80002bb6:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002bba:	74 08       	ld.w	r8,r10[0x0]
80002bbc:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002bc0:	f9 be 00 02 	moveq	lr,2
80002bc4:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002bc8:	74 08       	ld.w	r8,r10[0x0]
80002bca:	ec 18 00 01 	eorl	r8,0x1
80002bce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002bd2:	eb e8 10 08 	or	r8,r5,r8
80002bd6:	08 48       	or	r8,r4
80002bd8:	06 48       	or	r8,r3
80002bda:	04 48       	or	r8,r2
80002bdc:	0c 48       	or	r8,r6
80002bde:	0e 48       	or	r8,r7
80002be0:	1c 48       	or	r8,lr
80002be2:	f6 0a 15 06 	lsl	r10,r11,0x6
80002be6:	f8 0a 00 0a 	add	r10,r12,r10
80002bea:	2d 8a       	sub	r10,-40
80002bec:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002bee:	a7 6b       	lsl	r11,0x6
80002bf0:	2e 0b       	sub	r11,-32
80002bf2:	16 0c       	add	r12,r11
80002bf4:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002bf6:	58 09       	cp.w	r9,0
80002bf8:	c0 31       	brne	80002bfe <tc_configure_interrupts+0x102>
80002bfa:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002bfe:	d5 03       	csrf	0x10
80002c00:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002c04 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002c04:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002c06:	f6 08 15 04 	lsl	r8,r11,0x4
80002c0a:	14 38       	cp.w	r8,r10
80002c0c:	f9 b8 08 10 	movls	r8,16
80002c10:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002c14:	f0 0b 02 4b 	mul	r11,r8,r11
80002c18:	f6 09 16 01 	lsr	r9,r11,0x1
80002c1c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002c20:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002c24:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002c28:	f2 cb 00 01 	sub	r11,r9,1
80002c2c:	e0 4b ff fe 	cp.w	r11,65534
80002c30:	e0 88 00 03 	brls	80002c36 <usart_set_async_baudrate+0x32>
80002c34:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002c36:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002c38:	e8 6e 00 00 	mov	lr,524288
80002c3c:	59 08       	cp.w	r8,16
80002c3e:	fc 08 17 10 	movne	r8,lr
80002c42:	f9 b8 00 00 	moveq	r8,0
80002c46:	e4 1b ff f7 	andh	r11,0xfff7
80002c4a:	e0 1b fe cf 	andl	r11,0xfecf
80002c4e:	16 48       	or	r8,r11
80002c50:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002c52:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002c56:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002c5a:	99 89       	st.w	r12[0x20],r9
80002c5c:	d8 0a       	popm	pc,r12=0

80002c5e <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002c5e:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002c60:	e2 18 00 02 	andl	r8,0x2,COH
80002c64:	c0 31       	brne	80002c6a <usart_write_char+0xc>
80002c66:	30 2c       	mov	r12,2
80002c68:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002c6a:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002c6e:	99 7b       	st.w	r12[0x1c],r11
80002c70:	5e fd       	retal	0
80002c72:	d7 03       	nop

80002c74 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002c74:	eb cd 40 e0 	pushm	r5-r7,lr
80002c78:	18 96       	mov	r6,r12
80002c7a:	16 95       	mov	r5,r11
80002c7c:	e0 67 27 0f 	mov	r7,9999
80002c80:	c0 68       	rjmp	80002c8c <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002c82:	58 07       	cp.w	r7,0
80002c84:	c0 31       	brne	80002c8a <usart_putchar+0x16>
80002c86:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002c8a:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002c8c:	0a 9b       	mov	r11,r5
80002c8e:	0c 9c       	mov	r12,r6
80002c90:	f0 1f 00 03 	mcall	80002c9c <usart_putchar+0x28>
80002c94:	cf 71       	brne	80002c82 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002c96:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002c9a:	00 00       	add	r0,r0
80002c9c:	80 00       	ld.sh	r0,r0[0x0]
80002c9e:	2c 5e       	sub	lr,-59

80002ca0 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002ca0:	78 58       	ld.w	r8,r12[0x14]
80002ca2:	e2 18 00 e0 	andl	r8,0xe0,COH
80002ca6:	c0 30       	breq	80002cac <usart_read_char+0xc>
80002ca8:	30 4c       	mov	r12,4
80002caa:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002cac:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002cae:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002cb2:	c0 31       	brne	80002cb8 <usart_read_char+0x18>
80002cb4:	30 3c       	mov	r12,3
80002cb6:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002cb8:	78 68       	ld.w	r8,r12[0x18]
80002cba:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80002cbe:	97 08       	st.w	r11[0x0],r8
80002cc0:	5e fd       	retal	0
80002cc2:	d7 03       	nop

80002cc4 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002cc4:	eb cd 40 c0 	pushm	r6-r7,lr
80002cc8:	18 96       	mov	r6,r12
80002cca:	16 97       	mov	r7,r11
  while (*string != '\0')
80002ccc:	17 8b       	ld.ub	r11,r11[0x0]
80002cce:	58 0b       	cp.w	r11,0
80002cd0:	c0 80       	breq	80002ce0 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002cd2:	2f f7       	sub	r7,-1
80002cd4:	0c 9c       	mov	r12,r6
80002cd6:	f0 1f 00 04 	mcall	80002ce4 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002cda:	0f 8b       	ld.ub	r11,r7[0x0]
80002cdc:	58 0b       	cp.w	r11,0
80002cde:	cf a1       	brne	80002cd2 <usart_write_line+0xe>
80002ce0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ce4:	80 00       	ld.sh	r0,r0[0x0]
80002ce6:	2c 74       	sub	r4,-57

80002ce8 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002ce8:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002cec:	e6 18 00 01 	andh	r8,0x1,COH
80002cf0:	c0 71       	brne	80002cfe <usart_reset+0x16>
80002cf2:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002cf4:	3f f8       	mov	r8,-1
80002cf6:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002cf8:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002cfa:	d5 03       	csrf	0x10
80002cfc:	c0 48       	rjmp	80002d04 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002cfe:	3f f8       	mov	r8,-1
80002d00:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002d02:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002d04:	30 08       	mov	r8,0
80002d06:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002d08:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002d0a:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002d0c:	e8 68 61 0c 	mov	r8,549132
80002d10:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002d12:	5e fc       	retal	r12

80002d14 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002d14:	eb cd 40 e0 	pushm	r5-r7,lr
80002d18:	18 96       	mov	r6,r12
80002d1a:	16 97       	mov	r7,r11
80002d1c:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002d1e:	f0 1f 00 2f 	mcall	80002dd8 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002d22:	58 07       	cp.w	r7,0
80002d24:	c5 80       	breq	80002dd4 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002d26:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002d28:	30 49       	mov	r9,4
80002d2a:	f2 08 18 00 	cp.b	r8,r9
80002d2e:	e0 88 00 53 	brls	80002dd4 <usart_init_rs232+0xc0>
80002d32:	30 99       	mov	r9,9
80002d34:	f2 08 18 00 	cp.b	r8,r9
80002d38:	e0 8b 00 4e 	brhi	80002dd4 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002d3c:	0f d9       	ld.ub	r9,r7[0x5]
80002d3e:	30 78       	mov	r8,7
80002d40:	f0 09 18 00 	cp.b	r9,r8
80002d44:	e0 8b 00 48 	brhi	80002dd4 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002d48:	8e 39       	ld.sh	r9,r7[0x6]
80002d4a:	e0 68 01 01 	mov	r8,257
80002d4e:	f0 09 19 00 	cp.h	r9,r8
80002d52:	e0 8b 00 41 	brhi	80002dd4 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002d56:	ef 39 00 08 	ld.ub	r9,r7[8]
80002d5a:	30 38       	mov	r8,3
80002d5c:	f0 09 18 00 	cp.b	r9,r8
80002d60:	e0 8b 00 3a 	brhi	80002dd4 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002d64:	0a 9a       	mov	r10,r5
80002d66:	6e 0b       	ld.w	r11,r7[0x0]
80002d68:	0c 9c       	mov	r12,r6
80002d6a:	f0 1f 00 1d 	mcall	80002ddc <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002d6e:	58 1c       	cp.w	r12,1
80002d70:	c3 20       	breq	80002dd4 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002d72:	0f c8       	ld.ub	r8,r7[0x4]
80002d74:	30 99       	mov	r9,9
80002d76:	f2 08 18 00 	cp.b	r8,r9
80002d7a:	c0 51       	brne	80002d84 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002d7c:	6c 18       	ld.w	r8,r6[0x4]
80002d7e:	b1 b8       	sbr	r8,0x11
80002d80:	8d 18       	st.w	r6[0x4],r8
80002d82:	c0 68       	rjmp	80002d8e <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002d84:	6c 19       	ld.w	r9,r6[0x4]
80002d86:	20 58       	sub	r8,5
80002d88:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002d8c:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002d8e:	6c 19       	ld.w	r9,r6[0x4]
80002d90:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002d94:	0f d8       	ld.ub	r8,r7[0x5]
80002d96:	a9 78       	lsl	r8,0x9
80002d98:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002d9c:	12 48       	or	r8,r9
80002d9e:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002da0:	8e 38       	ld.sh	r8,r7[0x6]
80002da2:	30 29       	mov	r9,2
80002da4:	f2 08 19 00 	cp.h	r8,r9
80002da8:	e0 88 00 09 	brls	80002dba <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002dac:	6c 18       	ld.w	r8,r6[0x4]
80002dae:	ad b8       	sbr	r8,0xd
80002db0:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002db2:	8e b8       	ld.uh	r8,r7[0x6]
80002db4:	20 28       	sub	r8,2
80002db6:	8d a8       	st.w	r6[0x28],r8
80002db8:	c0 68       	rjmp	80002dc4 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002dba:	6c 19       	ld.w	r9,r6[0x4]
80002dbc:	5c 78       	castu.h	r8
80002dbe:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002dc2:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002dc4:	6c 18       	ld.w	r8,r6[0x4]
80002dc6:	e0 18 ff f0 	andl	r8,0xfff0
80002dca:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002dcc:	35 08       	mov	r8,80
80002dce:	8d 08       	st.w	r6[0x0],r8
80002dd0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002dd4:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002dd8:	80 00       	ld.sh	r0,r0[0x0]
80002dda:	2c e8       	sub	r8,-50
80002ddc:	80 00       	ld.sh	r0,r0[0x0]
80002dde:	2c 04       	sub	r4,-64

80002de0 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002de0:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002de4:	fe c0 99 e4 	sub	r0,pc,-26140

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002de8:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002dec:	d5 53       	csrf	0x15
  cp      r0, r1
80002dee:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002df0:	e0 61 05 40 	mov	r1,1344
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80002df4:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80002df6:	c0 72       	brcc	80002e04 <idata_load_loop_end>
  cp      r0, r1
80002df8:	fe c2 90 58 	sub	r2,pc,-28584

80002dfc <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002dfc:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80002dfe:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80002e00:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80002e02:	cf d3       	brcs	80002dfc <idata_load_loop>

80002e04 <idata_load_loop_end>:
  mov     r2, 0
80002e04:	e0 60 05 40 	mov	r0,1344
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002e08:	e0 61 07 60 	mov	r1,1888
  cp      r0, r1
  brlo    udata_clear_loop
80002e0c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002e0e:	c0 62       	brcc	80002e1a <udata_clear_loop_end>
80002e10:	30 02       	mov	r2,0
80002e12:	30 03       	mov	r3,0

80002e14 <udata_clear_loop>:
80002e14:	a1 22       	st.d	r0++,r2
80002e16:	02 30       	cp.w	r0,r1
80002e18:	cf e3       	brcs	80002e14 <udata_clear_loop>

80002e1a <udata_clear_loop_end>:
80002e1a:	fe cf f6 ae 	sub	pc,pc,-2386
80002e1e:	d7 03       	nop

80002e20 <switch_pll_on>:
80002e20:	eb cd 40 e0 	pushm	r5-r7,lr
80002e24:	30 0a       	mov	r10,0
80002e26:	31 fb       	mov	r11,31
80002e28:	30 1c       	mov	r12,1
80002e2a:	f0 1f 00 19 	mcall	80002e8c <switch_pll_on+0x6c>
80002e2e:	30 88       	mov	r8,8
80002e30:	f0 0c 18 00 	cp.b	r12,r8
80002e34:	c2 a1       	brne	80002e88 <switch_pll_on+0x68>
80002e36:	30 fc       	mov	r12,15
80002e38:	f0 1f 00 16 	mcall	80002e90 <switch_pll_on+0x70>
80002e3c:	30 9b       	mov	r11,9
80002e3e:	30 2c       	mov	r12,2
80002e40:	f0 1f 00 15 	mcall	80002e94 <switch_pll_on+0x74>
80002e44:	30 07       	mov	r7,0
80002e46:	30 f5       	mov	r5,15
80002e48:	30 36       	mov	r6,3
80002e4a:	0a 9c       	mov	r12,r5
80002e4c:	f0 1f 00 11 	mcall	80002e90 <switch_pll_on+0x70>
80002e50:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002e54:	c1 a1       	brne	80002e88 <switch_pll_on+0x68>
80002e56:	e1 b8 00 42 	mfsr	r8,0x108
80002e5a:	f0 ca ff e9 	sub	r10,r8,-23
80002e5e:	e1 b9 00 42 	mfsr	r9,0x108
80002e62:	14 38       	cp.w	r8,r10
80002e64:	e0 88 00 08 	brls	80002e74 <switch_pll_on+0x54>
80002e68:	12 38       	cp.w	r8,r9
80002e6a:	fe 98 ff fa 	brls	80002e5e <switch_pll_on+0x3e>
80002e6e:	12 3a       	cp.w	r10,r9
80002e70:	c0 73       	brcs	80002e7e <switch_pll_on+0x5e>
80002e72:	cf 6b       	rjmp	80002e5e <switch_pll_on+0x3e>
80002e74:	12 38       	cp.w	r8,r9
80002e76:	e0 8b 00 04 	brhi	80002e7e <switch_pll_on+0x5e>
80002e7a:	12 3a       	cp.w	r10,r9
80002e7c:	cf 12       	brcc	80002e5e <switch_pll_on+0x3e>
80002e7e:	2f f7       	sub	r7,-1
80002e80:	5c 57       	castu.b	r7
80002e82:	ec 07 18 00 	cp.b	r7,r6
80002e86:	ce 21       	brne	80002e4a <switch_pll_on+0x2a>
80002e88:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002e8c:	80 00       	ld.sh	r0,r0[0x0]
80002e8e:	31 a8       	mov	r8,26
80002e90:	80 00       	ld.sh	r0,r0[0x0]
80002e92:	31 34       	mov	r4,19
80002e94:	80 00       	ld.sh	r0,r0[0x0]
80002e96:	30 c8       	mov	r8,12

80002e98 <set_trx_state>:
80002e98:	eb cd 40 f8 	pushm	r3-r7,lr
80002e9c:	18 97       	mov	r7,r12
80002e9e:	30 0a       	mov	r10,0
80002ea0:	31 fb       	mov	r11,31
80002ea2:	30 1c       	mov	r12,1
80002ea4:	f0 1f 00 4e 	mcall	80002fdc <set_trx_state+0x144>
80002ea8:	4c e8       	lddpc	r8,80002fe0 <set_trx_state+0x148>
80002eaa:	b0 8c       	st.b	r8[0x0],r12
80002eac:	30 68       	mov	r8,6
80002eae:	f0 07 18 00 	cp.b	r7,r8
80002eb2:	c4 a0       	breq	80002f46 <set_trx_state+0xae>
80002eb4:	30 98       	mov	r8,9
80002eb6:	f0 07 18 00 	cp.b	r7,r8
80002eba:	c2 20       	breq	80002efe <set_trx_state+0x66>
80002ebc:	30 38       	mov	r8,3
80002ebe:	f0 07 18 00 	cp.b	r7,r8
80002ec2:	c7 d1       	brne	80002fbc <set_trx_state+0x124>
80002ec4:	30 88       	mov	r8,8
80002ec6:	f0 0c 18 00 	cp.b	r12,r8
80002eca:	c7 90       	breq	80002fbc <set_trx_state+0x124>
80002ecc:	30 3b       	mov	r11,3
80002ece:	30 2c       	mov	r12,2
80002ed0:	f0 1f 00 45 	mcall	80002fe4 <set_trx_state+0x14c>
80002ed4:	e1 b8 00 42 	mfsr	r8,0x108
80002ed8:	f0 ca ff ff 	sub	r10,r8,-1
80002edc:	e1 b9 00 42 	mfsr	r9,0x108
80002ee0:	14 38       	cp.w	r8,r10
80002ee2:	e0 88 00 08 	brls	80002ef2 <set_trx_state+0x5a>
80002ee6:	12 38       	cp.w	r8,r9
80002ee8:	fe 98 ff fa 	brls	80002edc <set_trx_state+0x44>
80002eec:	12 3a       	cp.w	r10,r9
80002eee:	c6 73       	brcs	80002fbc <set_trx_state+0x124>
80002ef0:	cf 6b       	rjmp	80002edc <set_trx_state+0x44>
80002ef2:	12 38       	cp.w	r8,r9
80002ef4:	e0 8b 00 64 	brhi	80002fbc <set_trx_state+0x124>
80002ef8:	12 3a       	cp.w	r10,r9
80002efa:	c6 13       	brcs	80002fbc <set_trx_state+0x124>
80002efc:	cf 0b       	rjmp	80002edc <set_trx_state+0x44>
80002efe:	30 68       	mov	r8,6
80002f00:	f0 0c 18 00 	cp.b	r12,r8
80002f04:	c0 80       	breq	80002f14 <set_trx_state+0x7c>
80002f06:	30 88       	mov	r8,8
80002f08:	f0 0c 18 00 	cp.b	r12,r8
80002f0c:	c5 81       	brne	80002fbc <set_trx_state+0x124>
80002f0e:	f0 1f 00 37 	mcall	80002fe8 <set_trx_state+0x150>
80002f12:	c5 58       	rjmp	80002fbc <set_trx_state+0x124>
80002f14:	30 9b       	mov	r11,9
80002f16:	30 2c       	mov	r12,2
80002f18:	f0 1f 00 33 	mcall	80002fe4 <set_trx_state+0x14c>
80002f1c:	e1 b8 00 42 	mfsr	r8,0x108
80002f20:	f0 ca ff ff 	sub	r10,r8,-1
80002f24:	e1 b9 00 42 	mfsr	r9,0x108
80002f28:	14 38       	cp.w	r8,r10
80002f2a:	e0 88 00 08 	brls	80002f3a <set_trx_state+0xa2>
80002f2e:	12 38       	cp.w	r8,r9
80002f30:	fe 98 ff fa 	brls	80002f24 <set_trx_state+0x8c>
80002f34:	12 3a       	cp.w	r10,r9
80002f36:	c4 33       	brcs	80002fbc <set_trx_state+0x124>
80002f38:	cf 6b       	rjmp	80002f24 <set_trx_state+0x8c>
80002f3a:	12 38       	cp.w	r8,r9
80002f3c:	e0 8b 00 40 	brhi	80002fbc <set_trx_state+0x124>
80002f40:	12 3a       	cp.w	r10,r9
80002f42:	c3 d3       	brcs	80002fbc <set_trx_state+0x124>
80002f44:	cf 0b       	rjmp	80002f24 <set_trx_state+0x8c>
80002f46:	30 88       	mov	r8,8
80002f48:	f0 0c 18 00 	cp.b	r12,r8
80002f4c:	c1 e0       	breq	80002f88 <set_trx_state+0xf0>
80002f4e:	30 98       	mov	r8,9
80002f50:	f0 0c 18 00 	cp.b	r12,r8
80002f54:	c3 41       	brne	80002fbc <set_trx_state+0x124>
80002f56:	30 6b       	mov	r11,6
80002f58:	30 2c       	mov	r12,2
80002f5a:	f0 1f 00 23 	mcall	80002fe4 <set_trx_state+0x14c>
80002f5e:	e1 b8 00 42 	mfsr	r8,0x108
80002f62:	f0 ca ff ff 	sub	r10,r8,-1
80002f66:	e1 b9 00 42 	mfsr	r9,0x108
80002f6a:	14 38       	cp.w	r8,r10
80002f6c:	e0 88 00 08 	brls	80002f7c <set_trx_state+0xe4>
80002f70:	12 38       	cp.w	r8,r9
80002f72:	fe 98 ff fa 	brls	80002f66 <set_trx_state+0xce>
80002f76:	12 3a       	cp.w	r10,r9
80002f78:	c2 23       	brcs	80002fbc <set_trx_state+0x124>
80002f7a:	cf 6b       	rjmp	80002f66 <set_trx_state+0xce>
80002f7c:	12 38       	cp.w	r8,r9
80002f7e:	e0 8b 00 1f 	brhi	80002fbc <set_trx_state+0x124>
80002f82:	12 3a       	cp.w	r10,r9
80002f84:	c1 c3       	brcs	80002fbc <set_trx_state+0x124>
80002f86:	cf 0b       	rjmp	80002f66 <set_trx_state+0xce>
80002f88:	f0 1f 00 18 	mcall	80002fe8 <set_trx_state+0x150>
80002f8c:	30 6b       	mov	r11,6
80002f8e:	30 2c       	mov	r12,2
80002f90:	f0 1f 00 15 	mcall	80002fe4 <set_trx_state+0x14c>
80002f94:	e1 b8 00 42 	mfsr	r8,0x108
80002f98:	f0 ca ff ff 	sub	r10,r8,-1
80002f9c:	e1 b9 00 42 	mfsr	r9,0x108
80002fa0:	14 38       	cp.w	r8,r10
80002fa2:	e0 88 00 08 	brls	80002fb2 <set_trx_state+0x11a>
80002fa6:	12 38       	cp.w	r8,r9
80002fa8:	fe 98 ff fa 	brls	80002f9c <set_trx_state+0x104>
80002fac:	12 3a       	cp.w	r10,r9
80002fae:	c0 73       	brcs	80002fbc <set_trx_state+0x124>
80002fb0:	cf 6b       	rjmp	80002f9c <set_trx_state+0x104>
80002fb2:	12 38       	cp.w	r8,r9
80002fb4:	e0 8b 00 04 	brhi	80002fbc <set_trx_state+0x124>
80002fb8:	12 3a       	cp.w	r10,r9
80002fba:	cf 12       	brcc	80002f9c <set_trx_state+0x104>
80002fbc:	30 06       	mov	r6,0
80002fbe:	31 f5       	mov	r5,31
80002fc0:	30 14       	mov	r4,1
80002fc2:	48 83       	lddpc	r3,80002fe0 <set_trx_state+0x148>
80002fc4:	31 f7       	mov	r7,31
80002fc6:	0c 9a       	mov	r10,r6
80002fc8:	0a 9b       	mov	r11,r5
80002fca:	08 9c       	mov	r12,r4
80002fcc:	f0 1f 00 04 	mcall	80002fdc <set_trx_state+0x144>
80002fd0:	a6 8c       	st.b	r3[0x0],r12
80002fd2:	ee 0c 18 00 	cp.b	r12,r7
80002fd6:	cf 80       	breq	80002fc6 <set_trx_state+0x12e>
80002fd8:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002fdc:	80 00       	ld.sh	r0,r0[0x0]
80002fde:	31 a8       	mov	r8,26
80002fe0:	00 00       	add	r0,r0
80002fe2:	06 45       	or	r5,r3
80002fe4:	80 00       	ld.sh	r0,r0[0x0]
80002fe6:	30 c8       	mov	r8,12
80002fe8:	80 00       	ld.sh	r0,r0[0x0]
80002fea:	2e 20       	sub	r0,-30

80002fec <tx_frame_config>:
80002fec:	eb cd 40 c0 	pushm	r6-r7,lr
80002ff0:	30 96       	mov	r6,9
80002ff2:	30 97       	mov	r7,9
80002ff4:	0c 9c       	mov	r12,r6
80002ff6:	f0 1f 00 0a 	mcall	8000301c <tx_frame_config+0x30>
80002ffa:	ee 0c 18 00 	cp.b	r12,r7
80002ffe:	cf b1       	brne	80002ff4 <tx_frame_config+0x8>
80003000:	30 19       	mov	r9,1
80003002:	48 88       	lddpc	r8,80003020 <tx_frame_config+0x34>
80003004:	b0 89       	st.b	r8[0x0],r9
80003006:	31 3c       	mov	r12,19
80003008:	f0 1f 00 07 	mcall	80003024 <tx_frame_config+0x38>
8000300c:	d7 03       	nop
8000300e:	d7 03       	nop
80003010:	31 3c       	mov	r12,19
80003012:	f0 1f 00 06 	mcall	80003028 <tx_frame_config+0x3c>
80003016:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000301a:	00 00       	add	r0,r0
8000301c:	80 00       	ld.sh	r0,r0[0x0]
8000301e:	2e 98       	sub	r8,-23
80003020:	00 00       	add	r0,r0
80003022:	06 44       	or	r4,r3
80003024:	80 00       	ld.sh	r0,r0[0x0]
80003026:	26 78       	sub	r8,103
80003028:	80 00       	ld.sh	r0,r0[0x0]
8000302a:	26 8e       	sub	lr,104

8000302c <pal_trx_frame_write>:
8000302c:	eb cd 40 78 	pushm	r3-r6,lr
80003030:	20 1d       	sub	sp,4
80003032:	18 94       	mov	r4,r12
80003034:	16 95       	mov	r5,r11
80003036:	e1 b3 00 00 	mfsr	r3,0x0
8000303a:	d3 03       	ssrf	0x10
8000303c:	49 16       	lddpc	r6,80003080 <pal_trx_frame_write+0x54>
8000303e:	0d 8b       	ld.ub	r11,r6[0x0]
80003040:	fe 7c 40 00 	mov	r12,-49152
80003044:	f0 1f 00 10 	mcall	80003084 <pal_trx_frame_write+0x58>
80003048:	fa cb ff fc 	sub	r11,sp,-4
8000304c:	36 08       	mov	r8,96
8000304e:	16 f8       	st.b	--r11,r8
80003050:	30 1a       	mov	r10,1
80003052:	fe 7c 40 00 	mov	r12,-49152
80003056:	f0 1f 00 0d 	mcall	80003088 <pal_trx_frame_write+0x5c>
8000305a:	0a 9a       	mov	r10,r5
8000305c:	08 9b       	mov	r11,r4
8000305e:	fe 7c 40 00 	mov	r12,-49152
80003062:	f0 1f 00 0a 	mcall	80003088 <pal_trx_frame_write+0x5c>
80003066:	0d 8b       	ld.ub	r11,r6[0x0]
80003068:	fe 7c 40 00 	mov	r12,-49152
8000306c:	f0 1f 00 08 	mcall	8000308c <pal_trx_frame_write+0x60>
80003070:	e6 13 00 01 	andh	r3,0x1,COH
80003074:	c0 21       	brne	80003078 <pal_trx_frame_write+0x4c>
80003076:	d5 03       	csrf	0x10
80003078:	2f fd       	sub	sp,-4
8000307a:	e3 cd 80 78 	ldm	sp++,r3-r6,pc
8000307e:	00 00       	add	r0,r0
80003080:	00 00       	add	r0,r0
80003082:	00 08       	add	r8,r0
80003084:	80 00       	ld.sh	r0,r0[0x0]
80003086:	28 c4       	sub	r4,-116
80003088:	80 00       	ld.sh	r0,r0[0x0]
8000308a:	32 66       	mov	r6,38
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	29 10       	sub	r0,-111

80003090 <at86rfx_tx_frame>:
80003090:	eb cd 40 80 	pushm	r7,lr
80003094:	18 97       	mov	r7,r12
80003096:	31 4c       	mov	r12,20
80003098:	f0 1f 00 08 	mcall	800030b8 <at86rfx_tx_frame+0x28>
8000309c:	f0 1f 00 08 	mcall	800030bc <at86rfx_tx_frame+0x2c>
800030a0:	0f 8b       	ld.ub	r11,r7[0x0]
800030a2:	20 1b       	sub	r11,1
800030a4:	5c 5b       	castu.b	r11
800030a6:	0e 9c       	mov	r12,r7
800030a8:	f0 1f 00 06 	mcall	800030c0 <at86rfx_tx_frame+0x30>
800030ac:	30 1b       	mov	r11,1
800030ae:	31 4c       	mov	r12,20
800030b0:	f0 1f 00 05 	mcall	800030c4 <at86rfx_tx_frame+0x34>
800030b4:	e3 cd 80 80 	ldm	sp++,r7,pc
800030b8:	80 00       	ld.sh	r0,r0[0x0]
800030ba:	27 30       	sub	r0,115
800030bc:	80 00       	ld.sh	r0,r0[0x0]
800030be:	2f ec       	sub	r12,-2
800030c0:	80 00       	ld.sh	r0,r0[0x0]
800030c2:	30 2c       	mov	r12,2
800030c4:	80 00       	ld.sh	r0,r0[0x0]
800030c6:	27 00       	sub	r0,112

800030c8 <pal_trx_reg_write>:
800030c8:	eb cd 40 c0 	pushm	r6-r7,lr
800030cc:	20 2d       	sub	sp,8
800030ce:	ba cc       	st.b	sp[0x4],r12
800030d0:	ba 8b       	st.b	sp[0x0],r11
800030d2:	e1 b6 00 00 	mfsr	r6,0x0
800030d6:	d3 03       	ssrf	0x10
800030d8:	1b c8       	ld.ub	r8,sp[0x4]
800030da:	ea 18 ff ff 	orh	r8,0xffff
800030de:	e8 18 ff c0 	orl	r8,0xffc0
800030e2:	ba c8       	st.b	sp[0x4],r8
800030e4:	49 07       	lddpc	r7,80003124 <pal_trx_reg_write+0x5c>
800030e6:	0f 8b       	ld.ub	r11,r7[0x0]
800030e8:	fe 7c 40 00 	mov	r12,-49152
800030ec:	f0 1f 00 0f 	mcall	80003128 <pal_trx_reg_write+0x60>
800030f0:	30 1a       	mov	r10,1
800030f2:	fa cb ff fc 	sub	r11,sp,-4
800030f6:	fe 7c 40 00 	mov	r12,-49152
800030fa:	f0 1f 00 0d 	mcall	8000312c <pal_trx_reg_write+0x64>
800030fe:	30 1a       	mov	r10,1
80003100:	1a 9b       	mov	r11,sp
80003102:	fe 7c 40 00 	mov	r12,-49152
80003106:	f0 1f 00 0a 	mcall	8000312c <pal_trx_reg_write+0x64>
8000310a:	0f 8b       	ld.ub	r11,r7[0x0]
8000310c:	fe 7c 40 00 	mov	r12,-49152
80003110:	f0 1f 00 08 	mcall	80003130 <pal_trx_reg_write+0x68>
80003114:	e6 16 00 01 	andh	r6,0x1,COH
80003118:	c0 21       	brne	8000311c <pal_trx_reg_write+0x54>
8000311a:	d5 03       	csrf	0x10
8000311c:	2f ed       	sub	sp,-8
8000311e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003122:	00 00       	add	r0,r0
80003124:	00 00       	add	r0,r0
80003126:	00 08       	add	r8,r0
80003128:	80 00       	ld.sh	r0,r0[0x0]
8000312a:	28 c4       	sub	r4,-116
8000312c:	80 00       	ld.sh	r0,r0[0x0]
8000312e:	32 66       	mov	r6,38
80003130:	80 00       	ld.sh	r0,r0[0x0]
80003132:	29 10       	sub	r0,-111

80003134 <pal_trx_reg_read>:
80003134:	eb cd 40 c0 	pushm	r6-r7,lr
80003138:	20 2d       	sub	sp,8
8000313a:	ba 8c       	st.b	sp[0x0],r12
8000313c:	30 08       	mov	r8,0
8000313e:	ba f8       	st.b	sp[0x7],r8
80003140:	e1 b6 00 00 	mfsr	r6,0x0
80003144:	d3 03       	ssrf	0x10
80003146:	1b 88       	ld.ub	r8,sp[0x0]
80003148:	ea 18 ff ff 	orh	r8,0xffff
8000314c:	e8 18 ff 80 	orl	r8,0xff80
80003150:	ba 88       	st.b	sp[0x0],r8
80003152:	49 17       	lddpc	r7,80003194 <pal_trx_reg_read+0x60>
80003154:	0f 8b       	ld.ub	r11,r7[0x0]
80003156:	fe 7c 40 00 	mov	r12,-49152
8000315a:	f0 1f 00 10 	mcall	80003198 <pal_trx_reg_read+0x64>
8000315e:	30 1a       	mov	r10,1
80003160:	1a 9b       	mov	r11,sp
80003162:	fe 7c 40 00 	mov	r12,-49152
80003166:	f0 1f 00 0e 	mcall	8000319c <pal_trx_reg_read+0x68>
8000316a:	30 1a       	mov	r10,1
8000316c:	fa cb ff f9 	sub	r11,sp,-7
80003170:	fe 7c 40 00 	mov	r12,-49152
80003174:	f0 1f 00 0b 	mcall	800031a0 <pal_trx_reg_read+0x6c>
80003178:	0f 8b       	ld.ub	r11,r7[0x0]
8000317a:	fe 7c 40 00 	mov	r12,-49152
8000317e:	f0 1f 00 0a 	mcall	800031a4 <pal_trx_reg_read+0x70>
80003182:	e6 16 00 01 	andh	r6,0x1,COH
80003186:	c0 21       	brne	8000318a <pal_trx_reg_read+0x56>
80003188:	d5 03       	csrf	0x10
8000318a:	1b fc       	ld.ub	r12,sp[0x7]
8000318c:	2f ed       	sub	sp,-8
8000318e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003192:	00 00       	add	r0,r0
80003194:	00 00       	add	r0,r0
80003196:	00 08       	add	r8,r0
80003198:	80 00       	ld.sh	r0,r0[0x0]
8000319a:	28 c4       	sub	r4,-116
8000319c:	80 00       	ld.sh	r0,r0[0x0]
8000319e:	32 66       	mov	r6,38
800031a0:	80 00       	ld.sh	r0,r0[0x0]
800031a2:	32 16       	mov	r6,33
800031a4:	80 00       	ld.sh	r0,r0[0x0]
800031a6:	29 10       	sub	r0,-111

800031a8 <pal_trx_bit_read>:
800031a8:	eb cd 40 c0 	pushm	r6-r7,lr
800031ac:	16 96       	mov	r6,r11
800031ae:	14 97       	mov	r7,r10
800031b0:	f0 1f 00 06 	mcall	800031c8 <pal_trx_bit_read+0x20>
800031b4:	f9 e6 00 06 	and	r6,r12,r6
800031b8:	5c 56       	castu.b	r6
800031ba:	ec 07 08 46 	asr	r6,r6,r7
800031be:	0c 97       	mov	r7,r6
800031c0:	f9 d6 c0 08 	bfextu	r12,r6,0x0,0x8
800031c4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800031c8:	80 00       	ld.sh	r0,r0[0x0]
800031ca:	31 34       	mov	r4,19

800031cc <sysclk_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800031cc:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800031d0:	d3 03       	ssrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800031d2:	e6 18 00 01 	andh	r8,0x1,COH
800031d6:	c0 21       	brne	800031da <sysclk_init+0xe>
      cpu_irq_enable();
800031d8:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
800031da:	5e fc       	retal	r12

800031dc <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
800031dc:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800031de:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800031e2:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
800031e4:	a3 6c       	lsl	r12,0x2
800031e6:	fe 7a 14 20 	mov	r10,-60384
800031ea:	f8 0a 00 08 	add	r8,r12,r10
800031ee:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
800031f0:	30 1e       	mov	lr,1
800031f2:	fc 0b 09 4b 	lsl	r11,lr,r11
800031f6:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
800031f8:	32 0a       	mov	r10,32
800031fa:	ea 1a aa 00 	orh	r10,0xaa00
800031fe:	14 0c       	add	r12,r10
80003200:	fe 7a 14 00 	mov	r10,-60416
80003204:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80003208:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000320a:	12 98       	mov	r8,r9
8000320c:	e6 18 00 01 	andh	r8,0x1,COH
80003210:	c0 21       	brne	80003214 <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80003212:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003214:	d8 02       	popm	pc

80003216 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80003216:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000321a:	58 0a       	cp.w	r10,0
8000321c:	c0 61       	brne	80003228 <spi_read_packet+0x12>
8000321e:	c2 28       	rjmp	80003262 <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80003220:	58 08       	cp.w	r8,0
80003222:	c1 d0       	breq	8000325c <spi_read_packet+0x46>
80003224:	20 18       	sub	r8,1
80003226:	c0 68       	rjmp	80003232 <spi_read_packet+0x1c>
80003228:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000322c:	e0 67 00 ff 	mov	r7,255
80003230:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80003232:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80003234:	e2 19 00 02 	andl	r9,0x2,COH
80003238:	cf 40       	breq	80003220 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000323a:	99 37       	st.w	r12[0xc],r7
8000323c:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
8000323e:	c0 48       	rjmp	80003246 <spi_read_packet+0x30>
			if (!timeout--) {
80003240:	58 08       	cp.w	r8,0
80003242:	c0 d0       	breq	8000325c <spi_read_packet+0x46>
80003244:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80003246:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80003248:	e2 19 02 01 	andl	r9,0x201,COH
8000324c:	e0 49 02 01 	cp.w	r9,513
80003250:	cf 81       	brne	80003240 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80003252:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80003254:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80003256:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80003258:	ce c1       	brne	80003230 <spi_read_packet+0x1a>
8000325a:	c0 48       	rjmp	80003262 <spi_read_packet+0x4c>
8000325c:	3f dc       	mov	r12,-3
8000325e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003262:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80003266 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80003266:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80003268:	58 0a       	cp.w	r10,0
8000326a:	c0 81       	brne	8000327a <spi_write_packet+0x14>
8000326c:	c1 28       	rjmp	80003290 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
8000326e:	58 08       	cp.w	r8,0
80003270:	c0 31       	brne	80003276 <spi_write_packet+0x10>
80003272:	3f dc       	mov	r12,-3
80003274:	d8 02       	popm	pc
80003276:	20 18       	sub	r8,1
80003278:	c0 48       	rjmp	80003280 <spi_write_packet+0x1a>
8000327a:	e0 6e 3a 98 	mov	lr,15000
8000327e:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80003280:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80003282:	e2 19 00 02 	andl	r9,0x2,COH
80003286:	cf 40       	breq	8000326e <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003288:	17 38       	ld.ub	r8,r11++
8000328a:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
8000328c:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
8000328e:	cf 81       	brne	8000327e <spi_write_packet+0x18>
80003290:	d8 0a       	popm	pc,r12=0
80003292:	d7 03       	nop
	...

800032a0 <tc_irq>:
__interrupt
#endif

// Existe la variable timer_eneable que controla la ejecucion de los procesos dentro de la interrupcion
static void tc_irq(void)
{
800032a0:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
800032a2:	30 0b       	mov	r11,0
800032a4:	fe 7c 5c 00 	mov	r12,-41984
800032a8:	f0 1f 00 17 	mcall	80003304 <tc_irq+0x64>

	tc_tick++;	// contador para controlar el tiempo de las interrupciones
800032ac:	49 78       	lddpc	r8,80003308 <tc_irq+0x68>
800032ae:	70 09       	ld.w	r9,r8[0x0]
800032b0:	2f f9       	sub	r9,-1
800032b2:	91 09       	st.w	r8[0x0],r9
	
	if (tc_tick < 20)
800032b4:	70 08       	ld.w	r8,r8[0x0]
800032b6:	59 38       	cp.w	r8,19
800032b8:	e0 8b 00 0c 	brhi	800032d0 <tc_irq+0x30>
	{
		// la funcion toggle pin (parece) que pone el pin en 1
		gpio_toggle_pin(AVR32_PIN_PB09); // PB09 = led 3
800032bc:	32 9c       	mov	r12,41
800032be:	f0 1f 00 14 	mcall	8000330c <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA04); // PA04 = led 1
800032c2:	30 4c       	mov	r12,4
800032c4:	f0 1f 00 12 	mcall	8000330c <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA11); // PA11 = led 2 
800032c8:	30 bc       	mov	r12,11
800032ca:	f0 1f 00 11 	mcall	8000330c <tc_irq+0x6c>
		return;
800032ce:	c1 98       	rjmp	80003300 <tc_irq+0x60>
	}
	
	if (tc_tick == 21)	
800032d0:	48 e8       	lddpc	r8,80003308 <tc_irq+0x68>
800032d2:	70 08       	ld.w	r8,r8[0x0]
800032d4:	59 58       	cp.w	r8,21
800032d6:	c0 41       	brne	800032de <tc_irq+0x3e>
		gpio_toggle_pin(AVR32_PIN_PB09);
800032d8:	32 9c       	mov	r12,41
800032da:	f0 1f 00 0d 	mcall	8000330c <tc_irq+0x6c>
		
	if (tc_tick == 22)
800032de:	48 b8       	lddpc	r8,80003308 <tc_irq+0x68>
800032e0:	70 08       	ld.w	r8,r8[0x0]
800032e2:	59 68       	cp.w	r8,22
800032e4:	c0 41       	brne	800032ec <tc_irq+0x4c>
		gpio_toggle_pin(AVR32_PIN_PA04);
800032e6:	30 4c       	mov	r12,4
800032e8:	f0 1f 00 09 	mcall	8000330c <tc_irq+0x6c>
	
	if (tc_tick == 23)
800032ec:	48 78       	lddpc	r8,80003308 <tc_irq+0x68>
800032ee:	70 08       	ld.w	r8,r8[0x0]
800032f0:	59 78       	cp.w	r8,23
800032f2:	c0 71       	brne	80003300 <tc_irq+0x60>
	{
		gpio_toggle_pin(AVR32_PIN_PA11);	
800032f4:	30 bc       	mov	r12,11
800032f6:	f0 1f 00 06 	mcall	8000330c <tc_irq+0x6c>
		tc_tick = 1;
800032fa:	30 19       	mov	r9,1
800032fc:	48 38       	lddpc	r8,80003308 <tc_irq+0x68>
800032fe:	91 09       	st.w	r8[0x0],r9
		

	
	
	
}
80003300:	d4 02       	popm	lr
80003302:	d6 03       	rete
80003304:	80 00       	ld.sh	r0,r0[0x0]
80003306:	2a b6       	sub	r6,-85
80003308:	00 00       	add	r0,r0
8000330a:	00 2c       	rsub	r12,r0
8000330c:	80 00       	ld.sh	r0,r0[0x0]
8000330e:	26 a4       	sub	r4,106

80003310 <eic_int_handler2>:
__interrupt
#endif

// Manejo INTERRUPCION externa 2 (RF)
static void eic_int_handler2(void)
{
80003310:	d4 01       	pushm	lr
		// Interrupt Line must be cleared to enable
		eic_clear_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);
80003312:	30 2b       	mov	r11,2
80003314:	fe 7c 24 00 	mov	r12,-56320
80003318:	f0 1f 00 02 	mcall	80003320 <eic_int_handler2+0x10>
		//IRQ2 Pin 26 MCU --> Pin 24 T
		
}
8000331c:	d4 02       	popm	lr
8000331e:	d6 03       	rete
80003320:	80 00       	ld.sh	r0,r0[0x0]
80003322:	24 e0       	sub	r0,78

80003324 <usart_int_handler_RS232>:
#endif


// Manejo INTERRUPCION UART
static void usart_int_handler_RS232(void)
{
80003324:	d4 01       	pushm	lr
80003326:	20 1d       	sub	sp,4
	// TDW sensor de temperatura -> RX UART2 Pin 24 MCU
	tc_stop(tc,EXAMPLE_TC_CHANNEL);
80003328:	30 0b       	mov	r11,0
8000332a:	49 38       	lddpc	r8,80003374 <usart_int_handler_RS232+0x50>
8000332c:	70 0c       	ld.w	r12,r8[0x0]
8000332e:	f0 1f 00 13 	mcall	80003378 <usart_int_handler_RS232+0x54>
	
	int c=0;
80003332:	fa cb ff fc 	sub	r11,sp,-4
80003336:	30 08       	mov	r8,0
80003338:	16 d8       	st.w	--r11,r8
	 * as the call to usart_putchar will take enough time for this before
	 * the interrupt handler is left and the interrupt priority level is
	 * unmasked by the CPU.
	 */
		
	if (usart_read_char(&AVR32_USART2, &c) != USART_SUCCESS) //aqui lee el caracter por el puerto uart2
8000333a:	1a 9b       	mov	r11,sp
8000333c:	fe 7c 38 00 	mov	r12,-51200
80003340:	f0 1f 00 0f 	mcall	8000337c <usart_int_handler_RS232+0x58>
80003344:	c1 51       	brne	8000336e <usart_int_handler_RS232+0x4a>
		return;

	
		cola_PC[cola_PC_nw] = (char) c;
80003346:	48 f9       	lddpc	r9,80003380 <usart_int_handler_RS232+0x5c>
80003348:	72 08       	ld.w	r8,r9[0x0]
8000334a:	40 0b       	lddsp	r11,sp[0x0]
8000334c:	48 ea       	lddpc	r10,80003384 <usart_int_handler_RS232+0x60>
8000334e:	f4 08 0b 0b 	st.b	r10[r8],r11
		cola_PC_nw++;	
80003352:	2f f8       	sub	r8,-1
80003354:	93 08       	st.w	r9[0x0],r8
	
		if (cola_PC_nw >= tamano_cola)
80003356:	e0 48 00 c7 	cp.w	r8,199
8000335a:	e0 8a 00 05 	brle	80003364 <usart_int_handler_RS232+0x40>
			cola_PC_nw = 0;
8000335e:	30 09       	mov	r9,0
80003360:	48 88       	lddpc	r8,80003380 <usart_int_handler_RS232+0x5c>
80003362:	91 09       	st.w	r8[0x0],r9
	
	tc_start(tc,EXAMPLE_TC_CHANNEL);
80003364:	30 0b       	mov	r11,0
80003366:	48 48       	lddpc	r8,80003374 <usart_int_handler_RS232+0x50>
80003368:	70 0c       	ld.w	r12,r8[0x0]
8000336a:	f0 1f 00 08 	mcall	80003388 <usart_int_handler_RS232+0x64>
	return;

	
}
8000336e:	2f fd       	sub	sp,-4
80003370:	d4 02       	popm	lr
80003372:	d6 03       	rete
80003374:	00 00       	add	r0,r0
80003376:	00 28       	rsub	r8,r0
80003378:	80 00       	ld.sh	r0,r0[0x0]
8000337a:	2a a4       	sub	r4,-86
8000337c:	80 00       	ld.sh	r0,r0[0x0]
8000337e:	2c a0       	sub	r0,-54
80003380:	00 00       	add	r0,r0
80003382:	06 50       	eor	r0,r3
80003384:	00 00       	add	r0,r0
80003386:	06 90       	mov	r0,r3
80003388:	80 00       	ld.sh	r0,r0[0x0]
8000338a:	2a 92       	sub	r2,-87

8000338c <iniciarAT86>:
	
	else
		sprintf(temps,"%s","X");
}
void iniciarAT86(void)
{
8000338c:	eb cd 40 80 	pushm	r7,lr
//			01=4mA (minima corriente) <~~~~~~~~~~~ CAMBIAR ~~~~~~~~~~~
// Bit 3   R/W- CLKM_SHA_SEL -> The register bit CLKM_SHA_SEL defines whether a new clock rate
//			1-> CLKM clock rate change appears after SLEEP cycle
// Bit 2:0 R/W CLKM_CTRL -> These register bits set the clock rate of pin 17 (CLKM)
//			1 -> 1 MHz <~~~~~~~~~~~ CAMBIAR ~~~~~~~~~~~ pag 121 tabla 7-30 poner a cero
	clock = pal_trx_reg_read(TRX_CTRL_0);// 25  0001 1001
80003390:	30 3c       	mov	r12,3
80003392:	f0 1f 00 17 	mcall	800033ec <iniciarAT86+0x60>
80003396:	49 78       	lddpc	r8,800033f0 <iniciarAT86+0x64>
80003398:	b0 8c       	st.b	r8[0x0],r12
	pal_trx_reg_write(TRX_CTRL_0, 8); // 0000 1000
8000339a:	30 8b       	mov	r11,8
8000339c:	30 3c       	mov	r12,3
8000339e:	f0 1f 00 16 	mcall	800033f4 <iniciarAT86+0x68>
//			0 -> the PA linearity is decreased compared to the normal mode
// Bit 6:5  GC_PA  -> These register bits control the gain of the PA by changing its bias current.
//			11(3) -> 0dB
// Bit 4:0  TX_PWR -> These register bits control the transmitter output power
//			0000 -> ~~~~~~~~~~~~~~~~~VER~~~~~~~~~~~~~~~~~~~
	transmition_power =pal_trx_reg_read(PHY_TX_PWR);// 96 0110 0000
800033a2:	30 5c       	mov	r12,5
800033a4:	f0 1f 00 12 	mcall	800033ec <iniciarAT86+0x60>
800033a8:	49 48       	lddpc	r8,800033f8 <iniciarAT86+0x6c>
800033aa:	b0 8c       	st.b	r8[0x0],r12
//				0->
// Bit 6:5 -R/W- CCA_MODE The CCA mode can be selected using register bits CCA_MODE.
//				01(1) -> Energy above threshold
// Bit 4:0 -R/W- CHANNEL -> Channel Assignment according to IEEE 802.15.4-2003/2006 
//				101(5) -> 914 Mhz
	phy_cc = pal_trx_reg_read(PHY_CC_CCA);//37  0010 0101
800033ac:	30 8c       	mov	r12,8
800033ae:	f0 1f 00 10 	mcall	800033ec <iniciarAT86+0x60>
800033b2:	49 38       	lddpc	r8,800033fc <iniciarAT86+0x70>
800033b4:	b0 8c       	st.b	r8[0x0],r12
//			0-> If set to 0 (reset value), BPSK transmission and reception is applied
// Bit 2  SUB_MODE
//			1-> If set to 1 (reset value), the chip rate is 1000 kchip/s for BPSK_OQPSK = 1 and 600 kchip/s for BPSK_OQPSK = 0.
// Bit 1:0  OQPSK_DATA_RATE
//			00-> 250 O-QPSK Data Rate [kbit/s] && SUB_MODE ==1
	control_tx = pal_trx_reg_read(TRX_CTRL_2);// 36 0010 0100
800033b6:	30 cc       	mov	r12,12
800033b8:	f0 1f 00 0d 	mcall	800033ec <iniciarAT86+0x60>
800033bc:	49 18       	lddpc	r8,80003400 <iniciarAT86+0x74>
800033be:	b0 8c       	st.b	r8[0x0],r12
//
// IRQ_MASK PAG 26 ->The IRQ_MASK register is used to enable or disable individual interrupts
// Bit 3 - MASK_TRX_END -
//         0-> disable ~~~~~~~~~~~~~~CAMBIAR a 1 ~~~~~~~~~~~~ 
	irq=pal_trx_reg_read(IRQ_MASK);// 0000 0000
800033c0:	30 ec       	mov	r12,14
800033c2:	f0 1f 00 0b 	mcall	800033ec <iniciarAT86+0x60>
800033c6:	49 07       	lddpc	r7,80003404 <iniciarAT86+0x78>
800033c8:	ae 8c       	st.b	r7[0x0],r12
//*******************************************************************************************************
// funcion para escribir un registro en el AT86
//
	pal_trx_reg_write(IRQ_MASK, 255); // 1 en el bit 3
800033ca:	e0 6b 00 ff 	mov	r11,255
800033ce:	30 ec       	mov	r12,14
800033d0:	f0 1f 00 09 	mcall	800033f4 <iniciarAT86+0x68>
//
	irq=pal_trx_reg_read(IRQ_MASK);// (8) leo de nuevo el registro para ver si lo escribe correctamente
800033d4:	30 ec       	mov	r12,14
800033d6:	f0 1f 00 06 	mcall	800033ec <iniciarAT86+0x60>
800033da:	ae 8c       	st.b	r7[0x0],r12
//
//*******************************************************************************************************
	
	status_AT86=pal_trx_reg_read(TRX_STATUS);
800033dc:	30 1c       	mov	r12,1
800033de:	f0 1f 00 04 	mcall	800033ec <iniciarAT86+0x60>
800033e2:	48 a8       	lddpc	r8,80003408 <iniciarAT86+0x7c>
800033e4:	b0 8c       	st.b	r8[0x0],r12
}
800033e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800033ea:	00 00       	add	r0,r0
800033ec:	80 00       	ld.sh	r0,r0[0x0]
800033ee:	31 34       	mov	r4,19
800033f0:	00 00       	add	r0,r0
800033f2:	06 55       	eor	r5,r3
800033f4:	80 00       	ld.sh	r0,r0[0x0]
800033f6:	30 c8       	mov	r8,12
800033f8:	00 00       	add	r0,r0
800033fa:	06 54       	eor	r4,r3
800033fc:	00 00       	add	r0,r0
800033fe:	06 57       	eor	r7,r3
80003400:	00 00       	add	r0,r0
80003402:	06 46       	or	r6,r3
80003404:	00 00       	add	r0,r0
80003406:	06 56       	eor	r6,r3
80003408:	00 00       	add	r0,r0
8000340a:	06 47       	or	r7,r3

8000340c <leer_temp>:
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
	return estado_usart2;
}

void leer_temp(char* temps)
{
8000340c:	eb cd 40 80 	pushm	r7,lr
80003410:	20 6d       	sub	sp,24
80003412:	18 97       	mov	r7,r12
	double temp = 0;
	twim_package_t packet_received;
	uint8_t read_data[2];
	float temperature = 0;
	
	read_data[0] = read_data[1] = 0;
80003414:	30 08       	mov	r8,0
80003416:	ba 98       	st.b	sp[0x1],r8
80003418:	ba 88       	st.b	sp[0x0],r8
	
	status_code_t status;
	// TWI chip address to communicate with
	packet_received.chip = TARGET_ADDRESS;
8000341a:	34 89       	mov	r9,72
8000341c:	50 19       	stdsp	sp[0x4],r9
	
	// Where to find the data to be written
	packet_received.buffer = read_data;
8000341e:	50 3d       	stdsp	sp[0xc],sp
	
	// How many bytes do we want to read
	packet_received.length = AT30TSE_TEMPERATURE_REG_SIZE;
80003420:	30 29       	mov	r9,2
80003422:	50 49       	stdsp	sp[0x10],r9
	
	//! Transfer direction
	//packet_received.read = true;
	
	// Registry Address
	packet_received.addr[0] = AT30TSE_TEMPERATURE_REG;
80003424:	fb 68 00 08 	st.b	sp[8],r8
	
	// # of BYTES for Address
	packet_received.addr_length = 1;
80003428:	30 18       	mov	r8,1
8000342a:	fb 68 00 0b 	st.b	sp[11],r8
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
	return (twim_read_packet (twim, package));
8000342e:	fa cb ff fc 	sub	r11,sp,-4
80003432:	fe 7c 44 00 	mov	r12,-48128
80003436:	f0 1f 00 39 	mcall	80003518 <leer_temp+0x10c>
	//print_dbg ("Reading data from TARGET\r\n");
	// Read data from TARGET
	status = twi_master_read(&AVR32_TWIM0, &packet_received);
	
	
	if (status == STATUS_OK)
8000343a:	c6 61       	brne	80003506 <leer_temp+0xfa>
	{
		uint16_t data = (read_data[0] << 8) | read_data[1];
8000343c:	1b 89       	ld.ub	r9,sp[0x0]
8000343e:	1b 98       	ld.ub	r8,sp[0x1]
80003440:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80003444:	5c 88       	casts.h	r8
		int8_t sign = 1;

		//Check if negative and clear sign bit.
		if (data & (1 << 15)) {
80003446:	30 09       	mov	r9,0
80003448:	f2 08 19 00 	cp.h	r8,r9
8000344c:	c0 35       	brlt	80003452 <leer_temp+0x46>
8000344e:	30 1b       	mov	r11,1
80003450:	c0 58       	rjmp	8000345a <leer_temp+0x4e>
			sign *= -1;
			data &= ~(1 << 15);
80003452:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
80003456:	e0 6b 00 ff 	mov	r11,255
		}
		
		
		// Convert to temperature.
		switch (resolution) {
8000345a:	4b 19       	lddpc	r9,8000351c <leer_temp+0x110>
8000345c:	13 89       	ld.ub	r9,r9[0x0]
8000345e:	30 1a       	mov	r10,1
80003460:	f4 09 18 00 	cp.b	r9,r10
80003464:	c1 c0       	breq	8000349c <leer_temp+0x90>
80003466:	58 09       	cp.w	r9,0
80003468:	c0 b0       	breq	8000347e <leer_temp+0x72>
8000346a:	30 2a       	mov	r10,2
8000346c:	f4 09 18 00 	cp.b	r9,r10
80003470:	c2 50       	breq	800034ba <leer_temp+0xae>
80003472:	30 3a       	mov	r10,3
80003474:	f4 09 18 00 	cp.b	r9,r10
80003478:	c3 00       	breq	800034d8 <leer_temp+0xcc>
8000347a:	30 0c       	mov	r12,0
8000347c:	c3 c8       	rjmp	800034f4 <leer_temp+0xe8>
			case AT30TSE_CONFIG_RES_9_bit:
			data = (data >> 7);
			temperature = data * sign * 0.5;
8000347e:	f1 d8 c0 e9 	bfextu	r8,r8,0x7,0x9
80003482:	5c 6b       	casts.b	r11
80003484:	f0 0b 02 4c 	mul	r12,r8,r11
80003488:	f0 1f 00 26 	mcall	80003520 <leer_temp+0x114>
8000348c:	30 08       	mov	r8,0
8000348e:	fc 19 3f e0 	movh	r9,0x3fe0
80003492:	f0 1f 00 25 	mcall	80003524 <leer_temp+0x118>
80003496:	f0 1f 00 25 	mcall	80003528 <leer_temp+0x11c>
			break;
8000349a:	c2 d8       	rjmp	800034f4 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_10_bit:
			data = (data >> 6);
			temperature = data * sign * 0.25;
8000349c:	f1 d8 c0 ca 	bfextu	r8,r8,0x6,0xa
800034a0:	5c 6b       	casts.b	r11
800034a2:	f0 0b 02 4c 	mul	r12,r8,r11
800034a6:	f0 1f 00 1f 	mcall	80003520 <leer_temp+0x114>
800034aa:	30 08       	mov	r8,0
800034ac:	fc 19 3f d0 	movh	r9,0x3fd0
800034b0:	f0 1f 00 1d 	mcall	80003524 <leer_temp+0x118>
800034b4:	f0 1f 00 1d 	mcall	80003528 <leer_temp+0x11c>
			break;
800034b8:	c1 e8       	rjmp	800034f4 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_11_bit:
			data = (data >> 5);
			temperature = data * sign * 0.125;
800034ba:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
800034be:	5c 6b       	casts.b	r11
800034c0:	f0 0b 02 4c 	mul	r12,r8,r11
800034c4:	f0 1f 00 17 	mcall	80003520 <leer_temp+0x114>
800034c8:	30 08       	mov	r8,0
800034ca:	fc 19 3f c0 	movh	r9,0x3fc0
800034ce:	f0 1f 00 16 	mcall	80003524 <leer_temp+0x118>
800034d2:	f0 1f 00 16 	mcall	80003528 <leer_temp+0x11c>
			break;
800034d6:	c0 f8       	rjmp	800034f4 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_12_bit:
			data = (data >> 4);
			temperature = data * sign * 0.0625;
800034d8:	f1 d8 c0 8c 	bfextu	r8,r8,0x4,0xc
800034dc:	5c 6b       	casts.b	r11
800034de:	f0 0b 02 4c 	mul	r12,r8,r11
800034e2:	f0 1f 00 10 	mcall	80003520 <leer_temp+0x114>
800034e6:	30 08       	mov	r8,0
800034e8:	fc 19 3f b0 	movh	r9,0x3fb0
800034ec:	f0 1f 00 0e 	mcall	80003524 <leer_temp+0x118>
800034f0:	f0 1f 00 0e 	mcall	80003528 <leer_temp+0x11c>
			default:
			break;
		}
		
		
		sprintf(temps,"%.1f",temperature);
800034f4:	f0 1f 00 0e 	mcall	8000352c <leer_temp+0x120>
800034f8:	bb 2b       	st.d	--sp,r10
800034fa:	48 eb       	lddpc	r11,80003530 <leer_temp+0x124>
800034fc:	0e 9c       	mov	r12,r7
800034fe:	f0 1f 00 0e 	mcall	80003534 <leer_temp+0x128>
80003502:	2f ed       	sub	sp,-8
80003504:	c0 68       	rjmp	80003510 <leer_temp+0x104>
		
	}
	
	else
		sprintf(temps,"%s","X");
80003506:	30 2a       	mov	r10,2
80003508:	48 cb       	lddpc	r11,80003538 <leer_temp+0x12c>
8000350a:	0e 9c       	mov	r12,r7
8000350c:	f0 1f 00 0c 	mcall	8000353c <leer_temp+0x130>
}
80003510:	2f ad       	sub	sp,-24
80003512:	e3 cd 80 80 	ldm	sp++,r7,pc
80003516:	00 00       	add	r0,r0
80003518:	80 00       	ld.sh	r0,r0[0x0]
8000351a:	22 34       	sub	r4,35
8000351c:	00 00       	add	r0,r0
8000351e:	00 36       	cp.w	r6,r0
80003520:	80 00       	ld.sh	r0,r0[0x0]
80003522:	3b 60       	mov	r0,-74
80003524:	80 00       	ld.sh	r0,r0[0x0]
80003526:	39 84       	mov	r4,-104
80003528:	80 00       	ld.sh	r0,r0[0x0]
8000352a:	3c a0       	mov	r0,-54
8000352c:	80 00       	ld.sh	r0,r0[0x0]
8000352e:	3c 40       	mov	r0,-60
80003530:	80 00       	ld.sh	r0,r0[0x0]
80003532:	97 2c       	st.w	r11[0x8],r12
80003534:	80 00       	ld.sh	r0,r0[0x0]
80003536:	3e 80       	mov	r0,-24
80003538:	80 00       	ld.sh	r0,r0[0x0]
8000353a:	97 34       	st.w	r11[0xc],r4
8000353c:	80 00       	ld.sh	r0,r0[0x0]
8000353e:	3d 2a       	mov	r10,-46

80003540 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003540:	d4 01       	pushm	lr
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003542:	18 9b       	mov	r11,r12
80003544:	30 2c       	mov	r12,2
80003546:	f0 1f 00 02 	mcall	8000354c <sysclk_enable_pba_module+0xc>
}
8000354a:	d8 02       	popm	pc
8000354c:	80 00       	ld.sh	r0,r0[0x0]
8000354e:	31 dc       	mov	r12,29

80003550 <rs_232_init_usart>:
	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
}


int rs_232_init_usart()
{
80003550:	d4 01       	pushm	lr
		case AVR32_USART1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART1);
			break;

		case AVR32_USART2_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART2);
80003552:	30 bc       	mov	r12,11
80003554:	f0 1f 00 05 	mcall	80003568 <rs_232_init_usart+0x18>
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
80003558:	e0 7a c1 38 	mov	r10,115000
8000355c:	48 4b       	lddpc	r11,8000356c <rs_232_init_usart+0x1c>
8000355e:	fe 7c 38 00 	mov	r12,-51200
80003562:	f0 1f 00 04 	mcall	80003570 <rs_232_init_usart+0x20>
	return estado_usart2;
}
80003566:	d8 02       	popm	pc
80003568:	80 00       	ld.sh	r0,r0[0x0]
8000356a:	35 40       	mov	r0,84
8000356c:	00 00       	add	r0,r0
8000356e:	00 0c       	add	r12,r0
80003570:	80 00       	ld.sh	r0,r0[0x0]
80003572:	2d 14       	sub	r4,-47

80003574 <rs_232_init_pins>:
// 	

}

void rs_232_init_pins(void)
{
80003574:	d4 01       	pushm	lr
80003576:	20 4d       	sub	sp,16
	gpio_map_t COMPORT0_GPIO_MAP =
	{
		{ USART2_RX_PIN, USART2_RX_FUNCTION },
		{ USART2_TX_PIN, USART2_TX_FUNCTION }
	};
80003578:	48 88       	lddpc	r8,80003598 <rs_232_init_pins+0x24>
8000357a:	1a 9c       	mov	r12,sp
8000357c:	70 09       	ld.w	r9,r8[0x0]
8000357e:	50 09       	stdsp	sp[0x0],r9
80003580:	70 19       	ld.w	r9,r8[0x4]
80003582:	50 19       	stdsp	sp[0x4],r9
80003584:	70 29       	ld.w	r9,r8[0x8]
80003586:	50 29       	stdsp	sp[0x8],r9
80003588:	70 38       	ld.w	r8,r8[0xc]
8000358a:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
8000358c:	30 2b       	mov	r11,2
8000358e:	f0 1f 00 04 	mcall	8000359c <rs_232_init_pins+0x28>
}
80003592:	2f cd       	sub	sp,-16
80003594:	d8 02       	popm	pc
80003596:	00 00       	add	r0,r0
80003598:	80 00       	ld.sh	r0,r0[0x0]
8000359a:	97 f8       	st.w	r11[0x3c],r8
8000359c:	80 00       	ld.sh	r0,r0[0x0]
8000359e:	25 90       	sub	r0,89

800035a0 <init_i2c_pins>:
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
}

void init_i2c_pins(void)
{
800035a0:	d4 01       	pushm	lr
800035a2:	20 4d       	sub	sp,16
	const gpio_map_t TWI_GPIO_MAP = {
		{AVR32_TWIMS0_TWCK_0_3_PIN, AVR32_TWIMS0_TWCK_0_3_FUNCTION},
		{AVR32_TWIMS0_TWD_0_1_PIN, AVR32_TWIMS0_TWD_0_1_FUNCTION}
	};
800035a4:	48 88       	lddpc	r8,800035c4 <init_i2c_pins+0x24>
800035a6:	1a 9c       	mov	r12,sp
800035a8:	70 09       	ld.w	r9,r8[0x0]
800035aa:	50 09       	stdsp	sp[0x0],r9
800035ac:	70 19       	ld.w	r9,r8[0x4]
800035ae:	50 19       	stdsp	sp[0x4],r9
800035b0:	70 29       	ld.w	r9,r8[0x8]
800035b2:	50 29       	stdsp	sp[0x8],r9
800035b4:	70 38       	ld.w	r8,r8[0xc]
800035b6:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module (TWI_GPIO_MAP,
800035b8:	30 2b       	mov	r11,2
800035ba:	f0 1f 00 04 	mcall	800035c8 <init_i2c_pins+0x28>
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
800035be:	2f cd       	sub	sp,-16
800035c0:	d8 02       	popm	pc
800035c2:	00 00       	add	r0,r0
800035c4:	80 00       	ld.sh	r0,r0[0x0]
800035c6:	97 1c       	st.w	r11[0x4],r12
800035c8:	80 00       	ld.sh	r0,r0[0x0]
800035ca:	25 90       	sub	r0,89

800035cc <spi_init_pins>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void spi_init_pins(void)
{
800035cc:	d4 01       	pushm	lr
800035ce:	20 8d       	sub	sp,32
	{
		{SPI_SCK_PIN,  SPI_SCK_FUNCTION },  // SPI Clock.
		{SPI_MISO_PIN, SPI_MISO_FUNCTION},  // MISO.
		{SPI_MOSI_PIN, SPI_MOSI_FUNCTION},  // MOSI.
		{SPI_CS_PIN, SPI_CS_FUNCTION}  // CS.
	};
800035d0:	48 d8       	lddpc	r8,80003604 <spi_init_pins+0x38>
800035d2:	1a 9c       	mov	r12,sp
800035d4:	70 09       	ld.w	r9,r8[0x0]
800035d6:	50 09       	stdsp	sp[0x0],r9
800035d8:	70 19       	ld.w	r9,r8[0x4]
800035da:	50 19       	stdsp	sp[0x4],r9
800035dc:	70 29       	ld.w	r9,r8[0x8]
800035de:	50 29       	stdsp	sp[0x8],r9
800035e0:	70 39       	ld.w	r9,r8[0xc]
800035e2:	50 39       	stdsp	sp[0xc],r9
800035e4:	fa c9 ff f0 	sub	r9,sp,-16
800035e8:	2f 08       	sub	r8,-16
800035ea:	70 0a       	ld.w	r10,r8[0x0]
800035ec:	93 0a       	st.w	r9[0x0],r10
800035ee:	70 1a       	ld.w	r10,r8[0x4]
800035f0:	93 1a       	st.w	r9[0x4],r10
800035f2:	70 2a       	ld.w	r10,r8[0x8]
800035f4:	93 2a       	st.w	r9[0x8],r10
800035f6:	70 38       	ld.w	r8,r8[0xc]
800035f8:	93 38       	st.w	r9[0xc],r8

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
800035fa:	30 4b       	mov	r11,4
800035fc:	f0 1f 00 03 	mcall	80003608 <spi_init_pins+0x3c>
}
80003600:	2f 8d       	sub	sp,-32
80003602:	d8 02       	popm	pc
80003604:	80 00       	ld.sh	r0,r0[0x0]
80003606:	97 d8       	st.w	r11[0x34],r8
80003608:	80 00       	ld.sh	r0,r0[0x0]
8000360a:	25 90       	sub	r0,89

8000360c <led_init_pins>:
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
	spi_enable(AT86RFX_SPI);
}

void led_init_pins(void)
{
8000360c:	d4 01       	pushm	lr
		gpio_configure_pin(LED_1, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));	
8000360e:	30 5b       	mov	r11,5
80003610:	30 4c       	mov	r12,4
80003612:	f0 1f 00 06 	mcall	80003628 <led_init_pins+0x1c>
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003616:	30 5b       	mov	r11,5
80003618:	30 bc       	mov	r12,11
8000361a:	f0 1f 00 04 	mcall	80003628 <led_init_pins+0x1c>
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
8000361e:	30 5b       	mov	r11,5
80003620:	32 9c       	mov	r12,41
80003622:	f0 1f 00 02 	mcall	80003628 <led_init_pins+0x1c>
}
80003626:	d8 02       	popm	pc
80003628:	80 00       	ld.sh	r0,r0[0x0]
8000362a:	25 c0       	sub	r0,92

8000362c <init_rf_pins>:
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
	}
} 

void init_rf_pins(void)
{
8000362c:	d4 01       	pushm	lr
	//Configuracion de los pines para SPI
	spi_init_pins();
8000362e:	f0 1f 00 08 	mcall	8000364c <init_rf_pins+0x20>

	//PIN para interrupcion externa RF PA13-> IRQ2
	gpio_configure_pin (AVR32_PIN_PA13, (GPIO_DIR_INPUT | GPIO_PULL_UP)); // PA13 IRQ2
80003632:	30 4b       	mov	r11,4
80003634:	30 dc       	mov	r12,13
80003636:	f0 1f 00 07 	mcall	80003650 <init_rf_pins+0x24>
	gpio_enable_module_pin(AVR32_EIC_EXTINT_2_0_PIN, AVR32_EIC_EXTINT_2_0_FUNCTION); // Habilito interrupcion externa con este pin
8000363a:	30 6b       	mov	r11,6
8000363c:	30 dc       	mov	r12,13
8000363e:	f0 1f 00 06 	mcall	80003654 <init_rf_pins+0x28>
//	gpio_enable_pin_interrupt(AT86RFX_IRQ_PIN, GPIO_RISING_EDGE);
	gpio_clear_pin_interrupt_flag(AT86RFX_IRQ_PIN);
80003642:	30 dc       	mov	r12,13
80003644:	f0 1f 00 05 	mcall	80003658 <init_rf_pins+0x2c>

// 	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
// 	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);	
// 	

}
80003648:	d8 02       	popm	pc
8000364a:	00 00       	add	r0,r0
8000364c:	80 00       	ld.sh	r0,r0[0x0]
8000364e:	35 cc       	mov	r12,92
80003650:	80 00       	ld.sh	r0,r0[0x0]
80003652:	25 c0       	sub	r0,92
80003654:	80 00       	ld.sh	r0,r0[0x0]
80003656:	24 fc       	sub	r12,79
80003658:	80 00       	ld.sh	r0,r0[0x0]
8000365a:	27 46       	sub	r6,116

8000365c <escribir_linea_pc>:
}



void escribir_linea_pc (char *str)
{
8000365c:	d4 01       	pushm	lr
	usart_write_line(&AVR32_USART2,str);
8000365e:	18 9b       	mov	r11,r12
80003660:	fe 7c 38 00 	mov	r12,-51200
80003664:	f0 1f 00 02 	mcall	8000366c <escribir_linea_pc+0x10>
}
80003668:	d8 02       	popm	pc
8000366a:	00 00       	add	r0,r0
8000366c:	80 00       	ld.sh	r0,r0[0x0]
8000366e:	2c c4       	sub	r4,-52

80003670 <init_i2c_module>:
	gpio_enable_module (TWI_GPIO_MAP,
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
void init_i2c_module(void)
{
80003670:	d4 01       	pushm	lr
80003672:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003674:	30 eb       	mov	r11,14
80003676:	30 2c       	mov	r12,2
80003678:	f0 1f 00 0e 	mcall	800036b0 <init_i2c_module+0x40>
	{
		.pba_hz = sysclk_get_cpu_hz(),
		.speed = 10000,
		.chip = TARGET_ADDRESS,
		.smbus = 0,
	};
8000367c:	e0 78 c1 38 	mov	r8,115000
80003680:	50 08       	stdsp	sp[0x0],r8
80003682:	e0 68 27 10 	mov	r8,10000
80003686:	50 18       	stdsp	sp[0x4],r8
80003688:	34 88       	mov	r8,72
8000368a:	50 28       	stdsp	sp[0x8],r8
8000368c:	30 08       	mov	r8,0
8000368e:	fb 68 00 0c 	st.b	sp[12],r8
	
	// Initialize as master.
	int status = twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
80003692:	1a 9b       	mov	r11,sp
80003694:	fe 7c 44 00 	mov	r12,-48128
80003698:	f0 1f 00 07 	mcall	800036b4 <init_i2c_module+0x44>
	
	// Check whether TARGET device is connected
	
	if (status == STATUS_OK) {
8000369c:	c0 51       	brne	800036a6 <init_i2c_module+0x36>
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tPASS\r\n");
8000369e:	48 7c       	lddpc	r12,800036b8 <init_i2c_module+0x48>
800036a0:	f0 1f 00 07 	mcall	800036bc <init_i2c_module+0x4c>
800036a4:	c0 48       	rjmp	800036ac <init_i2c_module+0x3c>
	} else {
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
800036a6:	48 7c       	lddpc	r12,800036c0 <init_i2c_module+0x50>
800036a8:	f0 1f 00 05 	mcall	800036bc <init_i2c_module+0x4c>
	}
} 
800036ac:	2f cd       	sub	sp,-16
800036ae:	d8 02       	popm	pc
800036b0:	80 00       	ld.sh	r0,r0[0x0]
800036b2:	31 dc       	mov	r12,29
800036b4:	80 00       	ld.sh	r0,r0[0x0]
800036b6:	23 44       	sub	r4,52
800036b8:	80 00       	ld.sh	r0,r0[0x0]
800036ba:	97 38       	st.w	r11[0xc],r8
800036bc:	80 00       	ld.sh	r0,r0[0x0]
800036be:	36 5c       	mov	r12,101
800036c0:	80 00       	ld.sh	r0,r0[0x0]
800036c2:	97 4c       	st.w	r11[0x10],r12

800036c4 <spi_init_module>:
	};

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
}
void spi_init_module(void)
{
800036c4:	eb cd 40 e0 	pushm	r5-r7,lr
800036c8:	20 4d       	sub	sp,16
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 0
	};
800036ca:	4a 48       	lddpc	r8,80003758 <spi_init_module+0x94>
800036cc:	1a 95       	mov	r5,sp
800036ce:	70 09       	ld.w	r9,r8[0x0]
800036d0:	50 09       	stdsp	sp[0x0],r9
800036d2:	70 19       	ld.w	r9,r8[0x4]
800036d4:	50 19       	stdsp	sp[0x4],r9
800036d6:	70 29       	ld.w	r9,r8[0x8]
800036d8:	50 29       	stdsp	sp[0x8],r9
800036da:	70 38       	ld.w	r8,r8[0xc]
800036dc:	50 38       	stdsp	sp[0xc],r8
800036de:	30 db       	mov	r11,13
800036e0:	30 2c       	mov	r12,2
800036e2:	f0 1f 00 1f 	mcall	8000375c <spi_init_module+0x98>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800036e6:	fe 77 40 00 	mov	r7,-49152
800036ea:	e0 68 00 80 	mov	r8,128
800036ee:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800036f0:	6e 18       	ld.w	r8,r7[0x4]
800036f2:	30 19       	mov	r9,1
800036f4:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800036f8:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800036fa:	6e 18       	ld.w	r8,r7[0x4]
800036fc:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003700:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
80003702:	6e 18       	ld.w	r8,r7[0x4]
80003704:	30 06       	mov	r6,0
80003706:	f1 d6 d0 e1 	bfins	r8,r6,0x7,0x1
8000370a:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
8000370c:	6e 18       	ld.w	r8,r7[0x4]
8000370e:	30 f9       	mov	r9,15
80003710:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003714:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003716:	6e 18       	ld.w	r8,r7[0x4]
80003718:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
8000371c:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
8000371e:	6e 18       	ld.w	r8,r7[0x4]
80003720:	f1 d6 d0 41 	bfins	r8,r6,0x2,0x1
80003724:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003726:	6e 18       	ld.w	r8,r7[0x4]
80003728:	f1 d6 d3 08 	bfins	r8,r6,0x18,0x8
8000372c:	8f 18       	st.w	r7[0x4],r8

	spi_master_init(AT86RFX_SPI);
	
	spiOptions.reg= SPI_CS;
8000372e:	30 38       	mov	r8,3
80003730:	ba 88       	st.b	sp[0x0],r8
	spi_setupChipReg(AT86RFX_SPI, &spiOptions, sysclk_get_peripheral_bus_hz(&AVR32_SPI));
80003732:	e0 7a c1 38 	mov	r10,115000
80003736:	1a 9b       	mov	r11,sp
80003738:	0e 9c       	mov	r12,r7
8000373a:	f0 1f 00 0a 	mcall	80003760 <spi_init_module+0x9c>
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
8000373e:	0c 99       	mov	r9,r6
80003740:	0c 9a       	mov	r10,r6
80003742:	0c 9b       	mov	r11,r6
80003744:	0e 9c       	mov	r12,r7
80003746:	f0 1f 00 08 	mcall	80003764 <spi_init_module+0xa0>
	spi_enable(AT86RFX_SPI);
8000374a:	0e 9c       	mov	r12,r7
8000374c:	f0 1f 00 07 	mcall	80003768 <spi_init_module+0xa4>
}
80003750:	2f cd       	sub	sp,-16
80003752:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003756:	00 00       	add	r0,r0
80003758:	80 00       	ld.sh	r0,r0[0x0]
8000375a:	98 08       	ld.sh	r8,r12[0x0]
8000375c:	80 00       	ld.sh	r0,r0[0x0]
8000375e:	31 dc       	mov	r12,29
80003760:	80 00       	ld.sh	r0,r0[0x0]
80003762:	29 38       	sub	r8,-109
80003764:	80 00       	ld.sh	r0,r0[0x0]
80003766:	28 98       	sub	r8,-119
80003768:	80 00       	ld.sh	r0,r0[0x0]
8000376a:	29 f0       	sub	r0,-97

8000376c <main>:
	
	status_AT86=pal_trx_reg_read(TRX_STATUS);
}

int main (void)
{
8000376c:	d4 31       	pushm	r0-r7,lr
8000376e:	20 3d       	sub	sp,12
	char temps[10] = "\0";
80003770:	4d a8       	lddpc	r8,800038d8 <main+0x16c>
80003772:	90 08       	ld.sh	r8,r8[0x0]
80003774:	ba 08       	st.h	sp[0x0],r8
80003776:	30 8a       	mov	r10,8
80003778:	30 0b       	mov	r11,0
8000377a:	fa cc ff fe 	sub	r12,sp,-2
8000377e:	f0 1f 00 58 	mcall	800038dc <main+0x170>
	int i=0;
	
	//board_init();
	// configuracion del clock del sistema ver archivo "conf_clock.h"	
	sysclk_init();	
80003782:	f0 1f 00 58 	mcall	800038e0 <main+0x174>
	
	//Configuracion de los pines para los LEDS 
	led_init_pins();
80003786:	f0 1f 00 58 	mcall	800038e4 <main+0x178>

	//Configuracion de los pines para el RS-232
	rs_232_init_pins();
8000378a:	f0 1f 00 58 	mcall	800038e8 <main+0x17c>
	
	//Configuracion pins para RF
	init_rf_pins();
8000378e:	f0 1f 00 58 	mcall	800038ec <main+0x180>
	
	//Inicializacion del SPI
	spi_init_module();
80003792:	f0 1f 00 58 	mcall	800038f0 <main+0x184>
	
	//Inicializacion de la USART	
	int estado_rs_232 = rs_232_init_usart();
80003796:	f0 1f 00 58 	mcall	800038f4 <main+0x188>


static void inicializar_interrupciones()
{
	// Disable all interrupts.
	Disable_global_interrupt();
8000379a:	d3 03       	ssrf	0x10
	// Initialize interrupt vectors.
	INTC_init_interrupts();
8000379c:	f0 1f 00 57 	mcall	800038f8 <main+0x18c>
	 * EXAMPLE_USART_IRQ is the IRQ of the interrupt handler to register.
	 * AVR32_INTC_INT0 is the interrupt priority level to assign to the
	 * group of this IRQ.
	 */
	
	INTC_register_interrupt(&usart_int_handler_RS232, AVR32_USART2_IRQ, AVR32_INTC_INT0);
800037a0:	30 0a       	mov	r10,0
800037a2:	e0 6b 02 20 	mov	r11,544
800037a6:	4d 6c       	lddpc	r12,800038fc <main+0x190>
800037a8:	f0 1f 00 56 	mcall	80003900 <main+0x194>

	INTC_register_interrupt(&eic_int_handler2, AVR32_EIC_IRQ_2, AVR32_INTC_INT2);
800037ac:	30 2a       	mov	r10,2
800037ae:	e0 6b 01 61 	mov	r11,353
800037b2:	4d 5c       	lddpc	r12,80003904 <main+0x198>
800037b4:	f0 1f 00 53 	mcall	80003900 <main+0x194>
	
	// Register the TC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
800037b8:	30 3a       	mov	r10,3
800037ba:	e0 6b 03 40 	mov	r11,832
800037be:	4d 3c       	lddpc	r12,80003908 <main+0x19c>
800037c0:	f0 1f 00 50 	mcall	80003900 <main+0x194>
	
	// INTERRUPCIONES EXTERNAS (#2)
	eic_init(&AVR32_EIC, &eic_options2,1);
800037c4:	30 1a       	mov	r10,1
800037c6:	4d 2b       	lddpc	r11,8000390c <main+0x1a0>
800037c8:	fe 7c 24 00 	mov	r12,-56320
800037cc:	f0 1f 00 51 	mcall	80003910 <main+0x1a4>

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, AVR32_EIC_INT2);
800037d0:	30 2b       	mov	r11,2
800037d2:	fe 7c 24 00 	mov	r12,-56320
800037d6:	f0 1f 00 50 	mcall	80003914 <main+0x1a8>
	eic_enable_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);	
800037da:	30 2b       	mov	r11,2
800037dc:	fe 7c 24 00 	mov	r12,-56320
800037e0:	f0 1f 00 4e 	mcall	80003918 <main+0x1ac>
	
	// Enable USART Rx interrupt.
	(&AVR32_USART2)->ier = AVR32_USART_IER_RXRDY_MASK;
800037e4:	30 19       	mov	r9,1
800037e6:	fe 78 38 00 	mov	r8,-51200
800037ea:	91 29       	st.w	r8[0x8],r9
	
	// Enable all interrupts.
	Enable_global_interrupt();
800037ec:	d5 03       	csrf	0x10
		
	//Inicializacion de las interrupciones
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
800037ee:	4c c8       	lddpc	r8,8000391c <main+0x1b0>
800037f0:	70 07       	ld.w	r7,r8[0x0]
		.lovrs = 0,
		.covfs = 0
	};
	
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
800037f2:	4c cb       	lddpc	r11,80003920 <main+0x1b4>
800037f4:	0e 9c       	mov	r12,r7
800037f6:	f0 1f 00 4c 	mcall	80003924 <main+0x1b8>
	 * We want: (1 / (fPBA / 128)) * RC = 200 ms, hence RC = (fPBA / 128) / 5
	 * to get an interrupt every 10 ms.
	 */
	
		
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL,((sysclk_get_pba_hz() / 128) /5));
800037fa:	e0 6a 00 b3 	mov	r10,179
800037fe:	30 0b       	mov	r11,0
80003800:	0e 9c       	mov	r12,r7
80003802:	f0 1f 00 4a 	mcall	80003928 <main+0x1bc>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
80003806:	4c aa       	lddpc	r10,8000392c <main+0x1c0>
80003808:	30 0b       	mov	r11,0
8000380a:	0e 9c       	mov	r12,r7
8000380c:	f0 1f 00 49 	mcall	80003930 <main+0x1c4>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
80003810:	30 0b       	mov	r11,0
80003812:	0e 9c       	mov	r12,r7
80003814:	f0 1f 00 48 	mcall	80003934 <main+0x1c8>
 	 		escribir_linea_pc("Modulo RF:\tFAILED\r\n");
 	 	}
 		else
 			escribir_linea_pc("Modulo RF:\tPASS\r\n");
 	 */	
	register_value = pal_trx_reg_read(RG_PART_NUM);//pedido de identificacion del modulo. Debe devolver 0x07
80003818:	31 cc       	mov	r12,28
8000381a:	f0 1f 00 48 	mcall	80003938 <main+0x1cc>
8000381e:	4c 88       	lddpc	r8,8000393c <main+0x1d0>
80003820:	b0 8c       	st.b	r8[0x0],r12

	if (register_value == PART_NUM_AT86RF212) 
80003822:	30 78       	mov	r8,7
80003824:	f0 0c 18 00 	cp.b	r12,r8
80003828:	c0 51       	brne	80003832 <main+0xc6>
 		escribir_linea_pc("Modulo RF:\tPASS\r\n");
8000382a:	4c 6c       	lddpc	r12,80003940 <main+0x1d4>
8000382c:	f0 1f 00 46 	mcall	80003944 <main+0x1d8>
80003830:	c0 48       	rjmp	80003838 <main+0xcc>
	else
		escribir_linea_pc("Modulo RF:\tFAILED\r\n"); 			
80003832:	4c 6c       	lddpc	r12,80003948 <main+0x1dc>
80003834:	f0 1f 00 44 	mcall	80003944 <main+0x1d8>
	escribir_linea_pc(register_value);
80003838:	4c 18       	lddpc	r8,8000393c <main+0x1d0>
8000383a:	11 8c       	ld.ub	r12,r8[0x0]
8000383c:	f0 1f 00 42 	mcall	80003944 <main+0x1d8>
	
	//Inicializacion del sensor de temp
	
	init_i2c_pins();
80003840:	f0 1f 00 43 	mcall	8000394c <main+0x1e0>
	init_i2c_module();
80003844:	f0 1f 00 43 	mcall	80003950 <main+0x1e4>
	iniciarAT86();
80003848:	f0 1f 00 43 	mcall	80003954 <main+0x1e8>
	//------------------Fin de conguracion
	
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r");
8000384c:	4c 3c       	lddpc	r12,80003958 <main+0x1ec>
8000384e:	f0 1f 00 3e 	mcall	80003944 <main+0x1d8>
	escribir_linea_pc("- - - B u e n a s - - - \n\r");
80003852:	4c 3c       	lddpc	r12,8000395c <main+0x1f0>
80003854:	f0 1f 00 3c 	mcall	80003944 <main+0x1d8>
	
	
	while(true)
	{
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          	irq_status=pal_trx_reg_read(IRQ_STATUS);
80003858:	30 f5       	mov	r5,15
8000385a:	4c 24       	lddpc	r4,80003960 <main+0x1f4>
	at86rfx_tx_frame(tx_buffer);
8000385c:	4c 23       	lddpc	r3,80003964 <main+0x1f8>
//	irq_status=pal_trx_reg_read(IRQ_STATUS);
		
		if (cola_PC_nr != cola_PC_nw )
8000385e:	4c 37       	lddpc	r7,80003968 <main+0x1fc>
80003860:	4c 36       	lddpc	r6,8000396c <main+0x200>
		{
			if (cola_PC[cola_PC_nr] == 't')
80003862:	4c 41       	lddpc	r1,80003970 <main+0x204>
80003864:	37 42       	mov	r2,116
				escribir_linea_pc(temps);
				escribir_linea_pc("*C\r\n");
			}
			cola_PC_nr++;
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
80003866:	30 00       	mov	r0,0
	escribir_linea_pc("- - - B u e n a s - - - \n\r");
	
	
	while(true)
	{
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          	irq_status=pal_trx_reg_read(IRQ_STATUS);
80003868:	0a 9c       	mov	r12,r5
8000386a:	f0 1f 00 34 	mcall	80003938 <main+0x1cc>
8000386e:	a8 8c       	st.b	r4[0x0],r12
	at86rfx_tx_frame(tx_buffer);
80003870:	06 9c       	mov	r12,r3
80003872:	f0 1f 00 41 	mcall	80003974 <main+0x208>
//	irq_status=pal_trx_reg_read(IRQ_STATUS);
		
		if (cola_PC_nr != cola_PC_nw )
80003876:	6e 08       	ld.w	r8,r7[0x0]
80003878:	6c 09       	ld.w	r9,r6[0x0]
8000387a:	12 38       	cp.w	r8,r9
8000387c:	c1 90       	breq	800038ae <main+0x142>
		{
			if (cola_PC[cola_PC_nr] == 't')
8000387e:	e2 08 07 08 	ld.ub	r8,r1[r8]
80003882:	e4 08 18 00 	cp.b	r8,r2
80003886:	c0 d1       	brne	800038a0 <main+0x134>
			{
				leer_temp(temps);
80003888:	1a 9c       	mov	r12,sp
8000388a:	f0 1f 00 3c 	mcall	80003978 <main+0x20c>
				escribir_linea_pc("Temp: ");
8000388e:	4b cc       	lddpc	r12,8000397c <main+0x210>
80003890:	f0 1f 00 2d 	mcall	80003944 <main+0x1d8>
				escribir_linea_pc(temps);
80003894:	1a 9c       	mov	r12,sp
80003896:	f0 1f 00 2c 	mcall	80003944 <main+0x1d8>
				escribir_linea_pc("*C\r\n");
8000389a:	4b ac       	lddpc	r12,80003980 <main+0x214>
8000389c:	f0 1f 00 2a 	mcall	80003944 <main+0x1d8>
			}
			cola_PC_nr++;
800038a0:	6e 08       	ld.w	r8,r7[0x0]
800038a2:	2f f8       	sub	r8,-1
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
800038a4:	e0 48 00 c8 	cp.w	r8,200
800038a8:	e0 08 17 40 	movge	r8,r0
800038ac:	8f 08       	st.w	r7[0x0],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800038ae:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800038b2:	f0 ca fb 82 	sub	r10,r8,-1150
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800038b6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800038ba:	14 38       	cp.w	r8,r10
800038bc:	e0 88 00 08 	brls	800038cc <main+0x160>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800038c0:	12 38       	cp.w	r8,r9
800038c2:	fe 98 ff fa 	brls	800038b6 <main+0x14a>
800038c6:	12 3a       	cp.w	r10,r9
800038c8:	cd 03       	brcs	80003868 <main+0xfc>
800038ca:	cf 6b       	rjmp	800038b6 <main+0x14a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800038cc:	12 38       	cp.w	r8,r9
800038ce:	fe 9b ff cd 	brhi	80003868 <main+0xfc>
800038d2:	12 3a       	cp.w	r10,r9
800038d4:	cc a3       	brcs	80003868 <main+0xfc>
800038d6:	cf 0b       	rjmp	800038b6 <main+0x14a>
800038d8:	80 00       	ld.sh	r0,r0[0x0]
800038da:	32 94       	mov	r4,41
800038dc:	80 00       	ld.sh	r0,r0[0x0]
800038de:	3e 72       	mov	r2,-25
800038e0:	80 00       	ld.sh	r0,r0[0x0]
800038e2:	31 cc       	mov	r12,28
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	36 0c       	mov	r12,96
800038e8:	80 00       	ld.sh	r0,r0[0x0]
800038ea:	35 74       	mov	r4,87
800038ec:	80 00       	ld.sh	r0,r0[0x0]
800038ee:	36 2c       	mov	r12,98
800038f0:	80 00       	ld.sh	r0,r0[0x0]
800038f2:	36 c4       	mov	r4,108
800038f4:	80 00       	ld.sh	r0,r0[0x0]
800038f6:	35 50       	mov	r0,85
800038f8:	80 00       	ld.sh	r0,r0[0x0]
800038fa:	27 ec       	sub	r12,126
800038fc:	80 00       	ld.sh	r0,r0[0x0]
800038fe:	33 24       	mov	r4,50
80003900:	80 00       	ld.sh	r0,r0[0x0]
80003902:	27 6c       	sub	r12,118
80003904:	80 00       	ld.sh	r0,r0[0x0]
80003906:	33 10       	mov	r0,49
80003908:	80 00       	ld.sh	r0,r0[0x0]
8000390a:	32 a0       	mov	r0,42
8000390c:	00 00       	add	r0,r0
8000390e:	00 30       	cp.w	r0,r0
80003910:	80 00       	ld.sh	r0,r0[0x0]
80003912:	23 fc       	sub	r12,63
80003914:	80 00       	ld.sh	r0,r0[0x0]
80003916:	24 cc       	sub	r12,76
80003918:	80 00       	ld.sh	r0,r0[0x0]
8000391a:	24 d6       	sub	r6,77
8000391c:	00 00       	add	r0,r0
8000391e:	00 28       	rsub	r8,r0
80003920:	80 00       	ld.sh	r0,r0[0x0]
80003922:	97 d0       	st.w	r11[0x34],r0
80003924:	80 00       	ld.sh	r0,r0[0x0]
80003926:	29 f6       	sub	r6,-97
80003928:	80 00       	ld.sh	r0,r0[0x0]
8000392a:	2a c8       	sub	r8,-84
8000392c:	80 00       	ld.sh	r0,r0[0x0]
8000392e:	97 18       	st.w	r11[0x4],r8
80003930:	80 00       	ld.sh	r0,r0[0x0]
80003932:	2a fc       	sub	r12,-81
80003934:	80 00       	ld.sh	r0,r0[0x0]
80003936:	2a 92       	sub	r2,-87
80003938:	80 00       	ld.sh	r0,r0[0x0]
8000393a:	31 34       	mov	r4,19
8000393c:	00 00       	add	r0,r0
8000393e:	06 48       	or	r8,r3
80003940:	80 00       	ld.sh	r0,r0[0x0]
80003942:	97 64       	st.w	r11[0x18],r4
80003944:	80 00       	ld.sh	r0,r0[0x0]
80003946:	36 5c       	mov	r12,101
80003948:	80 00       	ld.sh	r0,r0[0x0]
8000394a:	97 78       	st.w	r11[0x1c],r8
8000394c:	80 00       	ld.sh	r0,r0[0x0]
8000394e:	35 a0       	mov	r0,90
80003950:	80 00       	ld.sh	r0,r0[0x0]
80003952:	36 70       	mov	r0,103
80003954:	80 00       	ld.sh	r0,r0[0x0]
80003956:	33 8c       	mov	r12,56
80003958:	80 00       	ld.sh	r0,r0[0x0]
8000395a:	97 8c       	st.w	r11[0x20],r12
8000395c:	80 00       	ld.sh	r0,r0[0x0]
8000395e:	97 a4       	st.w	r11[0x28],r4
80003960:	00 00       	add	r0,r0
80003962:	06 49       	or	r9,r3
80003964:	00 00       	add	r0,r0
80003966:	00 18       	sub	r8,r0
80003968:	00 00       	add	r0,r0
8000396a:	06 4c       	or	r12,r3
8000396c:	00 00       	add	r0,r0
8000396e:	06 50       	eor	r0,r3
80003970:	00 00       	add	r0,r0
80003972:	06 90       	mov	r0,r3
80003974:	80 00       	ld.sh	r0,r0[0x0]
80003976:	30 90       	mov	r0,9
80003978:	80 00       	ld.sh	r0,r0[0x0]
8000397a:	34 0c       	mov	r12,64
8000397c:	80 00       	ld.sh	r0,r0[0x0]
8000397e:	97 c0       	st.w	r11[0x30],r0
80003980:	80 00       	ld.sh	r0,r0[0x0]
80003982:	97 c8       	st.w	r11[0x30],r8

80003984 <__avr32_f64_mul>:
80003984:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80003988:	e0 80 00 dc 	breq	80003b40 <__avr32_f64_mul_op1_zero>
8000398c:	d4 21       	pushm	r4-r7,lr
8000398e:	f7 e9 20 0e 	eor	lr,r11,r9
80003992:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80003996:	30 15       	mov	r5,1
80003998:	c4 30       	breq	80003a1e <__avr32_f64_mul_op1_subnormal>
8000399a:	ab 6b       	lsl	r11,0xa
8000399c:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
800039a0:	ab 6a       	lsl	r10,0xa
800039a2:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
800039a6:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800039aa:	c5 c0       	breq	80003a62 <__avr32_f64_mul_op2_subnormal>
800039ac:	a1 78       	lsl	r8,0x1
800039ae:	5c f9       	rol	r9
800039b0:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
800039b4:	e0 47 07 ff 	cp.w	r7,2047
800039b8:	c7 70       	breq	80003aa6 <__avr32_f64_mul_op_nan_or_inf>
800039ba:	e0 46 07 ff 	cp.w	r6,2047
800039be:	c7 40       	breq	80003aa6 <__avr32_f64_mul_op_nan_or_inf>
800039c0:	ee 06 00 0c 	add	r12,r7,r6
800039c4:	e0 2c 03 fe 	sub	r12,1022
800039c8:	f6 08 06 44 	mulu.d	r4,r11,r8
800039cc:	f4 09 07 44 	macu.d	r4,r10,r9
800039d0:	f4 08 06 46 	mulu.d	r6,r10,r8
800039d4:	f6 09 06 4a 	mulu.d	r10,r11,r9
800039d8:	08 07       	add	r7,r4
800039da:	f4 05 00 4a 	adc	r10,r10,r5
800039de:	5c 0b       	acr	r11
800039e0:	ed bb 00 14 	bld	r11,0x14
800039e4:	c0 50       	breq	800039ee <__avr32_f64_mul+0x6a>
800039e6:	a1 77       	lsl	r7,0x1
800039e8:	5c fa       	rol	r10
800039ea:	5c fb       	rol	r11
800039ec:	20 1c       	sub	r12,1
800039ee:	58 0c       	cp.w	r12,0
800039f0:	e0 8a 00 6f 	brle	80003ace <__avr32_f64_mul_res_subnormal>
800039f4:	e0 4c 07 ff 	cp.w	r12,2047
800039f8:	e0 84 00 9c 	brge	80003b30 <__avr32_f64_mul_res_inf>
800039fc:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80003a00:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80003a04:	ef e6 12 17 	or	r7,r7,r6>>0x1
80003a08:	ee 17 80 00 	eorh	r7,0x8000
80003a0c:	f1 b7 04 20 	satu	r7,0x1
80003a10:	0e 0a       	add	r10,r7
80003a12:	5c 0b       	acr	r11
80003a14:	ed be 00 1f 	bld	lr,0x1f
80003a18:	ef bb 00 1f 	bst	r11,0x1f
80003a1c:	d8 22       	popm	r4-r7,pc

80003a1e <__avr32_f64_mul_op1_subnormal>:
80003a1e:	e4 1b 00 0f 	andh	r11,0xf
80003a22:	f4 0c 12 00 	clz	r12,r10
80003a26:	f6 06 12 00 	clz	r6,r11
80003a2a:	f7 bc 03 e1 	sublo	r12,-31
80003a2e:	f8 06 17 30 	movlo	r6,r12
80003a32:	f7 b6 02 01 	subhs	r6,1
80003a36:	e0 46 00 20 	cp.w	r6,32
80003a3a:	c0 d4       	brge	80003a54 <__avr32_f64_mul_op1_subnormal+0x36>
80003a3c:	ec 0c 11 20 	rsub	r12,r6,32
80003a40:	f6 06 09 4b 	lsl	r11,r11,r6
80003a44:	f4 0c 0a 4c 	lsr	r12,r10,r12
80003a48:	18 4b       	or	r11,r12
80003a4a:	f4 06 09 4a 	lsl	r10,r10,r6
80003a4e:	20 b6       	sub	r6,11
80003a50:	0c 17       	sub	r7,r6
80003a52:	ca ab       	rjmp	800039a6 <__avr32_f64_mul+0x22>
80003a54:	f4 06 09 4b 	lsl	r11,r10,r6
80003a58:	c6 40       	breq	80003b20 <__avr32_f64_mul_res_zero>
80003a5a:	30 0a       	mov	r10,0
80003a5c:	20 b6       	sub	r6,11
80003a5e:	0c 17       	sub	r7,r6
80003a60:	ca 3b       	rjmp	800039a6 <__avr32_f64_mul+0x22>

80003a62 <__avr32_f64_mul_op2_subnormal>:
80003a62:	e4 19 00 0f 	andh	r9,0xf
80003a66:	f0 0c 12 00 	clz	r12,r8
80003a6a:	f2 05 12 00 	clz	r5,r9
80003a6e:	f7 bc 03 ea 	sublo	r12,-22
80003a72:	f8 05 17 30 	movlo	r5,r12
80003a76:	f7 b5 02 0a 	subhs	r5,10
80003a7a:	e0 45 00 20 	cp.w	r5,32
80003a7e:	c0 d4       	brge	80003a98 <__avr32_f64_mul_op2_subnormal+0x36>
80003a80:	ea 0c 11 20 	rsub	r12,r5,32
80003a84:	f2 05 09 49 	lsl	r9,r9,r5
80003a88:	f0 0c 0a 4c 	lsr	r12,r8,r12
80003a8c:	18 49       	or	r9,r12
80003a8e:	f0 05 09 48 	lsl	r8,r8,r5
80003a92:	20 25       	sub	r5,2
80003a94:	0a 16       	sub	r6,r5
80003a96:	c8 fb       	rjmp	800039b4 <__avr32_f64_mul+0x30>
80003a98:	f0 05 09 49 	lsl	r9,r8,r5
80003a9c:	c4 20       	breq	80003b20 <__avr32_f64_mul_res_zero>
80003a9e:	30 08       	mov	r8,0
80003aa0:	20 25       	sub	r5,2
80003aa2:	0a 16       	sub	r6,r5
80003aa4:	c8 8b       	rjmp	800039b4 <__avr32_f64_mul+0x30>

80003aa6 <__avr32_f64_mul_op_nan_or_inf>:
80003aa6:	e4 19 00 0f 	andh	r9,0xf
80003aaa:	e4 1b 00 0f 	andh	r11,0xf
80003aae:	14 4b       	or	r11,r10
80003ab0:	10 49       	or	r9,r8
80003ab2:	e0 47 07 ff 	cp.w	r7,2047
80003ab6:	c0 91       	brne	80003ac8 <__avr32_f64_mul_op1_not_naninf>
80003ab8:	58 0b       	cp.w	r11,0
80003aba:	c3 81       	brne	80003b2a <__avr32_f64_mul_res_nan>
80003abc:	e0 46 07 ff 	cp.w	r6,2047
80003ac0:	c3 81       	brne	80003b30 <__avr32_f64_mul_res_inf>
80003ac2:	58 09       	cp.w	r9,0
80003ac4:	c3 60       	breq	80003b30 <__avr32_f64_mul_res_inf>
80003ac6:	c3 28       	rjmp	80003b2a <__avr32_f64_mul_res_nan>

80003ac8 <__avr32_f64_mul_op1_not_naninf>:
80003ac8:	58 09       	cp.w	r9,0
80003aca:	c3 30       	breq	80003b30 <__avr32_f64_mul_res_inf>
80003acc:	c2 f8       	rjmp	80003b2a <__avr32_f64_mul_res_nan>

80003ace <__avr32_f64_mul_res_subnormal>:
80003ace:	5c 3c       	neg	r12
80003ad0:	2f fc       	sub	r12,-1
80003ad2:	f1 bc 04 c0 	satu	r12,0x6
80003ad6:	e0 4c 00 20 	cp.w	r12,32
80003ada:	c1 14       	brge	80003afc <__avr32_f64_mul_res_subnormal+0x2e>
80003adc:	f8 08 11 20 	rsub	r8,r12,32
80003ae0:	0e 46       	or	r6,r7
80003ae2:	ee 0c 0a 47 	lsr	r7,r7,r12
80003ae6:	f4 08 09 49 	lsl	r9,r10,r8
80003aea:	12 47       	or	r7,r9
80003aec:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003af0:	f6 08 09 49 	lsl	r9,r11,r8
80003af4:	12 4a       	or	r10,r9
80003af6:	f6 0c 0a 4b 	lsr	r11,r11,r12
80003afa:	c8 3b       	rjmp	80003a00 <__avr32_f64_mul+0x7c>
80003afc:	f8 08 11 20 	rsub	r8,r12,32
80003b00:	f9 b9 00 00 	moveq	r9,0
80003b04:	c0 30       	breq	80003b0a <__avr32_f64_mul_res_subnormal+0x3c>
80003b06:	f6 08 09 49 	lsl	r9,r11,r8
80003b0a:	0e 46       	or	r6,r7
80003b0c:	ed ea 10 16 	or	r6,r6,r10<<0x1
80003b10:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003b14:	f3 ea 10 07 	or	r7,r9,r10
80003b18:	f6 0c 0a 4a 	lsr	r10,r11,r12
80003b1c:	30 0b       	mov	r11,0
80003b1e:	c7 1b       	rjmp	80003a00 <__avr32_f64_mul+0x7c>

80003b20 <__avr32_f64_mul_res_zero>:
80003b20:	1c 9b       	mov	r11,lr
80003b22:	e6 1b 80 00 	andh	r11,0x8000,COH
80003b26:	30 0a       	mov	r10,0
80003b28:	d8 22       	popm	r4-r7,pc

80003b2a <__avr32_f64_mul_res_nan>:
80003b2a:	3f fb       	mov	r11,-1
80003b2c:	3f fa       	mov	r10,-1
80003b2e:	d8 22       	popm	r4-r7,pc

80003b30 <__avr32_f64_mul_res_inf>:
80003b30:	f0 6b 00 00 	mov	r11,-1048576
80003b34:	ed be 00 1f 	bld	lr,0x1f
80003b38:	ef bb 00 1f 	bst	r11,0x1f
80003b3c:	30 0a       	mov	r10,0
80003b3e:	d8 22       	popm	r4-r7,pc

80003b40 <__avr32_f64_mul_op1_zero>:
80003b40:	f7 e9 20 0b 	eor	r11,r11,r9
80003b44:	e6 1b 80 00 	andh	r11,0x8000,COH
80003b48:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80003b4c:	e0 4c 07 ff 	cp.w	r12,2047
80003b50:	5e 1c       	retne	r12
80003b52:	3f fa       	mov	r10,-1
80003b54:	3f fb       	mov	r11,-1
80003b56:	5e fc       	retal	r12

80003b58 <__avr32_u32_to_f64>:
80003b58:	f8 cb 00 00 	sub	r11,r12,0
80003b5c:	30 0c       	mov	r12,0
80003b5e:	c0 38       	rjmp	80003b64 <__avr32_s32_to_f64+0x4>

80003b60 <__avr32_s32_to_f64>:
80003b60:	18 9b       	mov	r11,r12
80003b62:	5c 4b       	abs	r11
80003b64:	30 0a       	mov	r10,0
80003b66:	5e 0b       	reteq	r11
80003b68:	d4 01       	pushm	lr
80003b6a:	e0 69 04 1e 	mov	r9,1054
80003b6e:	f6 08 12 00 	clz	r8,r11
80003b72:	c1 70       	breq	80003ba0 <__avr32_s32_to_f64+0x40>
80003b74:	c0 c3       	brcs	80003b8c <__avr32_s32_to_f64+0x2c>
80003b76:	f0 0e 11 20 	rsub	lr,r8,32
80003b7a:	f6 08 09 4b 	lsl	r11,r11,r8
80003b7e:	f4 0e 0a 4e 	lsr	lr,r10,lr
80003b82:	1c 4b       	or	r11,lr
80003b84:	f4 08 09 4a 	lsl	r10,r10,r8
80003b88:	10 19       	sub	r9,r8
80003b8a:	c0 b8       	rjmp	80003ba0 <__avr32_s32_to_f64+0x40>
80003b8c:	f4 08 12 00 	clz	r8,r10
80003b90:	f9 b8 03 00 	movlo	r8,0
80003b94:	f7 b8 02 e0 	subhs	r8,-32
80003b98:	f4 08 09 4b 	lsl	r11,r10,r8
80003b9c:	30 0a       	mov	r10,0
80003b9e:	10 19       	sub	r9,r8
80003ba0:	58 09       	cp.w	r9,0
80003ba2:	e0 89 00 30 	brgt	80003c02 <__avr32_s32_to_f64+0xa2>
80003ba6:	5c 39       	neg	r9
80003ba8:	2f f9       	sub	r9,-1
80003baa:	e0 49 00 36 	cp.w	r9,54
80003bae:	c0 43       	brcs	80003bb6 <__avr32_s32_to_f64+0x56>
80003bb0:	30 0b       	mov	r11,0
80003bb2:	30 0a       	mov	r10,0
80003bb4:	c2 68       	rjmp	80003c00 <__avr32_s32_to_f64+0xa0>
80003bb6:	2f 69       	sub	r9,-10
80003bb8:	f2 08 11 20 	rsub	r8,r9,32
80003bbc:	e0 49 00 20 	cp.w	r9,32
80003bc0:	c0 b2       	brcc	80003bd6 <__avr32_s32_to_f64+0x76>
80003bc2:	f4 08 09 4e 	lsl	lr,r10,r8
80003bc6:	f6 08 09 48 	lsl	r8,r11,r8
80003bca:	f4 09 0a 4a 	lsr	r10,r10,r9
80003bce:	f6 09 0a 4b 	lsr	r11,r11,r9
80003bd2:	10 4b       	or	r11,r8
80003bd4:	c0 88       	rjmp	80003be4 <__avr32_s32_to_f64+0x84>
80003bd6:	f6 08 09 4e 	lsl	lr,r11,r8
80003bda:	14 4e       	or	lr,r10
80003bdc:	16 9a       	mov	r10,r11
80003bde:	30 0b       	mov	r11,0
80003be0:	f4 09 0a 4a 	lsr	r10,r10,r9
80003be4:	ed ba 00 00 	bld	r10,0x0
80003be8:	c0 92       	brcc	80003bfa <__avr32_s32_to_f64+0x9a>
80003bea:	1c 7e       	tst	lr,lr
80003bec:	c0 41       	brne	80003bf4 <__avr32_s32_to_f64+0x94>
80003bee:	ed ba 00 01 	bld	r10,0x1
80003bf2:	c0 42       	brcc	80003bfa <__avr32_s32_to_f64+0x9a>
80003bf4:	2f fa       	sub	r10,-1
80003bf6:	f7 bb 02 ff 	subhs	r11,-1
80003bfa:	5c fc       	rol	r12
80003bfc:	5d 0b       	ror	r11
80003bfe:	5d 0a       	ror	r10
80003c00:	d8 02       	popm	pc
80003c02:	e0 68 03 ff 	mov	r8,1023
80003c06:	ed ba 00 0b 	bld	r10,0xb
80003c0a:	f7 b8 00 ff 	subeq	r8,-1
80003c0e:	10 0a       	add	r10,r8
80003c10:	5c 0b       	acr	r11
80003c12:	f7 b9 03 fe 	sublo	r9,-2
80003c16:	e0 49 07 ff 	cp.w	r9,2047
80003c1a:	c0 55       	brlt	80003c24 <__avr32_s32_to_f64+0xc4>
80003c1c:	30 0a       	mov	r10,0
80003c1e:	fc 1b ff e0 	movh	r11,0xffe0
80003c22:	c0 c8       	rjmp	80003c3a <__floatsidf_return_op1>
80003c24:	ed bb 00 1f 	bld	r11,0x1f
80003c28:	f7 b9 01 01 	subne	r9,1
80003c2c:	ab 9a       	lsr	r10,0xb
80003c2e:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003c32:	a1 7b       	lsl	r11,0x1
80003c34:	ab 9b       	lsr	r11,0xb
80003c36:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003c3a <__floatsidf_return_op1>:
80003c3a:	a1 7c       	lsl	r12,0x1
80003c3c:	5d 0b       	ror	r11
80003c3e:	d8 02       	popm	pc

80003c40 <__avr32_f32_to_f64>:
80003c40:	f8 0b 15 01 	lsl	r11,r12,0x1
80003c44:	f9 ba 00 00 	moveq	r10,0
80003c48:	5e 0b       	reteq	r11
80003c4a:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80003c4e:	e0 49 00 ff 	cp.w	r9,255
80003c52:	c1 e0       	breq	80003c8e <__extendsfdf_return_op1+0x6>
80003c54:	a7 7b       	lsl	r11,0x7
80003c56:	30 0a       	mov	r10,0
80003c58:	58 09       	cp.w	r9,0
80003c5a:	f7 b9 00 ff 	subeq	r9,-1
80003c5e:	5f 18       	srne	r8
80003c60:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
80003c64:	fe 39 fc 80 	sub	r9,-896
80003c68:	f6 08 12 00 	clz	r8,r11
80003c6c:	10 19       	sub	r9,r8
80003c6e:	f6 08 09 4b 	lsl	r11,r11,r8
80003c72:	ed bb 00 1f 	bld	r11,0x1f
80003c76:	f7 b9 01 01 	subne	r9,1
80003c7a:	ab 9a       	lsr	r10,0xb
80003c7c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003c80:	a1 7b       	lsl	r11,0x1
80003c82:	ab 9b       	lsr	r11,0xb
80003c84:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003c88 <__extendsfdf_return_op1>:
80003c88:	a1 7c       	lsl	r12,0x1
80003c8a:	5d 0b       	ror	r11
80003c8c:	5e fb       	retal	r11
80003c8e:	fc 1a ff e0 	movh	r10,0xffe0
80003c92:	a9 6b       	lsl	r11,0x8
80003c94:	f9 bb 01 ff 	movne	r11,-1
80003c98:	f4 0b 17 00 	moveq	r11,r10
80003c9c:	30 0a       	mov	r10,0
80003c9e:	cf 5b       	rjmp	80003c88 <__extendsfdf_return_op1>

80003ca0 <__avr32_f64_to_f32>:
80003ca0:	f6 09 15 01 	lsl	r9,r11,0x1
80003ca4:	b5 99       	lsr	r9,0x15
80003ca6:	5e 0d       	reteq	0
80003ca8:	f6 08 15 0a 	lsl	r8,r11,0xa
80003cac:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80003cb0:	ab 6a       	lsl	r10,0xa
80003cb2:	5c 3a       	neg	r10
80003cb4:	5c fc       	rol	r12
80003cb6:	e0 49 07 ff 	cp.w	r9,2047
80003cba:	c1 a0       	breq	80003cee <__truncdfsf_return_op1+0x6>
80003cbc:	e0 29 03 80 	sub	r9,896
80003cc0:	bf bc       	sbr	r12,0x1f
80003cc2:	58 09       	cp.w	r9,0
80003cc4:	e0 8a 00 1a 	brle	80003cf8 <__truncdfsf_return_op1+0x10>
80003cc8:	37 fa       	mov	r10,127
80003cca:	ed bc 00 08 	bld	r12,0x8
80003cce:	f7 ba 00 ff 	subeq	r10,-1
80003cd2:	14 0c       	add	r12,r10
80003cd4:	f7 b9 03 fe 	sublo	r9,-2
80003cd8:	ed bc 00 1f 	bld	r12,0x1f
80003cdc:	f7 b9 01 01 	subne	r9,1
80003ce0:	f8 0c 16 07 	lsr	r12,r12,0x7
80003ce4:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80003ce8 <__truncdfsf_return_op1>:
80003ce8:	a1 7b       	lsl	r11,0x1
80003cea:	5d 0c       	ror	r12
80003cec:	5e fc       	retal	r12
80003cee:	bf dc       	cbr	r12,0x1f
80003cf0:	5e 1e       	retne	-1
80003cf2:	fc 1c 7f 80 	movh	r12,0x7f80
80003cf6:	5e fc       	retal	r12
80003cf8:	f2 09 11 01 	rsub	r9,r9,1
80003cfc:	59 99       	cp.w	r9,25
80003cfe:	f9 bc 02 00 	movhs	r12,0
80003d02:	c1 32       	brcc	80003d28 <__truncdfsf_return_op1+0x40>
80003d04:	f2 0a 11 20 	rsub	r10,r9,32
80003d08:	f8 0a 09 4a 	lsl	r10,r12,r10
80003d0c:	5f 1a       	srne	r10
80003d0e:	f8 09 0a 4c 	lsr	r12,r12,r9
80003d12:	14 4c       	or	r12,r10
80003d14:	37 fa       	mov	r10,127
80003d16:	ed bc 00 08 	bld	r12,0x8
80003d1a:	f7 ba 00 ff 	subeq	r10,-1
80003d1e:	14 0c       	add	r12,r10
80003d20:	f8 0c 16 07 	lsr	r12,r12,0x7
80003d24:	a1 7b       	lsl	r11,0x1
80003d26:	5d 0c       	ror	r12
80003d28:	5e fc       	retal	r12

80003d2a <memcpy>:
80003d2a:	58 8a       	cp.w	r10,8
80003d2c:	c2 f5       	brlt	80003d8a <memcpy+0x60>
80003d2e:	f9 eb 10 09 	or	r9,r12,r11
80003d32:	e2 19 00 03 	andl	r9,0x3,COH
80003d36:	e0 81 00 97 	brne	80003e64 <memcpy+0x13a>
80003d3a:	e0 4a 00 20 	cp.w	r10,32
80003d3e:	c3 b4       	brge	80003db4 <memcpy+0x8a>
80003d40:	f4 08 14 02 	asr	r8,r10,0x2
80003d44:	f0 09 11 08 	rsub	r9,r8,8
80003d48:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80003d4c:	76 69       	ld.w	r9,r11[0x18]
80003d4e:	99 69       	st.w	r12[0x18],r9
80003d50:	76 59       	ld.w	r9,r11[0x14]
80003d52:	99 59       	st.w	r12[0x14],r9
80003d54:	76 49       	ld.w	r9,r11[0x10]
80003d56:	99 49       	st.w	r12[0x10],r9
80003d58:	76 39       	ld.w	r9,r11[0xc]
80003d5a:	99 39       	st.w	r12[0xc],r9
80003d5c:	76 29       	ld.w	r9,r11[0x8]
80003d5e:	99 29       	st.w	r12[0x8],r9
80003d60:	76 19       	ld.w	r9,r11[0x4]
80003d62:	99 19       	st.w	r12[0x4],r9
80003d64:	76 09       	ld.w	r9,r11[0x0]
80003d66:	99 09       	st.w	r12[0x0],r9
80003d68:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80003d6c:	f8 08 00 28 	add	r8,r12,r8<<0x2
80003d70:	e0 1a 00 03 	andl	r10,0x3
80003d74:	f4 0a 11 04 	rsub	r10,r10,4
80003d78:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003d7c:	17 a9       	ld.ub	r9,r11[0x2]
80003d7e:	b0 a9       	st.b	r8[0x2],r9
80003d80:	17 99       	ld.ub	r9,r11[0x1]
80003d82:	b0 99       	st.b	r8[0x1],r9
80003d84:	17 89       	ld.ub	r9,r11[0x0]
80003d86:	b0 89       	st.b	r8[0x0],r9
80003d88:	5e fc       	retal	r12
80003d8a:	f4 0a 11 09 	rsub	r10,r10,9
80003d8e:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003d92:	17 f9       	ld.ub	r9,r11[0x7]
80003d94:	b8 f9       	st.b	r12[0x7],r9
80003d96:	17 e9       	ld.ub	r9,r11[0x6]
80003d98:	b8 e9       	st.b	r12[0x6],r9
80003d9a:	17 d9       	ld.ub	r9,r11[0x5]
80003d9c:	b8 d9       	st.b	r12[0x5],r9
80003d9e:	17 c9       	ld.ub	r9,r11[0x4]
80003da0:	b8 c9       	st.b	r12[0x4],r9
80003da2:	17 b9       	ld.ub	r9,r11[0x3]
80003da4:	b8 b9       	st.b	r12[0x3],r9
80003da6:	17 a9       	ld.ub	r9,r11[0x2]
80003da8:	b8 a9       	st.b	r12[0x2],r9
80003daa:	17 99       	ld.ub	r9,r11[0x1]
80003dac:	b8 99       	st.b	r12[0x1],r9
80003dae:	17 89       	ld.ub	r9,r11[0x0]
80003db0:	b8 89       	st.b	r12[0x0],r9
80003db2:	5e fc       	retal	r12
80003db4:	eb cd 40 c0 	pushm	r6-r7,lr
80003db8:	18 99       	mov	r9,r12
80003dba:	22 0a       	sub	r10,32
80003dbc:	b7 07       	ld.d	r6,r11++
80003dbe:	b3 26       	st.d	r9++,r6
80003dc0:	b7 07       	ld.d	r6,r11++
80003dc2:	b3 26       	st.d	r9++,r6
80003dc4:	b7 07       	ld.d	r6,r11++
80003dc6:	b3 26       	st.d	r9++,r6
80003dc8:	b7 07       	ld.d	r6,r11++
80003dca:	b3 26       	st.d	r9++,r6
80003dcc:	22 0a       	sub	r10,32
80003dce:	cf 74       	brge	80003dbc <memcpy+0x92>
80003dd0:	2f 0a       	sub	r10,-16
80003dd2:	c0 65       	brlt	80003dde <memcpy+0xb4>
80003dd4:	b7 07       	ld.d	r6,r11++
80003dd6:	b3 26       	st.d	r9++,r6
80003dd8:	b7 07       	ld.d	r6,r11++
80003dda:	b3 26       	st.d	r9++,r6
80003ddc:	21 0a       	sub	r10,16
80003dde:	5c 3a       	neg	r10
80003de0:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80003de4:	d7 03       	nop
80003de6:	d7 03       	nop
80003de8:	f7 36 00 0e 	ld.ub	r6,r11[14]
80003dec:	f3 66 00 0e 	st.b	r9[14],r6
80003df0:	f7 36 00 0d 	ld.ub	r6,r11[13]
80003df4:	f3 66 00 0d 	st.b	r9[13],r6
80003df8:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003dfc:	f3 66 00 0c 	st.b	r9[12],r6
80003e00:	f7 36 00 0b 	ld.ub	r6,r11[11]
80003e04:	f3 66 00 0b 	st.b	r9[11],r6
80003e08:	f7 36 00 0a 	ld.ub	r6,r11[10]
80003e0c:	f3 66 00 0a 	st.b	r9[10],r6
80003e10:	f7 36 00 09 	ld.ub	r6,r11[9]
80003e14:	f3 66 00 09 	st.b	r9[9],r6
80003e18:	f7 36 00 08 	ld.ub	r6,r11[8]
80003e1c:	f3 66 00 08 	st.b	r9[8],r6
80003e20:	f7 36 00 07 	ld.ub	r6,r11[7]
80003e24:	f3 66 00 07 	st.b	r9[7],r6
80003e28:	f7 36 00 06 	ld.ub	r6,r11[6]
80003e2c:	f3 66 00 06 	st.b	r9[6],r6
80003e30:	f7 36 00 05 	ld.ub	r6,r11[5]
80003e34:	f3 66 00 05 	st.b	r9[5],r6
80003e38:	f7 36 00 04 	ld.ub	r6,r11[4]
80003e3c:	f3 66 00 04 	st.b	r9[4],r6
80003e40:	f7 36 00 03 	ld.ub	r6,r11[3]
80003e44:	f3 66 00 03 	st.b	r9[3],r6
80003e48:	f7 36 00 02 	ld.ub	r6,r11[2]
80003e4c:	f3 66 00 02 	st.b	r9[2],r6
80003e50:	f7 36 00 01 	ld.ub	r6,r11[1]
80003e54:	f3 66 00 01 	st.b	r9[1],r6
80003e58:	f7 36 00 00 	ld.ub	r6,r11[0]
80003e5c:	f3 66 00 00 	st.b	r9[0],r6
80003e60:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003e64:	20 1a       	sub	r10,1
80003e66:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80003e6a:	f8 0a 0b 09 	st.b	r12[r10],r9
80003e6e:	cf b1       	brne	80003e64 <memcpy+0x13a>
80003e70:	5e fc       	retal	r12

80003e72 <memset>:
80003e72:	18 98       	mov	r8,r12
80003e74:	c0 38       	rjmp	80003e7a <memset+0x8>
80003e76:	10 cb       	st.b	r8++,r11
80003e78:	20 1a       	sub	r10,1
80003e7a:	58 0a       	cp.w	r10,0
80003e7c:	cf d1       	brne	80003e76 <memset+0x4>
80003e7e:	5e fc       	retal	r12

80003e80 <sprintf>:
80003e80:	d4 01       	pushm	lr
80003e82:	21 7d       	sub	sp,92
80003e84:	e0 68 ff ff 	mov	r8,65535
80003e88:	ea 18 7f ff 	orh	r8,0x7fff
80003e8c:	50 58       	stdsp	sp[0x14],r8
80003e8e:	50 28       	stdsp	sp[0x8],r8
80003e90:	e0 68 02 08 	mov	r8,520
80003e94:	ba 68       	st.h	sp[0xc],r8
80003e96:	3f f8       	mov	r8,-1
80003e98:	ba 78       	st.h	sp[0xe],r8
80003e9a:	e0 68 01 28 	mov	r8,296
80003e9e:	50 4c       	stdsp	sp[0x10],r12
80003ea0:	16 9a       	mov	r10,r11
80003ea2:	50 0c       	stdsp	sp[0x0],r12
80003ea4:	fa c9 ff a0 	sub	r9,sp,-96
80003ea8:	70 0c       	ld.w	r12,r8[0x0]
80003eaa:	1a 9b       	mov	r11,sp
80003eac:	c9 cd       	rcall	800041e4 <_vfprintf_r>
80003eae:	30 09       	mov	r9,0
80003eb0:	40 08       	lddsp	r8,sp[0x0]
80003eb2:	b0 89       	st.b	r8[0x0],r9
80003eb4:	2e 9d       	sub	sp,-92
80003eb6:	d8 02       	popm	pc

80003eb8 <get_arg>:
80003eb8:	d4 31       	pushm	r0-r7,lr
80003eba:	20 8d       	sub	sp,32
80003ebc:	fa c4 ff bc 	sub	r4,sp,-68
80003ec0:	50 4b       	stdsp	sp[0x10],r11
80003ec2:	68 2e       	ld.w	lr,r4[0x8]
80003ec4:	50 58       	stdsp	sp[0x14],r8
80003ec6:	12 96       	mov	r6,r9
80003ec8:	7c 0b       	ld.w	r11,lr[0x0]
80003eca:	70 05       	ld.w	r5,r8[0x0]
80003ecc:	50 6e       	stdsp	sp[0x18],lr
80003ece:	58 0b       	cp.w	r11,0
80003ed0:	f4 0b 17 00 	moveq	r11,r10
80003ed4:	68 03       	ld.w	r3,r4[0x0]
80003ed6:	68 11       	ld.w	r1,r4[0x4]
80003ed8:	40 49       	lddsp	r9,sp[0x10]
80003eda:	30 08       	mov	r8,0
80003edc:	c2 69       	rjmp	80004128 <get_arg+0x270>
80003ede:	2f fb       	sub	r11,-1
80003ee0:	32 5c       	mov	r12,37
80003ee2:	17 8a       	ld.ub	r10,r11[0x0]
80003ee4:	f8 0a 18 00 	cp.b	r10,r12
80003ee8:	5f 1e       	srne	lr
80003eea:	f0 0a 18 00 	cp.b	r10,r8
80003eee:	5f 1c       	srne	r12
80003ef0:	fd ec 00 0c 	and	r12,lr,r12
80003ef4:	f0 0c 18 00 	cp.b	r12,r8
80003ef8:	cf 31       	brne	80003ede <get_arg+0x26>
80003efa:	58 0a       	cp.w	r10,0
80003efc:	e0 80 01 23 	breq	80004142 <get_arg+0x28a>
80003f00:	30 0c       	mov	r12,0
80003f02:	3f fa       	mov	r10,-1
80003f04:	18 90       	mov	r0,r12
80003f06:	50 3a       	stdsp	sp[0xc],r10
80003f08:	18 94       	mov	r4,r12
80003f0a:	18 92       	mov	r2,r12
80003f0c:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80003f10:	16 97       	mov	r7,r11
80003f12:	50 7c       	stdsp	sp[0x1c],r12
80003f14:	fe cc a4 28 	sub	r12,pc,-23512
80003f18:	0f 3a       	ld.ub	r10,r7++
80003f1a:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80003f1e:	40 7c       	lddsp	r12,sp[0x1c]
80003f20:	1c 0c       	add	r12,lr
80003f22:	fe ce a4 fe 	sub	lr,pc,-23298
80003f26:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80003f2a:	20 1e       	sub	lr,1
80003f2c:	50 0e       	stdsp	sp[0x0],lr
80003f2e:	fe ce a5 76 	sub	lr,pc,-23178
80003f32:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80003f36:	50 7c       	stdsp	sp[0x1c],r12
80003f38:	40 0c       	lddsp	r12,sp[0x0]
80003f3a:	58 7c       	cp.w	r12,7
80003f3c:	e0 8b 00 ef 	brhi	8000411a <get_arg+0x262>
80003f40:	fe ce a7 28 	sub	lr,pc,-22744
80003f44:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80003f48:	36 8b       	mov	r11,104
80003f4a:	f6 0a 18 00 	cp.b	r10,r11
80003f4e:	e0 80 00 e6 	breq	8000411a <get_arg+0x262>
80003f52:	37 1b       	mov	r11,113
80003f54:	f6 0a 18 00 	cp.b	r10,r11
80003f58:	c0 70       	breq	80003f66 <get_arg+0xae>
80003f5a:	34 cb       	mov	r11,76
80003f5c:	f6 0a 18 00 	cp.b	r10,r11
80003f60:	c0 51       	brne	80003f6a <get_arg+0xb2>
80003f62:	a3 b4       	sbr	r4,0x3
80003f64:	cd b8       	rjmp	8000411a <get_arg+0x262>
80003f66:	a5 b4       	sbr	r4,0x5
80003f68:	cd 98       	rjmp	8000411a <get_arg+0x262>
80003f6a:	08 9a       	mov	r10,r4
80003f6c:	0e 9b       	mov	r11,r7
80003f6e:	a5 aa       	sbr	r10,0x4
80003f70:	17 3c       	ld.ub	r12,r11++
80003f72:	a5 b4       	sbr	r4,0x5
80003f74:	36 ce       	mov	lr,108
80003f76:	fc 0c 18 00 	cp.b	r12,lr
80003f7a:	e0 80 00 d1 	breq	8000411c <get_arg+0x264>
80003f7e:	14 94       	mov	r4,r10
80003f80:	cc d8       	rjmp	8000411a <get_arg+0x262>
80003f82:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80003f86:	36 7c       	mov	r12,103
80003f88:	f8 0a 18 00 	cp.b	r10,r12
80003f8c:	e0 8b 00 27 	brhi	80003fda <get_arg+0x122>
80003f90:	36 5b       	mov	r11,101
80003f92:	f6 0a 18 00 	cp.b	r10,r11
80003f96:	c4 82       	brcc	80004026 <get_arg+0x16e>
80003f98:	34 fb       	mov	r11,79
80003f9a:	f6 0a 18 00 	cp.b	r10,r11
80003f9e:	c4 80       	breq	8000402e <get_arg+0x176>
80003fa0:	e0 8b 00 0c 	brhi	80003fb8 <get_arg+0x100>
80003fa4:	34 5b       	mov	r11,69
80003fa6:	f6 0a 18 00 	cp.b	r10,r11
80003faa:	c3 e0       	breq	80004026 <get_arg+0x16e>
80003fac:	34 7b       	mov	r11,71
80003fae:	f6 0a 18 00 	cp.b	r10,r11
80003fb2:	c3 a0       	breq	80004026 <get_arg+0x16e>
80003fb4:	34 4b       	mov	r11,68
80003fb6:	c0 88       	rjmp	80003fc6 <get_arg+0x10e>
80003fb8:	35 8b       	mov	r11,88
80003fba:	f6 0a 18 00 	cp.b	r10,r11
80003fbe:	c2 c0       	breq	80004016 <get_arg+0x15e>
80003fc0:	e0 8b 00 07 	brhi	80003fce <get_arg+0x116>
80003fc4:	35 5b       	mov	r11,85
80003fc6:	f6 0a 18 00 	cp.b	r10,r11
80003fca:	c3 51       	brne	80004034 <get_arg+0x17c>
80003fcc:	c3 18       	rjmp	8000402e <get_arg+0x176>
80003fce:	36 3b       	mov	r11,99
80003fd0:	f6 0a 18 00 	cp.b	r10,r11
80003fd4:	c2 f0       	breq	80004032 <get_arg+0x17a>
80003fd6:	36 4b       	mov	r11,100
80003fd8:	c0 e8       	rjmp	80003ff4 <get_arg+0x13c>
80003fda:	37 0b       	mov	r11,112
80003fdc:	f6 0a 18 00 	cp.b	r10,r11
80003fe0:	c2 50       	breq	8000402a <get_arg+0x172>
80003fe2:	e0 8b 00 0d 	brhi	80003ffc <get_arg+0x144>
80003fe6:	36 eb       	mov	r11,110
80003fe8:	f6 0a 18 00 	cp.b	r10,r11
80003fec:	c1 f0       	breq	8000402a <get_arg+0x172>
80003fee:	e0 8b 00 14 	brhi	80004016 <get_arg+0x15e>
80003ff2:	36 9b       	mov	r11,105
80003ff4:	f6 0a 18 00 	cp.b	r10,r11
80003ff8:	c1 e1       	brne	80004034 <get_arg+0x17c>
80003ffa:	c0 e8       	rjmp	80004016 <get_arg+0x15e>
80003ffc:	37 5b       	mov	r11,117
80003ffe:	f6 0a 18 00 	cp.b	r10,r11
80004002:	c0 a0       	breq	80004016 <get_arg+0x15e>
80004004:	37 8b       	mov	r11,120
80004006:	f6 0a 18 00 	cp.b	r10,r11
8000400a:	c0 60       	breq	80004016 <get_arg+0x15e>
8000400c:	37 3b       	mov	r11,115
8000400e:	f6 0a 18 00 	cp.b	r10,r11
80004012:	c1 11       	brne	80004034 <get_arg+0x17c>
80004014:	c0 b8       	rjmp	8000402a <get_arg+0x172>
80004016:	ed b4 00 04 	bld	r4,0x4
8000401a:	c0 a0       	breq	8000402e <get_arg+0x176>
8000401c:	ed b4 00 05 	bld	r4,0x5
80004020:	c0 91       	brne	80004032 <get_arg+0x17a>
80004022:	30 20       	mov	r0,2
80004024:	c0 88       	rjmp	80004034 <get_arg+0x17c>
80004026:	30 40       	mov	r0,4
80004028:	c0 68       	rjmp	80004034 <get_arg+0x17c>
8000402a:	30 30       	mov	r0,3
8000402c:	c0 48       	rjmp	80004034 <get_arg+0x17c>
8000402e:	30 10       	mov	r0,1
80004030:	c0 28       	rjmp	80004034 <get_arg+0x17c>
80004032:	30 00       	mov	r0,0
80004034:	40 3b       	lddsp	r11,sp[0xc]
80004036:	5b fb       	cp.w	r11,-1
80004038:	c0 40       	breq	80004040 <get_arg+0x188>
8000403a:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000403e:	c6 e8       	rjmp	8000411a <get_arg+0x262>
80004040:	58 60       	cp.w	r0,6
80004042:	e0 8b 00 6c 	brhi	8000411a <get_arg+0x262>
80004046:	6c 0a       	ld.w	r10,r6[0x0]
80004048:	ea cc ff ff 	sub	r12,r5,-1
8000404c:	fe ce a8 14 	sub	lr,pc,-22508
80004050:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80004054:	f4 cb ff f8 	sub	r11,r10,-8
80004058:	8d 0b       	st.w	r6[0x0],r11
8000405a:	f4 ea 00 00 	ld.d	r10,r10[0]
8000405e:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004062:	c0 f8       	rjmp	80004080 <get_arg+0x1c8>
80004064:	f4 cb ff fc 	sub	r11,r10,-4
80004068:	8d 0b       	st.w	r6[0x0],r11
8000406a:	74 0a       	ld.w	r10,r10[0x0]
8000406c:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80004070:	c0 88       	rjmp	80004080 <get_arg+0x1c8>
80004072:	f4 cb ff f8 	sub	r11,r10,-8
80004076:	8d 0b       	st.w	r6[0x0],r11
80004078:	f4 ea 00 00 	ld.d	r10,r10[0]
8000407c:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004080:	0e 9b       	mov	r11,r7
80004082:	18 95       	mov	r5,r12
80004084:	c4 c8       	rjmp	8000411c <get_arg+0x264>
80004086:	62 0a       	ld.w	r10,r1[0x0]
80004088:	5b fa       	cp.w	r10,-1
8000408a:	c0 a1       	brne	8000409e <get_arg+0x1e6>
8000408c:	50 19       	stdsp	sp[0x4],r9
8000408e:	50 28       	stdsp	sp[0x8],r8
80004090:	e0 6a 00 80 	mov	r10,128
80004094:	30 0b       	mov	r11,0
80004096:	02 9c       	mov	r12,r1
80004098:	ce de       	rcall	80003e72 <memset>
8000409a:	40 28       	lddsp	r8,sp[0x8]
8000409c:	40 19       	lddsp	r9,sp[0x4]
8000409e:	e4 cc 00 01 	sub	r12,r2,1
800040a2:	0e 9b       	mov	r11,r7
800040a4:	50 3c       	stdsp	sp[0xc],r12
800040a6:	f2 0c 0c 49 	max	r9,r9,r12
800040aa:	c3 98       	rjmp	8000411c <get_arg+0x264>
800040ac:	62 0a       	ld.w	r10,r1[0x0]
800040ae:	5b fa       	cp.w	r10,-1
800040b0:	c0 a1       	brne	800040c4 <get_arg+0x20c>
800040b2:	50 19       	stdsp	sp[0x4],r9
800040b4:	50 28       	stdsp	sp[0x8],r8
800040b6:	e0 6a 00 80 	mov	r10,128
800040ba:	30 0b       	mov	r11,0
800040bc:	02 9c       	mov	r12,r1
800040be:	cd ae       	rcall	80003e72 <memset>
800040c0:	40 28       	lddsp	r8,sp[0x8]
800040c2:	40 19       	lddsp	r9,sp[0x4]
800040c4:	20 12       	sub	r2,1
800040c6:	30 0a       	mov	r10,0
800040c8:	0e 9b       	mov	r11,r7
800040ca:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
800040ce:	f2 02 0c 49 	max	r9,r9,r2
800040d2:	c2 58       	rjmp	8000411c <get_arg+0x264>
800040d4:	16 97       	mov	r7,r11
800040d6:	6c 0a       	ld.w	r10,r6[0x0]
800040d8:	f4 cb ff fc 	sub	r11,r10,-4
800040dc:	8d 0b       	st.w	r6[0x0],r11
800040de:	74 0a       	ld.w	r10,r10[0x0]
800040e0:	0e 9b       	mov	r11,r7
800040e2:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800040e6:	2f f5       	sub	r5,-1
800040e8:	c1 a8       	rjmp	8000411c <get_arg+0x264>
800040ea:	f4 c2 00 30 	sub	r2,r10,48
800040ee:	c0 68       	rjmp	800040fa <get_arg+0x242>
800040f0:	e4 02 00 22 	add	r2,r2,r2<<0x2
800040f4:	2f f7       	sub	r7,-1
800040f6:	f4 02 00 12 	add	r2,r10,r2<<0x1
800040fa:	0f 8a       	ld.ub	r10,r7[0x0]
800040fc:	58 0a       	cp.w	r10,0
800040fe:	c0 e0       	breq	8000411a <get_arg+0x262>
80004100:	23 0a       	sub	r10,48
80004102:	58 9a       	cp.w	r10,9
80004104:	fe 98 ff f6 	brls	800040f0 <get_arg+0x238>
80004108:	c0 98       	rjmp	8000411a <get_arg+0x262>
8000410a:	2f f7       	sub	r7,-1
8000410c:	0f 8a       	ld.ub	r10,r7[0x0]
8000410e:	58 0a       	cp.w	r10,0
80004110:	c0 50       	breq	8000411a <get_arg+0x262>
80004112:	23 0a       	sub	r10,48
80004114:	58 9a       	cp.w	r10,9
80004116:	fe 98 ff fa 	brls	8000410a <get_arg+0x252>
8000411a:	0e 9b       	mov	r11,r7
8000411c:	40 7c       	lddsp	r12,sp[0x1c]
8000411e:	30 ba       	mov	r10,11
80004120:	f4 0c 18 00 	cp.b	r12,r10
80004124:	fe 91 fe f4 	brne	80003f0c <get_arg+0x54>
80004128:	40 42       	lddsp	r2,sp[0x10]
8000412a:	17 8c       	ld.ub	r12,r11[0x0]
8000412c:	0a 32       	cp.w	r2,r5
8000412e:	5f 4a       	srge	r10
80004130:	f0 0c 18 00 	cp.b	r12,r8
80004134:	5f 1c       	srne	r12
80004136:	f9 ea 00 0a 	and	r10,r12,r10
8000413a:	f0 0a 18 00 	cp.b	r10,r8
8000413e:	fe 91 fe d1 	brne	80003ee0 <get_arg+0x28>
80004142:	30 08       	mov	r8,0
80004144:	40 4e       	lddsp	lr,sp[0x10]
80004146:	17 8a       	ld.ub	r10,r11[0x0]
80004148:	e2 05 00 21 	add	r1,r1,r5<<0x2
8000414c:	f0 0a 18 00 	cp.b	r10,r8
80004150:	fc 09 17 10 	movne	r9,lr
80004154:	e6 05 00 38 	add	r8,r3,r5<<0x3
80004158:	06 9e       	mov	lr,r3
8000415a:	c2 a8       	rjmp	800041ae <get_arg+0x2f6>
8000415c:	62 0a       	ld.w	r10,r1[0x0]
8000415e:	58 3a       	cp.w	r10,3
80004160:	c1 e0       	breq	8000419c <get_arg+0x2e4>
80004162:	e0 89 00 07 	brgt	80004170 <get_arg+0x2b8>
80004166:	58 1a       	cp.w	r10,1
80004168:	c1 a0       	breq	8000419c <get_arg+0x2e4>
8000416a:	58 2a       	cp.w	r10,2
8000416c:	c1 81       	brne	8000419c <get_arg+0x2e4>
8000416e:	c0 58       	rjmp	80004178 <get_arg+0x2c0>
80004170:	58 5a       	cp.w	r10,5
80004172:	c0 c0       	breq	8000418a <get_arg+0x2d2>
80004174:	c0 b5       	brlt	8000418a <get_arg+0x2d2>
80004176:	c1 38       	rjmp	8000419c <get_arg+0x2e4>
80004178:	6c 0a       	ld.w	r10,r6[0x0]
8000417a:	f4 cc ff f8 	sub	r12,r10,-8
8000417e:	8d 0c       	st.w	r6[0x0],r12
80004180:	f4 e2 00 00 	ld.d	r2,r10[0]
80004184:	f0 e3 00 00 	st.d	r8[0],r2
80004188:	c1 08       	rjmp	800041a8 <get_arg+0x2f0>
8000418a:	6c 0a       	ld.w	r10,r6[0x0]
8000418c:	f4 cc ff f8 	sub	r12,r10,-8
80004190:	8d 0c       	st.w	r6[0x0],r12
80004192:	f4 e2 00 00 	ld.d	r2,r10[0]
80004196:	f0 e3 00 00 	st.d	r8[0],r2
8000419a:	c0 78       	rjmp	800041a8 <get_arg+0x2f0>
8000419c:	6c 0a       	ld.w	r10,r6[0x0]
8000419e:	f4 cc ff fc 	sub	r12,r10,-4
800041a2:	8d 0c       	st.w	r6[0x0],r12
800041a4:	74 0a       	ld.w	r10,r10[0x0]
800041a6:	91 0a       	st.w	r8[0x0],r10
800041a8:	2f f5       	sub	r5,-1
800041aa:	2f 88       	sub	r8,-8
800041ac:	2f c1       	sub	r1,-4
800041ae:	12 35       	cp.w	r5,r9
800041b0:	fe 9a ff d6 	brle	8000415c <get_arg+0x2a4>
800041b4:	1c 93       	mov	r3,lr
800041b6:	40 52       	lddsp	r2,sp[0x14]
800041b8:	40 6e       	lddsp	lr,sp[0x18]
800041ba:	85 05       	st.w	r2[0x0],r5
800041bc:	9d 0b       	st.w	lr[0x0],r11
800041be:	40 4b       	lddsp	r11,sp[0x10]
800041c0:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
800041c4:	2f 8d       	sub	sp,-32
800041c6:	d8 32       	popm	r0-r7,pc

800041c8 <__sprint_r>:
800041c8:	d4 21       	pushm	r4-r7,lr
800041ca:	14 97       	mov	r7,r10
800041cc:	74 28       	ld.w	r8,r10[0x8]
800041ce:	58 08       	cp.w	r8,0
800041d0:	c0 41       	brne	800041d8 <__sprint_r+0x10>
800041d2:	95 18       	st.w	r10[0x4],r8
800041d4:	10 9c       	mov	r12,r8
800041d6:	d8 22       	popm	r4-r7,pc
800041d8:	e0 a0 18 b4 	rcall	80007340 <__sfvwrite_r>
800041dc:	30 08       	mov	r8,0
800041de:	8f 18       	st.w	r7[0x4],r8
800041e0:	8f 28       	st.w	r7[0x8],r8
800041e2:	d8 22       	popm	r4-r7,pc

800041e4 <_vfprintf_r>:
800041e4:	d4 31       	pushm	r0-r7,lr
800041e6:	fa cd 06 bc 	sub	sp,sp,1724
800041ea:	51 09       	stdsp	sp[0x40],r9
800041ec:	16 91       	mov	r1,r11
800041ee:	14 97       	mov	r7,r10
800041f0:	18 95       	mov	r5,r12
800041f2:	e0 a0 1a 1d 	rcall	8000762c <_localeconv_r>
800041f6:	78 0c       	ld.w	r12,r12[0x0]
800041f8:	50 cc       	stdsp	sp[0x30],r12
800041fa:	58 05       	cp.w	r5,0
800041fc:	c0 70       	breq	8000420a <_vfprintf_r+0x26>
800041fe:	6a 68       	ld.w	r8,r5[0x18]
80004200:	58 08       	cp.w	r8,0
80004202:	c0 41       	brne	8000420a <_vfprintf_r+0x26>
80004204:	0a 9c       	mov	r12,r5
80004206:	e0 a0 17 3d 	rcall	80007080 <__sinit>
8000420a:	fe c8 a6 0e 	sub	r8,pc,-23026
8000420e:	10 31       	cp.w	r1,r8
80004210:	c0 31       	brne	80004216 <_vfprintf_r+0x32>
80004212:	6a 01       	ld.w	r1,r5[0x0]
80004214:	c0 c8       	rjmp	8000422c <_vfprintf_r+0x48>
80004216:	fe c8 a5 fa 	sub	r8,pc,-23046
8000421a:	10 31       	cp.w	r1,r8
8000421c:	c0 31       	brne	80004222 <_vfprintf_r+0x3e>
8000421e:	6a 11       	ld.w	r1,r5[0x4]
80004220:	c0 68       	rjmp	8000422c <_vfprintf_r+0x48>
80004222:	fe c8 a5 e6 	sub	r8,pc,-23066
80004226:	10 31       	cp.w	r1,r8
80004228:	eb f1 00 02 	ld.weq	r1,r5[0x8]
8000422c:	82 68       	ld.sh	r8,r1[0xc]
8000422e:	ed b8 00 03 	bld	r8,0x3
80004232:	c0 41       	brne	8000423a <_vfprintf_r+0x56>
80004234:	62 48       	ld.w	r8,r1[0x10]
80004236:	58 08       	cp.w	r8,0
80004238:	c0 71       	brne	80004246 <_vfprintf_r+0x62>
8000423a:	02 9b       	mov	r11,r1
8000423c:	0a 9c       	mov	r12,r5
8000423e:	e0 a0 0f 5d 	rcall	800060f8 <__swsetup_r>
80004242:	e0 81 0f 54 	brne	800060ea <_vfprintf_r+0x1f06>
80004246:	82 68       	ld.sh	r8,r1[0xc]
80004248:	10 99       	mov	r9,r8
8000424a:	e2 19 00 1a 	andl	r9,0x1a,COH
8000424e:	58 a9       	cp.w	r9,10
80004250:	c3 c1       	brne	800042c8 <_vfprintf_r+0xe4>
80004252:	82 79       	ld.sh	r9,r1[0xe]
80004254:	30 0a       	mov	r10,0
80004256:	f4 09 19 00 	cp.h	r9,r10
8000425a:	c3 75       	brlt	800042c8 <_vfprintf_r+0xe4>
8000425c:	a1 d8       	cbr	r8,0x1
8000425e:	fb 58 05 d0 	st.h	sp[1488],r8
80004262:	62 88       	ld.w	r8,r1[0x20]
80004264:	fb 48 05 e4 	st.w	sp[1508],r8
80004268:	62 a8       	ld.w	r8,r1[0x28]
8000426a:	fb 48 05 ec 	st.w	sp[1516],r8
8000426e:	fa c8 ff bc 	sub	r8,sp,-68
80004272:	fb 48 05 d4 	st.w	sp[1492],r8
80004276:	fb 48 05 c4 	st.w	sp[1476],r8
8000427a:	e0 68 04 00 	mov	r8,1024
8000427e:	fb 48 05 d8 	st.w	sp[1496],r8
80004282:	fb 48 05 cc 	st.w	sp[1484],r8
80004286:	30 08       	mov	r8,0
80004288:	fb 59 05 d2 	st.h	sp[1490],r9
8000428c:	0e 9a       	mov	r10,r7
8000428e:	41 09       	lddsp	r9,sp[0x40]
80004290:	fa c7 fa 3c 	sub	r7,sp,-1476
80004294:	fb 48 05 dc 	st.w	sp[1500],r8
80004298:	0a 9c       	mov	r12,r5
8000429a:	0e 9b       	mov	r11,r7
8000429c:	ca 4f       	rcall	800041e4 <_vfprintf_r>
8000429e:	50 bc       	stdsp	sp[0x2c],r12
800042a0:	c0 95       	brlt	800042b2 <_vfprintf_r+0xce>
800042a2:	0e 9b       	mov	r11,r7
800042a4:	0a 9c       	mov	r12,r5
800042a6:	e0 a0 16 15 	rcall	80006ed0 <_fflush_r>
800042aa:	40 be       	lddsp	lr,sp[0x2c]
800042ac:	f9 be 01 ff 	movne	lr,-1
800042b0:	50 be       	stdsp	sp[0x2c],lr
800042b2:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800042b6:	ed b8 00 06 	bld	r8,0x6
800042ba:	e0 81 0f 1a 	brne	800060ee <_vfprintf_r+0x1f0a>
800042be:	82 68       	ld.sh	r8,r1[0xc]
800042c0:	a7 a8       	sbr	r8,0x6
800042c2:	a2 68       	st.h	r1[0xc],r8
800042c4:	e0 8f 0f 15 	bral	800060ee <_vfprintf_r+0x1f0a>
800042c8:	30 08       	mov	r8,0
800042ca:	fb 48 06 b4 	st.w	sp[1716],r8
800042ce:	fb 48 06 90 	st.w	sp[1680],r8
800042d2:	fb 48 06 8c 	st.w	sp[1676],r8
800042d6:	fb 48 06 b0 	st.w	sp[1712],r8
800042da:	30 08       	mov	r8,0
800042dc:	30 09       	mov	r9,0
800042de:	50 a7       	stdsp	sp[0x28],r7
800042e0:	50 78       	stdsp	sp[0x1c],r8
800042e2:	fa c3 f9 e0 	sub	r3,sp,-1568
800042e6:	3f f8       	mov	r8,-1
800042e8:	50 59       	stdsp	sp[0x14],r9
800042ea:	fb 43 06 88 	st.w	sp[1672],r3
800042ee:	fb 48 05 44 	st.w	sp[1348],r8
800042f2:	12 9c       	mov	r12,r9
800042f4:	50 69       	stdsp	sp[0x18],r9
800042f6:	50 d9       	stdsp	sp[0x34],r9
800042f8:	50 e9       	stdsp	sp[0x38],r9
800042fa:	50 b9       	stdsp	sp[0x2c],r9
800042fc:	12 97       	mov	r7,r9
800042fe:	0a 94       	mov	r4,r5
80004300:	40 a2       	lddsp	r2,sp[0x28]
80004302:	32 5a       	mov	r10,37
80004304:	30 08       	mov	r8,0
80004306:	c0 28       	rjmp	8000430a <_vfprintf_r+0x126>
80004308:	2f f2       	sub	r2,-1
8000430a:	05 89       	ld.ub	r9,r2[0x0]
8000430c:	f0 09 18 00 	cp.b	r9,r8
80004310:	5f 1b       	srne	r11
80004312:	f4 09 18 00 	cp.b	r9,r10
80004316:	5f 19       	srne	r9
80004318:	f3 eb 00 0b 	and	r11,r9,r11
8000431c:	f0 0b 18 00 	cp.b	r11,r8
80004320:	cf 41       	brne	80004308 <_vfprintf_r+0x124>
80004322:	40 ab       	lddsp	r11,sp[0x28]
80004324:	e4 0b 01 06 	sub	r6,r2,r11
80004328:	c1 e0       	breq	80004364 <_vfprintf_r+0x180>
8000432a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000432e:	0c 08       	add	r8,r6
80004330:	87 0b       	st.w	r3[0x0],r11
80004332:	fb 48 06 90 	st.w	sp[1680],r8
80004336:	87 16       	st.w	r3[0x4],r6
80004338:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000433c:	2f f8       	sub	r8,-1
8000433e:	fb 48 06 8c 	st.w	sp[1676],r8
80004342:	58 78       	cp.w	r8,7
80004344:	e0 89 00 04 	brgt	8000434c <_vfprintf_r+0x168>
80004348:	2f 83       	sub	r3,-8
8000434a:	c0 a8       	rjmp	8000435e <_vfprintf_r+0x17a>
8000434c:	fa ca f9 78 	sub	r10,sp,-1672
80004350:	02 9b       	mov	r11,r1
80004352:	08 9c       	mov	r12,r4
80004354:	c3 af       	rcall	800041c8 <__sprint_r>
80004356:	e0 81 0e c6 	brne	800060e2 <_vfprintf_r+0x1efe>
8000435a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000435e:	40 ba       	lddsp	r10,sp[0x2c]
80004360:	0c 0a       	add	r10,r6
80004362:	50 ba       	stdsp	sp[0x2c],r10
80004364:	05 89       	ld.ub	r9,r2[0x0]
80004366:	30 08       	mov	r8,0
80004368:	f0 09 18 00 	cp.b	r9,r8
8000436c:	e0 80 0e aa 	breq	800060c0 <_vfprintf_r+0x1edc>
80004370:	30 09       	mov	r9,0
80004372:	fb 68 06 bb 	st.b	sp[1723],r8
80004376:	0e 96       	mov	r6,r7
80004378:	e4 c8 ff ff 	sub	r8,r2,-1
8000437c:	3f fe       	mov	lr,-1
8000437e:	50 93       	stdsp	sp[0x24],r3
80004380:	50 41       	stdsp	sp[0x10],r1
80004382:	0e 93       	mov	r3,r7
80004384:	04 91       	mov	r1,r2
80004386:	50 89       	stdsp	sp[0x20],r9
80004388:	50 a8       	stdsp	sp[0x28],r8
8000438a:	50 2e       	stdsp	sp[0x8],lr
8000438c:	50 39       	stdsp	sp[0xc],r9
8000438e:	12 95       	mov	r5,r9
80004390:	12 90       	mov	r0,r9
80004392:	10 97       	mov	r7,r8
80004394:	08 92       	mov	r2,r4
80004396:	c0 78       	rjmp	800043a4 <_vfprintf_r+0x1c0>
80004398:	3f fc       	mov	r12,-1
8000439a:	08 97       	mov	r7,r4
8000439c:	50 2c       	stdsp	sp[0x8],r12
8000439e:	c0 38       	rjmp	800043a4 <_vfprintf_r+0x1c0>
800043a0:	30 0b       	mov	r11,0
800043a2:	50 3b       	stdsp	sp[0xc],r11
800043a4:	0f 38       	ld.ub	r8,r7++
800043a6:	c0 28       	rjmp	800043aa <_vfprintf_r+0x1c6>
800043a8:	12 90       	mov	r0,r9
800043aa:	f0 c9 00 20 	sub	r9,r8,32
800043ae:	e0 49 00 58 	cp.w	r9,88
800043b2:	e0 8b 0a 30 	brhi	80005812 <_vfprintf_r+0x162e>
800043b6:	fe ca ab 62 	sub	r10,pc,-21662
800043ba:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
800043be:	50 a7       	stdsp	sp[0x28],r7
800043c0:	50 80       	stdsp	sp[0x20],r0
800043c2:	0c 97       	mov	r7,r6
800043c4:	04 94       	mov	r4,r2
800043c6:	06 96       	mov	r6,r3
800043c8:	02 92       	mov	r2,r1
800043ca:	fe c9 a9 3a 	sub	r9,pc,-22214
800043ce:	40 93       	lddsp	r3,sp[0x24]
800043d0:	10 90       	mov	r0,r8
800043d2:	40 41       	lddsp	r1,sp[0x10]
800043d4:	50 d9       	stdsp	sp[0x34],r9
800043d6:	e0 8f 08 8e 	bral	800054f2 <_vfprintf_r+0x130e>
800043da:	30 08       	mov	r8,0
800043dc:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800043e0:	f0 09 18 00 	cp.b	r9,r8
800043e4:	ce 01       	brne	800043a4 <_vfprintf_r+0x1c0>
800043e6:	32 08       	mov	r8,32
800043e8:	c6 e8       	rjmp	800044c4 <_vfprintf_r+0x2e0>
800043ea:	a1 a5       	sbr	r5,0x0
800043ec:	cd cb       	rjmp	800043a4 <_vfprintf_r+0x1c0>
800043ee:	0f 89       	ld.ub	r9,r7[0x0]
800043f0:	f2 c8 00 30 	sub	r8,r9,48
800043f4:	58 98       	cp.w	r8,9
800043f6:	e0 8b 00 1d 	brhi	80004430 <_vfprintf_r+0x24c>
800043fa:	ee c8 ff ff 	sub	r8,r7,-1
800043fe:	30 0b       	mov	r11,0
80004400:	23 09       	sub	r9,48
80004402:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004406:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
8000440a:	11 39       	ld.ub	r9,r8++
8000440c:	f2 ca 00 30 	sub	r10,r9,48
80004410:	58 9a       	cp.w	r10,9
80004412:	fe 98 ff f7 	brls	80004400 <_vfprintf_r+0x21c>
80004416:	e0 49 00 24 	cp.w	r9,36
8000441a:	cc 31       	brne	800043a0 <_vfprintf_r+0x1bc>
8000441c:	e0 4b 00 20 	cp.w	r11,32
80004420:	e0 89 0e 60 	brgt	800060e0 <_vfprintf_r+0x1efc>
80004424:	20 1b       	sub	r11,1
80004426:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000442a:	12 3b       	cp.w	r11,r9
8000442c:	c0 95       	brlt	8000443e <_vfprintf_r+0x25a>
8000442e:	c1 08       	rjmp	8000444e <_vfprintf_r+0x26a>
80004430:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004434:	ec ca ff ff 	sub	r10,r6,-1
80004438:	12 36       	cp.w	r6,r9
8000443a:	c1 f5       	brlt	80004478 <_vfprintf_r+0x294>
8000443c:	c2 68       	rjmp	80004488 <_vfprintf_r+0x2a4>
8000443e:	fa ce f9 44 	sub	lr,sp,-1724
80004442:	10 97       	mov	r7,r8
80004444:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80004448:	f6 f0 fd 88 	ld.w	r0,r11[-632]
8000444c:	c3 58       	rjmp	800044b6 <_vfprintf_r+0x2d2>
8000444e:	10 97       	mov	r7,r8
80004450:	fa c8 f9 50 	sub	r8,sp,-1712
80004454:	1a d8       	st.w	--sp,r8
80004456:	fa c8 fa b8 	sub	r8,sp,-1352
8000445a:	1a d8       	st.w	--sp,r8
8000445c:	fa c8 fb b4 	sub	r8,sp,-1100
80004460:	02 9a       	mov	r10,r1
80004462:	1a d8       	st.w	--sp,r8
80004464:	04 9c       	mov	r12,r2
80004466:	fa c8 f9 40 	sub	r8,sp,-1728
8000446a:	fa c9 ff b4 	sub	r9,sp,-76
8000446e:	fe b0 fd 25 	rcall	80003eb8 <get_arg>
80004472:	2f dd       	sub	sp,-12
80004474:	78 00       	ld.w	r0,r12[0x0]
80004476:	c2 08       	rjmp	800044b6 <_vfprintf_r+0x2d2>
80004478:	fa cc f9 44 	sub	r12,sp,-1724
8000447c:	14 96       	mov	r6,r10
8000447e:	f8 03 00 38 	add	r8,r12,r3<<0x3
80004482:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80004486:	c1 88       	rjmp	800044b6 <_vfprintf_r+0x2d2>
80004488:	41 08       	lddsp	r8,sp[0x40]
8000448a:	59 f9       	cp.w	r9,31
8000448c:	e0 89 00 11 	brgt	800044ae <_vfprintf_r+0x2ca>
80004490:	f0 cb ff fc 	sub	r11,r8,-4
80004494:	51 0b       	stdsp	sp[0x40],r11
80004496:	70 00       	ld.w	r0,r8[0x0]
80004498:	fa cb f9 44 	sub	r11,sp,-1724
8000449c:	f6 09 00 38 	add	r8,r11,r9<<0x3
800044a0:	f1 40 fd 88 	st.w	r8[-632],r0
800044a4:	2f f9       	sub	r9,-1
800044a6:	14 96       	mov	r6,r10
800044a8:	fb 49 06 b4 	st.w	sp[1716],r9
800044ac:	c0 58       	rjmp	800044b6 <_vfprintf_r+0x2d2>
800044ae:	70 00       	ld.w	r0,r8[0x0]
800044b0:	14 96       	mov	r6,r10
800044b2:	2f c8       	sub	r8,-4
800044b4:	51 08       	stdsp	sp[0x40],r8
800044b6:	58 00       	cp.w	r0,0
800044b8:	fe 94 ff 76 	brge	800043a4 <_vfprintf_r+0x1c0>
800044bc:	5c 30       	neg	r0
800044be:	a3 a5       	sbr	r5,0x2
800044c0:	c7 2b       	rjmp	800043a4 <_vfprintf_r+0x1c0>
800044c2:	32 b8       	mov	r8,43
800044c4:	fb 68 06 bb 	st.b	sp[1723],r8
800044c8:	c6 eb       	rjmp	800043a4 <_vfprintf_r+0x1c0>
800044ca:	0f 38       	ld.ub	r8,r7++
800044cc:	e0 48 00 2a 	cp.w	r8,42
800044d0:	c0 30       	breq	800044d6 <_vfprintf_r+0x2f2>
800044d2:	30 09       	mov	r9,0
800044d4:	c7 98       	rjmp	800045c6 <_vfprintf_r+0x3e2>
800044d6:	0f 88       	ld.ub	r8,r7[0x0]
800044d8:	f0 c9 00 30 	sub	r9,r8,48
800044dc:	58 99       	cp.w	r9,9
800044de:	e0 8b 00 1f 	brhi	8000451c <_vfprintf_r+0x338>
800044e2:	ee c4 ff ff 	sub	r4,r7,-1
800044e6:	30 0b       	mov	r11,0
800044e8:	23 08       	sub	r8,48
800044ea:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800044ee:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
800044f2:	09 38       	ld.ub	r8,r4++
800044f4:	f0 c9 00 30 	sub	r9,r8,48
800044f8:	58 99       	cp.w	r9,9
800044fa:	fe 98 ff f7 	brls	800044e8 <_vfprintf_r+0x304>
800044fe:	e0 48 00 24 	cp.w	r8,36
80004502:	fe 91 ff 4f 	brne	800043a0 <_vfprintf_r+0x1bc>
80004506:	e0 4b 00 20 	cp.w	r11,32
8000450a:	e0 89 0d eb 	brgt	800060e0 <_vfprintf_r+0x1efc>
8000450e:	20 1b       	sub	r11,1
80004510:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004514:	10 3b       	cp.w	r11,r8
80004516:	c0 a5       	brlt	8000452a <_vfprintf_r+0x346>
80004518:	c1 18       	rjmp	8000453a <_vfprintf_r+0x356>
8000451a:	d7 03       	nop
8000451c:	fa fa 06 b4 	ld.w	r10,sp[1716]
80004520:	ec c9 ff ff 	sub	r9,r6,-1
80004524:	14 36       	cp.w	r6,r10
80004526:	c1 f5       	brlt	80004564 <_vfprintf_r+0x380>
80004528:	c2 88       	rjmp	80004578 <_vfprintf_r+0x394>
8000452a:	fa ca f9 44 	sub	r10,sp,-1724
8000452e:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80004532:	f6 fb fd 88 	ld.w	r11,r11[-632]
80004536:	50 2b       	stdsp	sp[0x8],r11
80004538:	c3 c8       	rjmp	800045b0 <_vfprintf_r+0x3cc>
8000453a:	fa c8 f9 50 	sub	r8,sp,-1712
8000453e:	1a d8       	st.w	--sp,r8
80004540:	fa c8 fa b8 	sub	r8,sp,-1352
80004544:	1a d8       	st.w	--sp,r8
80004546:	fa c8 fb b4 	sub	r8,sp,-1100
8000454a:	02 9a       	mov	r10,r1
8000454c:	1a d8       	st.w	--sp,r8
8000454e:	04 9c       	mov	r12,r2
80004550:	fa c8 f9 40 	sub	r8,sp,-1728
80004554:	fa c9 ff b4 	sub	r9,sp,-76
80004558:	fe b0 fc b0 	rcall	80003eb8 <get_arg>
8000455c:	2f dd       	sub	sp,-12
8000455e:	78 0c       	ld.w	r12,r12[0x0]
80004560:	50 2c       	stdsp	sp[0x8],r12
80004562:	c2 78       	rjmp	800045b0 <_vfprintf_r+0x3cc>
80004564:	12 96       	mov	r6,r9
80004566:	0e 94       	mov	r4,r7
80004568:	fa c9 f9 44 	sub	r9,sp,-1724
8000456c:	f2 03 00 38 	add	r8,r9,r3<<0x3
80004570:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80004574:	50 28       	stdsp	sp[0x8],r8
80004576:	c1 d8       	rjmp	800045b0 <_vfprintf_r+0x3cc>
80004578:	41 08       	lddsp	r8,sp[0x40]
8000457a:	59 fa       	cp.w	r10,31
8000457c:	e0 89 00 14 	brgt	800045a4 <_vfprintf_r+0x3c0>
80004580:	f0 cb ff fc 	sub	r11,r8,-4
80004584:	70 08       	ld.w	r8,r8[0x0]
80004586:	51 0b       	stdsp	sp[0x40],r11
80004588:	50 28       	stdsp	sp[0x8],r8
8000458a:	fa c6 f9 44 	sub	r6,sp,-1724
8000458e:	40 2e       	lddsp	lr,sp[0x8]
80004590:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80004594:	f1 4e fd 88 	st.w	r8[-632],lr
80004598:	2f fa       	sub	r10,-1
8000459a:	0e 94       	mov	r4,r7
8000459c:	fb 4a 06 b4 	st.w	sp[1716],r10
800045a0:	12 96       	mov	r6,r9
800045a2:	c0 78       	rjmp	800045b0 <_vfprintf_r+0x3cc>
800045a4:	70 0c       	ld.w	r12,r8[0x0]
800045a6:	0e 94       	mov	r4,r7
800045a8:	2f c8       	sub	r8,-4
800045aa:	50 2c       	stdsp	sp[0x8],r12
800045ac:	12 96       	mov	r6,r9
800045ae:	51 08       	stdsp	sp[0x40],r8
800045b0:	40 2b       	lddsp	r11,sp[0x8]
800045b2:	58 0b       	cp.w	r11,0
800045b4:	fe 95 fe f2 	brlt	80004398 <_vfprintf_r+0x1b4>
800045b8:	08 97       	mov	r7,r4
800045ba:	cf 5a       	rjmp	800043a4 <_vfprintf_r+0x1c0>
800045bc:	f2 09 00 29 	add	r9,r9,r9<<0x2
800045c0:	0f 38       	ld.ub	r8,r7++
800045c2:	f4 09 00 19 	add	r9,r10,r9<<0x1
800045c6:	f0 ca 00 30 	sub	r10,r8,48
800045ca:	58 9a       	cp.w	r10,9
800045cc:	fe 98 ff f8 	brls	800045bc <_vfprintf_r+0x3d8>
800045d0:	3f fa       	mov	r10,-1
800045d2:	f2 0a 0c 49 	max	r9,r9,r10
800045d6:	50 29       	stdsp	sp[0x8],r9
800045d8:	ce 9a       	rjmp	800043aa <_vfprintf_r+0x1c6>
800045da:	a7 b5       	sbr	r5,0x7
800045dc:	ce 4a       	rjmp	800043a4 <_vfprintf_r+0x1c0>
800045de:	30 09       	mov	r9,0
800045e0:	23 08       	sub	r8,48
800045e2:	f2 09 00 29 	add	r9,r9,r9<<0x2
800045e6:	f0 09 00 19 	add	r9,r8,r9<<0x1
800045ea:	0f 38       	ld.ub	r8,r7++
800045ec:	f0 ca 00 30 	sub	r10,r8,48
800045f0:	58 9a       	cp.w	r10,9
800045f2:	fe 98 ff f7 	brls	800045e0 <_vfprintf_r+0x3fc>
800045f6:	e0 48 00 24 	cp.w	r8,36
800045fa:	fe 91 fe d7 	brne	800043a8 <_vfprintf_r+0x1c4>
800045fe:	e0 49 00 20 	cp.w	r9,32
80004602:	e0 89 0d 6f 	brgt	800060e0 <_vfprintf_r+0x1efc>
80004606:	f2 c3 00 01 	sub	r3,r9,1
8000460a:	30 19       	mov	r9,1
8000460c:	50 39       	stdsp	sp[0xc],r9
8000460e:	cc ba       	rjmp	800043a4 <_vfprintf_r+0x1c0>
80004610:	a3 b5       	sbr	r5,0x3
80004612:	cc 9a       	rjmp	800043a4 <_vfprintf_r+0x1c0>
80004614:	a7 a5       	sbr	r5,0x6
80004616:	cc 7a       	rjmp	800043a4 <_vfprintf_r+0x1c0>
80004618:	0a 98       	mov	r8,r5
8000461a:	a5 b5       	sbr	r5,0x5
8000461c:	a5 a8       	sbr	r8,0x4
8000461e:	0f 89       	ld.ub	r9,r7[0x0]
80004620:	36 ce       	mov	lr,108
80004622:	fc 09 18 00 	cp.b	r9,lr
80004626:	f7 b7 00 ff 	subeq	r7,-1
8000462a:	f0 05 17 10 	movne	r5,r8
8000462e:	cb ba       	rjmp	800043a4 <_vfprintf_r+0x1c0>
80004630:	a5 b5       	sbr	r5,0x5
80004632:	cb 9a       	rjmp	800043a4 <_vfprintf_r+0x1c0>
80004634:	50 a7       	stdsp	sp[0x28],r7
80004636:	50 80       	stdsp	sp[0x20],r0
80004638:	0c 97       	mov	r7,r6
8000463a:	10 90       	mov	r0,r8
8000463c:	06 96       	mov	r6,r3
8000463e:	04 94       	mov	r4,r2
80004640:	40 93       	lddsp	r3,sp[0x24]
80004642:	02 92       	mov	r2,r1
80004644:	0e 99       	mov	r9,r7
80004646:	40 41       	lddsp	r1,sp[0x10]
80004648:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000464c:	40 3c       	lddsp	r12,sp[0xc]
8000464e:	58 0c       	cp.w	r12,0
80004650:	c1 d0       	breq	8000468a <_vfprintf_r+0x4a6>
80004652:	10 36       	cp.w	r6,r8
80004654:	c0 64       	brge	80004660 <_vfprintf_r+0x47c>
80004656:	fa cb f9 44 	sub	r11,sp,-1724
8000465a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000465e:	c1 d8       	rjmp	80004698 <_vfprintf_r+0x4b4>
80004660:	fa c8 f9 50 	sub	r8,sp,-1712
80004664:	1a d8       	st.w	--sp,r8
80004666:	fa c8 fa b8 	sub	r8,sp,-1352
8000466a:	1a d8       	st.w	--sp,r8
8000466c:	fa c8 fb b4 	sub	r8,sp,-1100
80004670:	1a d8       	st.w	--sp,r8
80004672:	fa c8 f9 40 	sub	r8,sp,-1728
80004676:	fa c9 ff b4 	sub	r9,sp,-76
8000467a:	04 9a       	mov	r10,r2
8000467c:	0c 9b       	mov	r11,r6
8000467e:	08 9c       	mov	r12,r4
80004680:	fe b0 fc 1c 	rcall	80003eb8 <get_arg>
80004684:	2f dd       	sub	sp,-12
80004686:	19 b8       	ld.ub	r8,r12[0x3]
80004688:	c2 28       	rjmp	800046cc <_vfprintf_r+0x4e8>
8000468a:	2f f7       	sub	r7,-1
8000468c:	10 39       	cp.w	r9,r8
8000468e:	c0 84       	brge	8000469e <_vfprintf_r+0x4ba>
80004690:	fa ca f9 44 	sub	r10,sp,-1724
80004694:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004698:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
8000469c:	c1 88       	rjmp	800046cc <_vfprintf_r+0x4e8>
8000469e:	41 09       	lddsp	r9,sp[0x40]
800046a0:	59 f8       	cp.w	r8,31
800046a2:	e0 89 00 12 	brgt	800046c6 <_vfprintf_r+0x4e2>
800046a6:	f2 ca ff fc 	sub	r10,r9,-4
800046aa:	51 0a       	stdsp	sp[0x40],r10
800046ac:	72 09       	ld.w	r9,r9[0x0]
800046ae:	fa c6 f9 44 	sub	r6,sp,-1724
800046b2:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800046b6:	2f f8       	sub	r8,-1
800046b8:	f5 49 fd 88 	st.w	r10[-632],r9
800046bc:	fb 48 06 b4 	st.w	sp[1716],r8
800046c0:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
800046c4:	c0 48       	rjmp	800046cc <_vfprintf_r+0x4e8>
800046c6:	13 b8       	ld.ub	r8,r9[0x3]
800046c8:	2f c9       	sub	r9,-4
800046ca:	51 09       	stdsp	sp[0x40],r9
800046cc:	fb 68 06 60 	st.b	sp[1632],r8
800046d0:	30 0e       	mov	lr,0
800046d2:	30 08       	mov	r8,0
800046d4:	30 12       	mov	r2,1
800046d6:	fb 68 06 bb 	st.b	sp[1723],r8
800046da:	50 2e       	stdsp	sp[0x8],lr
800046dc:	e0 8f 08 ad 	bral	80005836 <_vfprintf_r+0x1652>
800046e0:	50 a7       	stdsp	sp[0x28],r7
800046e2:	50 80       	stdsp	sp[0x20],r0
800046e4:	0c 97       	mov	r7,r6
800046e6:	04 94       	mov	r4,r2
800046e8:	06 96       	mov	r6,r3
800046ea:	02 92       	mov	r2,r1
800046ec:	40 93       	lddsp	r3,sp[0x24]
800046ee:	10 90       	mov	r0,r8
800046f0:	40 41       	lddsp	r1,sp[0x10]
800046f2:	a5 a5       	sbr	r5,0x4
800046f4:	c0 a8       	rjmp	80004708 <_vfprintf_r+0x524>
800046f6:	50 a7       	stdsp	sp[0x28],r7
800046f8:	50 80       	stdsp	sp[0x20],r0
800046fa:	0c 97       	mov	r7,r6
800046fc:	04 94       	mov	r4,r2
800046fe:	06 96       	mov	r6,r3
80004700:	02 92       	mov	r2,r1
80004702:	40 93       	lddsp	r3,sp[0x24]
80004704:	10 90       	mov	r0,r8
80004706:	40 41       	lddsp	r1,sp[0x10]
80004708:	ed b5 00 05 	bld	r5,0x5
8000470c:	c5 11       	brne	800047ae <_vfprintf_r+0x5ca>
8000470e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004712:	40 3c       	lddsp	r12,sp[0xc]
80004714:	58 0c       	cp.w	r12,0
80004716:	c1 e0       	breq	80004752 <_vfprintf_r+0x56e>
80004718:	10 36       	cp.w	r6,r8
8000471a:	c0 64       	brge	80004726 <_vfprintf_r+0x542>
8000471c:	fa cb f9 44 	sub	r11,sp,-1724
80004720:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004724:	c2 08       	rjmp	80004764 <_vfprintf_r+0x580>
80004726:	fa c8 f9 50 	sub	r8,sp,-1712
8000472a:	1a d8       	st.w	--sp,r8
8000472c:	fa c8 fa b8 	sub	r8,sp,-1352
80004730:	0c 9b       	mov	r11,r6
80004732:	1a d8       	st.w	--sp,r8
80004734:	fa c8 fb b4 	sub	r8,sp,-1100
80004738:	1a d8       	st.w	--sp,r8
8000473a:	fa c9 ff b4 	sub	r9,sp,-76
8000473e:	fa c8 f9 40 	sub	r8,sp,-1728
80004742:	04 9a       	mov	r10,r2
80004744:	08 9c       	mov	r12,r4
80004746:	fe b0 fb b9 	rcall	80003eb8 <get_arg>
8000474a:	2f dd       	sub	sp,-12
8000474c:	78 1b       	ld.w	r11,r12[0x4]
8000474e:	78 09       	ld.w	r9,r12[0x0]
80004750:	c2 b8       	rjmp	800047a6 <_vfprintf_r+0x5c2>
80004752:	ee ca ff ff 	sub	r10,r7,-1
80004756:	10 37       	cp.w	r7,r8
80004758:	c0 b4       	brge	8000476e <_vfprintf_r+0x58a>
8000475a:	fa c9 f9 44 	sub	r9,sp,-1724
8000475e:	14 97       	mov	r7,r10
80004760:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004764:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004768:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000476c:	c1 d8       	rjmp	800047a6 <_vfprintf_r+0x5c2>
8000476e:	41 09       	lddsp	r9,sp[0x40]
80004770:	59 f8       	cp.w	r8,31
80004772:	e0 89 00 14 	brgt	8000479a <_vfprintf_r+0x5b6>
80004776:	f2 cb ff f8 	sub	r11,r9,-8
8000477a:	51 0b       	stdsp	sp[0x40],r11
8000477c:	fa c6 f9 44 	sub	r6,sp,-1724
80004780:	72 1b       	ld.w	r11,r9[0x4]
80004782:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80004786:	72 09       	ld.w	r9,r9[0x0]
80004788:	f9 4b fd 8c 	st.w	r12[-628],r11
8000478c:	f9 49 fd 88 	st.w	r12[-632],r9
80004790:	2f f8       	sub	r8,-1
80004792:	14 97       	mov	r7,r10
80004794:	fb 48 06 b4 	st.w	sp[1716],r8
80004798:	c0 78       	rjmp	800047a6 <_vfprintf_r+0x5c2>
8000479a:	f2 c8 ff f8 	sub	r8,r9,-8
8000479e:	72 1b       	ld.w	r11,r9[0x4]
800047a0:	14 97       	mov	r7,r10
800047a2:	51 08       	stdsp	sp[0x40],r8
800047a4:	72 09       	ld.w	r9,r9[0x0]
800047a6:	16 98       	mov	r8,r11
800047a8:	fa e9 00 00 	st.d	sp[0],r8
800047ac:	ca e8       	rjmp	80004908 <_vfprintf_r+0x724>
800047ae:	ed b5 00 04 	bld	r5,0x4
800047b2:	c1 71       	brne	800047e0 <_vfprintf_r+0x5fc>
800047b4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800047b8:	40 3e       	lddsp	lr,sp[0xc]
800047ba:	58 0e       	cp.w	lr,0
800047bc:	c0 80       	breq	800047cc <_vfprintf_r+0x5e8>
800047be:	10 36       	cp.w	r6,r8
800047c0:	c6 94       	brge	80004892 <_vfprintf_r+0x6ae>
800047c2:	fa cc f9 44 	sub	r12,sp,-1724
800047c6:	f8 06 00 36 	add	r6,r12,r6<<0x3
800047ca:	c8 28       	rjmp	800048ce <_vfprintf_r+0x6ea>
800047cc:	ee ca ff ff 	sub	r10,r7,-1
800047d0:	10 37       	cp.w	r7,r8
800047d2:	e0 84 00 81 	brge	800048d4 <_vfprintf_r+0x6f0>
800047d6:	fa cb f9 44 	sub	r11,sp,-1724
800047da:	f6 06 00 36 	add	r6,r11,r6<<0x3
800047de:	c7 78       	rjmp	800048cc <_vfprintf_r+0x6e8>
800047e0:	ed b5 00 06 	bld	r5,0x6
800047e4:	c4 b1       	brne	8000487a <_vfprintf_r+0x696>
800047e6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800047ea:	40 3c       	lddsp	r12,sp[0xc]
800047ec:	58 0c       	cp.w	r12,0
800047ee:	c1 d0       	breq	80004828 <_vfprintf_r+0x644>
800047f0:	10 36       	cp.w	r6,r8
800047f2:	c0 64       	brge	800047fe <_vfprintf_r+0x61a>
800047f4:	fa cb f9 44 	sub	r11,sp,-1724
800047f8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800047fc:	c1 f8       	rjmp	8000483a <_vfprintf_r+0x656>
800047fe:	fa c8 f9 50 	sub	r8,sp,-1712
80004802:	1a d8       	st.w	--sp,r8
80004804:	fa c8 fa b8 	sub	r8,sp,-1352
80004808:	1a d8       	st.w	--sp,r8
8000480a:	fa c8 fb b4 	sub	r8,sp,-1100
8000480e:	1a d8       	st.w	--sp,r8
80004810:	fa c8 f9 40 	sub	r8,sp,-1728
80004814:	fa c9 ff b4 	sub	r9,sp,-76
80004818:	04 9a       	mov	r10,r2
8000481a:	0c 9b       	mov	r11,r6
8000481c:	08 9c       	mov	r12,r4
8000481e:	fe b0 fb 4d 	rcall	80003eb8 <get_arg>
80004822:	2f dd       	sub	sp,-12
80004824:	98 18       	ld.sh	r8,r12[0x2]
80004826:	c2 68       	rjmp	80004872 <_vfprintf_r+0x68e>
80004828:	ee ca ff ff 	sub	r10,r7,-1
8000482c:	10 37       	cp.w	r7,r8
8000482e:	c0 94       	brge	80004840 <_vfprintf_r+0x65c>
80004830:	fa c9 f9 44 	sub	r9,sp,-1724
80004834:	14 97       	mov	r7,r10
80004836:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000483a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000483e:	c1 a8       	rjmp	80004872 <_vfprintf_r+0x68e>
80004840:	41 09       	lddsp	r9,sp[0x40]
80004842:	59 f8       	cp.w	r8,31
80004844:	e0 89 00 13 	brgt	8000486a <_vfprintf_r+0x686>
80004848:	f2 cb ff fc 	sub	r11,r9,-4
8000484c:	51 0b       	stdsp	sp[0x40],r11
8000484e:	72 09       	ld.w	r9,r9[0x0]
80004850:	fa c6 f9 44 	sub	r6,sp,-1724
80004854:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80004858:	2f f8       	sub	r8,-1
8000485a:	f7 49 fd 88 	st.w	r11[-632],r9
8000485e:	fb 48 06 b4 	st.w	sp[1716],r8
80004862:	14 97       	mov	r7,r10
80004864:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004868:	c0 58       	rjmp	80004872 <_vfprintf_r+0x68e>
8000486a:	92 18       	ld.sh	r8,r9[0x2]
8000486c:	14 97       	mov	r7,r10
8000486e:	2f c9       	sub	r9,-4
80004870:	51 09       	stdsp	sp[0x40],r9
80004872:	50 18       	stdsp	sp[0x4],r8
80004874:	bf 58       	asr	r8,0x1f
80004876:	50 08       	stdsp	sp[0x0],r8
80004878:	c4 88       	rjmp	80004908 <_vfprintf_r+0x724>
8000487a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000487e:	40 3c       	lddsp	r12,sp[0xc]
80004880:	58 0c       	cp.w	r12,0
80004882:	c1 d0       	breq	800048bc <_vfprintf_r+0x6d8>
80004884:	10 36       	cp.w	r6,r8
80004886:	c0 64       	brge	80004892 <_vfprintf_r+0x6ae>
80004888:	fa cb f9 44 	sub	r11,sp,-1724
8000488c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004890:	c1 f8       	rjmp	800048ce <_vfprintf_r+0x6ea>
80004892:	fa c8 f9 50 	sub	r8,sp,-1712
80004896:	1a d8       	st.w	--sp,r8
80004898:	fa c8 fa b8 	sub	r8,sp,-1352
8000489c:	0c 9b       	mov	r11,r6
8000489e:	1a d8       	st.w	--sp,r8
800048a0:	fa c8 fb b4 	sub	r8,sp,-1100
800048a4:	04 9a       	mov	r10,r2
800048a6:	1a d8       	st.w	--sp,r8
800048a8:	08 9c       	mov	r12,r4
800048aa:	fa c8 f9 40 	sub	r8,sp,-1728
800048ae:	fa c9 ff b4 	sub	r9,sp,-76
800048b2:	fe b0 fb 03 	rcall	80003eb8 <get_arg>
800048b6:	2f dd       	sub	sp,-12
800048b8:	78 0b       	ld.w	r11,r12[0x0]
800048ba:	c2 48       	rjmp	80004902 <_vfprintf_r+0x71e>
800048bc:	ee ca ff ff 	sub	r10,r7,-1
800048c0:	10 37       	cp.w	r7,r8
800048c2:	c0 94       	brge	800048d4 <_vfprintf_r+0x6f0>
800048c4:	fa c9 f9 44 	sub	r9,sp,-1724
800048c8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800048cc:	14 97       	mov	r7,r10
800048ce:	ec fb fd 88 	ld.w	r11,r6[-632]
800048d2:	c1 88       	rjmp	80004902 <_vfprintf_r+0x71e>
800048d4:	41 09       	lddsp	r9,sp[0x40]
800048d6:	59 f8       	cp.w	r8,31
800048d8:	e0 89 00 11 	brgt	800048fa <_vfprintf_r+0x716>
800048dc:	f2 cb ff fc 	sub	r11,r9,-4
800048e0:	51 0b       	stdsp	sp[0x40],r11
800048e2:	fa c6 f9 44 	sub	r6,sp,-1724
800048e6:	72 0b       	ld.w	r11,r9[0x0]
800048e8:	ec 08 00 39 	add	r9,r6,r8<<0x3
800048ec:	f3 4b fd 88 	st.w	r9[-632],r11
800048f0:	2f f8       	sub	r8,-1
800048f2:	14 97       	mov	r7,r10
800048f4:	fb 48 06 b4 	st.w	sp[1716],r8
800048f8:	c0 58       	rjmp	80004902 <_vfprintf_r+0x71e>
800048fa:	72 0b       	ld.w	r11,r9[0x0]
800048fc:	14 97       	mov	r7,r10
800048fe:	2f c9       	sub	r9,-4
80004900:	51 09       	stdsp	sp[0x40],r9
80004902:	50 1b       	stdsp	sp[0x4],r11
80004904:	bf 5b       	asr	r11,0x1f
80004906:	50 0b       	stdsp	sp[0x0],r11
80004908:	fa ea 00 00 	ld.d	r10,sp[0]
8000490c:	58 0a       	cp.w	r10,0
8000490e:	5c 2b       	cpc	r11
80004910:	c0 e4       	brge	8000492c <_vfprintf_r+0x748>
80004912:	30 08       	mov	r8,0
80004914:	fa ea 00 00 	ld.d	r10,sp[0]
80004918:	30 09       	mov	r9,0
8000491a:	f0 0a 01 0a 	sub	r10,r8,r10
8000491e:	f2 0b 01 4b 	sbc	r11,r9,r11
80004922:	32 d8       	mov	r8,45
80004924:	fa eb 00 00 	st.d	sp[0],r10
80004928:	fb 68 06 bb 	st.b	sp[1723],r8
8000492c:	30 18       	mov	r8,1
8000492e:	e0 8f 06 fa 	bral	80005722 <_vfprintf_r+0x153e>
80004932:	50 a7       	stdsp	sp[0x28],r7
80004934:	50 80       	stdsp	sp[0x20],r0
80004936:	0c 97       	mov	r7,r6
80004938:	04 94       	mov	r4,r2
8000493a:	06 96       	mov	r6,r3
8000493c:	02 92       	mov	r2,r1
8000493e:	40 93       	lddsp	r3,sp[0x24]
80004940:	10 90       	mov	r0,r8
80004942:	40 41       	lddsp	r1,sp[0x10]
80004944:	0e 99       	mov	r9,r7
80004946:	ed b5 00 03 	bld	r5,0x3
8000494a:	c4 11       	brne	800049cc <_vfprintf_r+0x7e8>
8000494c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004950:	40 3a       	lddsp	r10,sp[0xc]
80004952:	58 0a       	cp.w	r10,0
80004954:	c1 90       	breq	80004986 <_vfprintf_r+0x7a2>
80004956:	10 36       	cp.w	r6,r8
80004958:	c6 45       	brlt	80004a20 <_vfprintf_r+0x83c>
8000495a:	fa c8 f9 50 	sub	r8,sp,-1712
8000495e:	1a d8       	st.w	--sp,r8
80004960:	fa c8 fa b8 	sub	r8,sp,-1352
80004964:	1a d8       	st.w	--sp,r8
80004966:	fa c8 fb b4 	sub	r8,sp,-1100
8000496a:	0c 9b       	mov	r11,r6
8000496c:	1a d8       	st.w	--sp,r8
8000496e:	04 9a       	mov	r10,r2
80004970:	fa c8 f9 40 	sub	r8,sp,-1728
80004974:	fa c9 ff b4 	sub	r9,sp,-76
80004978:	08 9c       	mov	r12,r4
8000497a:	fe b0 fa 9f 	rcall	80003eb8 <get_arg>
8000497e:	2f dd       	sub	sp,-12
80004980:	78 16       	ld.w	r6,r12[0x4]
80004982:	50 76       	stdsp	sp[0x1c],r6
80004984:	c4 88       	rjmp	80004a14 <_vfprintf_r+0x830>
80004986:	2f f7       	sub	r7,-1
80004988:	10 39       	cp.w	r9,r8
8000498a:	c0 c4       	brge	800049a2 <_vfprintf_r+0x7be>
8000498c:	fa ce f9 44 	sub	lr,sp,-1724
80004990:	fc 06 00 36 	add	r6,lr,r6<<0x3
80004994:	ec fc fd 8c 	ld.w	r12,r6[-628]
80004998:	50 7c       	stdsp	sp[0x1c],r12
8000499a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000499e:	50 56       	stdsp	sp[0x14],r6
800049a0:	c6 68       	rjmp	80004a6c <_vfprintf_r+0x888>
800049a2:	41 09       	lddsp	r9,sp[0x40]
800049a4:	59 f8       	cp.w	r8,31
800049a6:	e0 89 00 10 	brgt	800049c6 <_vfprintf_r+0x7e2>
800049aa:	f2 ca ff f8 	sub	r10,r9,-8
800049ae:	72 1b       	ld.w	r11,r9[0x4]
800049b0:	51 0a       	stdsp	sp[0x40],r10
800049b2:	72 09       	ld.w	r9,r9[0x0]
800049b4:	fa ca f9 44 	sub	r10,sp,-1724
800049b8:	50 7b       	stdsp	sp[0x1c],r11
800049ba:	50 59       	stdsp	sp[0x14],r9
800049bc:	f4 08 00 39 	add	r9,r10,r8<<0x3
800049c0:	40 5b       	lddsp	r11,sp[0x14]
800049c2:	40 7a       	lddsp	r10,sp[0x1c]
800049c4:	c4 78       	rjmp	80004a52 <_vfprintf_r+0x86e>
800049c6:	72 18       	ld.w	r8,r9[0x4]
800049c8:	50 78       	stdsp	sp[0x1c],r8
800049ca:	c4 c8       	rjmp	80004a62 <_vfprintf_r+0x87e>
800049cc:	fa f8 06 b4 	ld.w	r8,sp[1716]
800049d0:	40 3e       	lddsp	lr,sp[0xc]
800049d2:	58 0e       	cp.w	lr,0
800049d4:	c2 30       	breq	80004a1a <_vfprintf_r+0x836>
800049d6:	10 36       	cp.w	r6,r8
800049d8:	c0 94       	brge	800049ea <_vfprintf_r+0x806>
800049da:	fa cc f9 44 	sub	r12,sp,-1724
800049de:	f8 06 00 36 	add	r6,r12,r6<<0x3
800049e2:	ec fb fd 8c 	ld.w	r11,r6[-628]
800049e6:	50 7b       	stdsp	sp[0x1c],r11
800049e8:	cd 9b       	rjmp	8000499a <_vfprintf_r+0x7b6>
800049ea:	fa c8 f9 50 	sub	r8,sp,-1712
800049ee:	1a d8       	st.w	--sp,r8
800049f0:	fa c8 fa b8 	sub	r8,sp,-1352
800049f4:	04 9a       	mov	r10,r2
800049f6:	1a d8       	st.w	--sp,r8
800049f8:	fa c8 fb b4 	sub	r8,sp,-1100
800049fc:	0c 9b       	mov	r11,r6
800049fe:	1a d8       	st.w	--sp,r8
80004a00:	08 9c       	mov	r12,r4
80004a02:	fa c8 f9 40 	sub	r8,sp,-1728
80004a06:	fa c9 ff b4 	sub	r9,sp,-76
80004a0a:	fe b0 fa 57 	rcall	80003eb8 <get_arg>
80004a0e:	2f dd       	sub	sp,-12
80004a10:	78 1a       	ld.w	r10,r12[0x4]
80004a12:	50 7a       	stdsp	sp[0x1c],r10
80004a14:	78 0c       	ld.w	r12,r12[0x0]
80004a16:	50 5c       	stdsp	sp[0x14],r12
80004a18:	c2 a8       	rjmp	80004a6c <_vfprintf_r+0x888>
80004a1a:	2f f7       	sub	r7,-1
80004a1c:	10 39       	cp.w	r9,r8
80004a1e:	c0 94       	brge	80004a30 <_vfprintf_r+0x84c>
80004a20:	fa c9 f9 44 	sub	r9,sp,-1724
80004a24:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004a28:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80004a2c:	50 78       	stdsp	sp[0x1c],r8
80004a2e:	cb 6b       	rjmp	8000499a <_vfprintf_r+0x7b6>
80004a30:	41 09       	lddsp	r9,sp[0x40]
80004a32:	59 f8       	cp.w	r8,31
80004a34:	e0 89 00 15 	brgt	80004a5e <_vfprintf_r+0x87a>
80004a38:	f2 ca ff f8 	sub	r10,r9,-8
80004a3c:	72 16       	ld.w	r6,r9[0x4]
80004a3e:	72 09       	ld.w	r9,r9[0x0]
80004a40:	51 0a       	stdsp	sp[0x40],r10
80004a42:	50 59       	stdsp	sp[0x14],r9
80004a44:	fa ce f9 44 	sub	lr,sp,-1724
80004a48:	50 76       	stdsp	sp[0x1c],r6
80004a4a:	fc 08 00 39 	add	r9,lr,r8<<0x3
80004a4e:	40 5b       	lddsp	r11,sp[0x14]
80004a50:	0c 9a       	mov	r10,r6
80004a52:	f2 eb fd 88 	st.d	r9[-632],r10
80004a56:	2f f8       	sub	r8,-1
80004a58:	fb 48 06 b4 	st.w	sp[1716],r8
80004a5c:	c0 88       	rjmp	80004a6c <_vfprintf_r+0x888>
80004a5e:	72 1c       	ld.w	r12,r9[0x4]
80004a60:	50 7c       	stdsp	sp[0x1c],r12
80004a62:	f2 c8 ff f8 	sub	r8,r9,-8
80004a66:	51 08       	stdsp	sp[0x40],r8
80004a68:	72 09       	ld.w	r9,r9[0x0]
80004a6a:	50 59       	stdsp	sp[0x14],r9
80004a6c:	40 5b       	lddsp	r11,sp[0x14]
80004a6e:	40 7a       	lddsp	r10,sp[0x1c]
80004a70:	e0 a0 1c d6 	rcall	8000841c <__isinfd>
80004a74:	18 96       	mov	r6,r12
80004a76:	c1 70       	breq	80004aa4 <_vfprintf_r+0x8c0>
80004a78:	30 08       	mov	r8,0
80004a7a:	30 09       	mov	r9,0
80004a7c:	40 5b       	lddsp	r11,sp[0x14]
80004a7e:	40 7a       	lddsp	r10,sp[0x1c]
80004a80:	e0 a0 20 66 	rcall	80008b4c <__avr32_f64_cmp_lt>
80004a84:	c0 40       	breq	80004a8c <_vfprintf_r+0x8a8>
80004a86:	32 d8       	mov	r8,45
80004a88:	fb 68 06 bb 	st.b	sp[1723],r8
80004a8c:	fe c8 af e8 	sub	r8,pc,-20504
80004a90:	fe c6 af e8 	sub	r6,pc,-20504
80004a94:	a7 d5       	cbr	r5,0x7
80004a96:	e0 40 00 47 	cp.w	r0,71
80004a9a:	f0 06 17 a0 	movle	r6,r8
80004a9e:	30 32       	mov	r2,3
80004aa0:	e0 8f 06 ce 	bral	8000583c <_vfprintf_r+0x1658>
80004aa4:	40 5b       	lddsp	r11,sp[0x14]
80004aa6:	40 7a       	lddsp	r10,sp[0x1c]
80004aa8:	e0 a0 1c cf 	rcall	80008446 <__isnand>
80004aac:	c0 e0       	breq	80004ac8 <_vfprintf_r+0x8e4>
80004aae:	50 26       	stdsp	sp[0x8],r6
80004ab0:	fe c8 b0 04 	sub	r8,pc,-20476
80004ab4:	fe c6 b0 04 	sub	r6,pc,-20476
80004ab8:	a7 d5       	cbr	r5,0x7
80004aba:	e0 40 00 47 	cp.w	r0,71
80004abe:	f0 06 17 a0 	movle	r6,r8
80004ac2:	30 32       	mov	r2,3
80004ac4:	e0 8f 06 c2 	bral	80005848 <_vfprintf_r+0x1664>
80004ac8:	40 2a       	lddsp	r10,sp[0x8]
80004aca:	5b fa       	cp.w	r10,-1
80004acc:	c0 41       	brne	80004ad4 <_vfprintf_r+0x8f0>
80004ace:	30 69       	mov	r9,6
80004ad0:	50 29       	stdsp	sp[0x8],r9
80004ad2:	c1 18       	rjmp	80004af4 <_vfprintf_r+0x910>
80004ad4:	e0 40 00 47 	cp.w	r0,71
80004ad8:	5f 09       	sreq	r9
80004ada:	e0 40 00 67 	cp.w	r0,103
80004ade:	5f 08       	sreq	r8
80004ae0:	f3 e8 10 08 	or	r8,r9,r8
80004ae4:	f8 08 18 00 	cp.b	r8,r12
80004ae8:	c0 60       	breq	80004af4 <_vfprintf_r+0x910>
80004aea:	40 28       	lddsp	r8,sp[0x8]
80004aec:	58 08       	cp.w	r8,0
80004aee:	f9 b8 00 01 	moveq	r8,1
80004af2:	50 28       	stdsp	sp[0x8],r8
80004af4:	40 78       	lddsp	r8,sp[0x1c]
80004af6:	40 59       	lddsp	r9,sp[0x14]
80004af8:	fa e9 06 94 	st.d	sp[1684],r8
80004afc:	a9 a5       	sbr	r5,0x8
80004afe:	fa f8 06 94 	ld.w	r8,sp[1684]
80004b02:	58 08       	cp.w	r8,0
80004b04:	c0 65       	brlt	80004b10 <_vfprintf_r+0x92c>
80004b06:	40 5e       	lddsp	lr,sp[0x14]
80004b08:	30 0c       	mov	r12,0
80004b0a:	50 6e       	stdsp	sp[0x18],lr
80004b0c:	50 9c       	stdsp	sp[0x24],r12
80004b0e:	c0 78       	rjmp	80004b1c <_vfprintf_r+0x938>
80004b10:	40 5b       	lddsp	r11,sp[0x14]
80004b12:	32 da       	mov	r10,45
80004b14:	ee 1b 80 00 	eorh	r11,0x8000
80004b18:	50 9a       	stdsp	sp[0x24],r10
80004b1a:	50 6b       	stdsp	sp[0x18],r11
80004b1c:	e0 40 00 46 	cp.w	r0,70
80004b20:	5f 09       	sreq	r9
80004b22:	e0 40 00 66 	cp.w	r0,102
80004b26:	5f 08       	sreq	r8
80004b28:	f3 e8 10 08 	or	r8,r9,r8
80004b2c:	50 48       	stdsp	sp[0x10],r8
80004b2e:	c0 40       	breq	80004b36 <_vfprintf_r+0x952>
80004b30:	40 22       	lddsp	r2,sp[0x8]
80004b32:	30 39       	mov	r9,3
80004b34:	c1 08       	rjmp	80004b54 <_vfprintf_r+0x970>
80004b36:	e0 40 00 45 	cp.w	r0,69
80004b3a:	5f 09       	sreq	r9
80004b3c:	e0 40 00 65 	cp.w	r0,101
80004b40:	5f 08       	sreq	r8
80004b42:	40 22       	lddsp	r2,sp[0x8]
80004b44:	10 49       	or	r9,r8
80004b46:	2f f2       	sub	r2,-1
80004b48:	40 46       	lddsp	r6,sp[0x10]
80004b4a:	ec 09 18 00 	cp.b	r9,r6
80004b4e:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80004b52:	30 29       	mov	r9,2
80004b54:	fa c8 f9 5c 	sub	r8,sp,-1700
80004b58:	1a d8       	st.w	--sp,r8
80004b5a:	fa c8 f9 54 	sub	r8,sp,-1708
80004b5e:	1a d8       	st.w	--sp,r8
80004b60:	fa c8 f9 4c 	sub	r8,sp,-1716
80004b64:	08 9c       	mov	r12,r4
80004b66:	1a d8       	st.w	--sp,r8
80004b68:	04 98       	mov	r8,r2
80004b6a:	40 9b       	lddsp	r11,sp[0x24]
80004b6c:	40 aa       	lddsp	r10,sp[0x28]
80004b6e:	e0 a0 0b c3 	rcall	800062f4 <_dtoa_r>
80004b72:	e0 40 00 47 	cp.w	r0,71
80004b76:	5f 19       	srne	r9
80004b78:	e0 40 00 67 	cp.w	r0,103
80004b7c:	5f 18       	srne	r8
80004b7e:	18 96       	mov	r6,r12
80004b80:	2f dd       	sub	sp,-12
80004b82:	f3 e8 00 08 	and	r8,r9,r8
80004b86:	c0 41       	brne	80004b8e <_vfprintf_r+0x9aa>
80004b88:	ed b5 00 00 	bld	r5,0x0
80004b8c:	c3 01       	brne	80004bec <_vfprintf_r+0xa08>
80004b8e:	ec 02 00 0e 	add	lr,r6,r2
80004b92:	50 3e       	stdsp	sp[0xc],lr
80004b94:	40 4c       	lddsp	r12,sp[0x10]
80004b96:	58 0c       	cp.w	r12,0
80004b98:	c1 50       	breq	80004bc2 <_vfprintf_r+0x9de>
80004b9a:	0d 89       	ld.ub	r9,r6[0x0]
80004b9c:	33 08       	mov	r8,48
80004b9e:	f0 09 18 00 	cp.b	r9,r8
80004ba2:	c0 b1       	brne	80004bb8 <_vfprintf_r+0x9d4>
80004ba4:	30 08       	mov	r8,0
80004ba6:	30 09       	mov	r9,0
80004ba8:	40 6b       	lddsp	r11,sp[0x18]
80004baa:	40 7a       	lddsp	r10,sp[0x1c]
80004bac:	e0 a0 1f 89 	rcall	80008abe <__avr32_f64_cmp_eq>
80004bb0:	fb b2 00 01 	rsubeq	r2,1
80004bb4:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80004bb8:	40 3b       	lddsp	r11,sp[0xc]
80004bba:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004bbe:	10 0b       	add	r11,r8
80004bc0:	50 3b       	stdsp	sp[0xc],r11
80004bc2:	40 6b       	lddsp	r11,sp[0x18]
80004bc4:	30 08       	mov	r8,0
80004bc6:	30 09       	mov	r9,0
80004bc8:	40 7a       	lddsp	r10,sp[0x1c]
80004bca:	e0 a0 1f 7a 	rcall	80008abe <__avr32_f64_cmp_eq>
80004bce:	c0 90       	breq	80004be0 <_vfprintf_r+0x9fc>
80004bd0:	40 3a       	lddsp	r10,sp[0xc]
80004bd2:	fb 4a 06 a4 	st.w	sp[1700],r10
80004bd6:	c0 58       	rjmp	80004be0 <_vfprintf_r+0x9fc>
80004bd8:	10 c9       	st.b	r8++,r9
80004bda:	fb 48 06 a4 	st.w	sp[1700],r8
80004bde:	c0 28       	rjmp	80004be2 <_vfprintf_r+0x9fe>
80004be0:	33 09       	mov	r9,48
80004be2:	fa f8 06 a4 	ld.w	r8,sp[1700]
80004be6:	40 3e       	lddsp	lr,sp[0xc]
80004be8:	1c 38       	cp.w	r8,lr
80004bea:	cf 73       	brcs	80004bd8 <_vfprintf_r+0x9f4>
80004bec:	e0 40 00 47 	cp.w	r0,71
80004bf0:	5f 09       	sreq	r9
80004bf2:	e0 40 00 67 	cp.w	r0,103
80004bf6:	5f 08       	sreq	r8
80004bf8:	f3 e8 10 08 	or	r8,r9,r8
80004bfc:	fa f9 06 a4 	ld.w	r9,sp[1700]
80004c00:	0c 19       	sub	r9,r6
80004c02:	50 69       	stdsp	sp[0x18],r9
80004c04:	58 08       	cp.w	r8,0
80004c06:	c0 b0       	breq	80004c1c <_vfprintf_r+0xa38>
80004c08:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004c0c:	5b d8       	cp.w	r8,-3
80004c0e:	c0 55       	brlt	80004c18 <_vfprintf_r+0xa34>
80004c10:	40 2c       	lddsp	r12,sp[0x8]
80004c12:	18 38       	cp.w	r8,r12
80004c14:	e0 8a 00 6a 	brle	80004ce8 <_vfprintf_r+0xb04>
80004c18:	20 20       	sub	r0,2
80004c1a:	c0 58       	rjmp	80004c24 <_vfprintf_r+0xa40>
80004c1c:	e0 40 00 65 	cp.w	r0,101
80004c20:	e0 89 00 46 	brgt	80004cac <_vfprintf_r+0xac8>
80004c24:	fa fb 06 ac 	ld.w	r11,sp[1708]
80004c28:	fb 60 06 9c 	st.b	sp[1692],r0
80004c2c:	20 1b       	sub	r11,1
80004c2e:	fb 4b 06 ac 	st.w	sp[1708],r11
80004c32:	c0 47       	brpl	80004c3a <_vfprintf_r+0xa56>
80004c34:	5c 3b       	neg	r11
80004c36:	32 d8       	mov	r8,45
80004c38:	c0 28       	rjmp	80004c3c <_vfprintf_r+0xa58>
80004c3a:	32 b8       	mov	r8,43
80004c3c:	fb 68 06 9d 	st.b	sp[1693],r8
80004c40:	58 9b       	cp.w	r11,9
80004c42:	e0 8a 00 1d 	brle	80004c7c <_vfprintf_r+0xa98>
80004c46:	fa c9 fa 35 	sub	r9,sp,-1483
80004c4a:	30 aa       	mov	r10,10
80004c4c:	12 98       	mov	r8,r9
80004c4e:	0e 9c       	mov	r12,r7
80004c50:	0c 92       	mov	r2,r6
80004c52:	f6 0a 0c 06 	divs	r6,r11,r10
80004c56:	0e 9b       	mov	r11,r7
80004c58:	2d 0b       	sub	r11,-48
80004c5a:	10 fb       	st.b	--r8,r11
80004c5c:	0c 9b       	mov	r11,r6
80004c5e:	58 96       	cp.w	r6,9
80004c60:	fe 99 ff f9 	brgt	80004c52 <_vfprintf_r+0xa6e>
80004c64:	2d 0b       	sub	r11,-48
80004c66:	18 97       	mov	r7,r12
80004c68:	04 96       	mov	r6,r2
80004c6a:	10 fb       	st.b	--r8,r11
80004c6c:	fa ca f9 62 	sub	r10,sp,-1694
80004c70:	c0 38       	rjmp	80004c76 <_vfprintf_r+0xa92>
80004c72:	11 3b       	ld.ub	r11,r8++
80004c74:	14 cb       	st.b	r10++,r11
80004c76:	12 38       	cp.w	r8,r9
80004c78:	cf d3       	brcs	80004c72 <_vfprintf_r+0xa8e>
80004c7a:	c0 98       	rjmp	80004c8c <_vfprintf_r+0xaa8>
80004c7c:	2d 0b       	sub	r11,-48
80004c7e:	33 08       	mov	r8,48
80004c80:	fb 6b 06 9f 	st.b	sp[1695],r11
80004c84:	fb 68 06 9e 	st.b	sp[1694],r8
80004c88:	fa ca f9 60 	sub	r10,sp,-1696
80004c8c:	fa c8 f9 64 	sub	r8,sp,-1692
80004c90:	f4 08 01 08 	sub	r8,r10,r8
80004c94:	50 e8       	stdsp	sp[0x38],r8
80004c96:	10 92       	mov	r2,r8
80004c98:	40 6b       	lddsp	r11,sp[0x18]
80004c9a:	16 02       	add	r2,r11
80004c9c:	58 1b       	cp.w	r11,1
80004c9e:	e0 89 00 05 	brgt	80004ca8 <_vfprintf_r+0xac4>
80004ca2:	ed b5 00 00 	bld	r5,0x0
80004ca6:	c3 51       	brne	80004d10 <_vfprintf_r+0xb2c>
80004ca8:	2f f2       	sub	r2,-1
80004caa:	c3 38       	rjmp	80004d10 <_vfprintf_r+0xb2c>
80004cac:	e0 40 00 66 	cp.w	r0,102
80004cb0:	c1 c1       	brne	80004ce8 <_vfprintf_r+0xb04>
80004cb2:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004cb6:	58 02       	cp.w	r2,0
80004cb8:	e0 8a 00 0c 	brle	80004cd0 <_vfprintf_r+0xaec>
80004cbc:	40 2a       	lddsp	r10,sp[0x8]
80004cbe:	58 0a       	cp.w	r10,0
80004cc0:	c0 41       	brne	80004cc8 <_vfprintf_r+0xae4>
80004cc2:	ed b5 00 00 	bld	r5,0x0
80004cc6:	c2 51       	brne	80004d10 <_vfprintf_r+0xb2c>
80004cc8:	2f f2       	sub	r2,-1
80004cca:	40 29       	lddsp	r9,sp[0x8]
80004ccc:	12 02       	add	r2,r9
80004cce:	c0 b8       	rjmp	80004ce4 <_vfprintf_r+0xb00>
80004cd0:	40 28       	lddsp	r8,sp[0x8]
80004cd2:	58 08       	cp.w	r8,0
80004cd4:	c0 61       	brne	80004ce0 <_vfprintf_r+0xafc>
80004cd6:	ed b5 00 00 	bld	r5,0x0
80004cda:	c0 30       	breq	80004ce0 <_vfprintf_r+0xafc>
80004cdc:	30 12       	mov	r2,1
80004cde:	c1 98       	rjmp	80004d10 <_vfprintf_r+0xb2c>
80004ce0:	40 22       	lddsp	r2,sp[0x8]
80004ce2:	2f e2       	sub	r2,-2
80004ce4:	36 60       	mov	r0,102
80004ce6:	c1 58       	rjmp	80004d10 <_vfprintf_r+0xb2c>
80004ce8:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004cec:	40 6e       	lddsp	lr,sp[0x18]
80004cee:	1c 32       	cp.w	r2,lr
80004cf0:	c0 65       	brlt	80004cfc <_vfprintf_r+0xb18>
80004cf2:	ed b5 00 00 	bld	r5,0x0
80004cf6:	f7 b2 00 ff 	subeq	r2,-1
80004cfa:	c0 a8       	rjmp	80004d0e <_vfprintf_r+0xb2a>
80004cfc:	e4 08 11 02 	rsub	r8,r2,2
80004d00:	40 6c       	lddsp	r12,sp[0x18]
80004d02:	58 02       	cp.w	r2,0
80004d04:	f0 02 17 a0 	movle	r2,r8
80004d08:	f9 b2 09 01 	movgt	r2,1
80004d0c:	18 02       	add	r2,r12
80004d0e:	36 70       	mov	r0,103
80004d10:	40 9b       	lddsp	r11,sp[0x24]
80004d12:	58 0b       	cp.w	r11,0
80004d14:	e0 80 05 94 	breq	8000583c <_vfprintf_r+0x1658>
80004d18:	32 d8       	mov	r8,45
80004d1a:	fb 68 06 bb 	st.b	sp[1723],r8
80004d1e:	e0 8f 05 93 	bral	80005844 <_vfprintf_r+0x1660>
80004d22:	50 a7       	stdsp	sp[0x28],r7
80004d24:	04 94       	mov	r4,r2
80004d26:	0c 97       	mov	r7,r6
80004d28:	02 92       	mov	r2,r1
80004d2a:	06 96       	mov	r6,r3
80004d2c:	40 41       	lddsp	r1,sp[0x10]
80004d2e:	40 93       	lddsp	r3,sp[0x24]
80004d30:	0e 99       	mov	r9,r7
80004d32:	ed b5 00 05 	bld	r5,0x5
80004d36:	c4 81       	brne	80004dc6 <_vfprintf_r+0xbe2>
80004d38:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004d3c:	40 3e       	lddsp	lr,sp[0xc]
80004d3e:	58 0e       	cp.w	lr,0
80004d40:	c1 d0       	breq	80004d7a <_vfprintf_r+0xb96>
80004d42:	10 36       	cp.w	r6,r8
80004d44:	c0 64       	brge	80004d50 <_vfprintf_r+0xb6c>
80004d46:	fa cc f9 44 	sub	r12,sp,-1724
80004d4a:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004d4e:	c1 d8       	rjmp	80004d88 <_vfprintf_r+0xba4>
80004d50:	fa c8 f9 50 	sub	r8,sp,-1712
80004d54:	1a d8       	st.w	--sp,r8
80004d56:	fa c8 fa b8 	sub	r8,sp,-1352
80004d5a:	04 9a       	mov	r10,r2
80004d5c:	1a d8       	st.w	--sp,r8
80004d5e:	fa c8 fb b4 	sub	r8,sp,-1100
80004d62:	0c 9b       	mov	r11,r6
80004d64:	1a d8       	st.w	--sp,r8
80004d66:	08 9c       	mov	r12,r4
80004d68:	fa c8 f9 40 	sub	r8,sp,-1728
80004d6c:	fa c9 ff b4 	sub	r9,sp,-76
80004d70:	fe b0 f8 a4 	rcall	80003eb8 <get_arg>
80004d74:	2f dd       	sub	sp,-12
80004d76:	78 0a       	ld.w	r10,r12[0x0]
80004d78:	c2 08       	rjmp	80004db8 <_vfprintf_r+0xbd4>
80004d7a:	2f f7       	sub	r7,-1
80004d7c:	10 39       	cp.w	r9,r8
80004d7e:	c0 84       	brge	80004d8e <_vfprintf_r+0xbaa>
80004d80:	fa cb f9 44 	sub	r11,sp,-1724
80004d84:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004d88:	ec fa fd 88 	ld.w	r10,r6[-632]
80004d8c:	c1 68       	rjmp	80004db8 <_vfprintf_r+0xbd4>
80004d8e:	41 09       	lddsp	r9,sp[0x40]
80004d90:	59 f8       	cp.w	r8,31
80004d92:	e0 89 00 10 	brgt	80004db2 <_vfprintf_r+0xbce>
80004d96:	f2 ca ff fc 	sub	r10,r9,-4
80004d9a:	51 0a       	stdsp	sp[0x40],r10
80004d9c:	fa c6 f9 44 	sub	r6,sp,-1724
80004da0:	72 0a       	ld.w	r10,r9[0x0]
80004da2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004da6:	f3 4a fd 88 	st.w	r9[-632],r10
80004daa:	2f f8       	sub	r8,-1
80004dac:	fb 48 06 b4 	st.w	sp[1716],r8
80004db0:	c0 48       	rjmp	80004db8 <_vfprintf_r+0xbd4>
80004db2:	72 0a       	ld.w	r10,r9[0x0]
80004db4:	2f c9       	sub	r9,-4
80004db6:	51 09       	stdsp	sp[0x40],r9
80004db8:	40 be       	lddsp	lr,sp[0x2c]
80004dba:	1c 98       	mov	r8,lr
80004dbc:	95 1e       	st.w	r10[0x4],lr
80004dbe:	bf 58       	asr	r8,0x1f
80004dc0:	95 08       	st.w	r10[0x0],r8
80004dc2:	fe 9f fa 9f 	bral	80004300 <_vfprintf_r+0x11c>
80004dc6:	ed b5 00 04 	bld	r5,0x4
80004dca:	c4 80       	breq	80004e5a <_vfprintf_r+0xc76>
80004dcc:	e2 15 00 40 	andl	r5,0x40,COH
80004dd0:	c4 50       	breq	80004e5a <_vfprintf_r+0xc76>
80004dd2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004dd6:	40 3c       	lddsp	r12,sp[0xc]
80004dd8:	58 0c       	cp.w	r12,0
80004dda:	c1 d0       	breq	80004e14 <_vfprintf_r+0xc30>
80004ddc:	10 36       	cp.w	r6,r8
80004dde:	c0 64       	brge	80004dea <_vfprintf_r+0xc06>
80004de0:	fa cb f9 44 	sub	r11,sp,-1724
80004de4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004de8:	c1 d8       	rjmp	80004e22 <_vfprintf_r+0xc3e>
80004dea:	fa c8 f9 50 	sub	r8,sp,-1712
80004dee:	1a d8       	st.w	--sp,r8
80004df0:	fa c8 fa b8 	sub	r8,sp,-1352
80004df4:	04 9a       	mov	r10,r2
80004df6:	1a d8       	st.w	--sp,r8
80004df8:	fa c8 fb b4 	sub	r8,sp,-1100
80004dfc:	0c 9b       	mov	r11,r6
80004dfe:	1a d8       	st.w	--sp,r8
80004e00:	08 9c       	mov	r12,r4
80004e02:	fa c8 f9 40 	sub	r8,sp,-1728
80004e06:	fa c9 ff b4 	sub	r9,sp,-76
80004e0a:	fe b0 f8 57 	rcall	80003eb8 <get_arg>
80004e0e:	2f dd       	sub	sp,-12
80004e10:	78 0a       	ld.w	r10,r12[0x0]
80004e12:	c2 08       	rjmp	80004e52 <_vfprintf_r+0xc6e>
80004e14:	2f f7       	sub	r7,-1
80004e16:	10 39       	cp.w	r9,r8
80004e18:	c0 84       	brge	80004e28 <_vfprintf_r+0xc44>
80004e1a:	fa ca f9 44 	sub	r10,sp,-1724
80004e1e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004e22:	ec fa fd 88 	ld.w	r10,r6[-632]
80004e26:	c1 68       	rjmp	80004e52 <_vfprintf_r+0xc6e>
80004e28:	41 09       	lddsp	r9,sp[0x40]
80004e2a:	59 f8       	cp.w	r8,31
80004e2c:	e0 89 00 10 	brgt	80004e4c <_vfprintf_r+0xc68>
80004e30:	f2 ca ff fc 	sub	r10,r9,-4
80004e34:	51 0a       	stdsp	sp[0x40],r10
80004e36:	fa c6 f9 44 	sub	r6,sp,-1724
80004e3a:	72 0a       	ld.w	r10,r9[0x0]
80004e3c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004e40:	f3 4a fd 88 	st.w	r9[-632],r10
80004e44:	2f f8       	sub	r8,-1
80004e46:	fb 48 06 b4 	st.w	sp[1716],r8
80004e4a:	c0 48       	rjmp	80004e52 <_vfprintf_r+0xc6e>
80004e4c:	72 0a       	ld.w	r10,r9[0x0]
80004e4e:	2f c9       	sub	r9,-4
80004e50:	51 09       	stdsp	sp[0x40],r9
80004e52:	40 be       	lddsp	lr,sp[0x2c]
80004e54:	b4 0e       	st.h	r10[0x0],lr
80004e56:	fe 9f fa 55 	bral	80004300 <_vfprintf_r+0x11c>
80004e5a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004e5e:	40 3c       	lddsp	r12,sp[0xc]
80004e60:	58 0c       	cp.w	r12,0
80004e62:	c1 d0       	breq	80004e9c <_vfprintf_r+0xcb8>
80004e64:	10 36       	cp.w	r6,r8
80004e66:	c0 64       	brge	80004e72 <_vfprintf_r+0xc8e>
80004e68:	fa cb f9 44 	sub	r11,sp,-1724
80004e6c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004e70:	c1 d8       	rjmp	80004eaa <_vfprintf_r+0xcc6>
80004e72:	fa c8 f9 50 	sub	r8,sp,-1712
80004e76:	1a d8       	st.w	--sp,r8
80004e78:	fa c8 fa b8 	sub	r8,sp,-1352
80004e7c:	04 9a       	mov	r10,r2
80004e7e:	1a d8       	st.w	--sp,r8
80004e80:	fa c8 fb b4 	sub	r8,sp,-1100
80004e84:	0c 9b       	mov	r11,r6
80004e86:	1a d8       	st.w	--sp,r8
80004e88:	08 9c       	mov	r12,r4
80004e8a:	fa c8 f9 40 	sub	r8,sp,-1728
80004e8e:	fa c9 ff b4 	sub	r9,sp,-76
80004e92:	fe b0 f8 13 	rcall	80003eb8 <get_arg>
80004e96:	2f dd       	sub	sp,-12
80004e98:	78 0a       	ld.w	r10,r12[0x0]
80004e9a:	c2 08       	rjmp	80004eda <_vfprintf_r+0xcf6>
80004e9c:	2f f7       	sub	r7,-1
80004e9e:	10 39       	cp.w	r9,r8
80004ea0:	c0 84       	brge	80004eb0 <_vfprintf_r+0xccc>
80004ea2:	fa ca f9 44 	sub	r10,sp,-1724
80004ea6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004eaa:	ec fa fd 88 	ld.w	r10,r6[-632]
80004eae:	c1 68       	rjmp	80004eda <_vfprintf_r+0xcf6>
80004eb0:	41 09       	lddsp	r9,sp[0x40]
80004eb2:	59 f8       	cp.w	r8,31
80004eb4:	e0 89 00 10 	brgt	80004ed4 <_vfprintf_r+0xcf0>
80004eb8:	f2 ca ff fc 	sub	r10,r9,-4
80004ebc:	51 0a       	stdsp	sp[0x40],r10
80004ebe:	fa c6 f9 44 	sub	r6,sp,-1724
80004ec2:	72 0a       	ld.w	r10,r9[0x0]
80004ec4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004ec8:	f3 4a fd 88 	st.w	r9[-632],r10
80004ecc:	2f f8       	sub	r8,-1
80004ece:	fb 48 06 b4 	st.w	sp[1716],r8
80004ed2:	c0 48       	rjmp	80004eda <_vfprintf_r+0xcf6>
80004ed4:	72 0a       	ld.w	r10,r9[0x0]
80004ed6:	2f c9       	sub	r9,-4
80004ed8:	51 09       	stdsp	sp[0x40],r9
80004eda:	40 be       	lddsp	lr,sp[0x2c]
80004edc:	95 0e       	st.w	r10[0x0],lr
80004ede:	fe 9f fa 11 	bral	80004300 <_vfprintf_r+0x11c>
80004ee2:	50 a7       	stdsp	sp[0x28],r7
80004ee4:	50 80       	stdsp	sp[0x20],r0
80004ee6:	0c 97       	mov	r7,r6
80004ee8:	04 94       	mov	r4,r2
80004eea:	06 96       	mov	r6,r3
80004eec:	02 92       	mov	r2,r1
80004eee:	40 93       	lddsp	r3,sp[0x24]
80004ef0:	10 90       	mov	r0,r8
80004ef2:	40 41       	lddsp	r1,sp[0x10]
80004ef4:	a5 a5       	sbr	r5,0x4
80004ef6:	c0 a8       	rjmp	80004f0a <_vfprintf_r+0xd26>
80004ef8:	50 a7       	stdsp	sp[0x28],r7
80004efa:	50 80       	stdsp	sp[0x20],r0
80004efc:	0c 97       	mov	r7,r6
80004efe:	04 94       	mov	r4,r2
80004f00:	06 96       	mov	r6,r3
80004f02:	02 92       	mov	r2,r1
80004f04:	40 93       	lddsp	r3,sp[0x24]
80004f06:	10 90       	mov	r0,r8
80004f08:	40 41       	lddsp	r1,sp[0x10]
80004f0a:	ed b5 00 05 	bld	r5,0x5
80004f0e:	c5 d1       	brne	80004fc8 <_vfprintf_r+0xde4>
80004f10:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004f14:	40 3c       	lddsp	r12,sp[0xc]
80004f16:	58 0c       	cp.w	r12,0
80004f18:	c2 60       	breq	80004f64 <_vfprintf_r+0xd80>
80004f1a:	10 36       	cp.w	r6,r8
80004f1c:	c0 a4       	brge	80004f30 <_vfprintf_r+0xd4c>
80004f1e:	fa cb f9 44 	sub	r11,sp,-1724
80004f22:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004f26:	ec e8 fd 88 	ld.d	r8,r6[-632]
80004f2a:	fa e9 00 00 	st.d	sp[0],r8
80004f2e:	c1 88       	rjmp	80004f5e <_vfprintf_r+0xd7a>
80004f30:	fa c8 f9 50 	sub	r8,sp,-1712
80004f34:	1a d8       	st.w	--sp,r8
80004f36:	fa c8 fa b8 	sub	r8,sp,-1352
80004f3a:	04 9a       	mov	r10,r2
80004f3c:	1a d8       	st.w	--sp,r8
80004f3e:	0c 9b       	mov	r11,r6
80004f40:	fa c8 fb b4 	sub	r8,sp,-1100
80004f44:	08 9c       	mov	r12,r4
80004f46:	1a d8       	st.w	--sp,r8
80004f48:	fa c8 f9 40 	sub	r8,sp,-1728
80004f4c:	fa c9 ff b4 	sub	r9,sp,-76
80004f50:	fe b0 f7 b4 	rcall	80003eb8 <get_arg>
80004f54:	2f dd       	sub	sp,-12
80004f56:	f8 ea 00 00 	ld.d	r10,r12[0]
80004f5a:	fa eb 00 00 	st.d	sp[0],r10
80004f5e:	30 08       	mov	r8,0
80004f60:	e0 8f 03 de 	bral	8000571c <_vfprintf_r+0x1538>
80004f64:	ee ca ff ff 	sub	r10,r7,-1
80004f68:	10 37       	cp.w	r7,r8
80004f6a:	c0 b4       	brge	80004f80 <_vfprintf_r+0xd9c>
80004f6c:	fa c9 f9 44 	sub	r9,sp,-1724
80004f70:	14 97       	mov	r7,r10
80004f72:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004f76:	ec ea fd 88 	ld.d	r10,r6[-632]
80004f7a:	fa eb 00 00 	st.d	sp[0],r10
80004f7e:	c1 88       	rjmp	80004fae <_vfprintf_r+0xdca>
80004f80:	41 09       	lddsp	r9,sp[0x40]
80004f82:	59 f8       	cp.w	r8,31
80004f84:	e0 89 00 18 	brgt	80004fb4 <_vfprintf_r+0xdd0>
80004f88:	f2 e6 00 00 	ld.d	r6,r9[0]
80004f8c:	f2 cb ff f8 	sub	r11,r9,-8
80004f90:	fa e7 00 00 	st.d	sp[0],r6
80004f94:	51 0b       	stdsp	sp[0x40],r11
80004f96:	fa c6 f9 44 	sub	r6,sp,-1724
80004f9a:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004f9e:	fa e6 00 00 	ld.d	r6,sp[0]
80004fa2:	f2 e7 fd 88 	st.d	r9[-632],r6
80004fa6:	2f f8       	sub	r8,-1
80004fa8:	14 97       	mov	r7,r10
80004faa:	fb 48 06 b4 	st.w	sp[1716],r8
80004fae:	40 38       	lddsp	r8,sp[0xc]
80004fb0:	e0 8f 03 b6 	bral	8000571c <_vfprintf_r+0x1538>
80004fb4:	f2 e6 00 00 	ld.d	r6,r9[0]
80004fb8:	40 38       	lddsp	r8,sp[0xc]
80004fba:	fa e7 00 00 	st.d	sp[0],r6
80004fbe:	2f 89       	sub	r9,-8
80004fc0:	14 97       	mov	r7,r10
80004fc2:	51 09       	stdsp	sp[0x40],r9
80004fc4:	e0 8f 03 ac 	bral	8000571c <_vfprintf_r+0x1538>
80004fc8:	ed b5 00 04 	bld	r5,0x4
80004fcc:	c1 61       	brne	80004ff8 <_vfprintf_r+0xe14>
80004fce:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004fd2:	40 3e       	lddsp	lr,sp[0xc]
80004fd4:	58 0e       	cp.w	lr,0
80004fd6:	c0 80       	breq	80004fe6 <_vfprintf_r+0xe02>
80004fd8:	10 36       	cp.w	r6,r8
80004fda:	c6 74       	brge	800050a8 <_vfprintf_r+0xec4>
80004fdc:	fa cc f9 44 	sub	r12,sp,-1724
80004fe0:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004fe4:	c8 08       	rjmp	800050e4 <_vfprintf_r+0xf00>
80004fe6:	ee ca ff ff 	sub	r10,r7,-1
80004fea:	10 37       	cp.w	r7,r8
80004fec:	c7 f4       	brge	800050ea <_vfprintf_r+0xf06>
80004fee:	fa cb f9 44 	sub	r11,sp,-1724
80004ff2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004ff6:	c7 68       	rjmp	800050e2 <_vfprintf_r+0xefe>
80004ff8:	ed b5 00 06 	bld	r5,0x6
80004ffc:	c4 a1       	brne	80005090 <_vfprintf_r+0xeac>
80004ffe:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005002:	40 3c       	lddsp	r12,sp[0xc]
80005004:	58 0c       	cp.w	r12,0
80005006:	c1 d0       	breq	80005040 <_vfprintf_r+0xe5c>
80005008:	10 36       	cp.w	r6,r8
8000500a:	c0 64       	brge	80005016 <_vfprintf_r+0xe32>
8000500c:	fa cb f9 44 	sub	r11,sp,-1724
80005010:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005014:	c1 f8       	rjmp	80005052 <_vfprintf_r+0xe6e>
80005016:	fa c8 f9 50 	sub	r8,sp,-1712
8000501a:	1a d8       	st.w	--sp,r8
8000501c:	fa c8 fa b8 	sub	r8,sp,-1352
80005020:	1a d8       	st.w	--sp,r8
80005022:	fa c8 fb b4 	sub	r8,sp,-1100
80005026:	1a d8       	st.w	--sp,r8
80005028:	fa c8 f9 40 	sub	r8,sp,-1728
8000502c:	fa c9 ff b4 	sub	r9,sp,-76
80005030:	04 9a       	mov	r10,r2
80005032:	0c 9b       	mov	r11,r6
80005034:	08 9c       	mov	r12,r4
80005036:	fe b0 f7 41 	rcall	80003eb8 <get_arg>
8000503a:	2f dd       	sub	sp,-12
8000503c:	98 18       	ld.sh	r8,r12[0x2]
8000503e:	c2 68       	rjmp	8000508a <_vfprintf_r+0xea6>
80005040:	ee ca ff ff 	sub	r10,r7,-1
80005044:	10 37       	cp.w	r7,r8
80005046:	c0 94       	brge	80005058 <_vfprintf_r+0xe74>
80005048:	fa c9 f9 44 	sub	r9,sp,-1724
8000504c:	14 97       	mov	r7,r10
8000504e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005052:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005056:	c1 a8       	rjmp	8000508a <_vfprintf_r+0xea6>
80005058:	41 09       	lddsp	r9,sp[0x40]
8000505a:	59 f8       	cp.w	r8,31
8000505c:	e0 89 00 13 	brgt	80005082 <_vfprintf_r+0xe9e>
80005060:	f2 cb ff fc 	sub	r11,r9,-4
80005064:	51 0b       	stdsp	sp[0x40],r11
80005066:	72 09       	ld.w	r9,r9[0x0]
80005068:	fa c6 f9 44 	sub	r6,sp,-1724
8000506c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005070:	2f f8       	sub	r8,-1
80005072:	f7 49 fd 88 	st.w	r11[-632],r9
80005076:	fb 48 06 b4 	st.w	sp[1716],r8
8000507a:	14 97       	mov	r7,r10
8000507c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005080:	c0 58       	rjmp	8000508a <_vfprintf_r+0xea6>
80005082:	92 18       	ld.sh	r8,r9[0x2]
80005084:	14 97       	mov	r7,r10
80005086:	2f c9       	sub	r9,-4
80005088:	51 09       	stdsp	sp[0x40],r9
8000508a:	5c 78       	castu.h	r8
8000508c:	50 18       	stdsp	sp[0x4],r8
8000508e:	c4 68       	rjmp	8000511a <_vfprintf_r+0xf36>
80005090:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005094:	40 3c       	lddsp	r12,sp[0xc]
80005096:	58 0c       	cp.w	r12,0
80005098:	c1 d0       	breq	800050d2 <_vfprintf_r+0xeee>
8000509a:	10 36       	cp.w	r6,r8
8000509c:	c0 64       	brge	800050a8 <_vfprintf_r+0xec4>
8000509e:	fa cb f9 44 	sub	r11,sp,-1724
800050a2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800050a6:	c1 f8       	rjmp	800050e4 <_vfprintf_r+0xf00>
800050a8:	fa c8 f9 50 	sub	r8,sp,-1712
800050ac:	1a d8       	st.w	--sp,r8
800050ae:	fa c8 fa b8 	sub	r8,sp,-1352
800050b2:	0c 9b       	mov	r11,r6
800050b4:	1a d8       	st.w	--sp,r8
800050b6:	fa c8 fb b4 	sub	r8,sp,-1100
800050ba:	04 9a       	mov	r10,r2
800050bc:	1a d8       	st.w	--sp,r8
800050be:	08 9c       	mov	r12,r4
800050c0:	fa c8 f9 40 	sub	r8,sp,-1728
800050c4:	fa c9 ff b4 	sub	r9,sp,-76
800050c8:	fe b0 f6 f8 	rcall	80003eb8 <get_arg>
800050cc:	2f dd       	sub	sp,-12
800050ce:	78 0b       	ld.w	r11,r12[0x0]
800050d0:	c2 48       	rjmp	80005118 <_vfprintf_r+0xf34>
800050d2:	ee ca ff ff 	sub	r10,r7,-1
800050d6:	10 37       	cp.w	r7,r8
800050d8:	c0 94       	brge	800050ea <_vfprintf_r+0xf06>
800050da:	fa c9 f9 44 	sub	r9,sp,-1724
800050de:	f2 06 00 36 	add	r6,r9,r6<<0x3
800050e2:	14 97       	mov	r7,r10
800050e4:	ec fb fd 88 	ld.w	r11,r6[-632]
800050e8:	c1 88       	rjmp	80005118 <_vfprintf_r+0xf34>
800050ea:	41 09       	lddsp	r9,sp[0x40]
800050ec:	59 f8       	cp.w	r8,31
800050ee:	e0 89 00 11 	brgt	80005110 <_vfprintf_r+0xf2c>
800050f2:	f2 cb ff fc 	sub	r11,r9,-4
800050f6:	51 0b       	stdsp	sp[0x40],r11
800050f8:	fa c6 f9 44 	sub	r6,sp,-1724
800050fc:	72 0b       	ld.w	r11,r9[0x0]
800050fe:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005102:	f3 4b fd 88 	st.w	r9[-632],r11
80005106:	2f f8       	sub	r8,-1
80005108:	14 97       	mov	r7,r10
8000510a:	fb 48 06 b4 	st.w	sp[1716],r8
8000510e:	c0 58       	rjmp	80005118 <_vfprintf_r+0xf34>
80005110:	72 0b       	ld.w	r11,r9[0x0]
80005112:	14 97       	mov	r7,r10
80005114:	2f c9       	sub	r9,-4
80005116:	51 09       	stdsp	sp[0x40],r9
80005118:	50 1b       	stdsp	sp[0x4],r11
8000511a:	30 0e       	mov	lr,0
8000511c:	50 0e       	stdsp	sp[0x0],lr
8000511e:	1c 98       	mov	r8,lr
80005120:	e0 8f 02 fe 	bral	8000571c <_vfprintf_r+0x1538>
80005124:	50 a7       	stdsp	sp[0x28],r7
80005126:	50 80       	stdsp	sp[0x20],r0
80005128:	0c 97       	mov	r7,r6
8000512a:	04 94       	mov	r4,r2
8000512c:	06 96       	mov	r6,r3
8000512e:	02 92       	mov	r2,r1
80005130:	40 93       	lddsp	r3,sp[0x24]
80005132:	40 41       	lddsp	r1,sp[0x10]
80005134:	0e 99       	mov	r9,r7
80005136:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000513a:	40 3c       	lddsp	r12,sp[0xc]
8000513c:	58 0c       	cp.w	r12,0
8000513e:	c1 d0       	breq	80005178 <_vfprintf_r+0xf94>
80005140:	10 36       	cp.w	r6,r8
80005142:	c0 64       	brge	8000514e <_vfprintf_r+0xf6a>
80005144:	fa cb f9 44 	sub	r11,sp,-1724
80005148:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000514c:	c1 d8       	rjmp	80005186 <_vfprintf_r+0xfa2>
8000514e:	fa c8 f9 50 	sub	r8,sp,-1712
80005152:	1a d8       	st.w	--sp,r8
80005154:	fa c8 fa b8 	sub	r8,sp,-1352
80005158:	1a d8       	st.w	--sp,r8
8000515a:	fa c8 fb b4 	sub	r8,sp,-1100
8000515e:	1a d8       	st.w	--sp,r8
80005160:	fa c9 ff b4 	sub	r9,sp,-76
80005164:	fa c8 f9 40 	sub	r8,sp,-1728
80005168:	04 9a       	mov	r10,r2
8000516a:	0c 9b       	mov	r11,r6
8000516c:	08 9c       	mov	r12,r4
8000516e:	fe b0 f6 a5 	rcall	80003eb8 <get_arg>
80005172:	2f dd       	sub	sp,-12
80005174:	78 09       	ld.w	r9,r12[0x0]
80005176:	c2 18       	rjmp	800051b8 <_vfprintf_r+0xfd4>
80005178:	2f f7       	sub	r7,-1
8000517a:	10 39       	cp.w	r9,r8
8000517c:	c0 84       	brge	8000518c <_vfprintf_r+0xfa8>
8000517e:	fa ca f9 44 	sub	r10,sp,-1724
80005182:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005186:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000518a:	c1 78       	rjmp	800051b8 <_vfprintf_r+0xfd4>
8000518c:	41 09       	lddsp	r9,sp[0x40]
8000518e:	59 f8       	cp.w	r8,31
80005190:	e0 89 00 10 	brgt	800051b0 <_vfprintf_r+0xfcc>
80005194:	f2 ca ff fc 	sub	r10,r9,-4
80005198:	51 0a       	stdsp	sp[0x40],r10
8000519a:	fa c6 f9 44 	sub	r6,sp,-1724
8000519e:	72 09       	ld.w	r9,r9[0x0]
800051a0:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800051a4:	f5 49 fd 88 	st.w	r10[-632],r9
800051a8:	2f f8       	sub	r8,-1
800051aa:	fb 48 06 b4 	st.w	sp[1716],r8
800051ae:	c0 58       	rjmp	800051b8 <_vfprintf_r+0xfd4>
800051b0:	f2 c8 ff fc 	sub	r8,r9,-4
800051b4:	51 08       	stdsp	sp[0x40],r8
800051b6:	72 09       	ld.w	r9,r9[0x0]
800051b8:	33 08       	mov	r8,48
800051ba:	fb 68 06 b8 	st.b	sp[1720],r8
800051be:	37 88       	mov	r8,120
800051c0:	30 0e       	mov	lr,0
800051c2:	fb 68 06 b9 	st.b	sp[1721],r8
800051c6:	fe cc b7 12 	sub	r12,pc,-18670
800051ca:	50 19       	stdsp	sp[0x4],r9
800051cc:	a1 b5       	sbr	r5,0x1
800051ce:	50 0e       	stdsp	sp[0x0],lr
800051d0:	50 dc       	stdsp	sp[0x34],r12
800051d2:	30 28       	mov	r8,2
800051d4:	37 80       	mov	r0,120
800051d6:	e0 8f 02 a3 	bral	8000571c <_vfprintf_r+0x1538>
800051da:	50 a7       	stdsp	sp[0x28],r7
800051dc:	50 80       	stdsp	sp[0x20],r0
800051de:	10 90       	mov	r0,r8
800051e0:	30 08       	mov	r8,0
800051e2:	fb 68 06 bb 	st.b	sp[1723],r8
800051e6:	0c 97       	mov	r7,r6
800051e8:	04 94       	mov	r4,r2
800051ea:	06 96       	mov	r6,r3
800051ec:	02 92       	mov	r2,r1
800051ee:	40 93       	lddsp	r3,sp[0x24]
800051f0:	40 41       	lddsp	r1,sp[0x10]
800051f2:	0e 99       	mov	r9,r7
800051f4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800051f8:	40 3b       	lddsp	r11,sp[0xc]
800051fa:	58 0b       	cp.w	r11,0
800051fc:	c1 d0       	breq	80005236 <_vfprintf_r+0x1052>
800051fe:	10 36       	cp.w	r6,r8
80005200:	c0 64       	brge	8000520c <_vfprintf_r+0x1028>
80005202:	fa ca f9 44 	sub	r10,sp,-1724
80005206:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000520a:	c1 d8       	rjmp	80005244 <_vfprintf_r+0x1060>
8000520c:	fa c8 f9 50 	sub	r8,sp,-1712
80005210:	1a d8       	st.w	--sp,r8
80005212:	fa c8 fa b8 	sub	r8,sp,-1352
80005216:	1a d8       	st.w	--sp,r8
80005218:	fa c8 fb b4 	sub	r8,sp,-1100
8000521c:	0c 9b       	mov	r11,r6
8000521e:	1a d8       	st.w	--sp,r8
80005220:	04 9a       	mov	r10,r2
80005222:	fa c8 f9 40 	sub	r8,sp,-1728
80005226:	fa c9 ff b4 	sub	r9,sp,-76
8000522a:	08 9c       	mov	r12,r4
8000522c:	fe b0 f6 46 	rcall	80003eb8 <get_arg>
80005230:	2f dd       	sub	sp,-12
80005232:	78 06       	ld.w	r6,r12[0x0]
80005234:	c2 08       	rjmp	80005274 <_vfprintf_r+0x1090>
80005236:	2f f7       	sub	r7,-1
80005238:	10 39       	cp.w	r9,r8
8000523a:	c0 84       	brge	8000524a <_vfprintf_r+0x1066>
8000523c:	fa c9 f9 44 	sub	r9,sp,-1724
80005240:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005244:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005248:	c1 68       	rjmp	80005274 <_vfprintf_r+0x1090>
8000524a:	41 09       	lddsp	r9,sp[0x40]
8000524c:	59 f8       	cp.w	r8,31
8000524e:	e0 89 00 10 	brgt	8000526e <_vfprintf_r+0x108a>
80005252:	f2 ca ff fc 	sub	r10,r9,-4
80005256:	51 0a       	stdsp	sp[0x40],r10
80005258:	72 06       	ld.w	r6,r9[0x0]
8000525a:	fa ce f9 44 	sub	lr,sp,-1724
8000525e:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005262:	f3 46 fd 88 	st.w	r9[-632],r6
80005266:	2f f8       	sub	r8,-1
80005268:	fb 48 06 b4 	st.w	sp[1716],r8
8000526c:	c0 48       	rjmp	80005274 <_vfprintf_r+0x1090>
8000526e:	72 06       	ld.w	r6,r9[0x0]
80005270:	2f c9       	sub	r9,-4
80005272:	51 09       	stdsp	sp[0x40],r9
80005274:	40 2c       	lddsp	r12,sp[0x8]
80005276:	58 0c       	cp.w	r12,0
80005278:	c1 05       	brlt	80005298 <_vfprintf_r+0x10b4>
8000527a:	18 9a       	mov	r10,r12
8000527c:	30 0b       	mov	r11,0
8000527e:	0c 9c       	mov	r12,r6
80005280:	e0 a0 14 58 	rcall	80007b30 <memchr>
80005284:	e0 80 02 df 	breq	80005842 <_vfprintf_r+0x165e>
80005288:	f8 06 01 02 	sub	r2,r12,r6
8000528c:	40 2b       	lddsp	r11,sp[0x8]
8000528e:	16 32       	cp.w	r2,r11
80005290:	e0 89 02 d9 	brgt	80005842 <_vfprintf_r+0x165e>
80005294:	e0 8f 02 d4 	bral	8000583c <_vfprintf_r+0x1658>
80005298:	30 0a       	mov	r10,0
8000529a:	0c 9c       	mov	r12,r6
8000529c:	50 2a       	stdsp	sp[0x8],r10
8000529e:	e0 a0 19 2b 	rcall	800084f4 <strlen>
800052a2:	18 92       	mov	r2,r12
800052a4:	e0 8f 02 d2 	bral	80005848 <_vfprintf_r+0x1664>
800052a8:	50 a7       	stdsp	sp[0x28],r7
800052aa:	50 80       	stdsp	sp[0x20],r0
800052ac:	0c 97       	mov	r7,r6
800052ae:	04 94       	mov	r4,r2
800052b0:	06 96       	mov	r6,r3
800052b2:	02 92       	mov	r2,r1
800052b4:	40 93       	lddsp	r3,sp[0x24]
800052b6:	10 90       	mov	r0,r8
800052b8:	40 41       	lddsp	r1,sp[0x10]
800052ba:	a5 a5       	sbr	r5,0x4
800052bc:	c0 a8       	rjmp	800052d0 <_vfprintf_r+0x10ec>
800052be:	50 a7       	stdsp	sp[0x28],r7
800052c0:	50 80       	stdsp	sp[0x20],r0
800052c2:	0c 97       	mov	r7,r6
800052c4:	04 94       	mov	r4,r2
800052c6:	06 96       	mov	r6,r3
800052c8:	02 92       	mov	r2,r1
800052ca:	40 93       	lddsp	r3,sp[0x24]
800052cc:	10 90       	mov	r0,r8
800052ce:	40 41       	lddsp	r1,sp[0x10]
800052d0:	ed b5 00 05 	bld	r5,0x5
800052d4:	c5 61       	brne	80005380 <_vfprintf_r+0x119c>
800052d6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800052da:	40 39       	lddsp	r9,sp[0xc]
800052dc:	58 09       	cp.w	r9,0
800052de:	c2 10       	breq	80005320 <_vfprintf_r+0x113c>
800052e0:	10 36       	cp.w	r6,r8
800052e2:	c0 74       	brge	800052f0 <_vfprintf_r+0x110c>
800052e4:	fa c8 f9 44 	sub	r8,sp,-1724
800052e8:	f0 06 00 36 	add	r6,r8,r6<<0x3
800052ec:	c2 38       	rjmp	80005332 <_vfprintf_r+0x114e>
800052ee:	d7 03       	nop
800052f0:	fa c8 f9 50 	sub	r8,sp,-1712
800052f4:	1a d8       	st.w	--sp,r8
800052f6:	fa c8 fa b8 	sub	r8,sp,-1352
800052fa:	1a d8       	st.w	--sp,r8
800052fc:	fa c8 fb b4 	sub	r8,sp,-1100
80005300:	1a d8       	st.w	--sp,r8
80005302:	fa c8 f9 40 	sub	r8,sp,-1728
80005306:	fa c9 ff b4 	sub	r9,sp,-76
8000530a:	04 9a       	mov	r10,r2
8000530c:	0c 9b       	mov	r11,r6
8000530e:	08 9c       	mov	r12,r4
80005310:	fe b0 f5 d4 	rcall	80003eb8 <get_arg>
80005314:	2f dd       	sub	sp,-12
80005316:	f8 e8 00 00 	ld.d	r8,r12[0]
8000531a:	fa e9 00 00 	st.d	sp[0],r8
8000531e:	c2 e8       	rjmp	8000537a <_vfprintf_r+0x1196>
80005320:	ee ca ff ff 	sub	r10,r7,-1
80005324:	10 37       	cp.w	r7,r8
80005326:	c0 b4       	brge	8000533c <_vfprintf_r+0x1158>
80005328:	fa c8 f9 44 	sub	r8,sp,-1724
8000532c:	14 97       	mov	r7,r10
8000532e:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005332:	ec ea fd 88 	ld.d	r10,r6[-632]
80005336:	fa eb 00 00 	st.d	sp[0],r10
8000533a:	c2 08       	rjmp	8000537a <_vfprintf_r+0x1196>
8000533c:	41 09       	lddsp	r9,sp[0x40]
8000533e:	59 f8       	cp.w	r8,31
80005340:	e0 89 00 16 	brgt	8000536c <_vfprintf_r+0x1188>
80005344:	f2 e6 00 00 	ld.d	r6,r9[0]
80005348:	f2 cb ff f8 	sub	r11,r9,-8
8000534c:	fa e7 00 00 	st.d	sp[0],r6
80005350:	51 0b       	stdsp	sp[0x40],r11
80005352:	fa c6 f9 44 	sub	r6,sp,-1724
80005356:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000535a:	fa e6 00 00 	ld.d	r6,sp[0]
8000535e:	f2 e7 fd 88 	st.d	r9[-632],r6
80005362:	2f f8       	sub	r8,-1
80005364:	14 97       	mov	r7,r10
80005366:	fb 48 06 b4 	st.w	sp[1716],r8
8000536a:	c0 88       	rjmp	8000537a <_vfprintf_r+0x1196>
8000536c:	f2 e6 00 00 	ld.d	r6,r9[0]
80005370:	2f 89       	sub	r9,-8
80005372:	fa e7 00 00 	st.d	sp[0],r6
80005376:	51 09       	stdsp	sp[0x40],r9
80005378:	14 97       	mov	r7,r10
8000537a:	30 18       	mov	r8,1
8000537c:	e0 8f 01 d0 	bral	8000571c <_vfprintf_r+0x1538>
80005380:	ed b5 00 04 	bld	r5,0x4
80005384:	c1 61       	brne	800053b0 <_vfprintf_r+0x11cc>
80005386:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000538a:	40 3e       	lddsp	lr,sp[0xc]
8000538c:	58 0e       	cp.w	lr,0
8000538e:	c0 80       	breq	8000539e <_vfprintf_r+0x11ba>
80005390:	10 36       	cp.w	r6,r8
80005392:	c6 74       	brge	80005460 <_vfprintf_r+0x127c>
80005394:	fa cc f9 44 	sub	r12,sp,-1724
80005398:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000539c:	c8 08       	rjmp	8000549c <_vfprintf_r+0x12b8>
8000539e:	ee ca ff ff 	sub	r10,r7,-1
800053a2:	10 37       	cp.w	r7,r8
800053a4:	c7 f4       	brge	800054a2 <_vfprintf_r+0x12be>
800053a6:	fa cb f9 44 	sub	r11,sp,-1724
800053aa:	f6 06 00 36 	add	r6,r11,r6<<0x3
800053ae:	c7 68       	rjmp	8000549a <_vfprintf_r+0x12b6>
800053b0:	ed b5 00 06 	bld	r5,0x6
800053b4:	c4 a1       	brne	80005448 <_vfprintf_r+0x1264>
800053b6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800053ba:	40 3c       	lddsp	r12,sp[0xc]
800053bc:	58 0c       	cp.w	r12,0
800053be:	c1 d0       	breq	800053f8 <_vfprintf_r+0x1214>
800053c0:	10 36       	cp.w	r6,r8
800053c2:	c0 64       	brge	800053ce <_vfprintf_r+0x11ea>
800053c4:	fa cb f9 44 	sub	r11,sp,-1724
800053c8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800053cc:	c1 f8       	rjmp	8000540a <_vfprintf_r+0x1226>
800053ce:	fa c8 f9 50 	sub	r8,sp,-1712
800053d2:	1a d8       	st.w	--sp,r8
800053d4:	fa c8 fa b8 	sub	r8,sp,-1352
800053d8:	1a d8       	st.w	--sp,r8
800053da:	fa c8 fb b4 	sub	r8,sp,-1100
800053de:	1a d8       	st.w	--sp,r8
800053e0:	fa c8 f9 40 	sub	r8,sp,-1728
800053e4:	fa c9 ff b4 	sub	r9,sp,-76
800053e8:	04 9a       	mov	r10,r2
800053ea:	0c 9b       	mov	r11,r6
800053ec:	08 9c       	mov	r12,r4
800053ee:	fe b0 f5 65 	rcall	80003eb8 <get_arg>
800053f2:	2f dd       	sub	sp,-12
800053f4:	98 18       	ld.sh	r8,r12[0x2]
800053f6:	c2 68       	rjmp	80005442 <_vfprintf_r+0x125e>
800053f8:	ee ca ff ff 	sub	r10,r7,-1
800053fc:	10 37       	cp.w	r7,r8
800053fe:	c0 94       	brge	80005410 <_vfprintf_r+0x122c>
80005400:	fa c9 f9 44 	sub	r9,sp,-1724
80005404:	14 97       	mov	r7,r10
80005406:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000540a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000540e:	c1 a8       	rjmp	80005442 <_vfprintf_r+0x125e>
80005410:	41 09       	lddsp	r9,sp[0x40]
80005412:	59 f8       	cp.w	r8,31
80005414:	e0 89 00 13 	brgt	8000543a <_vfprintf_r+0x1256>
80005418:	f2 cb ff fc 	sub	r11,r9,-4
8000541c:	51 0b       	stdsp	sp[0x40],r11
8000541e:	72 09       	ld.w	r9,r9[0x0]
80005420:	fa c6 f9 44 	sub	r6,sp,-1724
80005424:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005428:	2f f8       	sub	r8,-1
8000542a:	f7 49 fd 88 	st.w	r11[-632],r9
8000542e:	fb 48 06 b4 	st.w	sp[1716],r8
80005432:	14 97       	mov	r7,r10
80005434:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005438:	c0 58       	rjmp	80005442 <_vfprintf_r+0x125e>
8000543a:	92 18       	ld.sh	r8,r9[0x2]
8000543c:	14 97       	mov	r7,r10
8000543e:	2f c9       	sub	r9,-4
80005440:	51 09       	stdsp	sp[0x40],r9
80005442:	5c 78       	castu.h	r8
80005444:	50 18       	stdsp	sp[0x4],r8
80005446:	c4 68       	rjmp	800054d2 <_vfprintf_r+0x12ee>
80005448:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000544c:	40 3c       	lddsp	r12,sp[0xc]
8000544e:	58 0c       	cp.w	r12,0
80005450:	c1 d0       	breq	8000548a <_vfprintf_r+0x12a6>
80005452:	10 36       	cp.w	r6,r8
80005454:	c0 64       	brge	80005460 <_vfprintf_r+0x127c>
80005456:	fa cb f9 44 	sub	r11,sp,-1724
8000545a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000545e:	c1 f8       	rjmp	8000549c <_vfprintf_r+0x12b8>
80005460:	fa c8 f9 50 	sub	r8,sp,-1712
80005464:	1a d8       	st.w	--sp,r8
80005466:	fa c8 fa b8 	sub	r8,sp,-1352
8000546a:	0c 9b       	mov	r11,r6
8000546c:	1a d8       	st.w	--sp,r8
8000546e:	fa c8 fb b4 	sub	r8,sp,-1100
80005472:	04 9a       	mov	r10,r2
80005474:	1a d8       	st.w	--sp,r8
80005476:	08 9c       	mov	r12,r4
80005478:	fa c8 f9 40 	sub	r8,sp,-1728
8000547c:	fa c9 ff b4 	sub	r9,sp,-76
80005480:	fe b0 f5 1c 	rcall	80003eb8 <get_arg>
80005484:	2f dd       	sub	sp,-12
80005486:	78 0b       	ld.w	r11,r12[0x0]
80005488:	c2 48       	rjmp	800054d0 <_vfprintf_r+0x12ec>
8000548a:	ee ca ff ff 	sub	r10,r7,-1
8000548e:	10 37       	cp.w	r7,r8
80005490:	c0 94       	brge	800054a2 <_vfprintf_r+0x12be>
80005492:	fa c9 f9 44 	sub	r9,sp,-1724
80005496:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000549a:	14 97       	mov	r7,r10
8000549c:	ec fb fd 88 	ld.w	r11,r6[-632]
800054a0:	c1 88       	rjmp	800054d0 <_vfprintf_r+0x12ec>
800054a2:	41 09       	lddsp	r9,sp[0x40]
800054a4:	59 f8       	cp.w	r8,31
800054a6:	e0 89 00 11 	brgt	800054c8 <_vfprintf_r+0x12e4>
800054aa:	f2 cb ff fc 	sub	r11,r9,-4
800054ae:	51 0b       	stdsp	sp[0x40],r11
800054b0:	fa c6 f9 44 	sub	r6,sp,-1724
800054b4:	72 0b       	ld.w	r11,r9[0x0]
800054b6:	ec 08 00 39 	add	r9,r6,r8<<0x3
800054ba:	f3 4b fd 88 	st.w	r9[-632],r11
800054be:	2f f8       	sub	r8,-1
800054c0:	14 97       	mov	r7,r10
800054c2:	fb 48 06 b4 	st.w	sp[1716],r8
800054c6:	c0 58       	rjmp	800054d0 <_vfprintf_r+0x12ec>
800054c8:	72 0b       	ld.w	r11,r9[0x0]
800054ca:	14 97       	mov	r7,r10
800054cc:	2f c9       	sub	r9,-4
800054ce:	51 09       	stdsp	sp[0x40],r9
800054d0:	50 1b       	stdsp	sp[0x4],r11
800054d2:	30 0e       	mov	lr,0
800054d4:	30 18       	mov	r8,1
800054d6:	50 0e       	stdsp	sp[0x0],lr
800054d8:	c2 29       	rjmp	8000571c <_vfprintf_r+0x1538>
800054da:	50 a7       	stdsp	sp[0x28],r7
800054dc:	50 80       	stdsp	sp[0x20],r0
800054de:	0c 97       	mov	r7,r6
800054e0:	04 94       	mov	r4,r2
800054e2:	06 96       	mov	r6,r3
800054e4:	02 92       	mov	r2,r1
800054e6:	fe cc ba 32 	sub	r12,pc,-17870
800054ea:	40 93       	lddsp	r3,sp[0x24]
800054ec:	10 90       	mov	r0,r8
800054ee:	40 41       	lddsp	r1,sp[0x10]
800054f0:	50 dc       	stdsp	sp[0x34],r12
800054f2:	ed b5 00 05 	bld	r5,0x5
800054f6:	c5 51       	brne	800055a0 <_vfprintf_r+0x13bc>
800054f8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800054fc:	40 3b       	lddsp	r11,sp[0xc]
800054fe:	58 0b       	cp.w	r11,0
80005500:	c2 20       	breq	80005544 <_vfprintf_r+0x1360>
80005502:	10 36       	cp.w	r6,r8
80005504:	c0 a4       	brge	80005518 <_vfprintf_r+0x1334>
80005506:	fa ca f9 44 	sub	r10,sp,-1724
8000550a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000550e:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005512:	fa e9 00 00 	st.d	sp[0],r8
80005516:	cf 28       	rjmp	800056fa <_vfprintf_r+0x1516>
80005518:	fa c8 f9 50 	sub	r8,sp,-1712
8000551c:	1a d8       	st.w	--sp,r8
8000551e:	fa c8 fa b8 	sub	r8,sp,-1352
80005522:	04 9a       	mov	r10,r2
80005524:	1a d8       	st.w	--sp,r8
80005526:	0c 9b       	mov	r11,r6
80005528:	fa c8 fb b4 	sub	r8,sp,-1100
8000552c:	08 9c       	mov	r12,r4
8000552e:	1a d8       	st.w	--sp,r8
80005530:	fa c8 f9 40 	sub	r8,sp,-1728
80005534:	fa c9 ff b4 	sub	r9,sp,-76
80005538:	fe b0 f4 c0 	rcall	80003eb8 <get_arg>
8000553c:	2f dd       	sub	sp,-12
8000553e:	f8 ea 00 00 	ld.d	r10,r12[0]
80005542:	c0 c8       	rjmp	8000555a <_vfprintf_r+0x1376>
80005544:	ee ca ff ff 	sub	r10,r7,-1
80005548:	10 37       	cp.w	r7,r8
8000554a:	c0 b4       	brge	80005560 <_vfprintf_r+0x137c>
8000554c:	fa c9 f9 44 	sub	r9,sp,-1724
80005550:	14 97       	mov	r7,r10
80005552:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005556:	ec ea fd 88 	ld.d	r10,r6[-632]
8000555a:	fa eb 00 00 	st.d	sp[0],r10
8000555e:	cc e8       	rjmp	800056fa <_vfprintf_r+0x1516>
80005560:	41 09       	lddsp	r9,sp[0x40]
80005562:	59 f8       	cp.w	r8,31
80005564:	e0 89 00 16 	brgt	80005590 <_vfprintf_r+0x13ac>
80005568:	f2 e6 00 00 	ld.d	r6,r9[0]
8000556c:	f2 cb ff f8 	sub	r11,r9,-8
80005570:	fa e7 00 00 	st.d	sp[0],r6
80005574:	51 0b       	stdsp	sp[0x40],r11
80005576:	fa c6 f9 44 	sub	r6,sp,-1724
8000557a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000557e:	fa e6 00 00 	ld.d	r6,sp[0]
80005582:	f2 e7 fd 88 	st.d	r9[-632],r6
80005586:	2f f8       	sub	r8,-1
80005588:	14 97       	mov	r7,r10
8000558a:	fb 48 06 b4 	st.w	sp[1716],r8
8000558e:	cb 68       	rjmp	800056fa <_vfprintf_r+0x1516>
80005590:	f2 e6 00 00 	ld.d	r6,r9[0]
80005594:	2f 89       	sub	r9,-8
80005596:	fa e7 00 00 	st.d	sp[0],r6
8000559a:	51 09       	stdsp	sp[0x40],r9
8000559c:	14 97       	mov	r7,r10
8000559e:	ca e8       	rjmp	800056fa <_vfprintf_r+0x1516>
800055a0:	ed b5 00 04 	bld	r5,0x4
800055a4:	c1 71       	brne	800055d2 <_vfprintf_r+0x13ee>
800055a6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800055aa:	40 3e       	lddsp	lr,sp[0xc]
800055ac:	58 0e       	cp.w	lr,0
800055ae:	c0 80       	breq	800055be <_vfprintf_r+0x13da>
800055b0:	10 36       	cp.w	r6,r8
800055b2:	c6 94       	brge	80005684 <_vfprintf_r+0x14a0>
800055b4:	fa cc f9 44 	sub	r12,sp,-1724
800055b8:	f8 06 00 36 	add	r6,r12,r6<<0x3
800055bc:	c8 28       	rjmp	800056c0 <_vfprintf_r+0x14dc>
800055be:	ee ca ff ff 	sub	r10,r7,-1
800055c2:	10 37       	cp.w	r7,r8
800055c4:	e0 84 00 81 	brge	800056c6 <_vfprintf_r+0x14e2>
800055c8:	fa cb f9 44 	sub	r11,sp,-1724
800055cc:	f6 06 00 36 	add	r6,r11,r6<<0x3
800055d0:	c7 78       	rjmp	800056be <_vfprintf_r+0x14da>
800055d2:	ed b5 00 06 	bld	r5,0x6
800055d6:	c4 b1       	brne	8000566c <_vfprintf_r+0x1488>
800055d8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800055dc:	40 3c       	lddsp	r12,sp[0xc]
800055de:	58 0c       	cp.w	r12,0
800055e0:	c1 d0       	breq	8000561a <_vfprintf_r+0x1436>
800055e2:	10 36       	cp.w	r6,r8
800055e4:	c0 64       	brge	800055f0 <_vfprintf_r+0x140c>
800055e6:	fa cb f9 44 	sub	r11,sp,-1724
800055ea:	f6 06 00 36 	add	r6,r11,r6<<0x3
800055ee:	c1 f8       	rjmp	8000562c <_vfprintf_r+0x1448>
800055f0:	fa c8 f9 50 	sub	r8,sp,-1712
800055f4:	1a d8       	st.w	--sp,r8
800055f6:	fa c8 fa b8 	sub	r8,sp,-1352
800055fa:	1a d8       	st.w	--sp,r8
800055fc:	fa c8 fb b4 	sub	r8,sp,-1100
80005600:	1a d8       	st.w	--sp,r8
80005602:	fa c8 f9 40 	sub	r8,sp,-1728
80005606:	fa c9 ff b4 	sub	r9,sp,-76
8000560a:	04 9a       	mov	r10,r2
8000560c:	0c 9b       	mov	r11,r6
8000560e:	08 9c       	mov	r12,r4
80005610:	fe b0 f4 54 	rcall	80003eb8 <get_arg>
80005614:	2f dd       	sub	sp,-12
80005616:	98 18       	ld.sh	r8,r12[0x2]
80005618:	c2 78       	rjmp	80005666 <_vfprintf_r+0x1482>
8000561a:	ee ca ff ff 	sub	r10,r7,-1
8000561e:	10 37       	cp.w	r7,r8
80005620:	c0 a4       	brge	80005634 <_vfprintf_r+0x1450>
80005622:	fa c9 f9 44 	sub	r9,sp,-1724
80005626:	14 97       	mov	r7,r10
80005628:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000562c:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005630:	c1 b8       	rjmp	80005666 <_vfprintf_r+0x1482>
80005632:	d7 03       	nop
80005634:	41 09       	lddsp	r9,sp[0x40]
80005636:	59 f8       	cp.w	r8,31
80005638:	e0 89 00 13 	brgt	8000565e <_vfprintf_r+0x147a>
8000563c:	f2 cb ff fc 	sub	r11,r9,-4
80005640:	51 0b       	stdsp	sp[0x40],r11
80005642:	72 09       	ld.w	r9,r9[0x0]
80005644:	fa c6 f9 44 	sub	r6,sp,-1724
80005648:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000564c:	2f f8       	sub	r8,-1
8000564e:	f7 49 fd 88 	st.w	r11[-632],r9
80005652:	fb 48 06 b4 	st.w	sp[1716],r8
80005656:	14 97       	mov	r7,r10
80005658:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000565c:	c0 58       	rjmp	80005666 <_vfprintf_r+0x1482>
8000565e:	92 18       	ld.sh	r8,r9[0x2]
80005660:	14 97       	mov	r7,r10
80005662:	2f c9       	sub	r9,-4
80005664:	51 09       	stdsp	sp[0x40],r9
80005666:	5c 78       	castu.h	r8
80005668:	50 18       	stdsp	sp[0x4],r8
8000566a:	c4 68       	rjmp	800056f6 <_vfprintf_r+0x1512>
8000566c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005670:	40 3c       	lddsp	r12,sp[0xc]
80005672:	58 0c       	cp.w	r12,0
80005674:	c1 d0       	breq	800056ae <_vfprintf_r+0x14ca>
80005676:	10 36       	cp.w	r6,r8
80005678:	c0 64       	brge	80005684 <_vfprintf_r+0x14a0>
8000567a:	fa cb f9 44 	sub	r11,sp,-1724
8000567e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005682:	c1 f8       	rjmp	800056c0 <_vfprintf_r+0x14dc>
80005684:	fa c8 f9 50 	sub	r8,sp,-1712
80005688:	1a d8       	st.w	--sp,r8
8000568a:	fa c8 fa b8 	sub	r8,sp,-1352
8000568e:	0c 9b       	mov	r11,r6
80005690:	1a d8       	st.w	--sp,r8
80005692:	fa c8 fb b4 	sub	r8,sp,-1100
80005696:	04 9a       	mov	r10,r2
80005698:	1a d8       	st.w	--sp,r8
8000569a:	08 9c       	mov	r12,r4
8000569c:	fa c8 f9 40 	sub	r8,sp,-1728
800056a0:	fa c9 ff b4 	sub	r9,sp,-76
800056a4:	fe b0 f4 0a 	rcall	80003eb8 <get_arg>
800056a8:	2f dd       	sub	sp,-12
800056aa:	78 0b       	ld.w	r11,r12[0x0]
800056ac:	c2 48       	rjmp	800056f4 <_vfprintf_r+0x1510>
800056ae:	ee ca ff ff 	sub	r10,r7,-1
800056b2:	10 37       	cp.w	r7,r8
800056b4:	c0 94       	brge	800056c6 <_vfprintf_r+0x14e2>
800056b6:	fa c9 f9 44 	sub	r9,sp,-1724
800056ba:	f2 06 00 36 	add	r6,r9,r6<<0x3
800056be:	14 97       	mov	r7,r10
800056c0:	ec fb fd 88 	ld.w	r11,r6[-632]
800056c4:	c1 88       	rjmp	800056f4 <_vfprintf_r+0x1510>
800056c6:	41 09       	lddsp	r9,sp[0x40]
800056c8:	59 f8       	cp.w	r8,31
800056ca:	e0 89 00 11 	brgt	800056ec <_vfprintf_r+0x1508>
800056ce:	f2 cb ff fc 	sub	r11,r9,-4
800056d2:	51 0b       	stdsp	sp[0x40],r11
800056d4:	fa c6 f9 44 	sub	r6,sp,-1724
800056d8:	72 0b       	ld.w	r11,r9[0x0]
800056da:	ec 08 00 39 	add	r9,r6,r8<<0x3
800056de:	f3 4b fd 88 	st.w	r9[-632],r11
800056e2:	2f f8       	sub	r8,-1
800056e4:	14 97       	mov	r7,r10
800056e6:	fb 48 06 b4 	st.w	sp[1716],r8
800056ea:	c0 58       	rjmp	800056f4 <_vfprintf_r+0x1510>
800056ec:	72 0b       	ld.w	r11,r9[0x0]
800056ee:	14 97       	mov	r7,r10
800056f0:	2f c9       	sub	r9,-4
800056f2:	51 09       	stdsp	sp[0x40],r9
800056f4:	50 1b       	stdsp	sp[0x4],r11
800056f6:	30 0e       	mov	lr,0
800056f8:	50 0e       	stdsp	sp[0x0],lr
800056fa:	40 08       	lddsp	r8,sp[0x0]
800056fc:	40 1c       	lddsp	r12,sp[0x4]
800056fe:	18 48       	or	r8,r12
80005700:	5f 19       	srne	r9
80005702:	0a 98       	mov	r8,r5
80005704:	eb e9 00 09 	and	r9,r5,r9
80005708:	a1 b8       	sbr	r8,0x1
8000570a:	58 09       	cp.w	r9,0
8000570c:	c0 70       	breq	8000571a <_vfprintf_r+0x1536>
8000570e:	10 95       	mov	r5,r8
80005710:	fb 60 06 b9 	st.b	sp[1721],r0
80005714:	33 08       	mov	r8,48
80005716:	fb 68 06 b8 	st.b	sp[1720],r8
8000571a:	30 28       	mov	r8,2
8000571c:	30 09       	mov	r9,0
8000571e:	fb 69 06 bb 	st.b	sp[1723],r9
80005722:	0a 99       	mov	r9,r5
80005724:	a7 d9       	cbr	r9,0x7
80005726:	40 2b       	lddsp	r11,sp[0x8]
80005728:	40 16       	lddsp	r6,sp[0x4]
8000572a:	58 0b       	cp.w	r11,0
8000572c:	5f 1a       	srne	r10
8000572e:	f2 05 17 40 	movge	r5,r9
80005732:	fa c2 f9 78 	sub	r2,sp,-1672
80005736:	40 09       	lddsp	r9,sp[0x0]
80005738:	0c 49       	or	r9,r6
8000573a:	5f 19       	srne	r9
8000573c:	f5 e9 10 09 	or	r9,r10,r9
80005740:	c5 c0       	breq	800057f8 <_vfprintf_r+0x1614>
80005742:	30 19       	mov	r9,1
80005744:	f2 08 18 00 	cp.b	r8,r9
80005748:	c0 60       	breq	80005754 <_vfprintf_r+0x1570>
8000574a:	30 29       	mov	r9,2
8000574c:	f2 08 18 00 	cp.b	r8,r9
80005750:	c0 41       	brne	80005758 <_vfprintf_r+0x1574>
80005752:	c3 c8       	rjmp	800057ca <_vfprintf_r+0x15e6>
80005754:	04 96       	mov	r6,r2
80005756:	c3 08       	rjmp	800057b6 <_vfprintf_r+0x15d2>
80005758:	04 96       	mov	r6,r2
8000575a:	fa e8 00 00 	ld.d	r8,sp[0]
8000575e:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80005762:	2d 0a       	sub	r10,-48
80005764:	0c fa       	st.b	--r6,r10
80005766:	f0 0b 16 03 	lsr	r11,r8,0x3
8000576a:	f2 0c 16 03 	lsr	r12,r9,0x3
8000576e:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80005772:	18 99       	mov	r9,r12
80005774:	16 98       	mov	r8,r11
80005776:	58 08       	cp.w	r8,0
80005778:	5c 29       	cpc	r9
8000577a:	cf 21       	brne	8000575e <_vfprintf_r+0x157a>
8000577c:	fa e9 00 00 	st.d	sp[0],r8
80005780:	ed b5 00 00 	bld	r5,0x0
80005784:	c4 51       	brne	8000580e <_vfprintf_r+0x162a>
80005786:	33 09       	mov	r9,48
80005788:	f2 0a 18 00 	cp.b	r10,r9
8000578c:	c4 10       	breq	8000580e <_vfprintf_r+0x162a>
8000578e:	0c f9       	st.b	--r6,r9
80005790:	c3 f8       	rjmp	8000580e <_vfprintf_r+0x162a>
80005792:	fa ea 00 00 	ld.d	r10,sp[0]
80005796:	30 a8       	mov	r8,10
80005798:	30 09       	mov	r9,0
8000579a:	e0 a0 1c cb 	rcall	80009130 <__avr32_umod64>
8000579e:	30 a8       	mov	r8,10
800057a0:	2d 0a       	sub	r10,-48
800057a2:	30 09       	mov	r9,0
800057a4:	ac 8a       	st.b	r6[0x0],r10
800057a6:	fa ea 00 00 	ld.d	r10,sp[0]
800057aa:	e0 a0 1b 91 	rcall	80008ecc <__avr32_udiv64>
800057ae:	16 99       	mov	r9,r11
800057b0:	14 98       	mov	r8,r10
800057b2:	fa e9 00 00 	st.d	sp[0],r8
800057b6:	20 16       	sub	r6,1
800057b8:	fa ea 00 00 	ld.d	r10,sp[0]
800057bc:	58 9a       	cp.w	r10,9
800057be:	5c 2b       	cpc	r11
800057c0:	fe 9b ff e9 	brhi	80005792 <_vfprintf_r+0x15ae>
800057c4:	1b f8       	ld.ub	r8,sp[0x7]
800057c6:	2d 08       	sub	r8,-48
800057c8:	c2 08       	rjmp	80005808 <_vfprintf_r+0x1624>
800057ca:	04 96       	mov	r6,r2
800057cc:	fa e8 00 00 	ld.d	r8,sp[0]
800057d0:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
800057d4:	40 de       	lddsp	lr,sp[0x34]
800057d6:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
800057da:	0c fa       	st.b	--r6,r10
800057dc:	f2 0b 16 04 	lsr	r11,r9,0x4
800057e0:	f0 0a 16 04 	lsr	r10,r8,0x4
800057e4:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
800057e8:	16 99       	mov	r9,r11
800057ea:	14 98       	mov	r8,r10
800057ec:	58 08       	cp.w	r8,0
800057ee:	5c 29       	cpc	r9
800057f0:	cf 01       	brne	800057d0 <_vfprintf_r+0x15ec>
800057f2:	fa e9 00 00 	st.d	sp[0],r8
800057f6:	c0 c8       	rjmp	8000580e <_vfprintf_r+0x162a>
800057f8:	58 08       	cp.w	r8,0
800057fa:	c0 91       	brne	8000580c <_vfprintf_r+0x1628>
800057fc:	ed b5 00 00 	bld	r5,0x0
80005800:	c0 61       	brne	8000580c <_vfprintf_r+0x1628>
80005802:	fa c6 f9 79 	sub	r6,sp,-1671
80005806:	33 08       	mov	r8,48
80005808:	ac 88       	st.b	r6[0x0],r8
8000580a:	c0 28       	rjmp	8000580e <_vfprintf_r+0x162a>
8000580c:	04 96       	mov	r6,r2
8000580e:	0c 12       	sub	r2,r6
80005810:	c1 c8       	rjmp	80005848 <_vfprintf_r+0x1664>
80005812:	50 a7       	stdsp	sp[0x28],r7
80005814:	50 80       	stdsp	sp[0x20],r0
80005816:	40 93       	lddsp	r3,sp[0x24]
80005818:	0c 97       	mov	r7,r6
8000581a:	10 90       	mov	r0,r8
8000581c:	04 94       	mov	r4,r2
8000581e:	40 41       	lddsp	r1,sp[0x10]
80005820:	58 08       	cp.w	r8,0
80005822:	e0 80 04 4f 	breq	800060c0 <_vfprintf_r+0x1edc>
80005826:	fb 68 06 60 	st.b	sp[1632],r8
8000582a:	30 0c       	mov	r12,0
8000582c:	30 08       	mov	r8,0
8000582e:	30 12       	mov	r2,1
80005830:	fb 68 06 bb 	st.b	sp[1723],r8
80005834:	50 2c       	stdsp	sp[0x8],r12
80005836:	fa c6 f9 a0 	sub	r6,sp,-1632
8000583a:	c0 78       	rjmp	80005848 <_vfprintf_r+0x1664>
8000583c:	30 0b       	mov	r11,0
8000583e:	50 2b       	stdsp	sp[0x8],r11
80005840:	c0 48       	rjmp	80005848 <_vfprintf_r+0x1664>
80005842:	40 22       	lddsp	r2,sp[0x8]
80005844:	30 0a       	mov	r10,0
80005846:	50 2a       	stdsp	sp[0x8],r10
80005848:	40 29       	lddsp	r9,sp[0x8]
8000584a:	e4 09 0c 49 	max	r9,r2,r9
8000584e:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005852:	50 39       	stdsp	sp[0xc],r9
80005854:	0a 9e       	mov	lr,r5
80005856:	30 09       	mov	r9,0
80005858:	e2 1e 00 02 	andl	lr,0x2,COH
8000585c:	f2 08 18 00 	cp.b	r8,r9
80005860:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80005864:	f7 b8 01 ff 	subne	r8,-1
80005868:	fb f8 1a 03 	st.wne	sp[0xc],r8
8000586c:	0a 9b       	mov	r11,r5
8000586e:	58 0e       	cp.w	lr,0
80005870:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80005874:	f7 bc 01 fe 	subne	r12,-2
80005878:	fb fc 1a 03 	st.wne	sp[0xc],r12
8000587c:	e2 1b 00 84 	andl	r11,0x84,COH
80005880:	50 fe       	stdsp	sp[0x3c],lr
80005882:	50 9b       	stdsp	sp[0x24],r11
80005884:	c4 71       	brne	80005912 <_vfprintf_r+0x172e>
80005886:	40 8a       	lddsp	r10,sp[0x20]
80005888:	40 39       	lddsp	r9,sp[0xc]
8000588a:	12 1a       	sub	r10,r9
8000588c:	50 4a       	stdsp	sp[0x10],r10
8000588e:	58 0a       	cp.w	r10,0
80005890:	e0 89 00 20 	brgt	800058d0 <_vfprintf_r+0x16ec>
80005894:	c3 f8       	rjmp	80005912 <_vfprintf_r+0x172e>
80005896:	2f 09       	sub	r9,-16
80005898:	2f f8       	sub	r8,-1
8000589a:	fe ce bd ce 	sub	lr,pc,-16946
8000589e:	31 0c       	mov	r12,16
800058a0:	fb 49 06 90 	st.w	sp[1680],r9
800058a4:	87 0e       	st.w	r3[0x0],lr
800058a6:	87 1c       	st.w	r3[0x4],r12
800058a8:	fb 48 06 8c 	st.w	sp[1676],r8
800058ac:	58 78       	cp.w	r8,7
800058ae:	e0 89 00 04 	brgt	800058b6 <_vfprintf_r+0x16d2>
800058b2:	2f 83       	sub	r3,-8
800058b4:	c0 b8       	rjmp	800058ca <_vfprintf_r+0x16e6>
800058b6:	fa ca f9 78 	sub	r10,sp,-1672
800058ba:	02 9b       	mov	r11,r1
800058bc:	08 9c       	mov	r12,r4
800058be:	fe b0 f4 85 	rcall	800041c8 <__sprint_r>
800058c2:	e0 81 04 10 	brne	800060e2 <_vfprintf_r+0x1efe>
800058c6:	fa c3 f9 e0 	sub	r3,sp,-1568
800058ca:	40 4b       	lddsp	r11,sp[0x10]
800058cc:	21 0b       	sub	r11,16
800058ce:	50 4b       	stdsp	sp[0x10],r11
800058d0:	fa f9 06 90 	ld.w	r9,sp[1680]
800058d4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800058d8:	fe ca be 0c 	sub	r10,pc,-16884
800058dc:	40 4e       	lddsp	lr,sp[0x10]
800058de:	59 0e       	cp.w	lr,16
800058e0:	fe 99 ff db 	brgt	80005896 <_vfprintf_r+0x16b2>
800058e4:	1c 09       	add	r9,lr
800058e6:	2f f8       	sub	r8,-1
800058e8:	87 0a       	st.w	r3[0x0],r10
800058ea:	fb 49 06 90 	st.w	sp[1680],r9
800058ee:	87 1e       	st.w	r3[0x4],lr
800058f0:	fb 48 06 8c 	st.w	sp[1676],r8
800058f4:	58 78       	cp.w	r8,7
800058f6:	e0 89 00 04 	brgt	800058fe <_vfprintf_r+0x171a>
800058fa:	2f 83       	sub	r3,-8
800058fc:	c0 b8       	rjmp	80005912 <_vfprintf_r+0x172e>
800058fe:	fa ca f9 78 	sub	r10,sp,-1672
80005902:	02 9b       	mov	r11,r1
80005904:	08 9c       	mov	r12,r4
80005906:	fe b0 f4 61 	rcall	800041c8 <__sprint_r>
8000590a:	e0 81 03 ec 	brne	800060e2 <_vfprintf_r+0x1efe>
8000590e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005912:	30 09       	mov	r9,0
80005914:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005918:	f2 08 18 00 	cp.b	r8,r9
8000591c:	c1 f0       	breq	8000595a <_vfprintf_r+0x1776>
8000591e:	fa f8 06 90 	ld.w	r8,sp[1680]
80005922:	fa c9 f9 45 	sub	r9,sp,-1723
80005926:	2f f8       	sub	r8,-1
80005928:	87 09       	st.w	r3[0x0],r9
8000592a:	fb 48 06 90 	st.w	sp[1680],r8
8000592e:	30 19       	mov	r9,1
80005930:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005934:	87 19       	st.w	r3[0x4],r9
80005936:	2f f8       	sub	r8,-1
80005938:	fb 48 06 8c 	st.w	sp[1676],r8
8000593c:	58 78       	cp.w	r8,7
8000593e:	e0 89 00 04 	brgt	80005946 <_vfprintf_r+0x1762>
80005942:	2f 83       	sub	r3,-8
80005944:	c0 b8       	rjmp	8000595a <_vfprintf_r+0x1776>
80005946:	fa ca f9 78 	sub	r10,sp,-1672
8000594a:	02 9b       	mov	r11,r1
8000594c:	08 9c       	mov	r12,r4
8000594e:	fe b0 f4 3d 	rcall	800041c8 <__sprint_r>
80005952:	e0 81 03 c8 	brne	800060e2 <_vfprintf_r+0x1efe>
80005956:	fa c3 f9 e0 	sub	r3,sp,-1568
8000595a:	40 fc       	lddsp	r12,sp[0x3c]
8000595c:	58 0c       	cp.w	r12,0
8000595e:	c1 f0       	breq	8000599c <_vfprintf_r+0x17b8>
80005960:	fa f8 06 90 	ld.w	r8,sp[1680]
80005964:	fa c9 f9 48 	sub	r9,sp,-1720
80005968:	2f e8       	sub	r8,-2
8000596a:	87 09       	st.w	r3[0x0],r9
8000596c:	fb 48 06 90 	st.w	sp[1680],r8
80005970:	30 29       	mov	r9,2
80005972:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005976:	87 19       	st.w	r3[0x4],r9
80005978:	2f f8       	sub	r8,-1
8000597a:	fb 48 06 8c 	st.w	sp[1676],r8
8000597e:	58 78       	cp.w	r8,7
80005980:	e0 89 00 04 	brgt	80005988 <_vfprintf_r+0x17a4>
80005984:	2f 83       	sub	r3,-8
80005986:	c0 b8       	rjmp	8000599c <_vfprintf_r+0x17b8>
80005988:	fa ca f9 78 	sub	r10,sp,-1672
8000598c:	02 9b       	mov	r11,r1
8000598e:	08 9c       	mov	r12,r4
80005990:	fe b0 f4 1c 	rcall	800041c8 <__sprint_r>
80005994:	e0 81 03 a7 	brne	800060e2 <_vfprintf_r+0x1efe>
80005998:	fa c3 f9 e0 	sub	r3,sp,-1568
8000599c:	40 9b       	lddsp	r11,sp[0x24]
8000599e:	e0 4b 00 80 	cp.w	r11,128
800059a2:	c4 71       	brne	80005a30 <_vfprintf_r+0x184c>
800059a4:	40 8a       	lddsp	r10,sp[0x20]
800059a6:	40 39       	lddsp	r9,sp[0xc]
800059a8:	12 1a       	sub	r10,r9
800059aa:	50 4a       	stdsp	sp[0x10],r10
800059ac:	58 0a       	cp.w	r10,0
800059ae:	e0 89 00 20 	brgt	800059ee <_vfprintf_r+0x180a>
800059b2:	c3 f8       	rjmp	80005a30 <_vfprintf_r+0x184c>
800059b4:	2f 09       	sub	r9,-16
800059b6:	2f f8       	sub	r8,-1
800059b8:	fe ce be dc 	sub	lr,pc,-16676
800059bc:	31 0c       	mov	r12,16
800059be:	fb 49 06 90 	st.w	sp[1680],r9
800059c2:	87 0e       	st.w	r3[0x0],lr
800059c4:	87 1c       	st.w	r3[0x4],r12
800059c6:	fb 48 06 8c 	st.w	sp[1676],r8
800059ca:	58 78       	cp.w	r8,7
800059cc:	e0 89 00 04 	brgt	800059d4 <_vfprintf_r+0x17f0>
800059d0:	2f 83       	sub	r3,-8
800059d2:	c0 b8       	rjmp	800059e8 <_vfprintf_r+0x1804>
800059d4:	fa ca f9 78 	sub	r10,sp,-1672
800059d8:	02 9b       	mov	r11,r1
800059da:	08 9c       	mov	r12,r4
800059dc:	fe b0 f3 f6 	rcall	800041c8 <__sprint_r>
800059e0:	e0 81 03 81 	brne	800060e2 <_vfprintf_r+0x1efe>
800059e4:	fa c3 f9 e0 	sub	r3,sp,-1568
800059e8:	40 4b       	lddsp	r11,sp[0x10]
800059ea:	21 0b       	sub	r11,16
800059ec:	50 4b       	stdsp	sp[0x10],r11
800059ee:	fa f9 06 90 	ld.w	r9,sp[1680]
800059f2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800059f6:	fe ca bf 1a 	sub	r10,pc,-16614
800059fa:	40 4e       	lddsp	lr,sp[0x10]
800059fc:	59 0e       	cp.w	lr,16
800059fe:	fe 99 ff db 	brgt	800059b4 <_vfprintf_r+0x17d0>
80005a02:	1c 09       	add	r9,lr
80005a04:	2f f8       	sub	r8,-1
80005a06:	87 0a       	st.w	r3[0x0],r10
80005a08:	fb 49 06 90 	st.w	sp[1680],r9
80005a0c:	87 1e       	st.w	r3[0x4],lr
80005a0e:	fb 48 06 8c 	st.w	sp[1676],r8
80005a12:	58 78       	cp.w	r8,7
80005a14:	e0 89 00 04 	brgt	80005a1c <_vfprintf_r+0x1838>
80005a18:	2f 83       	sub	r3,-8
80005a1a:	c0 b8       	rjmp	80005a30 <_vfprintf_r+0x184c>
80005a1c:	fa ca f9 78 	sub	r10,sp,-1672
80005a20:	02 9b       	mov	r11,r1
80005a22:	08 9c       	mov	r12,r4
80005a24:	fe b0 f3 d2 	rcall	800041c8 <__sprint_r>
80005a28:	e0 81 03 5d 	brne	800060e2 <_vfprintf_r+0x1efe>
80005a2c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005a30:	40 2c       	lddsp	r12,sp[0x8]
80005a32:	04 1c       	sub	r12,r2
80005a34:	50 2c       	stdsp	sp[0x8],r12
80005a36:	58 0c       	cp.w	r12,0
80005a38:	e0 89 00 20 	brgt	80005a78 <_vfprintf_r+0x1894>
80005a3c:	c3 f8       	rjmp	80005aba <_vfprintf_r+0x18d6>
80005a3e:	2f 09       	sub	r9,-16
80005a40:	2f f8       	sub	r8,-1
80005a42:	fe cb bf 66 	sub	r11,pc,-16538
80005a46:	31 0a       	mov	r10,16
80005a48:	fb 49 06 90 	st.w	sp[1680],r9
80005a4c:	87 0b       	st.w	r3[0x0],r11
80005a4e:	87 1a       	st.w	r3[0x4],r10
80005a50:	fb 48 06 8c 	st.w	sp[1676],r8
80005a54:	58 78       	cp.w	r8,7
80005a56:	e0 89 00 04 	brgt	80005a5e <_vfprintf_r+0x187a>
80005a5a:	2f 83       	sub	r3,-8
80005a5c:	c0 b8       	rjmp	80005a72 <_vfprintf_r+0x188e>
80005a5e:	fa ca f9 78 	sub	r10,sp,-1672
80005a62:	02 9b       	mov	r11,r1
80005a64:	08 9c       	mov	r12,r4
80005a66:	fe b0 f3 b1 	rcall	800041c8 <__sprint_r>
80005a6a:	e0 81 03 3c 	brne	800060e2 <_vfprintf_r+0x1efe>
80005a6e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005a72:	40 29       	lddsp	r9,sp[0x8]
80005a74:	21 09       	sub	r9,16
80005a76:	50 29       	stdsp	sp[0x8],r9
80005a78:	fa f9 06 90 	ld.w	r9,sp[1680]
80005a7c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005a80:	fe ca bf a4 	sub	r10,pc,-16476
80005a84:	40 2e       	lddsp	lr,sp[0x8]
80005a86:	59 0e       	cp.w	lr,16
80005a88:	fe 99 ff db 	brgt	80005a3e <_vfprintf_r+0x185a>
80005a8c:	1c 09       	add	r9,lr
80005a8e:	2f f8       	sub	r8,-1
80005a90:	87 0a       	st.w	r3[0x0],r10
80005a92:	fb 49 06 90 	st.w	sp[1680],r9
80005a96:	87 1e       	st.w	r3[0x4],lr
80005a98:	fb 48 06 8c 	st.w	sp[1676],r8
80005a9c:	58 78       	cp.w	r8,7
80005a9e:	e0 89 00 04 	brgt	80005aa6 <_vfprintf_r+0x18c2>
80005aa2:	2f 83       	sub	r3,-8
80005aa4:	c0 b8       	rjmp	80005aba <_vfprintf_r+0x18d6>
80005aa6:	fa ca f9 78 	sub	r10,sp,-1672
80005aaa:	02 9b       	mov	r11,r1
80005aac:	08 9c       	mov	r12,r4
80005aae:	fe b0 f3 8d 	rcall	800041c8 <__sprint_r>
80005ab2:	e0 81 03 18 	brne	800060e2 <_vfprintf_r+0x1efe>
80005ab6:	fa c3 f9 e0 	sub	r3,sp,-1568
80005aba:	ed b5 00 08 	bld	r5,0x8
80005abe:	c0 b0       	breq	80005ad4 <_vfprintf_r+0x18f0>
80005ac0:	fa f8 06 90 	ld.w	r8,sp[1680]
80005ac4:	87 12       	st.w	r3[0x4],r2
80005ac6:	87 06       	st.w	r3[0x0],r6
80005ac8:	f0 02 00 02 	add	r2,r8,r2
80005acc:	fb 42 06 90 	st.w	sp[1680],r2
80005ad0:	e0 8f 01 d4 	bral	80005e78 <_vfprintf_r+0x1c94>
80005ad4:	e0 40 00 65 	cp.w	r0,101
80005ad8:	e0 8a 01 d6 	brle	80005e84 <_vfprintf_r+0x1ca0>
80005adc:	30 08       	mov	r8,0
80005ade:	30 09       	mov	r9,0
80005ae0:	40 5b       	lddsp	r11,sp[0x14]
80005ae2:	40 7a       	lddsp	r10,sp[0x1c]
80005ae4:	e0 a0 17 ed 	rcall	80008abe <__avr32_f64_cmp_eq>
80005ae8:	c7 90       	breq	80005bda <_vfprintf_r+0x19f6>
80005aea:	fa f8 06 90 	ld.w	r8,sp[1680]
80005aee:	fe c9 c0 26 	sub	r9,pc,-16346
80005af2:	2f f8       	sub	r8,-1
80005af4:	87 09       	st.w	r3[0x0],r9
80005af6:	fb 48 06 90 	st.w	sp[1680],r8
80005afa:	30 19       	mov	r9,1
80005afc:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b00:	87 19       	st.w	r3[0x4],r9
80005b02:	2f f8       	sub	r8,-1
80005b04:	fb 48 06 8c 	st.w	sp[1676],r8
80005b08:	58 78       	cp.w	r8,7
80005b0a:	e0 89 00 05 	brgt	80005b14 <_vfprintf_r+0x1930>
80005b0e:	2f 83       	sub	r3,-8
80005b10:	c0 c8       	rjmp	80005b28 <_vfprintf_r+0x1944>
80005b12:	d7 03       	nop
80005b14:	fa ca f9 78 	sub	r10,sp,-1672
80005b18:	02 9b       	mov	r11,r1
80005b1a:	08 9c       	mov	r12,r4
80005b1c:	fe b0 f3 56 	rcall	800041c8 <__sprint_r>
80005b20:	e0 81 02 e1 	brne	800060e2 <_vfprintf_r+0x1efe>
80005b24:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b28:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005b2c:	40 6c       	lddsp	r12,sp[0x18]
80005b2e:	18 38       	cp.w	r8,r12
80005b30:	c0 55       	brlt	80005b3a <_vfprintf_r+0x1956>
80005b32:	ed b5 00 00 	bld	r5,0x0
80005b36:	e0 81 02 6b 	brne	8000600c <_vfprintf_r+0x1e28>
80005b3a:	fa f8 06 90 	ld.w	r8,sp[1680]
80005b3e:	2f f8       	sub	r8,-1
80005b40:	40 cb       	lddsp	r11,sp[0x30]
80005b42:	fb 48 06 90 	st.w	sp[1680],r8
80005b46:	30 19       	mov	r9,1
80005b48:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b4c:	87 0b       	st.w	r3[0x0],r11
80005b4e:	2f f8       	sub	r8,-1
80005b50:	87 19       	st.w	r3[0x4],r9
80005b52:	fb 48 06 8c 	st.w	sp[1676],r8
80005b56:	58 78       	cp.w	r8,7
80005b58:	e0 89 00 04 	brgt	80005b60 <_vfprintf_r+0x197c>
80005b5c:	2f 83       	sub	r3,-8
80005b5e:	c0 b8       	rjmp	80005b74 <_vfprintf_r+0x1990>
80005b60:	fa ca f9 78 	sub	r10,sp,-1672
80005b64:	02 9b       	mov	r11,r1
80005b66:	08 9c       	mov	r12,r4
80005b68:	fe b0 f3 30 	rcall	800041c8 <__sprint_r>
80005b6c:	e0 81 02 bb 	brne	800060e2 <_vfprintf_r+0x1efe>
80005b70:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b74:	40 66       	lddsp	r6,sp[0x18]
80005b76:	20 16       	sub	r6,1
80005b78:	58 06       	cp.w	r6,0
80005b7a:	e0 89 00 1d 	brgt	80005bb4 <_vfprintf_r+0x19d0>
80005b7e:	e0 8f 02 47 	bral	8000600c <_vfprintf_r+0x1e28>
80005b82:	2f 09       	sub	r9,-16
80005b84:	2f f8       	sub	r8,-1
80005b86:	fb 49 06 90 	st.w	sp[1680],r9
80005b8a:	87 02       	st.w	r3[0x0],r2
80005b8c:	87 10       	st.w	r3[0x4],r0
80005b8e:	fb 48 06 8c 	st.w	sp[1676],r8
80005b92:	58 78       	cp.w	r8,7
80005b94:	e0 89 00 04 	brgt	80005b9c <_vfprintf_r+0x19b8>
80005b98:	2f 83       	sub	r3,-8
80005b9a:	c0 b8       	rjmp	80005bb0 <_vfprintf_r+0x19cc>
80005b9c:	fa ca f9 78 	sub	r10,sp,-1672
80005ba0:	02 9b       	mov	r11,r1
80005ba2:	08 9c       	mov	r12,r4
80005ba4:	fe b0 f3 12 	rcall	800041c8 <__sprint_r>
80005ba8:	e0 81 02 9d 	brne	800060e2 <_vfprintf_r+0x1efe>
80005bac:	fa c3 f9 e0 	sub	r3,sp,-1568
80005bb0:	21 06       	sub	r6,16
80005bb2:	c0 48       	rjmp	80005bba <_vfprintf_r+0x19d6>
80005bb4:	fe c2 c0 d8 	sub	r2,pc,-16168
80005bb8:	31 00       	mov	r0,16
80005bba:	fa f9 06 90 	ld.w	r9,sp[1680]
80005bbe:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005bc2:	fe ca c0 e6 	sub	r10,pc,-16154
80005bc6:	59 06       	cp.w	r6,16
80005bc8:	fe 99 ff dd 	brgt	80005b82 <_vfprintf_r+0x199e>
80005bcc:	0c 09       	add	r9,r6
80005bce:	87 0a       	st.w	r3[0x0],r10
80005bd0:	fb 49 06 90 	st.w	sp[1680],r9
80005bd4:	2f f8       	sub	r8,-1
80005bd6:	87 16       	st.w	r3[0x4],r6
80005bd8:	c5 39       	rjmp	80005e7e <_vfprintf_r+0x1c9a>
80005bda:	fa fa 06 ac 	ld.w	r10,sp[1708]
80005bde:	58 0a       	cp.w	r10,0
80005be0:	e0 89 00 92 	brgt	80005d04 <_vfprintf_r+0x1b20>
80005be4:	fa f8 06 90 	ld.w	r8,sp[1680]
80005be8:	fe c9 c1 20 	sub	r9,pc,-16096
80005bec:	2f f8       	sub	r8,-1
80005bee:	87 09       	st.w	r3[0x0],r9
80005bf0:	fb 48 06 90 	st.w	sp[1680],r8
80005bf4:	30 19       	mov	r9,1
80005bf6:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005bfa:	87 19       	st.w	r3[0x4],r9
80005bfc:	2f f8       	sub	r8,-1
80005bfe:	fb 48 06 8c 	st.w	sp[1676],r8
80005c02:	58 78       	cp.w	r8,7
80005c04:	e0 89 00 04 	brgt	80005c0c <_vfprintf_r+0x1a28>
80005c08:	2f 83       	sub	r3,-8
80005c0a:	c0 b8       	rjmp	80005c20 <_vfprintf_r+0x1a3c>
80005c0c:	fa ca f9 78 	sub	r10,sp,-1672
80005c10:	02 9b       	mov	r11,r1
80005c12:	08 9c       	mov	r12,r4
80005c14:	fe b0 f2 da 	rcall	800041c8 <__sprint_r>
80005c18:	e0 81 02 65 	brne	800060e2 <_vfprintf_r+0x1efe>
80005c1c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c20:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005c24:	58 08       	cp.w	r8,0
80005c26:	c0 81       	brne	80005c36 <_vfprintf_r+0x1a52>
80005c28:	40 6a       	lddsp	r10,sp[0x18]
80005c2a:	58 0a       	cp.w	r10,0
80005c2c:	c0 51       	brne	80005c36 <_vfprintf_r+0x1a52>
80005c2e:	ed b5 00 00 	bld	r5,0x0
80005c32:	e0 81 01 ed 	brne	8000600c <_vfprintf_r+0x1e28>
80005c36:	40 c9       	lddsp	r9,sp[0x30]
80005c38:	fa f8 06 90 	ld.w	r8,sp[1680]
80005c3c:	2f f8       	sub	r8,-1
80005c3e:	87 09       	st.w	r3[0x0],r9
80005c40:	fb 48 06 90 	st.w	sp[1680],r8
80005c44:	30 19       	mov	r9,1
80005c46:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005c4a:	87 19       	st.w	r3[0x4],r9
80005c4c:	2f f8       	sub	r8,-1
80005c4e:	fb 48 06 8c 	st.w	sp[1676],r8
80005c52:	58 78       	cp.w	r8,7
80005c54:	e0 89 00 04 	brgt	80005c5c <_vfprintf_r+0x1a78>
80005c58:	2f 83       	sub	r3,-8
80005c5a:	c0 b8       	rjmp	80005c70 <_vfprintf_r+0x1a8c>
80005c5c:	fa ca f9 78 	sub	r10,sp,-1672
80005c60:	02 9b       	mov	r11,r1
80005c62:	08 9c       	mov	r12,r4
80005c64:	fe b0 f2 b2 	rcall	800041c8 <__sprint_r>
80005c68:	e0 81 02 3d 	brne	800060e2 <_vfprintf_r+0x1efe>
80005c6c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c70:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005c74:	5c 32       	neg	r2
80005c76:	58 02       	cp.w	r2,0
80005c78:	e0 89 00 1d 	brgt	80005cb2 <_vfprintf_r+0x1ace>
80005c7c:	c3 d8       	rjmp	80005cf6 <_vfprintf_r+0x1b12>
80005c7e:	2f 09       	sub	r9,-16
80005c80:	2f f8       	sub	r8,-1
80005c82:	31 0e       	mov	lr,16
80005c84:	fb 49 06 90 	st.w	sp[1680],r9
80005c88:	87 00       	st.w	r3[0x0],r0
80005c8a:	87 1e       	st.w	r3[0x4],lr
80005c8c:	fb 48 06 8c 	st.w	sp[1676],r8
80005c90:	58 78       	cp.w	r8,7
80005c92:	e0 89 00 04 	brgt	80005c9a <_vfprintf_r+0x1ab6>
80005c96:	2f 83       	sub	r3,-8
80005c98:	c0 b8       	rjmp	80005cae <_vfprintf_r+0x1aca>
80005c9a:	fa ca f9 78 	sub	r10,sp,-1672
80005c9e:	02 9b       	mov	r11,r1
80005ca0:	08 9c       	mov	r12,r4
80005ca2:	fe b0 f2 93 	rcall	800041c8 <__sprint_r>
80005ca6:	e0 81 02 1e 	brne	800060e2 <_vfprintf_r+0x1efe>
80005caa:	fa c3 f9 e0 	sub	r3,sp,-1568
80005cae:	21 02       	sub	r2,16
80005cb0:	c0 38       	rjmp	80005cb6 <_vfprintf_r+0x1ad2>
80005cb2:	fe c0 c1 d6 	sub	r0,pc,-15914
80005cb6:	fa f9 06 90 	ld.w	r9,sp[1680]
80005cba:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005cbe:	fe ca c1 e2 	sub	r10,pc,-15902
80005cc2:	59 02       	cp.w	r2,16
80005cc4:	fe 99 ff dd 	brgt	80005c7e <_vfprintf_r+0x1a9a>
80005cc8:	04 09       	add	r9,r2
80005cca:	2f f8       	sub	r8,-1
80005ccc:	87 0a       	st.w	r3[0x0],r10
80005cce:	fb 49 06 90 	st.w	sp[1680],r9
80005cd2:	87 12       	st.w	r3[0x4],r2
80005cd4:	fb 48 06 8c 	st.w	sp[1676],r8
80005cd8:	58 78       	cp.w	r8,7
80005cda:	e0 89 00 04 	brgt	80005ce2 <_vfprintf_r+0x1afe>
80005cde:	2f 83       	sub	r3,-8
80005ce0:	c0 b8       	rjmp	80005cf6 <_vfprintf_r+0x1b12>
80005ce2:	fa ca f9 78 	sub	r10,sp,-1672
80005ce6:	02 9b       	mov	r11,r1
80005ce8:	08 9c       	mov	r12,r4
80005cea:	fe b0 f2 6f 	rcall	800041c8 <__sprint_r>
80005cee:	e0 81 01 fa 	brne	800060e2 <_vfprintf_r+0x1efe>
80005cf2:	fa c3 f9 e0 	sub	r3,sp,-1568
80005cf6:	40 6c       	lddsp	r12,sp[0x18]
80005cf8:	fa f8 06 90 	ld.w	r8,sp[1680]
80005cfc:	87 06       	st.w	r3[0x0],r6
80005cfe:	87 1c       	st.w	r3[0x4],r12
80005d00:	18 08       	add	r8,r12
80005d02:	cb 98       	rjmp	80005e74 <_vfprintf_r+0x1c90>
80005d04:	fa f9 06 90 	ld.w	r9,sp[1680]
80005d08:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d0c:	40 6b       	lddsp	r11,sp[0x18]
80005d0e:	16 3a       	cp.w	r10,r11
80005d10:	c6 f5       	brlt	80005dee <_vfprintf_r+0x1c0a>
80005d12:	16 09       	add	r9,r11
80005d14:	2f f8       	sub	r8,-1
80005d16:	87 06       	st.w	r3[0x0],r6
80005d18:	fb 49 06 90 	st.w	sp[1680],r9
80005d1c:	87 1b       	st.w	r3[0x4],r11
80005d1e:	fb 48 06 8c 	st.w	sp[1676],r8
80005d22:	58 78       	cp.w	r8,7
80005d24:	e0 89 00 04 	brgt	80005d2c <_vfprintf_r+0x1b48>
80005d28:	2f 83       	sub	r3,-8
80005d2a:	c0 b8       	rjmp	80005d40 <_vfprintf_r+0x1b5c>
80005d2c:	fa ca f9 78 	sub	r10,sp,-1672
80005d30:	02 9b       	mov	r11,r1
80005d32:	08 9c       	mov	r12,r4
80005d34:	fe b0 f2 4a 	rcall	800041c8 <__sprint_r>
80005d38:	e0 81 01 d5 	brne	800060e2 <_vfprintf_r+0x1efe>
80005d3c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d40:	fa f6 06 ac 	ld.w	r6,sp[1708]
80005d44:	40 6a       	lddsp	r10,sp[0x18]
80005d46:	14 16       	sub	r6,r10
80005d48:	58 06       	cp.w	r6,0
80005d4a:	e0 89 00 1c 	brgt	80005d82 <_vfprintf_r+0x1b9e>
80005d4e:	c3 d8       	rjmp	80005dc8 <_vfprintf_r+0x1be4>
80005d50:	2f 09       	sub	r9,-16
80005d52:	2f f8       	sub	r8,-1
80005d54:	fb 49 06 90 	st.w	sp[1680],r9
80005d58:	87 02       	st.w	r3[0x0],r2
80005d5a:	87 10       	st.w	r3[0x4],r0
80005d5c:	fb 48 06 8c 	st.w	sp[1676],r8
80005d60:	58 78       	cp.w	r8,7
80005d62:	e0 89 00 04 	brgt	80005d6a <_vfprintf_r+0x1b86>
80005d66:	2f 83       	sub	r3,-8
80005d68:	c0 b8       	rjmp	80005d7e <_vfprintf_r+0x1b9a>
80005d6a:	fa ca f9 78 	sub	r10,sp,-1672
80005d6e:	02 9b       	mov	r11,r1
80005d70:	08 9c       	mov	r12,r4
80005d72:	fe b0 f2 2b 	rcall	800041c8 <__sprint_r>
80005d76:	e0 81 01 b6 	brne	800060e2 <_vfprintf_r+0x1efe>
80005d7a:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d7e:	21 06       	sub	r6,16
80005d80:	c0 48       	rjmp	80005d88 <_vfprintf_r+0x1ba4>
80005d82:	fe c2 c2 a6 	sub	r2,pc,-15706
80005d86:	31 00       	mov	r0,16
80005d88:	fa f9 06 90 	ld.w	r9,sp[1680]
80005d8c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d90:	fe ca c2 b4 	sub	r10,pc,-15692
80005d94:	59 06       	cp.w	r6,16
80005d96:	fe 99 ff dd 	brgt	80005d50 <_vfprintf_r+0x1b6c>
80005d9a:	0c 09       	add	r9,r6
80005d9c:	2f f8       	sub	r8,-1
80005d9e:	87 0a       	st.w	r3[0x0],r10
80005da0:	fb 49 06 90 	st.w	sp[1680],r9
80005da4:	87 16       	st.w	r3[0x4],r6
80005da6:	fb 48 06 8c 	st.w	sp[1676],r8
80005daa:	58 78       	cp.w	r8,7
80005dac:	e0 89 00 04 	brgt	80005db4 <_vfprintf_r+0x1bd0>
80005db0:	2f 83       	sub	r3,-8
80005db2:	c0 b8       	rjmp	80005dc8 <_vfprintf_r+0x1be4>
80005db4:	fa ca f9 78 	sub	r10,sp,-1672
80005db8:	02 9b       	mov	r11,r1
80005dba:	08 9c       	mov	r12,r4
80005dbc:	fe b0 f2 06 	rcall	800041c8 <__sprint_r>
80005dc0:	e0 81 01 91 	brne	800060e2 <_vfprintf_r+0x1efe>
80005dc4:	fa c3 f9 e0 	sub	r3,sp,-1568
80005dc8:	ed b5 00 00 	bld	r5,0x0
80005dcc:	e0 81 01 20 	brne	8000600c <_vfprintf_r+0x1e28>
80005dd0:	40 c9       	lddsp	r9,sp[0x30]
80005dd2:	fa f8 06 90 	ld.w	r8,sp[1680]
80005dd6:	2f f8       	sub	r8,-1
80005dd8:	87 09       	st.w	r3[0x0],r9
80005dda:	fb 48 06 90 	st.w	sp[1680],r8
80005dde:	30 19       	mov	r9,1
80005de0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005de4:	87 19       	st.w	r3[0x4],r9
80005de6:	2f f8       	sub	r8,-1
80005de8:	fb 48 06 8c 	st.w	sp[1676],r8
80005dec:	c0 29       	rjmp	80005ff0 <_vfprintf_r+0x1e0c>
80005dee:	14 09       	add	r9,r10
80005df0:	2f f8       	sub	r8,-1
80005df2:	fb 49 06 90 	st.w	sp[1680],r9
80005df6:	87 06       	st.w	r3[0x0],r6
80005df8:	87 1a       	st.w	r3[0x4],r10
80005dfa:	fb 48 06 8c 	st.w	sp[1676],r8
80005dfe:	58 78       	cp.w	r8,7
80005e00:	e0 89 00 04 	brgt	80005e08 <_vfprintf_r+0x1c24>
80005e04:	2f 83       	sub	r3,-8
80005e06:	c0 b8       	rjmp	80005e1c <_vfprintf_r+0x1c38>
80005e08:	fa ca f9 78 	sub	r10,sp,-1672
80005e0c:	02 9b       	mov	r11,r1
80005e0e:	08 9c       	mov	r12,r4
80005e10:	fe b0 f1 dc 	rcall	800041c8 <__sprint_r>
80005e14:	e0 81 01 67 	brne	800060e2 <_vfprintf_r+0x1efe>
80005e18:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e1c:	40 c8       	lddsp	r8,sp[0x30]
80005e1e:	87 08       	st.w	r3[0x0],r8
80005e20:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e24:	2f f8       	sub	r8,-1
80005e26:	30 19       	mov	r9,1
80005e28:	fb 48 06 90 	st.w	sp[1680],r8
80005e2c:	87 19       	st.w	r3[0x4],r9
80005e2e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e32:	2f f8       	sub	r8,-1
80005e34:	fb 48 06 8c 	st.w	sp[1676],r8
80005e38:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005e3c:	58 78       	cp.w	r8,7
80005e3e:	e0 89 00 04 	brgt	80005e46 <_vfprintf_r+0x1c62>
80005e42:	2f 83       	sub	r3,-8
80005e44:	c0 b8       	rjmp	80005e5a <_vfprintf_r+0x1c76>
80005e46:	fa ca f9 78 	sub	r10,sp,-1672
80005e4a:	02 9b       	mov	r11,r1
80005e4c:	08 9c       	mov	r12,r4
80005e4e:	fe b0 f1 bd 	rcall	800041c8 <__sprint_r>
80005e52:	e0 81 01 48 	brne	800060e2 <_vfprintf_r+0x1efe>
80005e56:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e5a:	04 06       	add	r6,r2
80005e5c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005e60:	87 06       	st.w	r3[0x0],r6
80005e62:	fa f9 06 90 	ld.w	r9,sp[1680]
80005e66:	40 66       	lddsp	r6,sp[0x18]
80005e68:	40 6e       	lddsp	lr,sp[0x18]
80005e6a:	10 16       	sub	r6,r8
80005e6c:	f2 08 01 08 	sub	r8,r9,r8
80005e70:	87 16       	st.w	r3[0x4],r6
80005e72:	1c 08       	add	r8,lr
80005e74:	fb 48 06 90 	st.w	sp[1680],r8
80005e78:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e7c:	2f f8       	sub	r8,-1
80005e7e:	fb 48 06 8c 	st.w	sp[1676],r8
80005e82:	cb 78       	rjmp	80005ff0 <_vfprintf_r+0x1e0c>
80005e84:	40 6c       	lddsp	r12,sp[0x18]
80005e86:	58 1c       	cp.w	r12,1
80005e88:	e0 89 00 06 	brgt	80005e94 <_vfprintf_r+0x1cb0>
80005e8c:	ed b5 00 00 	bld	r5,0x0
80005e90:	e0 81 00 85 	brne	80005f9a <_vfprintf_r+0x1db6>
80005e94:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e98:	2f f8       	sub	r8,-1
80005e9a:	30 19       	mov	r9,1
80005e9c:	fb 48 06 90 	st.w	sp[1680],r8
80005ea0:	87 06       	st.w	r3[0x0],r6
80005ea2:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ea6:	87 19       	st.w	r3[0x4],r9
80005ea8:	2f f8       	sub	r8,-1
80005eaa:	fb 48 06 8c 	st.w	sp[1676],r8
80005eae:	58 78       	cp.w	r8,7
80005eb0:	e0 89 00 04 	brgt	80005eb8 <_vfprintf_r+0x1cd4>
80005eb4:	2f 83       	sub	r3,-8
80005eb6:	c0 b8       	rjmp	80005ecc <_vfprintf_r+0x1ce8>
80005eb8:	fa ca f9 78 	sub	r10,sp,-1672
80005ebc:	02 9b       	mov	r11,r1
80005ebe:	08 9c       	mov	r12,r4
80005ec0:	fe b0 f1 84 	rcall	800041c8 <__sprint_r>
80005ec4:	e0 81 01 0f 	brne	800060e2 <_vfprintf_r+0x1efe>
80005ec8:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ecc:	fa f8 06 90 	ld.w	r8,sp[1680]
80005ed0:	2f f8       	sub	r8,-1
80005ed2:	40 cb       	lddsp	r11,sp[0x30]
80005ed4:	fb 48 06 90 	st.w	sp[1680],r8
80005ed8:	30 19       	mov	r9,1
80005eda:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ede:	87 0b       	st.w	r3[0x0],r11
80005ee0:	2f f8       	sub	r8,-1
80005ee2:	87 19       	st.w	r3[0x4],r9
80005ee4:	fb 48 06 8c 	st.w	sp[1676],r8
80005ee8:	58 78       	cp.w	r8,7
80005eea:	e0 89 00 05 	brgt	80005ef4 <_vfprintf_r+0x1d10>
80005eee:	2f 83       	sub	r3,-8
80005ef0:	c0 c8       	rjmp	80005f08 <_vfprintf_r+0x1d24>
80005ef2:	d7 03       	nop
80005ef4:	fa ca f9 78 	sub	r10,sp,-1672
80005ef8:	02 9b       	mov	r11,r1
80005efa:	08 9c       	mov	r12,r4
80005efc:	fe b0 f1 66 	rcall	800041c8 <__sprint_r>
80005f00:	e0 81 00 f1 	brne	800060e2 <_vfprintf_r+0x1efe>
80005f04:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f08:	30 08       	mov	r8,0
80005f0a:	30 09       	mov	r9,0
80005f0c:	40 5b       	lddsp	r11,sp[0x14]
80005f0e:	40 7a       	lddsp	r10,sp[0x1c]
80005f10:	e0 a0 15 d7 	rcall	80008abe <__avr32_f64_cmp_eq>
80005f14:	40 68       	lddsp	r8,sp[0x18]
80005f16:	20 18       	sub	r8,1
80005f18:	58 0c       	cp.w	r12,0
80005f1a:	c0 d1       	brne	80005f34 <_vfprintf_r+0x1d50>
80005f1c:	2f f6       	sub	r6,-1
80005f1e:	87 18       	st.w	r3[0x4],r8
80005f20:	87 06       	st.w	r3[0x0],r6
80005f22:	fa f6 06 90 	ld.w	r6,sp[1680]
80005f26:	10 06       	add	r6,r8
80005f28:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f2c:	fb 46 06 90 	st.w	sp[1680],r6
80005f30:	2f f8       	sub	r8,-1
80005f32:	c3 18       	rjmp	80005f94 <_vfprintf_r+0x1db0>
80005f34:	10 96       	mov	r6,r8
80005f36:	58 08       	cp.w	r8,0
80005f38:	e0 89 00 1c 	brgt	80005f70 <_vfprintf_r+0x1d8c>
80005f3c:	c4 b8       	rjmp	80005fd2 <_vfprintf_r+0x1dee>
80005f3e:	2f 09       	sub	r9,-16
80005f40:	2f f8       	sub	r8,-1
80005f42:	fb 49 06 90 	st.w	sp[1680],r9
80005f46:	87 02       	st.w	r3[0x0],r2
80005f48:	87 10       	st.w	r3[0x4],r0
80005f4a:	fb 48 06 8c 	st.w	sp[1676],r8
80005f4e:	58 78       	cp.w	r8,7
80005f50:	e0 89 00 04 	brgt	80005f58 <_vfprintf_r+0x1d74>
80005f54:	2f 83       	sub	r3,-8
80005f56:	c0 b8       	rjmp	80005f6c <_vfprintf_r+0x1d88>
80005f58:	fa ca f9 78 	sub	r10,sp,-1672
80005f5c:	02 9b       	mov	r11,r1
80005f5e:	08 9c       	mov	r12,r4
80005f60:	fe b0 f1 34 	rcall	800041c8 <__sprint_r>
80005f64:	e0 81 00 bf 	brne	800060e2 <_vfprintf_r+0x1efe>
80005f68:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f6c:	21 06       	sub	r6,16
80005f6e:	c0 48       	rjmp	80005f76 <_vfprintf_r+0x1d92>
80005f70:	fe c2 c4 94 	sub	r2,pc,-15212
80005f74:	31 00       	mov	r0,16
80005f76:	fa f9 06 90 	ld.w	r9,sp[1680]
80005f7a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f7e:	fe ca c4 a2 	sub	r10,pc,-15198
80005f82:	59 06       	cp.w	r6,16
80005f84:	fe 99 ff dd 	brgt	80005f3e <_vfprintf_r+0x1d5a>
80005f88:	0c 09       	add	r9,r6
80005f8a:	87 0a       	st.w	r3[0x0],r10
80005f8c:	fb 49 06 90 	st.w	sp[1680],r9
80005f90:	2f f8       	sub	r8,-1
80005f92:	87 16       	st.w	r3[0x4],r6
80005f94:	fb 48 06 8c 	st.w	sp[1676],r8
80005f98:	c0 e8       	rjmp	80005fb4 <_vfprintf_r+0x1dd0>
80005f9a:	fa f8 06 90 	ld.w	r8,sp[1680]
80005f9e:	2f f8       	sub	r8,-1
80005fa0:	30 19       	mov	r9,1
80005fa2:	fb 48 06 90 	st.w	sp[1680],r8
80005fa6:	87 06       	st.w	r3[0x0],r6
80005fa8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005fac:	87 19       	st.w	r3[0x4],r9
80005fae:	2f f8       	sub	r8,-1
80005fb0:	fb 48 06 8c 	st.w	sp[1676],r8
80005fb4:	58 78       	cp.w	r8,7
80005fb6:	e0 89 00 04 	brgt	80005fbe <_vfprintf_r+0x1dda>
80005fba:	2f 83       	sub	r3,-8
80005fbc:	c0 b8       	rjmp	80005fd2 <_vfprintf_r+0x1dee>
80005fbe:	fa ca f9 78 	sub	r10,sp,-1672
80005fc2:	02 9b       	mov	r11,r1
80005fc4:	08 9c       	mov	r12,r4
80005fc6:	fe b0 f1 01 	rcall	800041c8 <__sprint_r>
80005fca:	e0 81 00 8c 	brne	800060e2 <_vfprintf_r+0x1efe>
80005fce:	fa c3 f9 e0 	sub	r3,sp,-1568
80005fd2:	40 ea       	lddsp	r10,sp[0x38]
80005fd4:	fa f8 06 90 	ld.w	r8,sp[1680]
80005fd8:	14 08       	add	r8,r10
80005fda:	fa c9 f9 64 	sub	r9,sp,-1692
80005fde:	fb 48 06 90 	st.w	sp[1680],r8
80005fe2:	87 1a       	st.w	r3[0x4],r10
80005fe4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005fe8:	87 09       	st.w	r3[0x0],r9
80005fea:	2f f8       	sub	r8,-1
80005fec:	fb 48 06 8c 	st.w	sp[1676],r8
80005ff0:	58 78       	cp.w	r8,7
80005ff2:	e0 89 00 04 	brgt	80005ffa <_vfprintf_r+0x1e16>
80005ff6:	2f 83       	sub	r3,-8
80005ff8:	c0 a8       	rjmp	8000600c <_vfprintf_r+0x1e28>
80005ffa:	fa ca f9 78 	sub	r10,sp,-1672
80005ffe:	02 9b       	mov	r11,r1
80006000:	08 9c       	mov	r12,r4
80006002:	fe b0 f0 e3 	rcall	800041c8 <__sprint_r>
80006006:	c6 e1       	brne	800060e2 <_vfprintf_r+0x1efe>
80006008:	fa c3 f9 e0 	sub	r3,sp,-1568
8000600c:	e2 15 00 04 	andl	r5,0x4,COH
80006010:	c3 f0       	breq	8000608e <_vfprintf_r+0x1eaa>
80006012:	40 86       	lddsp	r6,sp[0x20]
80006014:	40 39       	lddsp	r9,sp[0xc]
80006016:	12 16       	sub	r6,r9
80006018:	58 06       	cp.w	r6,0
8000601a:	e0 89 00 1a 	brgt	8000604e <_vfprintf_r+0x1e6a>
8000601e:	c3 88       	rjmp	8000608e <_vfprintf_r+0x1eaa>
80006020:	2f 09       	sub	r9,-16
80006022:	2f f8       	sub	r8,-1
80006024:	fb 49 06 90 	st.w	sp[1680],r9
80006028:	87 05       	st.w	r3[0x0],r5
8000602a:	87 12       	st.w	r3[0x4],r2
8000602c:	fb 48 06 8c 	st.w	sp[1676],r8
80006030:	58 78       	cp.w	r8,7
80006032:	e0 89 00 04 	brgt	8000603a <_vfprintf_r+0x1e56>
80006036:	2f 83       	sub	r3,-8
80006038:	c0 98       	rjmp	8000604a <_vfprintf_r+0x1e66>
8000603a:	00 9a       	mov	r10,r0
8000603c:	02 9b       	mov	r11,r1
8000603e:	08 9c       	mov	r12,r4
80006040:	fe b0 f0 c4 	rcall	800041c8 <__sprint_r>
80006044:	c4 f1       	brne	800060e2 <_vfprintf_r+0x1efe>
80006046:	fa c3 f9 e0 	sub	r3,sp,-1568
8000604a:	21 06       	sub	r6,16
8000604c:	c0 68       	rjmp	80006058 <_vfprintf_r+0x1e74>
8000604e:	fe c5 c5 82 	sub	r5,pc,-14974
80006052:	31 02       	mov	r2,16
80006054:	fa c0 f9 78 	sub	r0,sp,-1672
80006058:	fa f9 06 90 	ld.w	r9,sp[1680]
8000605c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006060:	fe ca c5 94 	sub	r10,pc,-14956
80006064:	59 06       	cp.w	r6,16
80006066:	fe 99 ff dd 	brgt	80006020 <_vfprintf_r+0x1e3c>
8000606a:	0c 09       	add	r9,r6
8000606c:	2f f8       	sub	r8,-1
8000606e:	87 0a       	st.w	r3[0x0],r10
80006070:	87 16       	st.w	r3[0x4],r6
80006072:	fb 49 06 90 	st.w	sp[1680],r9
80006076:	fb 48 06 8c 	st.w	sp[1676],r8
8000607a:	58 78       	cp.w	r8,7
8000607c:	e0 8a 00 09 	brle	8000608e <_vfprintf_r+0x1eaa>
80006080:	fa ca f9 78 	sub	r10,sp,-1672
80006084:	02 9b       	mov	r11,r1
80006086:	08 9c       	mov	r12,r4
80006088:	fe b0 f0 a0 	rcall	800041c8 <__sprint_r>
8000608c:	c2 b1       	brne	800060e2 <_vfprintf_r+0x1efe>
8000608e:	40 bc       	lddsp	r12,sp[0x2c]
80006090:	40 36       	lddsp	r6,sp[0xc]
80006092:	40 8e       	lddsp	lr,sp[0x20]
80006094:	ec 0e 0c 48 	max	r8,r6,lr
80006098:	10 0c       	add	r12,r8
8000609a:	50 bc       	stdsp	sp[0x2c],r12
8000609c:	fa f8 06 90 	ld.w	r8,sp[1680]
800060a0:	58 08       	cp.w	r8,0
800060a2:	c0 80       	breq	800060b2 <_vfprintf_r+0x1ece>
800060a4:	fa ca f9 78 	sub	r10,sp,-1672
800060a8:	02 9b       	mov	r11,r1
800060aa:	08 9c       	mov	r12,r4
800060ac:	fe b0 f0 8e 	rcall	800041c8 <__sprint_r>
800060b0:	c1 91       	brne	800060e2 <_vfprintf_r+0x1efe>
800060b2:	30 0b       	mov	r11,0
800060b4:	fa c3 f9 e0 	sub	r3,sp,-1568
800060b8:	fb 4b 06 8c 	st.w	sp[1676],r11
800060bc:	fe 9f f1 22 	bral	80004300 <_vfprintf_r+0x11c>
800060c0:	08 95       	mov	r5,r4
800060c2:	fa f8 06 90 	ld.w	r8,sp[1680]
800060c6:	58 08       	cp.w	r8,0
800060c8:	c0 80       	breq	800060d8 <_vfprintf_r+0x1ef4>
800060ca:	08 9c       	mov	r12,r4
800060cc:	fa ca f9 78 	sub	r10,sp,-1672
800060d0:	02 9b       	mov	r11,r1
800060d2:	fe b0 f0 7b 	rcall	800041c8 <__sprint_r>
800060d6:	c0 61       	brne	800060e2 <_vfprintf_r+0x1efe>
800060d8:	30 08       	mov	r8,0
800060da:	fb 48 06 8c 	st.w	sp[1676],r8
800060de:	c0 28       	rjmp	800060e2 <_vfprintf_r+0x1efe>
800060e0:	40 41       	lddsp	r1,sp[0x10]
800060e2:	82 68       	ld.sh	r8,r1[0xc]
800060e4:	ed b8 00 06 	bld	r8,0x6
800060e8:	c0 31       	brne	800060ee <_vfprintf_r+0x1f0a>
800060ea:	3f fa       	mov	r10,-1
800060ec:	50 ba       	stdsp	sp[0x2c],r10
800060ee:	40 bc       	lddsp	r12,sp[0x2c]
800060f0:	fe 3d f9 44 	sub	sp,-1724
800060f4:	d8 32       	popm	r0-r7,pc
800060f6:	d7 03       	nop

800060f8 <__swsetup_r>:
800060f8:	d4 21       	pushm	r4-r7,lr
800060fa:	e0 68 01 28 	mov	r8,296
800060fe:	18 96       	mov	r6,r12
80006100:	16 97       	mov	r7,r11
80006102:	70 0c       	ld.w	r12,r8[0x0]
80006104:	58 0c       	cp.w	r12,0
80006106:	c0 60       	breq	80006112 <__swsetup_r+0x1a>
80006108:	78 68       	ld.w	r8,r12[0x18]
8000610a:	58 08       	cp.w	r8,0
8000610c:	c0 31       	brne	80006112 <__swsetup_r+0x1a>
8000610e:	e0 a0 07 b9 	rcall	80007080 <__sinit>
80006112:	fe c8 c5 16 	sub	r8,pc,-15082
80006116:	10 37       	cp.w	r7,r8
80006118:	c0 61       	brne	80006124 <__swsetup_r+0x2c>
8000611a:	e0 68 01 28 	mov	r8,296
8000611e:	70 08       	ld.w	r8,r8[0x0]
80006120:	70 07       	ld.w	r7,r8[0x0]
80006122:	c1 28       	rjmp	80006146 <__swsetup_r+0x4e>
80006124:	fe c8 c5 08 	sub	r8,pc,-15096
80006128:	10 37       	cp.w	r7,r8
8000612a:	c0 61       	brne	80006136 <__swsetup_r+0x3e>
8000612c:	e0 68 01 28 	mov	r8,296
80006130:	70 08       	ld.w	r8,r8[0x0]
80006132:	70 17       	ld.w	r7,r8[0x4]
80006134:	c0 98       	rjmp	80006146 <__swsetup_r+0x4e>
80006136:	fe c8 c4 fa 	sub	r8,pc,-15110
8000613a:	10 37       	cp.w	r7,r8
8000613c:	c0 51       	brne	80006146 <__swsetup_r+0x4e>
8000613e:	e0 68 01 28 	mov	r8,296
80006142:	70 08       	ld.w	r8,r8[0x0]
80006144:	70 27       	ld.w	r7,r8[0x8]
80006146:	8e 68       	ld.sh	r8,r7[0xc]
80006148:	ed b8 00 03 	bld	r8,0x3
8000614c:	c1 e0       	breq	80006188 <__swsetup_r+0x90>
8000614e:	ed b8 00 04 	bld	r8,0x4
80006152:	c3 e1       	brne	800061ce <__swsetup_r+0xd6>
80006154:	ed b8 00 02 	bld	r8,0x2
80006158:	c1 51       	brne	80006182 <__swsetup_r+0x8a>
8000615a:	6e db       	ld.w	r11,r7[0x34]
8000615c:	58 0b       	cp.w	r11,0
8000615e:	c0 a0       	breq	80006172 <__swsetup_r+0x7a>
80006160:	ee c8 ff bc 	sub	r8,r7,-68
80006164:	10 3b       	cp.w	r11,r8
80006166:	c0 40       	breq	8000616e <__swsetup_r+0x76>
80006168:	0c 9c       	mov	r12,r6
8000616a:	e0 a0 08 25 	rcall	800071b4 <_free_r>
8000616e:	30 08       	mov	r8,0
80006170:	8f d8       	st.w	r7[0x34],r8
80006172:	8e 68       	ld.sh	r8,r7[0xc]
80006174:	e0 18 ff db 	andl	r8,0xffdb
80006178:	ae 68       	st.h	r7[0xc],r8
8000617a:	30 08       	mov	r8,0
8000617c:	8f 18       	st.w	r7[0x4],r8
8000617e:	6e 48       	ld.w	r8,r7[0x10]
80006180:	8f 08       	st.w	r7[0x0],r8
80006182:	8e 68       	ld.sh	r8,r7[0xc]
80006184:	a3 b8       	sbr	r8,0x3
80006186:	ae 68       	st.h	r7[0xc],r8
80006188:	6e 48       	ld.w	r8,r7[0x10]
8000618a:	58 08       	cp.w	r8,0
8000618c:	c0 b1       	brne	800061a2 <__swsetup_r+0xaa>
8000618e:	8e 68       	ld.sh	r8,r7[0xc]
80006190:	e2 18 02 80 	andl	r8,0x280,COH
80006194:	e0 48 02 00 	cp.w	r8,512
80006198:	c0 50       	breq	800061a2 <__swsetup_r+0xaa>
8000619a:	0c 9c       	mov	r12,r6
8000619c:	0e 9b       	mov	r11,r7
8000619e:	e0 a0 0a 4b 	rcall	80007634 <__smakebuf_r>
800061a2:	8e 69       	ld.sh	r9,r7[0xc]
800061a4:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
800061a8:	c0 70       	breq	800061b6 <__swsetup_r+0xbe>
800061aa:	30 08       	mov	r8,0
800061ac:	8f 28       	st.w	r7[0x8],r8
800061ae:	6e 58       	ld.w	r8,r7[0x14]
800061b0:	5c 38       	neg	r8
800061b2:	8f 68       	st.w	r7[0x18],r8
800061b4:	c0 68       	rjmp	800061c0 <__swsetup_r+0xc8>
800061b6:	ed b9 00 01 	bld	r9,0x1
800061ba:	ef f8 10 05 	ld.wne	r8,r7[0x14]
800061be:	8f 28       	st.w	r7[0x8],r8
800061c0:	6e 48       	ld.w	r8,r7[0x10]
800061c2:	58 08       	cp.w	r8,0
800061c4:	c0 61       	brne	800061d0 <__swsetup_r+0xd8>
800061c6:	8e 68       	ld.sh	r8,r7[0xc]
800061c8:	ed b8 00 07 	bld	r8,0x7
800061cc:	c0 21       	brne	800061d0 <__swsetup_r+0xd8>
800061ce:	dc 2a       	popm	r4-r7,pc,r12=-1
800061d0:	d8 2a       	popm	r4-r7,pc,r12=0
800061d2:	d7 03       	nop

800061d4 <quorem>:
800061d4:	d4 31       	pushm	r0-r7,lr
800061d6:	20 2d       	sub	sp,8
800061d8:	18 97       	mov	r7,r12
800061da:	78 48       	ld.w	r8,r12[0x10]
800061dc:	76 46       	ld.w	r6,r11[0x10]
800061de:	0c 38       	cp.w	r8,r6
800061e0:	c0 34       	brge	800061e6 <quorem+0x12>
800061e2:	30 0c       	mov	r12,0
800061e4:	c8 58       	rjmp	800062ee <quorem+0x11a>
800061e6:	ec c2 ff fc 	sub	r2,r6,-4
800061ea:	f6 c3 ff ec 	sub	r3,r11,-20
800061ee:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
800061f2:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
800061f6:	2f f9       	sub	r9,-1
800061f8:	20 16       	sub	r6,1
800061fa:	f8 09 0d 08 	divu	r8,r12,r9
800061fe:	f6 02 00 22 	add	r2,r11,r2<<0x2
80006202:	ee c4 ff ec 	sub	r4,r7,-20
80006206:	10 95       	mov	r5,r8
80006208:	58 08       	cp.w	r8,0
8000620a:	c4 10       	breq	8000628c <quorem+0xb8>
8000620c:	30 09       	mov	r9,0
8000620e:	06 9a       	mov	r10,r3
80006210:	08 98       	mov	r8,r4
80006212:	12 91       	mov	r1,r9
80006214:	50 0b       	stdsp	sp[0x0],r11
80006216:	70 0e       	ld.w	lr,r8[0x0]
80006218:	b1 8e       	lsr	lr,0x10
8000621a:	50 1e       	stdsp	sp[0x4],lr
8000621c:	15 0e       	ld.w	lr,r10++
8000621e:	fc 00 16 10 	lsr	r0,lr,0x10
80006222:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80006226:	ea 0e 03 41 	mac	r1,r5,lr
8000622a:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000622e:	b1 81       	lsr	r1,0x10
80006230:	40 1b       	lddsp	r11,sp[0x4]
80006232:	ea 00 02 40 	mul	r0,r5,r0
80006236:	e2 00 00 00 	add	r0,r1,r0
8000623a:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000623e:	02 1b       	sub	r11,r1
80006240:	50 1b       	stdsp	sp[0x4],r11
80006242:	70 0b       	ld.w	r11,r8[0x0]
80006244:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80006248:	02 09       	add	r9,r1
8000624a:	f2 0e 01 0e 	sub	lr,r9,lr
8000624e:	b0 1e       	st.h	r8[0x2],lr
80006250:	fc 09 14 10 	asr	r9,lr,0x10
80006254:	40 1e       	lddsp	lr,sp[0x4]
80006256:	fc 09 00 09 	add	r9,lr,r9
8000625a:	b0 09       	st.h	r8[0x0],r9
8000625c:	e0 01 16 10 	lsr	r1,r0,0x10
80006260:	2f c8       	sub	r8,-4
80006262:	b1 49       	asr	r9,0x10
80006264:	04 3a       	cp.w	r10,r2
80006266:	fe 98 ff d8 	brls	80006216 <quorem+0x42>
8000626a:	40 0b       	lddsp	r11,sp[0x0]
8000626c:	58 0c       	cp.w	r12,0
8000626e:	c0 f1       	brne	8000628c <quorem+0xb8>
80006270:	ec c8 ff fb 	sub	r8,r6,-5
80006274:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006278:	c0 28       	rjmp	8000627c <quorem+0xa8>
8000627a:	20 16       	sub	r6,1
8000627c:	20 48       	sub	r8,4
8000627e:	08 38       	cp.w	r8,r4
80006280:	e0 88 00 05 	brls	8000628a <quorem+0xb6>
80006284:	70 09       	ld.w	r9,r8[0x0]
80006286:	58 09       	cp.w	r9,0
80006288:	cf 90       	breq	8000627a <quorem+0xa6>
8000628a:	8f 46       	st.w	r7[0x10],r6
8000628c:	0e 9c       	mov	r12,r7
8000628e:	e0 a0 0c f4 	rcall	80007c76 <__mcmp>
80006292:	c2 d5       	brlt	800062ec <quorem+0x118>
80006294:	2f f5       	sub	r5,-1
80006296:	08 98       	mov	r8,r4
80006298:	30 09       	mov	r9,0
8000629a:	07 0b       	ld.w	r11,r3++
8000629c:	f6 0a 16 10 	lsr	r10,r11,0x10
800062a0:	70 0c       	ld.w	r12,r8[0x0]
800062a2:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800062a6:	f8 0e 16 10 	lsr	lr,r12,0x10
800062aa:	14 1e       	sub	lr,r10
800062ac:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800062b0:	16 1a       	sub	r10,r11
800062b2:	12 0a       	add	r10,r9
800062b4:	b0 1a       	st.h	r8[0x2],r10
800062b6:	b1 4a       	asr	r10,0x10
800062b8:	fc 0a 00 09 	add	r9,lr,r10
800062bc:	b0 09       	st.h	r8[0x0],r9
800062be:	2f c8       	sub	r8,-4
800062c0:	b1 49       	asr	r9,0x10
800062c2:	04 33       	cp.w	r3,r2
800062c4:	fe 98 ff eb 	brls	8000629a <quorem+0xc6>
800062c8:	ec c8 ff fb 	sub	r8,r6,-5
800062cc:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800062d0:	58 09       	cp.w	r9,0
800062d2:	c0 d1       	brne	800062ec <quorem+0x118>
800062d4:	ee 08 00 28 	add	r8,r7,r8<<0x2
800062d8:	c0 28       	rjmp	800062dc <quorem+0x108>
800062da:	20 16       	sub	r6,1
800062dc:	20 48       	sub	r8,4
800062de:	08 38       	cp.w	r8,r4
800062e0:	e0 88 00 05 	brls	800062ea <quorem+0x116>
800062e4:	70 09       	ld.w	r9,r8[0x0]
800062e6:	58 09       	cp.w	r9,0
800062e8:	cf 90       	breq	800062da <quorem+0x106>
800062ea:	8f 46       	st.w	r7[0x10],r6
800062ec:	0a 9c       	mov	r12,r5
800062ee:	2f ed       	sub	sp,-8
800062f0:	d8 32       	popm	r0-r7,pc
800062f2:	d7 03       	nop

800062f4 <_dtoa_r>:
800062f4:	d4 31       	pushm	r0-r7,lr
800062f6:	21 ad       	sub	sp,104
800062f8:	fa c4 ff 74 	sub	r4,sp,-140
800062fc:	18 97       	mov	r7,r12
800062fe:	16 95       	mov	r5,r11
80006300:	68 2c       	ld.w	r12,r4[0x8]
80006302:	50 c9       	stdsp	sp[0x30],r9
80006304:	68 16       	ld.w	r6,r4[0x4]
80006306:	68 09       	ld.w	r9,r4[0x0]
80006308:	50 e8       	stdsp	sp[0x38],r8
8000630a:	14 94       	mov	r4,r10
8000630c:	51 2c       	stdsp	sp[0x48],r12
8000630e:	fa e5 00 08 	st.d	sp[8],r4
80006312:	51 59       	stdsp	sp[0x54],r9
80006314:	6e 95       	ld.w	r5,r7[0x24]
80006316:	58 05       	cp.w	r5,0
80006318:	c0 91       	brne	8000632a <_dtoa_r+0x36>
8000631a:	31 0c       	mov	r12,16
8000631c:	e0 a0 09 ea 	rcall	800076f0 <malloc>
80006320:	99 35       	st.w	r12[0xc],r5
80006322:	8f 9c       	st.w	r7[0x24],r12
80006324:	99 15       	st.w	r12[0x4],r5
80006326:	99 25       	st.w	r12[0x8],r5
80006328:	99 05       	st.w	r12[0x0],r5
8000632a:	6e 99       	ld.w	r9,r7[0x24]
8000632c:	72 08       	ld.w	r8,r9[0x0]
8000632e:	58 08       	cp.w	r8,0
80006330:	c0 f0       	breq	8000634e <_dtoa_r+0x5a>
80006332:	72 1a       	ld.w	r10,r9[0x4]
80006334:	91 1a       	st.w	r8[0x4],r10
80006336:	30 1a       	mov	r10,1
80006338:	72 19       	ld.w	r9,r9[0x4]
8000633a:	f4 09 09 49 	lsl	r9,r10,r9
8000633e:	10 9b       	mov	r11,r8
80006340:	91 29       	st.w	r8[0x8],r9
80006342:	0e 9c       	mov	r12,r7
80006344:	e0 a0 0c b2 	rcall	80007ca8 <_Bfree>
80006348:	6e 98       	ld.w	r8,r7[0x24]
8000634a:	30 09       	mov	r9,0
8000634c:	91 09       	st.w	r8[0x0],r9
8000634e:	40 28       	lddsp	r8,sp[0x8]
80006350:	10 94       	mov	r4,r8
80006352:	58 08       	cp.w	r8,0
80006354:	c0 64       	brge	80006360 <_dtoa_r+0x6c>
80006356:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000635a:	50 28       	stdsp	sp[0x8],r8
8000635c:	30 18       	mov	r8,1
8000635e:	c0 28       	rjmp	80006362 <_dtoa_r+0x6e>
80006360:	30 08       	mov	r8,0
80006362:	8d 08       	st.w	r6[0x0],r8
80006364:	fc 1c 7f f0 	movh	r12,0x7ff0
80006368:	40 26       	lddsp	r6,sp[0x8]
8000636a:	0c 98       	mov	r8,r6
8000636c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006370:	18 38       	cp.w	r8,r12
80006372:	c2 01       	brne	800063b2 <_dtoa_r+0xbe>
80006374:	e0 68 27 0f 	mov	r8,9999
80006378:	41 5b       	lddsp	r11,sp[0x54]
8000637a:	97 08       	st.w	r11[0x0],r8
8000637c:	40 3a       	lddsp	r10,sp[0xc]
8000637e:	58 0a       	cp.w	r10,0
80006380:	c0 71       	brne	8000638e <_dtoa_r+0x9a>
80006382:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80006386:	c0 41       	brne	8000638e <_dtoa_r+0x9a>
80006388:	fe cc c7 9c 	sub	r12,pc,-14436
8000638c:	c0 38       	rjmp	80006392 <_dtoa_r+0x9e>
8000638e:	fe cc c7 96 	sub	r12,pc,-14442
80006392:	41 29       	lddsp	r9,sp[0x48]
80006394:	58 09       	cp.w	r9,0
80006396:	e0 80 05 9a 	breq	80006eca <_dtoa_r+0xbd6>
8000639a:	f8 c8 ff fd 	sub	r8,r12,-3
8000639e:	f8 c9 ff f8 	sub	r9,r12,-8
800063a2:	11 8b       	ld.ub	r11,r8[0x0]
800063a4:	30 0a       	mov	r10,0
800063a6:	41 25       	lddsp	r5,sp[0x48]
800063a8:	f4 0b 18 00 	cp.b	r11,r10
800063ac:	f2 08 17 10 	movne	r8,r9
800063b0:	c1 68       	rjmp	800063dc <_dtoa_r+0xe8>
800063b2:	fa ea 00 08 	ld.d	r10,sp[8]
800063b6:	30 08       	mov	r8,0
800063b8:	fa eb 00 3c 	st.d	sp[60],r10
800063bc:	30 09       	mov	r9,0
800063be:	e0 a0 13 80 	rcall	80008abe <__avr32_f64_cmp_eq>
800063c2:	c1 00       	breq	800063e2 <_dtoa_r+0xee>
800063c4:	30 18       	mov	r8,1
800063c6:	41 5a       	lddsp	r10,sp[0x54]
800063c8:	95 08       	st.w	r10[0x0],r8
800063ca:	fe cc c9 02 	sub	r12,pc,-14078
800063ce:	41 29       	lddsp	r9,sp[0x48]
800063d0:	f8 08 00 08 	add	r8,r12,r8
800063d4:	58 09       	cp.w	r9,0
800063d6:	e0 80 05 7a 	breq	80006eca <_dtoa_r+0xbd6>
800063da:	12 95       	mov	r5,r9
800063dc:	8b 08       	st.w	r5[0x0],r8
800063de:	e0 8f 05 76 	bral	80006eca <_dtoa_r+0xbd6>
800063e2:	fa c8 ff 9c 	sub	r8,sp,-100
800063e6:	fa c9 ff a0 	sub	r9,sp,-96
800063ea:	fa ea 00 3c 	ld.d	r10,sp[60]
800063ee:	0e 9c       	mov	r12,r7
800063f0:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
800063f4:	e0 a0 0c ac 	rcall	80007d4c <__d2b>
800063f8:	18 93       	mov	r3,r12
800063fa:	58 05       	cp.w	r5,0
800063fc:	c0 d0       	breq	80006416 <_dtoa_r+0x122>
800063fe:	fa ea 00 3c 	ld.d	r10,sp[60]
80006402:	30 04       	mov	r4,0
80006404:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80006408:	ea c5 03 ff 	sub	r5,r5,1023
8000640c:	10 9b       	mov	r11,r8
8000640e:	51 74       	stdsp	sp[0x5c],r4
80006410:	ea 1b 3f f0 	orh	r11,0x3ff0
80006414:	c2 58       	rjmp	8000645e <_dtoa_r+0x16a>
80006416:	41 88       	lddsp	r8,sp[0x60]
80006418:	41 9c       	lddsp	r12,sp[0x64]
8000641a:	10 0c       	add	r12,r8
8000641c:	f8 c5 fb ce 	sub	r5,r12,-1074
80006420:	e0 45 00 20 	cp.w	r5,32
80006424:	e0 8a 00 0e 	brle	80006440 <_dtoa_r+0x14c>
80006428:	f8 cc fb ee 	sub	r12,r12,-1042
8000642c:	40 3b       	lddsp	r11,sp[0xc]
8000642e:	ea 08 11 40 	rsub	r8,r5,64
80006432:	f6 0c 0a 4c 	lsr	r12,r11,r12
80006436:	ec 08 09 46 	lsl	r6,r6,r8
8000643a:	0c 4c       	or	r12,r6
8000643c:	c0 78       	rjmp	8000644a <_dtoa_r+0x156>
8000643e:	d7 03       	nop
80006440:	ea 0c 11 20 	rsub	r12,r5,32
80006444:	40 3a       	lddsp	r10,sp[0xc]
80006446:	f4 0c 09 4c 	lsl	r12,r10,r12
8000644a:	fe b0 eb 87 	rcall	80003b58 <__avr32_u32_to_f64>
8000644e:	fc 18 fe 10 	movh	r8,0xfe10
80006452:	30 19       	mov	r9,1
80006454:	ea c5 04 33 	sub	r5,r5,1075
80006458:	f0 0b 00 0b 	add	r11,r8,r11
8000645c:	51 79       	stdsp	sp[0x5c],r9
8000645e:	30 08       	mov	r8,0
80006460:	fc 19 3f f8 	movh	r9,0x3ff8
80006464:	e0 a0 11 c2 	rcall	800087e8 <__avr32_f64_sub>
80006468:	e0 68 43 61 	mov	r8,17249
8000646c:	ea 18 63 6f 	orh	r8,0x636f
80006470:	e0 69 87 a7 	mov	r9,34727
80006474:	ea 19 3f d2 	orh	r9,0x3fd2
80006478:	fe b0 ea 86 	rcall	80003984 <__avr32_f64_mul>
8000647c:	e0 68 c8 b3 	mov	r8,51379
80006480:	ea 18 8b 60 	orh	r8,0x8b60
80006484:	e0 69 8a 28 	mov	r9,35368
80006488:	ea 19 3f c6 	orh	r9,0x3fc6
8000648c:	e0 a0 12 7c 	rcall	80008984 <__avr32_f64_add>
80006490:	0a 9c       	mov	r12,r5
80006492:	14 90       	mov	r0,r10
80006494:	16 91       	mov	r1,r11
80006496:	fe b0 eb 65 	rcall	80003b60 <__avr32_s32_to_f64>
8000649a:	e0 68 79 fb 	mov	r8,31227
8000649e:	ea 18 50 9f 	orh	r8,0x509f
800064a2:	e0 69 44 13 	mov	r9,17427
800064a6:	ea 19 3f d3 	orh	r9,0x3fd3
800064aa:	fe b0 ea 6d 	rcall	80003984 <__avr32_f64_mul>
800064ae:	14 98       	mov	r8,r10
800064b0:	16 99       	mov	r9,r11
800064b2:	00 9a       	mov	r10,r0
800064b4:	02 9b       	mov	r11,r1
800064b6:	e0 a0 12 67 	rcall	80008984 <__avr32_f64_add>
800064ba:	14 90       	mov	r0,r10
800064bc:	16 91       	mov	r1,r11
800064be:	e0 a0 12 ed 	rcall	80008a98 <__avr32_f64_to_s32>
800064c2:	30 08       	mov	r8,0
800064c4:	18 96       	mov	r6,r12
800064c6:	30 09       	mov	r9,0
800064c8:	00 9a       	mov	r10,r0
800064ca:	02 9b       	mov	r11,r1
800064cc:	e0 a0 13 40 	rcall	80008b4c <__avr32_f64_cmp_lt>
800064d0:	c0 c0       	breq	800064e8 <_dtoa_r+0x1f4>
800064d2:	0c 9c       	mov	r12,r6
800064d4:	fe b0 eb 46 	rcall	80003b60 <__avr32_s32_to_f64>
800064d8:	14 98       	mov	r8,r10
800064da:	16 99       	mov	r9,r11
800064dc:	00 9a       	mov	r10,r0
800064de:	02 9b       	mov	r11,r1
800064e0:	e0 a0 12 ef 	rcall	80008abe <__avr32_f64_cmp_eq>
800064e4:	f7 b6 00 01 	subeq	r6,1
800064e8:	59 66       	cp.w	r6,22
800064ea:	e0 88 00 05 	brls	800064f4 <_dtoa_r+0x200>
800064ee:	30 18       	mov	r8,1
800064f0:	51 48       	stdsp	sp[0x50],r8
800064f2:	c1 38       	rjmp	80006518 <_dtoa_r+0x224>
800064f4:	fe c8 c8 44 	sub	r8,pc,-14268
800064f8:	fa ea 00 3c 	ld.d	r10,sp[60]
800064fc:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80006500:	e0 a0 13 26 	rcall	80008b4c <__avr32_f64_cmp_lt>
80006504:	f9 b4 00 00 	moveq	r4,0
80006508:	fb f4 0a 14 	st.weq	sp[0x50],r4
8000650c:	f7 b6 01 01 	subne	r6,1
80006510:	f9 bc 01 00 	movne	r12,0
80006514:	fb fc 1a 14 	st.wne	sp[0x50],r12
80006518:	41 90       	lddsp	r0,sp[0x64]
8000651a:	20 10       	sub	r0,1
8000651c:	0a 10       	sub	r0,r5
8000651e:	c0 46       	brmi	80006526 <_dtoa_r+0x232>
80006520:	50 40       	stdsp	sp[0x10],r0
80006522:	30 00       	mov	r0,0
80006524:	c0 48       	rjmp	8000652c <_dtoa_r+0x238>
80006526:	30 0b       	mov	r11,0
80006528:	5c 30       	neg	r0
8000652a:	50 4b       	stdsp	sp[0x10],r11
8000652c:	ec 02 11 00 	rsub	r2,r6,0
80006530:	58 06       	cp.w	r6,0
80006532:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80006536:	f5 d6 e4 0a 	addge	r10,r10,r6
8000653a:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000653e:	fb f6 4a 11 	st.wge	sp[0x44],r6
80006542:	f9 b2 04 00 	movge	r2,0
80006546:	e1 d6 e5 10 	sublt	r0,r0,r6
8000654a:	f9 b9 05 00 	movlt	r9,0
8000654e:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80006552:	40 c8       	lddsp	r8,sp[0x30]
80006554:	58 98       	cp.w	r8,9
80006556:	e0 8b 00 20 	brhi	80006596 <_dtoa_r+0x2a2>
8000655a:	58 58       	cp.w	r8,5
8000655c:	f9 b4 0a 01 	movle	r4,1
80006560:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80006564:	f7 b5 09 04 	subgt	r5,4
80006568:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
8000656c:	f9 b4 09 00 	movgt	r4,0
80006570:	40 cc       	lddsp	r12,sp[0x30]
80006572:	58 3c       	cp.w	r12,3
80006574:	c2 d0       	breq	800065ce <_dtoa_r+0x2da>
80006576:	e0 89 00 05 	brgt	80006580 <_dtoa_r+0x28c>
8000657a:	58 2c       	cp.w	r12,2
8000657c:	c1 01       	brne	8000659c <_dtoa_r+0x2a8>
8000657e:	c1 88       	rjmp	800065ae <_dtoa_r+0x2ba>
80006580:	40 cb       	lddsp	r11,sp[0x30]
80006582:	58 4b       	cp.w	r11,4
80006584:	c0 60       	breq	80006590 <_dtoa_r+0x29c>
80006586:	58 5b       	cp.w	r11,5
80006588:	c0 a1       	brne	8000659c <_dtoa_r+0x2a8>
8000658a:	30 1a       	mov	r10,1
8000658c:	50 da       	stdsp	sp[0x34],r10
8000658e:	c2 28       	rjmp	800065d2 <_dtoa_r+0x2de>
80006590:	30 19       	mov	r9,1
80006592:	50 d9       	stdsp	sp[0x34],r9
80006594:	c0 f8       	rjmp	800065b2 <_dtoa_r+0x2be>
80006596:	30 08       	mov	r8,0
80006598:	30 14       	mov	r4,1
8000659a:	50 c8       	stdsp	sp[0x30],r8
8000659c:	3f f5       	mov	r5,-1
8000659e:	30 1c       	mov	r12,1
800065a0:	30 0b       	mov	r11,0
800065a2:	50 95       	stdsp	sp[0x24],r5
800065a4:	50 dc       	stdsp	sp[0x34],r12
800065a6:	0a 91       	mov	r1,r5
800065a8:	31 28       	mov	r8,18
800065aa:	50 eb       	stdsp	sp[0x38],r11
800065ac:	c2 08       	rjmp	800065ec <_dtoa_r+0x2f8>
800065ae:	30 0a       	mov	r10,0
800065b0:	50 da       	stdsp	sp[0x34],r10
800065b2:	40 e9       	lddsp	r9,sp[0x38]
800065b4:	58 09       	cp.w	r9,0
800065b6:	e0 89 00 07 	brgt	800065c4 <_dtoa_r+0x2d0>
800065ba:	30 18       	mov	r8,1
800065bc:	50 98       	stdsp	sp[0x24],r8
800065be:	10 91       	mov	r1,r8
800065c0:	50 e8       	stdsp	sp[0x38],r8
800065c2:	c1 58       	rjmp	800065ec <_dtoa_r+0x2f8>
800065c4:	40 e5       	lddsp	r5,sp[0x38]
800065c6:	50 95       	stdsp	sp[0x24],r5
800065c8:	0a 91       	mov	r1,r5
800065ca:	0a 98       	mov	r8,r5
800065cc:	c1 08       	rjmp	800065ec <_dtoa_r+0x2f8>
800065ce:	30 0c       	mov	r12,0
800065d0:	50 dc       	stdsp	sp[0x34],r12
800065d2:	40 eb       	lddsp	r11,sp[0x38]
800065d4:	ec 0b 00 0b 	add	r11,r6,r11
800065d8:	50 9b       	stdsp	sp[0x24],r11
800065da:	16 98       	mov	r8,r11
800065dc:	2f f8       	sub	r8,-1
800065de:	58 08       	cp.w	r8,0
800065e0:	e0 89 00 05 	brgt	800065ea <_dtoa_r+0x2f6>
800065e4:	10 91       	mov	r1,r8
800065e6:	30 18       	mov	r8,1
800065e8:	c0 28       	rjmp	800065ec <_dtoa_r+0x2f8>
800065ea:	10 91       	mov	r1,r8
800065ec:	30 09       	mov	r9,0
800065ee:	6e 9a       	ld.w	r10,r7[0x24]
800065f0:	95 19       	st.w	r10[0x4],r9
800065f2:	30 49       	mov	r9,4
800065f4:	c0 68       	rjmp	80006600 <_dtoa_r+0x30c>
800065f6:	d7 03       	nop
800065f8:	6a 1a       	ld.w	r10,r5[0x4]
800065fa:	a1 79       	lsl	r9,0x1
800065fc:	2f fa       	sub	r10,-1
800065fe:	8b 1a       	st.w	r5[0x4],r10
80006600:	6e 95       	ld.w	r5,r7[0x24]
80006602:	f2 ca ff ec 	sub	r10,r9,-20
80006606:	10 3a       	cp.w	r10,r8
80006608:	fe 98 ff f8 	brls	800065f8 <_dtoa_r+0x304>
8000660c:	6a 1b       	ld.w	r11,r5[0x4]
8000660e:	0e 9c       	mov	r12,r7
80006610:	e0 a0 0b 66 	rcall	80007cdc <_Balloc>
80006614:	58 e1       	cp.w	r1,14
80006616:	5f 88       	srls	r8
80006618:	8b 0c       	st.w	r5[0x0],r12
8000661a:	f1 e4 00 04 	and	r4,r8,r4
8000661e:	6e 98       	ld.w	r8,r7[0x24]
80006620:	70 08       	ld.w	r8,r8[0x0]
80006622:	50 88       	stdsp	sp[0x20],r8
80006624:	e0 80 01 82 	breq	80006928 <_dtoa_r+0x634>
80006628:	58 06       	cp.w	r6,0
8000662a:	e0 8a 00 43 	brle	800066b0 <_dtoa_r+0x3bc>
8000662e:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80006632:	fe c8 c9 82 	sub	r8,pc,-13950
80006636:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000663a:	fa e5 00 18 	st.d	sp[24],r4
8000663e:	ec 04 14 04 	asr	r4,r6,0x4
80006642:	ed b4 00 04 	bld	r4,0x4
80006646:	c0 30       	breq	8000664c <_dtoa_r+0x358>
80006648:	30 25       	mov	r5,2
8000664a:	c1 08       	rjmp	8000666a <_dtoa_r+0x376>
8000664c:	fe c8 c8 d4 	sub	r8,pc,-14124
80006650:	f0 e8 00 20 	ld.d	r8,r8[32]
80006654:	fa ea 00 3c 	ld.d	r10,sp[60]
80006658:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000665c:	e0 a0 12 ac 	rcall	80008bb4 <__avr32_f64_div>
80006660:	30 35       	mov	r5,3
80006662:	14 98       	mov	r8,r10
80006664:	16 99       	mov	r9,r11
80006666:	fa e9 00 08 	st.d	sp[8],r8
8000666a:	fe cc c8 f2 	sub	r12,pc,-14094
8000666e:	50 a3       	stdsp	sp[0x28],r3
80006670:	0c 93       	mov	r3,r6
80006672:	18 96       	mov	r6,r12
80006674:	c0 f8       	rjmp	80006692 <_dtoa_r+0x39e>
80006676:	fa ea 00 18 	ld.d	r10,sp[24]
8000667a:	ed b4 00 00 	bld	r4,0x0
8000667e:	c0 81       	brne	8000668e <_dtoa_r+0x39a>
80006680:	ec e8 00 00 	ld.d	r8,r6[0]
80006684:	2f f5       	sub	r5,-1
80006686:	fe b0 e9 7f 	rcall	80003984 <__avr32_f64_mul>
8000668a:	fa eb 00 18 	st.d	sp[24],r10
8000668e:	a1 54       	asr	r4,0x1
80006690:	2f 86       	sub	r6,-8
80006692:	58 04       	cp.w	r4,0
80006694:	cf 11       	brne	80006676 <_dtoa_r+0x382>
80006696:	fa e8 00 18 	ld.d	r8,sp[24]
8000669a:	fa ea 00 08 	ld.d	r10,sp[8]
8000669e:	06 96       	mov	r6,r3
800066a0:	e0 a0 12 8a 	rcall	80008bb4 <__avr32_f64_div>
800066a4:	40 a3       	lddsp	r3,sp[0x28]
800066a6:	14 98       	mov	r8,r10
800066a8:	16 99       	mov	r9,r11
800066aa:	fa e9 00 08 	st.d	sp[8],r8
800066ae:	c2 f8       	rjmp	8000670c <_dtoa_r+0x418>
800066b0:	ec 08 11 00 	rsub	r8,r6,0
800066b4:	c0 31       	brne	800066ba <_dtoa_r+0x3c6>
800066b6:	30 25       	mov	r5,2
800066b8:	c2 a8       	rjmp	8000670c <_dtoa_r+0x418>
800066ba:	fe cc c9 42 	sub	r12,pc,-14014
800066be:	f0 04 14 04 	asr	r4,r8,0x4
800066c2:	50 1c       	stdsp	sp[0x4],r12
800066c4:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
800066c8:	fe c9 ca 18 	sub	r9,pc,-13800
800066cc:	fa ea 00 3c 	ld.d	r10,sp[60]
800066d0:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800066d4:	fe b0 e9 58 	rcall	80003984 <__avr32_f64_mul>
800066d8:	40 1c       	lddsp	r12,sp[0x4]
800066da:	50 63       	stdsp	sp[0x18],r3
800066dc:	30 25       	mov	r5,2
800066de:	0c 93       	mov	r3,r6
800066e0:	fa eb 00 08 	st.d	sp[8],r10
800066e4:	18 96       	mov	r6,r12
800066e6:	c0 f8       	rjmp	80006704 <_dtoa_r+0x410>
800066e8:	fa ea 00 08 	ld.d	r10,sp[8]
800066ec:	ed b4 00 00 	bld	r4,0x0
800066f0:	c0 81       	brne	80006700 <_dtoa_r+0x40c>
800066f2:	ec e8 00 00 	ld.d	r8,r6[0]
800066f6:	2f f5       	sub	r5,-1
800066f8:	fe b0 e9 46 	rcall	80003984 <__avr32_f64_mul>
800066fc:	fa eb 00 08 	st.d	sp[8],r10
80006700:	a1 54       	asr	r4,0x1
80006702:	2f 86       	sub	r6,-8
80006704:	58 04       	cp.w	r4,0
80006706:	cf 11       	brne	800066e8 <_dtoa_r+0x3f4>
80006708:	06 96       	mov	r6,r3
8000670a:	40 63       	lddsp	r3,sp[0x18]
8000670c:	41 4a       	lddsp	r10,sp[0x50]
8000670e:	58 0a       	cp.w	r10,0
80006710:	c2 a0       	breq	80006764 <_dtoa_r+0x470>
80006712:	fa e8 00 08 	ld.d	r8,sp[8]
80006716:	58 01       	cp.w	r1,0
80006718:	5f 94       	srgt	r4
8000671a:	fa e9 00 18 	st.d	sp[24],r8
8000671e:	30 08       	mov	r8,0
80006720:	fc 19 3f f0 	movh	r9,0x3ff0
80006724:	fa ea 00 18 	ld.d	r10,sp[24]
80006728:	e0 a0 12 12 	rcall	80008b4c <__avr32_f64_cmp_lt>
8000672c:	f9 bc 00 00 	moveq	r12,0
80006730:	f9 bc 01 01 	movne	r12,1
80006734:	e9 ec 00 0c 	and	r12,r4,r12
80006738:	c1 60       	breq	80006764 <_dtoa_r+0x470>
8000673a:	40 98       	lddsp	r8,sp[0x24]
8000673c:	58 08       	cp.w	r8,0
8000673e:	e0 8a 00 f1 	brle	80006920 <_dtoa_r+0x62c>
80006742:	30 08       	mov	r8,0
80006744:	fc 19 40 24 	movh	r9,0x4024
80006748:	ec c4 00 01 	sub	r4,r6,1
8000674c:	fa ea 00 18 	ld.d	r10,sp[24]
80006750:	2f f5       	sub	r5,-1
80006752:	50 64       	stdsp	sp[0x18],r4
80006754:	fe b0 e9 18 	rcall	80003984 <__avr32_f64_mul>
80006758:	40 94       	lddsp	r4,sp[0x24]
8000675a:	14 98       	mov	r8,r10
8000675c:	16 99       	mov	r9,r11
8000675e:	fa e9 00 08 	st.d	sp[8],r8
80006762:	c0 38       	rjmp	80006768 <_dtoa_r+0x474>
80006764:	50 66       	stdsp	sp[0x18],r6
80006766:	02 94       	mov	r4,r1
80006768:	0a 9c       	mov	r12,r5
8000676a:	fe b0 e9 fb 	rcall	80003b60 <__avr32_s32_to_f64>
8000676e:	fa e8 00 08 	ld.d	r8,sp[8]
80006772:	fe b0 e9 09 	rcall	80003984 <__avr32_f64_mul>
80006776:	30 08       	mov	r8,0
80006778:	fc 19 40 1c 	movh	r9,0x401c
8000677c:	e0 a0 11 04 	rcall	80008984 <__avr32_f64_add>
80006780:	14 98       	mov	r8,r10
80006782:	16 99       	mov	r9,r11
80006784:	fa e9 00 28 	st.d	sp[40],r8
80006788:	fc 18 fc c0 	movh	r8,0xfcc0
8000678c:	40 a5       	lddsp	r5,sp[0x28]
8000678e:	10 05       	add	r5,r8
80006790:	50 a5       	stdsp	sp[0x28],r5
80006792:	58 04       	cp.w	r4,0
80006794:	c2 11       	brne	800067d6 <_dtoa_r+0x4e2>
80006796:	fa ea 00 08 	ld.d	r10,sp[8]
8000679a:	30 08       	mov	r8,0
8000679c:	fc 19 40 14 	movh	r9,0x4014
800067a0:	e0 a0 10 24 	rcall	800087e8 <__avr32_f64_sub>
800067a4:	40 bc       	lddsp	r12,sp[0x2c]
800067a6:	fa eb 00 08 	st.d	sp[8],r10
800067aa:	14 98       	mov	r8,r10
800067ac:	16 99       	mov	r9,r11
800067ae:	18 9a       	mov	r10,r12
800067b0:	0a 9b       	mov	r11,r5
800067b2:	e0 a0 11 cd 	rcall	80008b4c <__avr32_f64_cmp_lt>
800067b6:	e0 81 02 54 	brne	80006c5e <_dtoa_r+0x96a>
800067ba:	0a 98       	mov	r8,r5
800067bc:	40 b9       	lddsp	r9,sp[0x2c]
800067be:	ee 18 80 00 	eorh	r8,0x8000
800067c2:	fa ea 00 08 	ld.d	r10,sp[8]
800067c6:	10 95       	mov	r5,r8
800067c8:	12 98       	mov	r8,r9
800067ca:	0a 99       	mov	r9,r5
800067cc:	e0 a0 11 c0 	rcall	80008b4c <__avr32_f64_cmp_lt>
800067d0:	e0 81 02 3e 	brne	80006c4c <_dtoa_r+0x958>
800067d4:	ca 68       	rjmp	80006920 <_dtoa_r+0x62c>
800067d6:	fe c9 cb 26 	sub	r9,pc,-13530
800067da:	e8 c8 00 01 	sub	r8,r4,1
800067de:	40 d5       	lddsp	r5,sp[0x34]
800067e0:	58 05       	cp.w	r5,0
800067e2:	c4 f0       	breq	80006880 <_dtoa_r+0x58c>
800067e4:	30 0c       	mov	r12,0
800067e6:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800067ea:	51 3c       	stdsp	sp[0x4c],r12
800067ec:	30 0a       	mov	r10,0
800067ee:	fc 1b 3f e0 	movh	r11,0x3fe0
800067f2:	e0 a0 11 e1 	rcall	80008bb4 <__avr32_f64_div>
800067f6:	fa e8 00 28 	ld.d	r8,sp[40]
800067fa:	40 85       	lddsp	r5,sp[0x20]
800067fc:	e0 a0 0f f6 	rcall	800087e8 <__avr32_f64_sub>
80006800:	fa eb 00 28 	st.d	sp[40],r10
80006804:	fa ea 00 08 	ld.d	r10,sp[8]
80006808:	e0 a0 11 48 	rcall	80008a98 <__avr32_f64_to_s32>
8000680c:	51 6c       	stdsp	sp[0x58],r12
8000680e:	fe b0 e9 a9 	rcall	80003b60 <__avr32_s32_to_f64>
80006812:	14 98       	mov	r8,r10
80006814:	16 99       	mov	r9,r11
80006816:	fa ea 00 08 	ld.d	r10,sp[8]
8000681a:	e0 a0 0f e7 	rcall	800087e8 <__avr32_f64_sub>
8000681e:	fa eb 00 08 	st.d	sp[8],r10
80006822:	41 68       	lddsp	r8,sp[0x58]
80006824:	2d 08       	sub	r8,-48
80006826:	0a c8       	st.b	r5++,r8
80006828:	41 39       	lddsp	r9,sp[0x4c]
8000682a:	2f f9       	sub	r9,-1
8000682c:	51 39       	stdsp	sp[0x4c],r9
8000682e:	fa e8 00 28 	ld.d	r8,sp[40]
80006832:	e0 a0 11 8d 	rcall	80008b4c <__avr32_f64_cmp_lt>
80006836:	e0 81 03 39 	brne	80006ea8 <_dtoa_r+0xbb4>
8000683a:	fa e8 00 08 	ld.d	r8,sp[8]
8000683e:	30 0a       	mov	r10,0
80006840:	fc 1b 3f f0 	movh	r11,0x3ff0
80006844:	e0 a0 0f d2 	rcall	800087e8 <__avr32_f64_sub>
80006848:	fa e8 00 28 	ld.d	r8,sp[40]
8000684c:	e0 a0 11 80 	rcall	80008b4c <__avr32_f64_cmp_lt>
80006850:	fa ea 00 28 	ld.d	r10,sp[40]
80006854:	30 08       	mov	r8,0
80006856:	fc 19 40 24 	movh	r9,0x4024
8000685a:	e0 81 00 da 	brne	80006a0e <_dtoa_r+0x71a>
8000685e:	41 3c       	lddsp	r12,sp[0x4c]
80006860:	08 3c       	cp.w	r12,r4
80006862:	c5 f4       	brge	80006920 <_dtoa_r+0x62c>
80006864:	fe b0 e8 90 	rcall	80003984 <__avr32_f64_mul>
80006868:	30 08       	mov	r8,0
8000686a:	fa eb 00 28 	st.d	sp[40],r10
8000686e:	fc 19 40 24 	movh	r9,0x4024
80006872:	fa ea 00 08 	ld.d	r10,sp[8]
80006876:	fe b0 e8 87 	rcall	80003984 <__avr32_f64_mul>
8000687a:	fa eb 00 08 	st.d	sp[8],r10
8000687e:	cc 3b       	rjmp	80006804 <_dtoa_r+0x510>
80006880:	40 85       	lddsp	r5,sp[0x20]
80006882:	08 05       	add	r5,r4
80006884:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80006888:	51 35       	stdsp	sp[0x4c],r5
8000688a:	fa e8 00 28 	ld.d	r8,sp[40]
8000688e:	40 85       	lddsp	r5,sp[0x20]
80006890:	fe b0 e8 7a 	rcall	80003984 <__avr32_f64_mul>
80006894:	fa eb 00 28 	st.d	sp[40],r10
80006898:	fa ea 00 08 	ld.d	r10,sp[8]
8000689c:	e0 a0 10 fe 	rcall	80008a98 <__avr32_f64_to_s32>
800068a0:	51 6c       	stdsp	sp[0x58],r12
800068a2:	fe b0 e9 5f 	rcall	80003b60 <__avr32_s32_to_f64>
800068a6:	14 98       	mov	r8,r10
800068a8:	16 99       	mov	r9,r11
800068aa:	fa ea 00 08 	ld.d	r10,sp[8]
800068ae:	e0 a0 0f 9d 	rcall	800087e8 <__avr32_f64_sub>
800068b2:	fa eb 00 08 	st.d	sp[8],r10
800068b6:	41 68       	lddsp	r8,sp[0x58]
800068b8:	2d 08       	sub	r8,-48
800068ba:	0a c8       	st.b	r5++,r8
800068bc:	41 3c       	lddsp	r12,sp[0x4c]
800068be:	18 35       	cp.w	r5,r12
800068c0:	c2 81       	brne	80006910 <_dtoa_r+0x61c>
800068c2:	30 08       	mov	r8,0
800068c4:	fc 19 3f e0 	movh	r9,0x3fe0
800068c8:	fa ea 00 28 	ld.d	r10,sp[40]
800068cc:	e0 a0 10 5c 	rcall	80008984 <__avr32_f64_add>
800068d0:	40 85       	lddsp	r5,sp[0x20]
800068d2:	fa e8 00 08 	ld.d	r8,sp[8]
800068d6:	08 05       	add	r5,r4
800068d8:	e0 a0 11 3a 	rcall	80008b4c <__avr32_f64_cmp_lt>
800068dc:	e0 81 00 99 	brne	80006a0e <_dtoa_r+0x71a>
800068e0:	fa e8 00 28 	ld.d	r8,sp[40]
800068e4:	30 0a       	mov	r10,0
800068e6:	fc 1b 3f e0 	movh	r11,0x3fe0
800068ea:	e0 a0 0f 7f 	rcall	800087e8 <__avr32_f64_sub>
800068ee:	14 98       	mov	r8,r10
800068f0:	16 99       	mov	r9,r11
800068f2:	fa ea 00 08 	ld.d	r10,sp[8]
800068f6:	e0 a0 11 2b 	rcall	80008b4c <__avr32_f64_cmp_lt>
800068fa:	c1 30       	breq	80006920 <_dtoa_r+0x62c>
800068fc:	33 09       	mov	r9,48
800068fe:	0a 98       	mov	r8,r5
80006900:	11 7a       	ld.ub	r10,--r8
80006902:	f2 0a 18 00 	cp.b	r10,r9
80006906:	e0 81 02 d1 	brne	80006ea8 <_dtoa_r+0xbb4>
8000690a:	10 95       	mov	r5,r8
8000690c:	cf 9b       	rjmp	800068fe <_dtoa_r+0x60a>
8000690e:	d7 03       	nop
80006910:	30 08       	mov	r8,0
80006912:	fc 19 40 24 	movh	r9,0x4024
80006916:	fe b0 e8 37 	rcall	80003984 <__avr32_f64_mul>
8000691a:	fa eb 00 08 	st.d	sp[8],r10
8000691e:	cb db       	rjmp	80006898 <_dtoa_r+0x5a4>
80006920:	fa ea 00 3c 	ld.d	r10,sp[60]
80006924:	fa eb 00 08 	st.d	sp[8],r10
80006928:	58 e6       	cp.w	r6,14
8000692a:	5f ab       	srle	r11
8000692c:	41 8a       	lddsp	r10,sp[0x60]
8000692e:	30 08       	mov	r8,0
80006930:	f4 09 11 ff 	rsub	r9,r10,-1
80006934:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80006938:	f0 09 18 00 	cp.b	r9,r8
8000693c:	e0 80 00 82 	breq	80006a40 <_dtoa_r+0x74c>
80006940:	40 ea       	lddsp	r10,sp[0x38]
80006942:	58 01       	cp.w	r1,0
80006944:	5f a9       	srle	r9
80006946:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000694a:	fe ca cc 9a 	sub	r10,pc,-13158
8000694e:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80006952:	fa e5 00 10 	st.d	sp[16],r4
80006956:	f0 09 18 00 	cp.b	r9,r8
8000695a:	c1 40       	breq	80006982 <_dtoa_r+0x68e>
8000695c:	58 01       	cp.w	r1,0
8000695e:	e0 81 01 77 	brne	80006c4c <_dtoa_r+0x958>
80006962:	30 08       	mov	r8,0
80006964:	fc 19 40 14 	movh	r9,0x4014
80006968:	08 9a       	mov	r10,r4
8000696a:	0a 9b       	mov	r11,r5
8000696c:	fe b0 e8 0c 	rcall	80003984 <__avr32_f64_mul>
80006970:	fa e8 00 08 	ld.d	r8,sp[8]
80006974:	e0 a0 10 b8 	rcall	80008ae4 <__avr32_f64_cmp_ge>
80006978:	e0 81 01 6a 	brne	80006c4c <_dtoa_r+0x958>
8000697c:	02 92       	mov	r2,r1
8000697e:	e0 8f 01 72 	bral	80006c62 <_dtoa_r+0x96e>
80006982:	40 85       	lddsp	r5,sp[0x20]
80006984:	30 14       	mov	r4,1
80006986:	fa e8 00 10 	ld.d	r8,sp[16]
8000698a:	fa ea 00 08 	ld.d	r10,sp[8]
8000698e:	e0 a0 11 13 	rcall	80008bb4 <__avr32_f64_div>
80006992:	e0 a0 10 83 	rcall	80008a98 <__avr32_f64_to_s32>
80006996:	18 92       	mov	r2,r12
80006998:	fe b0 e8 e4 	rcall	80003b60 <__avr32_s32_to_f64>
8000699c:	fa e8 00 10 	ld.d	r8,sp[16]
800069a0:	fe b0 e7 f2 	rcall	80003984 <__avr32_f64_mul>
800069a4:	14 98       	mov	r8,r10
800069a6:	16 99       	mov	r9,r11
800069a8:	fa ea 00 08 	ld.d	r10,sp[8]
800069ac:	e0 a0 0f 1e 	rcall	800087e8 <__avr32_f64_sub>
800069b0:	fa eb 00 08 	st.d	sp[8],r10
800069b4:	e4 c8 ff d0 	sub	r8,r2,-48
800069b8:	0a c8       	st.b	r5++,r8
800069ba:	fc 19 40 24 	movh	r9,0x4024
800069be:	30 08       	mov	r8,0
800069c0:	02 34       	cp.w	r4,r1
800069c2:	c3 31       	brne	80006a28 <_dtoa_r+0x734>
800069c4:	fa e8 00 08 	ld.d	r8,sp[8]
800069c8:	e0 a0 0f de 	rcall	80008984 <__avr32_f64_add>
800069cc:	16 91       	mov	r1,r11
800069ce:	14 90       	mov	r0,r10
800069d0:	14 98       	mov	r8,r10
800069d2:	02 99       	mov	r9,r1
800069d4:	fa ea 00 10 	ld.d	r10,sp[16]
800069d8:	e0 a0 10 ba 	rcall	80008b4c <__avr32_f64_cmp_lt>
800069dc:	c1 a1       	brne	80006a10 <_dtoa_r+0x71c>
800069de:	fa e8 00 10 	ld.d	r8,sp[16]
800069e2:	00 9a       	mov	r10,r0
800069e4:	02 9b       	mov	r11,r1
800069e6:	e0 a0 10 6c 	rcall	80008abe <__avr32_f64_cmp_eq>
800069ea:	e0 80 02 5e 	breq	80006ea6 <_dtoa_r+0xbb2>
800069ee:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
800069f2:	c0 f1       	brne	80006a10 <_dtoa_r+0x71c>
800069f4:	e0 8f 02 59 	bral	80006ea6 <_dtoa_r+0xbb2>
800069f8:	40 8a       	lddsp	r10,sp[0x20]
800069fa:	14 38       	cp.w	r8,r10
800069fc:	c0 30       	breq	80006a02 <_dtoa_r+0x70e>
800069fe:	10 95       	mov	r5,r8
80006a00:	c0 98       	rjmp	80006a12 <_dtoa_r+0x71e>
80006a02:	33 08       	mov	r8,48
80006a04:	40 89       	lddsp	r9,sp[0x20]
80006a06:	2f f6       	sub	r6,-1
80006a08:	b2 88       	st.b	r9[0x0],r8
80006a0a:	40 88       	lddsp	r8,sp[0x20]
80006a0c:	c0 88       	rjmp	80006a1c <_dtoa_r+0x728>
80006a0e:	40 66       	lddsp	r6,sp[0x18]
80006a10:	33 99       	mov	r9,57
80006a12:	0a 98       	mov	r8,r5
80006a14:	11 7a       	ld.ub	r10,--r8
80006a16:	f2 0a 18 00 	cp.b	r10,r9
80006a1a:	ce f0       	breq	800069f8 <_dtoa_r+0x704>
80006a1c:	50 66       	stdsp	sp[0x18],r6
80006a1e:	11 89       	ld.ub	r9,r8[0x0]
80006a20:	2f f9       	sub	r9,-1
80006a22:	b0 89       	st.b	r8[0x0],r9
80006a24:	e0 8f 02 42 	bral	80006ea8 <_dtoa_r+0xbb4>
80006a28:	fe b0 e7 ae 	rcall	80003984 <__avr32_f64_mul>
80006a2c:	2f f4       	sub	r4,-1
80006a2e:	fa eb 00 08 	st.d	sp[8],r10
80006a32:	30 08       	mov	r8,0
80006a34:	30 09       	mov	r9,0
80006a36:	e0 a0 10 44 	rcall	80008abe <__avr32_f64_cmp_eq>
80006a3a:	ca 60       	breq	80006986 <_dtoa_r+0x692>
80006a3c:	e0 8f 02 35 	bral	80006ea6 <_dtoa_r+0xbb2>
80006a40:	40 d8       	lddsp	r8,sp[0x34]
80006a42:	58 08       	cp.w	r8,0
80006a44:	c0 51       	brne	80006a4e <_dtoa_r+0x75a>
80006a46:	04 98       	mov	r8,r2
80006a48:	00 95       	mov	r5,r0
80006a4a:	40 d4       	lddsp	r4,sp[0x34]
80006a4c:	c3 78       	rjmp	80006aba <_dtoa_r+0x7c6>
80006a4e:	40 c5       	lddsp	r5,sp[0x30]
80006a50:	58 15       	cp.w	r5,1
80006a52:	e0 89 00 0f 	brgt	80006a70 <_dtoa_r+0x77c>
80006a56:	41 74       	lddsp	r4,sp[0x5c]
80006a58:	58 04       	cp.w	r4,0
80006a5a:	c0 40       	breq	80006a62 <_dtoa_r+0x76e>
80006a5c:	f4 c9 fb cd 	sub	r9,r10,-1075
80006a60:	c0 48       	rjmp	80006a68 <_dtoa_r+0x774>
80006a62:	41 99       	lddsp	r9,sp[0x64]
80006a64:	f2 09 11 36 	rsub	r9,r9,54
80006a68:	04 98       	mov	r8,r2
80006a6a:	00 95       	mov	r5,r0
80006a6c:	c1 c8       	rjmp	80006aa4 <_dtoa_r+0x7b0>
80006a6e:	d7 03       	nop
80006a70:	e2 c8 00 01 	sub	r8,r1,1
80006a74:	58 01       	cp.w	r1,0
80006a76:	e0 05 17 40 	movge	r5,r0
80006a7a:	e2 09 17 40 	movge	r9,r1
80006a7e:	e1 d1 e5 15 	sublt	r5,r0,r1
80006a82:	f9 b9 05 00 	movlt	r9,0
80006a86:	10 32       	cp.w	r2,r8
80006a88:	e5 d8 e4 18 	subge	r8,r2,r8
80006a8c:	f1 d2 e5 18 	sublt	r8,r8,r2
80006a90:	e5 d8 e5 02 	addlt	r2,r2,r8
80006a94:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80006a98:	f9 d8 e5 0c 	addlt	r12,r12,r8
80006a9c:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80006aa0:	f9 b8 05 00 	movlt	r8,0
80006aa4:	40 4b       	lddsp	r11,sp[0x10]
80006aa6:	12 0b       	add	r11,r9
80006aa8:	50 08       	stdsp	sp[0x0],r8
80006aaa:	50 4b       	stdsp	sp[0x10],r11
80006aac:	12 00       	add	r0,r9
80006aae:	30 1b       	mov	r11,1
80006ab0:	0e 9c       	mov	r12,r7
80006ab2:	e0 a0 0a c9 	rcall	80008044 <__i2b>
80006ab6:	40 08       	lddsp	r8,sp[0x0]
80006ab8:	18 94       	mov	r4,r12
80006aba:	40 4a       	lddsp	r10,sp[0x10]
80006abc:	58 05       	cp.w	r5,0
80006abe:	5f 99       	srgt	r9
80006ac0:	58 0a       	cp.w	r10,0
80006ac2:	5f 9a       	srgt	r10
80006ac4:	f5 e9 00 09 	and	r9,r10,r9
80006ac8:	c0 80       	breq	80006ad8 <_dtoa_r+0x7e4>
80006aca:	40 4c       	lddsp	r12,sp[0x10]
80006acc:	f8 05 0d 49 	min	r9,r12,r5
80006ad0:	12 1c       	sub	r12,r9
80006ad2:	12 10       	sub	r0,r9
80006ad4:	50 4c       	stdsp	sp[0x10],r12
80006ad6:	12 15       	sub	r5,r9
80006ad8:	58 02       	cp.w	r2,0
80006ada:	e0 8a 00 27 	brle	80006b28 <_dtoa_r+0x834>
80006ade:	40 db       	lddsp	r11,sp[0x34]
80006ae0:	58 0b       	cp.w	r11,0
80006ae2:	c1 d0       	breq	80006b1c <_dtoa_r+0x828>
80006ae4:	58 08       	cp.w	r8,0
80006ae6:	e0 8a 00 17 	brle	80006b14 <_dtoa_r+0x820>
80006aea:	10 9a       	mov	r10,r8
80006aec:	50 08       	stdsp	sp[0x0],r8
80006aee:	08 9b       	mov	r11,r4
80006af0:	0e 9c       	mov	r12,r7
80006af2:	e0 a0 0a ef 	rcall	800080d0 <__pow5mult>
80006af6:	06 9a       	mov	r10,r3
80006af8:	18 9b       	mov	r11,r12
80006afa:	18 94       	mov	r4,r12
80006afc:	0e 9c       	mov	r12,r7
80006afe:	e0 a0 0a 23 	rcall	80007f44 <__multiply>
80006b02:	18 99       	mov	r9,r12
80006b04:	06 9b       	mov	r11,r3
80006b06:	50 19       	stdsp	sp[0x4],r9
80006b08:	0e 9c       	mov	r12,r7
80006b0a:	e0 a0 08 cf 	rcall	80007ca8 <_Bfree>
80006b0e:	40 19       	lddsp	r9,sp[0x4]
80006b10:	40 08       	lddsp	r8,sp[0x0]
80006b12:	12 93       	mov	r3,r9
80006b14:	e4 08 01 0a 	sub	r10,r2,r8
80006b18:	c0 80       	breq	80006b28 <_dtoa_r+0x834>
80006b1a:	c0 28       	rjmp	80006b1e <_dtoa_r+0x82a>
80006b1c:	04 9a       	mov	r10,r2
80006b1e:	06 9b       	mov	r11,r3
80006b20:	0e 9c       	mov	r12,r7
80006b22:	e0 a0 0a d7 	rcall	800080d0 <__pow5mult>
80006b26:	18 93       	mov	r3,r12
80006b28:	30 1b       	mov	r11,1
80006b2a:	0e 9c       	mov	r12,r7
80006b2c:	e0 a0 0a 8c 	rcall	80008044 <__i2b>
80006b30:	41 1a       	lddsp	r10,sp[0x44]
80006b32:	18 92       	mov	r2,r12
80006b34:	58 0a       	cp.w	r10,0
80006b36:	e0 8a 00 07 	brle	80006b44 <_dtoa_r+0x850>
80006b3a:	18 9b       	mov	r11,r12
80006b3c:	0e 9c       	mov	r12,r7
80006b3e:	e0 a0 0a c9 	rcall	800080d0 <__pow5mult>
80006b42:	18 92       	mov	r2,r12
80006b44:	40 c9       	lddsp	r9,sp[0x30]
80006b46:	58 19       	cp.w	r9,1
80006b48:	e0 89 00 14 	brgt	80006b70 <_dtoa_r+0x87c>
80006b4c:	40 38       	lddsp	r8,sp[0xc]
80006b4e:	58 08       	cp.w	r8,0
80006b50:	c1 01       	brne	80006b70 <_dtoa_r+0x87c>
80006b52:	40 29       	lddsp	r9,sp[0x8]
80006b54:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80006b58:	c0 c1       	brne	80006b70 <_dtoa_r+0x87c>
80006b5a:	12 98       	mov	r8,r9
80006b5c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006b60:	c0 80       	breq	80006b70 <_dtoa_r+0x87c>
80006b62:	40 4c       	lddsp	r12,sp[0x10]
80006b64:	30 1b       	mov	r11,1
80006b66:	2f fc       	sub	r12,-1
80006b68:	2f f0       	sub	r0,-1
80006b6a:	50 4c       	stdsp	sp[0x10],r12
80006b6c:	50 6b       	stdsp	sp[0x18],r11
80006b6e:	c0 38       	rjmp	80006b74 <_dtoa_r+0x880>
80006b70:	30 0a       	mov	r10,0
80006b72:	50 6a       	stdsp	sp[0x18],r10
80006b74:	41 19       	lddsp	r9,sp[0x44]
80006b76:	58 09       	cp.w	r9,0
80006b78:	c0 31       	brne	80006b7e <_dtoa_r+0x88a>
80006b7a:	30 1c       	mov	r12,1
80006b7c:	c0 98       	rjmp	80006b8e <_dtoa_r+0x89a>
80006b7e:	64 48       	ld.w	r8,r2[0x10]
80006b80:	2f c8       	sub	r8,-4
80006b82:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80006b86:	e0 a0 08 01 	rcall	80007b88 <__hi0bits>
80006b8a:	f8 0c 11 20 	rsub	r12,r12,32
80006b8e:	40 4b       	lddsp	r11,sp[0x10]
80006b90:	f8 0b 00 08 	add	r8,r12,r11
80006b94:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006b98:	c0 c0       	breq	80006bb0 <_dtoa_r+0x8bc>
80006b9a:	f0 08 11 20 	rsub	r8,r8,32
80006b9e:	58 48       	cp.w	r8,4
80006ba0:	e0 8a 00 06 	brle	80006bac <_dtoa_r+0x8b8>
80006ba4:	20 48       	sub	r8,4
80006ba6:	10 0b       	add	r11,r8
80006ba8:	50 4b       	stdsp	sp[0x10],r11
80006baa:	c0 78       	rjmp	80006bb8 <_dtoa_r+0x8c4>
80006bac:	58 48       	cp.w	r8,4
80006bae:	c0 70       	breq	80006bbc <_dtoa_r+0x8c8>
80006bb0:	40 4a       	lddsp	r10,sp[0x10]
80006bb2:	2e 48       	sub	r8,-28
80006bb4:	10 0a       	add	r10,r8
80006bb6:	50 4a       	stdsp	sp[0x10],r10
80006bb8:	10 00       	add	r0,r8
80006bba:	10 05       	add	r5,r8
80006bbc:	58 00       	cp.w	r0,0
80006bbe:	e0 8a 00 08 	brle	80006bce <_dtoa_r+0x8da>
80006bc2:	06 9b       	mov	r11,r3
80006bc4:	00 9a       	mov	r10,r0
80006bc6:	0e 9c       	mov	r12,r7
80006bc8:	e0 a0 09 7a 	rcall	80007ebc <__lshift>
80006bcc:	18 93       	mov	r3,r12
80006bce:	40 49       	lddsp	r9,sp[0x10]
80006bd0:	58 09       	cp.w	r9,0
80006bd2:	e0 8a 00 08 	brle	80006be2 <_dtoa_r+0x8ee>
80006bd6:	04 9b       	mov	r11,r2
80006bd8:	12 9a       	mov	r10,r9
80006bda:	0e 9c       	mov	r12,r7
80006bdc:	e0 a0 09 70 	rcall	80007ebc <__lshift>
80006be0:	18 92       	mov	r2,r12
80006be2:	41 48       	lddsp	r8,sp[0x50]
80006be4:	58 08       	cp.w	r8,0
80006be6:	c1 b0       	breq	80006c1c <_dtoa_r+0x928>
80006be8:	04 9b       	mov	r11,r2
80006bea:	06 9c       	mov	r12,r3
80006bec:	e0 a0 08 45 	rcall	80007c76 <__mcmp>
80006bf0:	c1 64       	brge	80006c1c <_dtoa_r+0x928>
80006bf2:	06 9b       	mov	r11,r3
80006bf4:	30 09       	mov	r9,0
80006bf6:	30 aa       	mov	r10,10
80006bf8:	0e 9c       	mov	r12,r7
80006bfa:	e0 a0 0a 2d 	rcall	80008054 <__multadd>
80006bfe:	20 16       	sub	r6,1
80006c00:	18 93       	mov	r3,r12
80006c02:	40 dc       	lddsp	r12,sp[0x34]
80006c04:	58 0c       	cp.w	r12,0
80006c06:	c0 31       	brne	80006c0c <_dtoa_r+0x918>
80006c08:	40 91       	lddsp	r1,sp[0x24]
80006c0a:	c0 98       	rjmp	80006c1c <_dtoa_r+0x928>
80006c0c:	08 9b       	mov	r11,r4
80006c0e:	40 91       	lddsp	r1,sp[0x24]
80006c10:	30 09       	mov	r9,0
80006c12:	30 aa       	mov	r10,10
80006c14:	0e 9c       	mov	r12,r7
80006c16:	e0 a0 0a 1f 	rcall	80008054 <__multadd>
80006c1a:	18 94       	mov	r4,r12
80006c1c:	58 01       	cp.w	r1,0
80006c1e:	5f a9       	srle	r9
80006c20:	40 cb       	lddsp	r11,sp[0x30]
80006c22:	58 2b       	cp.w	r11,2
80006c24:	5f 98       	srgt	r8
80006c26:	f3 e8 00 08 	and	r8,r9,r8
80006c2a:	c2 50       	breq	80006c74 <_dtoa_r+0x980>
80006c2c:	58 01       	cp.w	r1,0
80006c2e:	c1 11       	brne	80006c50 <_dtoa_r+0x95c>
80006c30:	04 9b       	mov	r11,r2
80006c32:	02 99       	mov	r9,r1
80006c34:	30 5a       	mov	r10,5
80006c36:	0e 9c       	mov	r12,r7
80006c38:	e0 a0 0a 0e 	rcall	80008054 <__multadd>
80006c3c:	18 92       	mov	r2,r12
80006c3e:	18 9b       	mov	r11,r12
80006c40:	06 9c       	mov	r12,r3
80006c42:	e0 a0 08 1a 	rcall	80007c76 <__mcmp>
80006c46:	e0 89 00 0f 	brgt	80006c64 <_dtoa_r+0x970>
80006c4a:	c0 38       	rjmp	80006c50 <_dtoa_r+0x95c>
80006c4c:	30 02       	mov	r2,0
80006c4e:	04 94       	mov	r4,r2
80006c50:	40 ea       	lddsp	r10,sp[0x38]
80006c52:	30 09       	mov	r9,0
80006c54:	5c da       	com	r10
80006c56:	40 85       	lddsp	r5,sp[0x20]
80006c58:	50 6a       	stdsp	sp[0x18],r10
80006c5a:	50 49       	stdsp	sp[0x10],r9
80006c5c:	c0 f9       	rjmp	80006e7a <_dtoa_r+0xb86>
80006c5e:	08 92       	mov	r2,r4
80006c60:	40 66       	lddsp	r6,sp[0x18]
80006c62:	04 94       	mov	r4,r2
80006c64:	2f f6       	sub	r6,-1
80006c66:	50 66       	stdsp	sp[0x18],r6
80006c68:	33 18       	mov	r8,49
80006c6a:	40 85       	lddsp	r5,sp[0x20]
80006c6c:	0a c8       	st.b	r5++,r8
80006c6e:	30 08       	mov	r8,0
80006c70:	50 48       	stdsp	sp[0x10],r8
80006c72:	c0 49       	rjmp	80006e7a <_dtoa_r+0xb86>
80006c74:	40 dc       	lddsp	r12,sp[0x34]
80006c76:	58 0c       	cp.w	r12,0
80006c78:	e0 80 00 b5 	breq	80006de2 <_dtoa_r+0xaee>
80006c7c:	58 05       	cp.w	r5,0
80006c7e:	e0 8a 00 08 	brle	80006c8e <_dtoa_r+0x99a>
80006c82:	08 9b       	mov	r11,r4
80006c84:	0a 9a       	mov	r10,r5
80006c86:	0e 9c       	mov	r12,r7
80006c88:	e0 a0 09 1a 	rcall	80007ebc <__lshift>
80006c8c:	18 94       	mov	r4,r12
80006c8e:	40 6b       	lddsp	r11,sp[0x18]
80006c90:	58 0b       	cp.w	r11,0
80006c92:	c0 31       	brne	80006c98 <_dtoa_r+0x9a4>
80006c94:	08 9c       	mov	r12,r4
80006c96:	c1 38       	rjmp	80006cbc <_dtoa_r+0x9c8>
80006c98:	68 1b       	ld.w	r11,r4[0x4]
80006c9a:	0e 9c       	mov	r12,r7
80006c9c:	e0 a0 08 20 	rcall	80007cdc <_Balloc>
80006ca0:	68 4a       	ld.w	r10,r4[0x10]
80006ca2:	18 95       	mov	r5,r12
80006ca4:	e8 cb ff f4 	sub	r11,r4,-12
80006ca8:	2f ea       	sub	r10,-2
80006caa:	2f 4c       	sub	r12,-12
80006cac:	a3 6a       	lsl	r10,0x2
80006cae:	fe b0 e8 3e 	rcall	80003d2a <memcpy>
80006cb2:	0a 9b       	mov	r11,r5
80006cb4:	30 1a       	mov	r10,1
80006cb6:	0e 9c       	mov	r12,r7
80006cb8:	e0 a0 09 02 	rcall	80007ebc <__lshift>
80006cbc:	50 44       	stdsp	sp[0x10],r4
80006cbe:	40 3a       	lddsp	r10,sp[0xc]
80006cc0:	30 19       	mov	r9,1
80006cc2:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80006cc6:	18 94       	mov	r4,r12
80006cc8:	50 da       	stdsp	sp[0x34],r10
80006cca:	40 85       	lddsp	r5,sp[0x20]
80006ccc:	50 99       	stdsp	sp[0x24],r9
80006cce:	50 26       	stdsp	sp[0x8],r6
80006cd0:	50 e1       	stdsp	sp[0x38],r1
80006cd2:	04 9b       	mov	r11,r2
80006cd4:	06 9c       	mov	r12,r3
80006cd6:	fe b0 fa 7f 	rcall	800061d4 <quorem>
80006cda:	40 4b       	lddsp	r11,sp[0x10]
80006cdc:	f8 c0 ff d0 	sub	r0,r12,-48
80006ce0:	06 9c       	mov	r12,r3
80006ce2:	e0 a0 07 ca 	rcall	80007c76 <__mcmp>
80006ce6:	08 9a       	mov	r10,r4
80006ce8:	50 6c       	stdsp	sp[0x18],r12
80006cea:	04 9b       	mov	r11,r2
80006cec:	0e 9c       	mov	r12,r7
80006cee:	e0 a0 08 7f 	rcall	80007dec <__mdiff>
80006cf2:	18 91       	mov	r1,r12
80006cf4:	78 38       	ld.w	r8,r12[0xc]
80006cf6:	58 08       	cp.w	r8,0
80006cf8:	c0 30       	breq	80006cfe <_dtoa_r+0xa0a>
80006cfa:	30 16       	mov	r6,1
80006cfc:	c0 68       	rjmp	80006d08 <_dtoa_r+0xa14>
80006cfe:	18 9b       	mov	r11,r12
80006d00:	06 9c       	mov	r12,r3
80006d02:	e0 a0 07 ba 	rcall	80007c76 <__mcmp>
80006d06:	18 96       	mov	r6,r12
80006d08:	0e 9c       	mov	r12,r7
80006d0a:	02 9b       	mov	r11,r1
80006d0c:	e0 a0 07 ce 	rcall	80007ca8 <_Bfree>
80006d10:	40 cc       	lddsp	r12,sp[0x30]
80006d12:	ed ec 10 08 	or	r8,r6,r12
80006d16:	c0 d1       	brne	80006d30 <_dtoa_r+0xa3c>
80006d18:	40 db       	lddsp	r11,sp[0x34]
80006d1a:	58 0b       	cp.w	r11,0
80006d1c:	c0 a1       	brne	80006d30 <_dtoa_r+0xa3c>
80006d1e:	40 26       	lddsp	r6,sp[0x8]
80006d20:	e0 40 00 39 	cp.w	r0,57
80006d24:	c3 00       	breq	80006d84 <_dtoa_r+0xa90>
80006d26:	40 6a       	lddsp	r10,sp[0x18]
80006d28:	58 0a       	cp.w	r10,0
80006d2a:	e0 89 00 24 	brgt	80006d72 <_dtoa_r+0xa7e>
80006d2e:	c2 f8       	rjmp	80006d8c <_dtoa_r+0xa98>
80006d30:	40 69       	lddsp	r9,sp[0x18]
80006d32:	58 09       	cp.w	r9,0
80006d34:	c0 85       	brlt	80006d44 <_dtoa_r+0xa50>
80006d36:	12 98       	mov	r8,r9
80006d38:	40 cc       	lddsp	r12,sp[0x30]
80006d3a:	18 48       	or	r8,r12
80006d3c:	c1 d1       	brne	80006d76 <_dtoa_r+0xa82>
80006d3e:	40 db       	lddsp	r11,sp[0x34]
80006d40:	58 0b       	cp.w	r11,0
80006d42:	c1 a1       	brne	80006d76 <_dtoa_r+0xa82>
80006d44:	0c 99       	mov	r9,r6
80006d46:	40 26       	lddsp	r6,sp[0x8]
80006d48:	58 09       	cp.w	r9,0
80006d4a:	e0 8a 00 21 	brle	80006d8c <_dtoa_r+0xa98>
80006d4e:	06 9b       	mov	r11,r3
80006d50:	30 1a       	mov	r10,1
80006d52:	0e 9c       	mov	r12,r7
80006d54:	e0 a0 08 b4 	rcall	80007ebc <__lshift>
80006d58:	04 9b       	mov	r11,r2
80006d5a:	18 93       	mov	r3,r12
80006d5c:	e0 a0 07 8d 	rcall	80007c76 <__mcmp>
80006d60:	e0 89 00 06 	brgt	80006d6c <_dtoa_r+0xa78>
80006d64:	c1 41       	brne	80006d8c <_dtoa_r+0xa98>
80006d66:	ed b0 00 00 	bld	r0,0x0
80006d6a:	c1 11       	brne	80006d8c <_dtoa_r+0xa98>
80006d6c:	e0 40 00 39 	cp.w	r0,57
80006d70:	c0 a0       	breq	80006d84 <_dtoa_r+0xa90>
80006d72:	2f f0       	sub	r0,-1
80006d74:	c0 c8       	rjmp	80006d8c <_dtoa_r+0xa98>
80006d76:	58 06       	cp.w	r6,0
80006d78:	e0 8a 00 0c 	brle	80006d90 <_dtoa_r+0xa9c>
80006d7c:	40 26       	lddsp	r6,sp[0x8]
80006d7e:	e0 40 00 39 	cp.w	r0,57
80006d82:	c0 41       	brne	80006d8a <_dtoa_r+0xa96>
80006d84:	33 98       	mov	r8,57
80006d86:	0a c8       	st.b	r5++,r8
80006d88:	c6 78       	rjmp	80006e56 <_dtoa_r+0xb62>
80006d8a:	2f f0       	sub	r0,-1
80006d8c:	0a c0       	st.b	r5++,r0
80006d8e:	c7 58       	rjmp	80006e78 <_dtoa_r+0xb84>
80006d90:	0a c0       	st.b	r5++,r0
80006d92:	40 9a       	lddsp	r10,sp[0x24]
80006d94:	40 e9       	lddsp	r9,sp[0x38]
80006d96:	12 3a       	cp.w	r10,r9
80006d98:	c4 30       	breq	80006e1e <_dtoa_r+0xb2a>
80006d9a:	06 9b       	mov	r11,r3
80006d9c:	30 09       	mov	r9,0
80006d9e:	30 aa       	mov	r10,10
80006da0:	0e 9c       	mov	r12,r7
80006da2:	e0 a0 09 59 	rcall	80008054 <__multadd>
80006da6:	40 48       	lddsp	r8,sp[0x10]
80006da8:	18 93       	mov	r3,r12
80006daa:	08 38       	cp.w	r8,r4
80006dac:	c0 91       	brne	80006dbe <_dtoa_r+0xaca>
80006dae:	10 9b       	mov	r11,r8
80006db0:	30 09       	mov	r9,0
80006db2:	30 aa       	mov	r10,10
80006db4:	0e 9c       	mov	r12,r7
80006db6:	e0 a0 09 4f 	rcall	80008054 <__multadd>
80006dba:	50 4c       	stdsp	sp[0x10],r12
80006dbc:	c0 e8       	rjmp	80006dd8 <_dtoa_r+0xae4>
80006dbe:	40 4b       	lddsp	r11,sp[0x10]
80006dc0:	30 09       	mov	r9,0
80006dc2:	30 aa       	mov	r10,10
80006dc4:	0e 9c       	mov	r12,r7
80006dc6:	e0 a0 09 47 	rcall	80008054 <__multadd>
80006dca:	08 9b       	mov	r11,r4
80006dcc:	50 4c       	stdsp	sp[0x10],r12
80006dce:	30 09       	mov	r9,0
80006dd0:	30 aa       	mov	r10,10
80006dd2:	0e 9c       	mov	r12,r7
80006dd4:	e0 a0 09 40 	rcall	80008054 <__multadd>
80006dd8:	18 94       	mov	r4,r12
80006dda:	40 9c       	lddsp	r12,sp[0x24]
80006ddc:	2f fc       	sub	r12,-1
80006dde:	50 9c       	stdsp	sp[0x24],r12
80006de0:	c7 9b       	rjmp	80006cd2 <_dtoa_r+0x9de>
80006de2:	30 18       	mov	r8,1
80006de4:	06 90       	mov	r0,r3
80006de6:	40 85       	lddsp	r5,sp[0x20]
80006de8:	08 93       	mov	r3,r4
80006dea:	0c 94       	mov	r4,r6
80006dec:	10 96       	mov	r6,r8
80006dee:	04 9b       	mov	r11,r2
80006df0:	00 9c       	mov	r12,r0
80006df2:	fe b0 f9 f1 	rcall	800061d4 <quorem>
80006df6:	2d 0c       	sub	r12,-48
80006df8:	0a cc       	st.b	r5++,r12
80006dfa:	02 36       	cp.w	r6,r1
80006dfc:	c0 a4       	brge	80006e10 <_dtoa_r+0xb1c>
80006dfe:	00 9b       	mov	r11,r0
80006e00:	30 09       	mov	r9,0
80006e02:	30 aa       	mov	r10,10
80006e04:	0e 9c       	mov	r12,r7
80006e06:	2f f6       	sub	r6,-1
80006e08:	e0 a0 09 26 	rcall	80008054 <__multadd>
80006e0c:	18 90       	mov	r0,r12
80006e0e:	cf 0b       	rjmp	80006dee <_dtoa_r+0xafa>
80006e10:	08 96       	mov	r6,r4
80006e12:	30 0b       	mov	r11,0
80006e14:	06 94       	mov	r4,r3
80006e16:	50 4b       	stdsp	sp[0x10],r11
80006e18:	00 93       	mov	r3,r0
80006e1a:	18 90       	mov	r0,r12
80006e1c:	c0 28       	rjmp	80006e20 <_dtoa_r+0xb2c>
80006e1e:	40 26       	lddsp	r6,sp[0x8]
80006e20:	06 9b       	mov	r11,r3
80006e22:	30 1a       	mov	r10,1
80006e24:	0e 9c       	mov	r12,r7
80006e26:	e0 a0 08 4b 	rcall	80007ebc <__lshift>
80006e2a:	04 9b       	mov	r11,r2
80006e2c:	18 93       	mov	r3,r12
80006e2e:	e0 a0 07 24 	rcall	80007c76 <__mcmp>
80006e32:	e0 89 00 12 	brgt	80006e56 <_dtoa_r+0xb62>
80006e36:	c1 b1       	brne	80006e6c <_dtoa_r+0xb78>
80006e38:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80006e3c:	c0 d1       	brne	80006e56 <_dtoa_r+0xb62>
80006e3e:	c1 78       	rjmp	80006e6c <_dtoa_r+0xb78>
80006e40:	40 89       	lddsp	r9,sp[0x20]
80006e42:	12 38       	cp.w	r8,r9
80006e44:	c0 30       	breq	80006e4a <_dtoa_r+0xb56>
80006e46:	10 95       	mov	r5,r8
80006e48:	c0 88       	rjmp	80006e58 <_dtoa_r+0xb64>
80006e4a:	2f f6       	sub	r6,-1
80006e4c:	50 66       	stdsp	sp[0x18],r6
80006e4e:	33 18       	mov	r8,49
80006e50:	40 8c       	lddsp	r12,sp[0x20]
80006e52:	b8 88       	st.b	r12[0x0],r8
80006e54:	c1 38       	rjmp	80006e7a <_dtoa_r+0xb86>
80006e56:	33 9a       	mov	r10,57
80006e58:	0a 98       	mov	r8,r5
80006e5a:	11 79       	ld.ub	r9,--r8
80006e5c:	f4 09 18 00 	cp.b	r9,r10
80006e60:	cf 00       	breq	80006e40 <_dtoa_r+0xb4c>
80006e62:	2f f9       	sub	r9,-1
80006e64:	b0 89       	st.b	r8[0x0],r9
80006e66:	c0 98       	rjmp	80006e78 <_dtoa_r+0xb84>
80006e68:	10 95       	mov	r5,r8
80006e6a:	c0 28       	rjmp	80006e6e <_dtoa_r+0xb7a>
80006e6c:	33 09       	mov	r9,48
80006e6e:	0a 98       	mov	r8,r5
80006e70:	11 7a       	ld.ub	r10,--r8
80006e72:	f2 0a 18 00 	cp.b	r10,r9
80006e76:	cf 90       	breq	80006e68 <_dtoa_r+0xb74>
80006e78:	50 66       	stdsp	sp[0x18],r6
80006e7a:	04 9b       	mov	r11,r2
80006e7c:	0e 9c       	mov	r12,r7
80006e7e:	e0 a0 07 15 	rcall	80007ca8 <_Bfree>
80006e82:	58 04       	cp.w	r4,0
80006e84:	c1 20       	breq	80006ea8 <_dtoa_r+0xbb4>
80006e86:	40 4b       	lddsp	r11,sp[0x10]
80006e88:	08 3b       	cp.w	r11,r4
80006e8a:	5f 19       	srne	r9
80006e8c:	58 0b       	cp.w	r11,0
80006e8e:	5f 18       	srne	r8
80006e90:	f3 e8 00 08 	and	r8,r9,r8
80006e94:	c0 40       	breq	80006e9c <_dtoa_r+0xba8>
80006e96:	0e 9c       	mov	r12,r7
80006e98:	e0 a0 07 08 	rcall	80007ca8 <_Bfree>
80006e9c:	08 9b       	mov	r11,r4
80006e9e:	0e 9c       	mov	r12,r7
80006ea0:	e0 a0 07 04 	rcall	80007ca8 <_Bfree>
80006ea4:	c0 28       	rjmp	80006ea8 <_dtoa_r+0xbb4>
80006ea6:	50 66       	stdsp	sp[0x18],r6
80006ea8:	0e 9c       	mov	r12,r7
80006eaa:	06 9b       	mov	r11,r3
80006eac:	e0 a0 06 fe 	rcall	80007ca8 <_Bfree>
80006eb0:	30 08       	mov	r8,0
80006eb2:	aa 88       	st.b	r5[0x0],r8
80006eb4:	40 68       	lddsp	r8,sp[0x18]
80006eb6:	41 5a       	lddsp	r10,sp[0x54]
80006eb8:	2f f8       	sub	r8,-1
80006eba:	41 29       	lddsp	r9,sp[0x48]
80006ebc:	95 08       	st.w	r10[0x0],r8
80006ebe:	40 8c       	lddsp	r12,sp[0x20]
80006ec0:	58 09       	cp.w	r9,0
80006ec2:	fb f8 10 12 	ld.wne	r8,sp[0x48]
80006ec6:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80006eca:	2e 6d       	sub	sp,-104
80006ecc:	d8 32       	popm	r0-r7,pc
80006ece:	d7 03       	nop

80006ed0 <_fflush_r>:
80006ed0:	d4 21       	pushm	r4-r7,lr
80006ed2:	16 97       	mov	r7,r11
80006ed4:	18 96       	mov	r6,r12
80006ed6:	76 48       	ld.w	r8,r11[0x10]
80006ed8:	58 08       	cp.w	r8,0
80006eda:	c7 f0       	breq	80006fd8 <_fflush_r+0x108>
80006edc:	58 0c       	cp.w	r12,0
80006ede:	c0 50       	breq	80006ee8 <_fflush_r+0x18>
80006ee0:	78 68       	ld.w	r8,r12[0x18]
80006ee2:	58 08       	cp.w	r8,0
80006ee4:	c0 21       	brne	80006ee8 <_fflush_r+0x18>
80006ee6:	cc dc       	rcall	80007080 <__sinit>
80006ee8:	fe c8 d2 ec 	sub	r8,pc,-11540
80006eec:	10 37       	cp.w	r7,r8
80006eee:	c0 31       	brne	80006ef4 <_fflush_r+0x24>
80006ef0:	6c 07       	ld.w	r7,r6[0x0]
80006ef2:	c0 c8       	rjmp	80006f0a <_fflush_r+0x3a>
80006ef4:	fe c8 d2 d8 	sub	r8,pc,-11560
80006ef8:	10 37       	cp.w	r7,r8
80006efa:	c0 31       	brne	80006f00 <_fflush_r+0x30>
80006efc:	6c 17       	ld.w	r7,r6[0x4]
80006efe:	c0 68       	rjmp	80006f0a <_fflush_r+0x3a>
80006f00:	fe c8 d2 c4 	sub	r8,pc,-11580
80006f04:	10 37       	cp.w	r7,r8
80006f06:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80006f0a:	8e 6a       	ld.sh	r10,r7[0xc]
80006f0c:	14 98       	mov	r8,r10
80006f0e:	ed ba 00 03 	bld	r10,0x3
80006f12:	c4 20       	breq	80006f96 <_fflush_r+0xc6>
80006f14:	ab ba       	sbr	r10,0xb
80006f16:	ae 6a       	st.h	r7[0xc],r10
80006f18:	6e 18       	ld.w	r8,r7[0x4]
80006f1a:	58 08       	cp.w	r8,0
80006f1c:	e0 89 00 06 	brgt	80006f28 <_fflush_r+0x58>
80006f20:	6f 08       	ld.w	r8,r7[0x40]
80006f22:	58 08       	cp.w	r8,0
80006f24:	e0 8a 00 5a 	brle	80006fd8 <_fflush_r+0x108>
80006f28:	6e b8       	ld.w	r8,r7[0x2c]
80006f2a:	58 08       	cp.w	r8,0
80006f2c:	c5 60       	breq	80006fd8 <_fflush_r+0x108>
80006f2e:	e2 1a 10 00 	andl	r10,0x1000,COH
80006f32:	c0 30       	breq	80006f38 <_fflush_r+0x68>
80006f34:	6f 55       	ld.w	r5,r7[0x54]
80006f36:	c0 f8       	rjmp	80006f54 <_fflush_r+0x84>
80006f38:	30 19       	mov	r9,1
80006f3a:	6e 8b       	ld.w	r11,r7[0x20]
80006f3c:	0c 9c       	mov	r12,r6
80006f3e:	5d 18       	icall	r8
80006f40:	18 95       	mov	r5,r12
80006f42:	5b fc       	cp.w	r12,-1
80006f44:	c0 81       	brne	80006f54 <_fflush_r+0x84>
80006f46:	6c 38       	ld.w	r8,r6[0xc]
80006f48:	59 d8       	cp.w	r8,29
80006f4a:	c4 70       	breq	80006fd8 <_fflush_r+0x108>
80006f4c:	8e 68       	ld.sh	r8,r7[0xc]
80006f4e:	a7 a8       	sbr	r8,0x6
80006f50:	ae 68       	st.h	r7[0xc],r8
80006f52:	d8 22       	popm	r4-r7,pc
80006f54:	8e 68       	ld.sh	r8,r7[0xc]
80006f56:	ed b8 00 02 	bld	r8,0x2
80006f5a:	c0 91       	brne	80006f6c <_fflush_r+0x9c>
80006f5c:	6e 18       	ld.w	r8,r7[0x4]
80006f5e:	10 15       	sub	r5,r8
80006f60:	6e d8       	ld.w	r8,r7[0x34]
80006f62:	58 08       	cp.w	r8,0
80006f64:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80006f68:	eb d8 e1 15 	subne	r5,r5,r8
80006f6c:	6e b8       	ld.w	r8,r7[0x2c]
80006f6e:	0c 9c       	mov	r12,r6
80006f70:	30 09       	mov	r9,0
80006f72:	0a 9a       	mov	r10,r5
80006f74:	6e 8b       	ld.w	r11,r7[0x20]
80006f76:	5d 18       	icall	r8
80006f78:	8e 68       	ld.sh	r8,r7[0xc]
80006f7a:	0a 3c       	cp.w	r12,r5
80006f7c:	c2 61       	brne	80006fc8 <_fflush_r+0xf8>
80006f7e:	ab d8       	cbr	r8,0xb
80006f80:	30 0c       	mov	r12,0
80006f82:	6e 49       	ld.w	r9,r7[0x10]
80006f84:	ae 68       	st.h	r7[0xc],r8
80006f86:	8f 1c       	st.w	r7[0x4],r12
80006f88:	8f 09       	st.w	r7[0x0],r9
80006f8a:	ed b8 00 0c 	bld	r8,0xc
80006f8e:	c2 51       	brne	80006fd8 <_fflush_r+0x108>
80006f90:	ef 45 00 54 	st.w	r7[84],r5
80006f94:	d8 22       	popm	r4-r7,pc
80006f96:	6e 45       	ld.w	r5,r7[0x10]
80006f98:	58 05       	cp.w	r5,0
80006f9a:	c1 f0       	breq	80006fd8 <_fflush_r+0x108>
80006f9c:	6e 04       	ld.w	r4,r7[0x0]
80006f9e:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80006fa2:	8f 05       	st.w	r7[0x0],r5
80006fa4:	f9 b8 01 00 	movne	r8,0
80006fa8:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80006fac:	0a 14       	sub	r4,r5
80006fae:	8f 28       	st.w	r7[0x8],r8
80006fb0:	c1 18       	rjmp	80006fd2 <_fflush_r+0x102>
80006fb2:	08 99       	mov	r9,r4
80006fb4:	0a 9a       	mov	r10,r5
80006fb6:	6e a8       	ld.w	r8,r7[0x28]
80006fb8:	6e 8b       	ld.w	r11,r7[0x20]
80006fba:	0c 9c       	mov	r12,r6
80006fbc:	5d 18       	icall	r8
80006fbe:	18 14       	sub	r4,r12
80006fc0:	58 0c       	cp.w	r12,0
80006fc2:	e0 89 00 07 	brgt	80006fd0 <_fflush_r+0x100>
80006fc6:	8e 68       	ld.sh	r8,r7[0xc]
80006fc8:	a7 a8       	sbr	r8,0x6
80006fca:	3f fc       	mov	r12,-1
80006fcc:	ae 68       	st.h	r7[0xc],r8
80006fce:	d8 22       	popm	r4-r7,pc
80006fd0:	18 05       	add	r5,r12
80006fd2:	58 04       	cp.w	r4,0
80006fd4:	fe 99 ff ef 	brgt	80006fb2 <_fflush_r+0xe2>
80006fd8:	d8 2a       	popm	r4-r7,pc,r12=0
80006fda:	d7 03       	nop

80006fdc <__sfp_lock_acquire>:
80006fdc:	5e fc       	retal	r12

80006fde <__sfp_lock_release>:
80006fde:	5e fc       	retal	r12

80006fe0 <_cleanup_r>:
80006fe0:	d4 01       	pushm	lr
80006fe2:	fe cb e8 7a 	sub	r11,pc,-6022
80006fe6:	e0 a0 02 fd 	rcall	800075e0 <_fwalk>
80006fea:	d8 02       	popm	pc

80006fec <__sfmoreglue>:
80006fec:	d4 21       	pushm	r4-r7,lr
80006fee:	16 95       	mov	r5,r11
80006ff0:	f6 06 10 5c 	mul	r6,r11,92
80006ff4:	ec cb ff f4 	sub	r11,r6,-12
80006ff8:	e0 a0 03 84 	rcall	80007700 <_malloc_r>
80006ffc:	18 97       	mov	r7,r12
80006ffe:	c0 90       	breq	80007010 <__sfmoreglue+0x24>
80007000:	99 15       	st.w	r12[0x4],r5
80007002:	30 0b       	mov	r11,0
80007004:	2f 4c       	sub	r12,-12
80007006:	0c 9a       	mov	r10,r6
80007008:	8f 2c       	st.w	r7[0x8],r12
8000700a:	8f 0b       	st.w	r7[0x0],r11
8000700c:	fe b0 e7 33 	rcall	80003e72 <memset>
80007010:	0e 9c       	mov	r12,r7
80007012:	d8 22       	popm	r4-r7,pc

80007014 <__sfp>:
80007014:	d4 21       	pushm	r4-r7,lr
80007016:	fe c8 d3 b6 	sub	r8,pc,-11338
8000701a:	18 96       	mov	r6,r12
8000701c:	70 07       	ld.w	r7,r8[0x0]
8000701e:	6e 68       	ld.w	r8,r7[0x18]
80007020:	58 08       	cp.w	r8,0
80007022:	c0 31       	brne	80007028 <__sfp+0x14>
80007024:	0e 9c       	mov	r12,r7
80007026:	c2 dc       	rcall	80007080 <__sinit>
80007028:	ee c7 ff 28 	sub	r7,r7,-216
8000702c:	30 05       	mov	r5,0
8000702e:	6e 2c       	ld.w	r12,r7[0x8]
80007030:	6e 18       	ld.w	r8,r7[0x4]
80007032:	c0 68       	rjmp	8000703e <__sfp+0x2a>
80007034:	98 69       	ld.sh	r9,r12[0xc]
80007036:	ea 09 19 00 	cp.h	r9,r5
8000703a:	c1 10       	breq	8000705c <__sfp+0x48>
8000703c:	2a 4c       	sub	r12,-92
8000703e:	20 18       	sub	r8,1
80007040:	cf a7       	brpl	80007034 <__sfp+0x20>
80007042:	6e 08       	ld.w	r8,r7[0x0]
80007044:	58 08       	cp.w	r8,0
80007046:	c0 61       	brne	80007052 <__sfp+0x3e>
80007048:	30 4b       	mov	r11,4
8000704a:	0c 9c       	mov	r12,r6
8000704c:	cd 0f       	rcall	80006fec <__sfmoreglue>
8000704e:	8f 0c       	st.w	r7[0x0],r12
80007050:	c0 30       	breq	80007056 <__sfp+0x42>
80007052:	6e 07       	ld.w	r7,r7[0x0]
80007054:	ce db       	rjmp	8000702e <__sfp+0x1a>
80007056:	30 c8       	mov	r8,12
80007058:	8d 38       	st.w	r6[0xc],r8
8000705a:	d8 22       	popm	r4-r7,pc
8000705c:	30 08       	mov	r8,0
8000705e:	f9 48 00 4c 	st.w	r12[76],r8
80007062:	99 08       	st.w	r12[0x0],r8
80007064:	99 28       	st.w	r12[0x8],r8
80007066:	99 18       	st.w	r12[0x4],r8
80007068:	99 48       	st.w	r12[0x10],r8
8000706a:	99 58       	st.w	r12[0x14],r8
8000706c:	99 68       	st.w	r12[0x18],r8
8000706e:	99 d8       	st.w	r12[0x34],r8
80007070:	99 e8       	st.w	r12[0x38],r8
80007072:	f9 48 00 48 	st.w	r12[72],r8
80007076:	3f f8       	mov	r8,-1
80007078:	b8 78       	st.h	r12[0xe],r8
8000707a:	30 18       	mov	r8,1
8000707c:	b8 68       	st.h	r12[0xc],r8
8000707e:	d8 22       	popm	r4-r7,pc

80007080 <__sinit>:
80007080:	d4 21       	pushm	r4-r7,lr
80007082:	18 96       	mov	r6,r12
80007084:	78 67       	ld.w	r7,r12[0x18]
80007086:	58 07       	cp.w	r7,0
80007088:	c4 91       	brne	8000711a <__sinit+0x9a>
8000708a:	fe c8 00 aa 	sub	r8,pc,170
8000708e:	30 15       	mov	r5,1
80007090:	99 a8       	st.w	r12[0x28],r8
80007092:	f9 47 00 d8 	st.w	r12[216],r7
80007096:	f9 47 00 dc 	st.w	r12[220],r7
8000709a:	f9 47 00 e0 	st.w	r12[224],r7
8000709e:	99 65       	st.w	r12[0x18],r5
800070a0:	cb af       	rcall	80007014 <__sfp>
800070a2:	8d 0c       	st.w	r6[0x0],r12
800070a4:	0c 9c       	mov	r12,r6
800070a6:	cb 7f       	rcall	80007014 <__sfp>
800070a8:	8d 1c       	st.w	r6[0x4],r12
800070aa:	0c 9c       	mov	r12,r6
800070ac:	cb 4f       	rcall	80007014 <__sfp>
800070ae:	6c 09       	ld.w	r9,r6[0x0]
800070b0:	30 48       	mov	r8,4
800070b2:	93 07       	st.w	r9[0x0],r7
800070b4:	b2 68       	st.h	r9[0xc],r8
800070b6:	93 17       	st.w	r9[0x4],r7
800070b8:	93 27       	st.w	r9[0x8],r7
800070ba:	6c 18       	ld.w	r8,r6[0x4]
800070bc:	b2 77       	st.h	r9[0xe],r7
800070be:	93 47       	st.w	r9[0x10],r7
800070c0:	93 57       	st.w	r9[0x14],r7
800070c2:	93 67       	st.w	r9[0x18],r7
800070c4:	93 89       	st.w	r9[0x20],r9
800070c6:	91 07       	st.w	r8[0x0],r7
800070c8:	91 17       	st.w	r8[0x4],r7
800070ca:	91 27       	st.w	r8[0x8],r7
800070cc:	fe ce eb f4 	sub	lr,pc,-5132
800070d0:	fe cb ec 24 	sub	r11,pc,-5084
800070d4:	93 9e       	st.w	r9[0x24],lr
800070d6:	93 ab       	st.w	r9[0x28],r11
800070d8:	fe ca ec 4c 	sub	r10,pc,-5044
800070dc:	fe c4 ec 58 	sub	r4,pc,-5032
800070e0:	93 ba       	st.w	r9[0x2c],r10
800070e2:	93 c4       	st.w	r9[0x30],r4
800070e4:	30 99       	mov	r9,9
800070e6:	b0 69       	st.h	r8[0xc],r9
800070e8:	b0 75       	st.h	r8[0xe],r5
800070ea:	91 c4       	st.w	r8[0x30],r4
800070ec:	91 47       	st.w	r8[0x10],r7
800070ee:	91 57       	st.w	r8[0x14],r7
800070f0:	91 67       	st.w	r8[0x18],r7
800070f2:	91 88       	st.w	r8[0x20],r8
800070f4:	91 9e       	st.w	r8[0x24],lr
800070f6:	91 ab       	st.w	r8[0x28],r11
800070f8:	91 ba       	st.w	r8[0x2c],r10
800070fa:	8d 2c       	st.w	r6[0x8],r12
800070fc:	31 28       	mov	r8,18
800070fe:	99 07       	st.w	r12[0x0],r7
80007100:	b8 68       	st.h	r12[0xc],r8
80007102:	99 17       	st.w	r12[0x4],r7
80007104:	99 27       	st.w	r12[0x8],r7
80007106:	30 28       	mov	r8,2
80007108:	b8 78       	st.h	r12[0xe],r8
8000710a:	99 c4       	st.w	r12[0x30],r4
8000710c:	99 67       	st.w	r12[0x18],r7
8000710e:	99 9e       	st.w	r12[0x24],lr
80007110:	99 ab       	st.w	r12[0x28],r11
80007112:	99 ba       	st.w	r12[0x2c],r10
80007114:	99 47       	st.w	r12[0x10],r7
80007116:	99 57       	st.w	r12[0x14],r7
80007118:	99 8c       	st.w	r12[0x20],r12
8000711a:	d8 22       	popm	r4-r7,pc

8000711c <_malloc_trim_r>:
8000711c:	d4 21       	pushm	r4-r7,lr
8000711e:	16 95       	mov	r5,r11
80007120:	18 97       	mov	r7,r12
80007122:	e0 a0 05 31 	rcall	80007b84 <__malloc_lock>
80007126:	e0 64 01 2c 	mov	r4,300
8000712a:	68 28       	ld.w	r8,r4[0x8]
8000712c:	70 16       	ld.w	r6,r8[0x4]
8000712e:	e0 16 ff fc 	andl	r6,0xfffc
80007132:	ec c8 ff 91 	sub	r8,r6,-111
80007136:	f0 05 01 05 	sub	r5,r8,r5
8000713a:	e0 15 ff 80 	andl	r5,0xff80
8000713e:	ea c5 00 80 	sub	r5,r5,128
80007142:	e0 45 00 7f 	cp.w	r5,127
80007146:	e0 8a 00 25 	brle	80007190 <_malloc_trim_r+0x74>
8000714a:	30 0b       	mov	r11,0
8000714c:	0e 9c       	mov	r12,r7
8000714e:	e0 a0 09 8b 	rcall	80008464 <_sbrk_r>
80007152:	68 28       	ld.w	r8,r4[0x8]
80007154:	0c 08       	add	r8,r6
80007156:	10 3c       	cp.w	r12,r8
80007158:	c1 c1       	brne	80007190 <_malloc_trim_r+0x74>
8000715a:	ea 0b 11 00 	rsub	r11,r5,0
8000715e:	0e 9c       	mov	r12,r7
80007160:	e0 a0 09 82 	rcall	80008464 <_sbrk_r>
80007164:	5b fc       	cp.w	r12,-1
80007166:	c1 91       	brne	80007198 <_malloc_trim_r+0x7c>
80007168:	30 0b       	mov	r11,0
8000716a:	0e 9c       	mov	r12,r7
8000716c:	e0 a0 09 7c 	rcall	80008464 <_sbrk_r>
80007170:	68 28       	ld.w	r8,r4[0x8]
80007172:	f8 08 01 09 	sub	r9,r12,r8
80007176:	58 f9       	cp.w	r9,15
80007178:	e0 8a 00 0c 	brle	80007190 <_malloc_trim_r+0x74>
8000717c:	a1 a9       	sbr	r9,0x0
8000717e:	91 19       	st.w	r8[0x4],r9
80007180:	e0 68 05 38 	mov	r8,1336
80007184:	70 09       	ld.w	r9,r8[0x0]
80007186:	e0 68 06 64 	mov	r8,1636
8000718a:	f8 09 01 09 	sub	r9,r12,r9
8000718e:	91 09       	st.w	r8[0x0],r9
80007190:	0e 9c       	mov	r12,r7
80007192:	e0 a0 04 fa 	rcall	80007b86 <__malloc_unlock>
80007196:	d8 2a       	popm	r4-r7,pc,r12=0
80007198:	68 28       	ld.w	r8,r4[0x8]
8000719a:	0a 16       	sub	r6,r5
8000719c:	a1 a6       	sbr	r6,0x0
8000719e:	91 16       	st.w	r8[0x4],r6
800071a0:	e0 68 06 64 	mov	r8,1636
800071a4:	70 09       	ld.w	r9,r8[0x0]
800071a6:	0a 19       	sub	r9,r5
800071a8:	0e 9c       	mov	r12,r7
800071aa:	91 09       	st.w	r8[0x0],r9
800071ac:	e0 a0 04 ed 	rcall	80007b86 <__malloc_unlock>
800071b0:	da 2a       	popm	r4-r7,pc,r12=1
800071b2:	d7 03       	nop

800071b4 <_free_r>:
800071b4:	d4 21       	pushm	r4-r7,lr
800071b6:	16 96       	mov	r6,r11
800071b8:	18 97       	mov	r7,r12
800071ba:	58 0b       	cp.w	r11,0
800071bc:	e0 80 00 c0 	breq	8000733c <_free_r+0x188>
800071c0:	e0 a0 04 e2 	rcall	80007b84 <__malloc_lock>
800071c4:	20 86       	sub	r6,8
800071c6:	e0 6a 01 2c 	mov	r10,300
800071ca:	6c 18       	ld.w	r8,r6[0x4]
800071cc:	74 2e       	ld.w	lr,r10[0x8]
800071ce:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800071d2:	a1 c8       	cbr	r8,0x0
800071d4:	ec 08 00 09 	add	r9,r6,r8
800071d8:	72 1b       	ld.w	r11,r9[0x4]
800071da:	e0 1b ff fc 	andl	r11,0xfffc
800071de:	1c 39       	cp.w	r9,lr
800071e0:	c1 e1       	brne	8000721c <_free_r+0x68>
800071e2:	f6 08 00 08 	add	r8,r11,r8
800071e6:	58 0c       	cp.w	r12,0
800071e8:	c0 81       	brne	800071f8 <_free_r+0x44>
800071ea:	6c 09       	ld.w	r9,r6[0x0]
800071ec:	12 16       	sub	r6,r9
800071ee:	12 08       	add	r8,r9
800071f0:	6c 3b       	ld.w	r11,r6[0xc]
800071f2:	6c 29       	ld.w	r9,r6[0x8]
800071f4:	97 29       	st.w	r11[0x8],r9
800071f6:	93 3b       	st.w	r9[0xc],r11
800071f8:	10 99       	mov	r9,r8
800071fa:	95 26       	st.w	r10[0x8],r6
800071fc:	a1 a9       	sbr	r9,0x0
800071fe:	8d 19       	st.w	r6[0x4],r9
80007200:	e0 69 05 34 	mov	r9,1332
80007204:	72 09       	ld.w	r9,r9[0x0]
80007206:	12 38       	cp.w	r8,r9
80007208:	c0 63       	brcs	80007214 <_free_r+0x60>
8000720a:	e0 68 06 60 	mov	r8,1632
8000720e:	0e 9c       	mov	r12,r7
80007210:	70 0b       	ld.w	r11,r8[0x0]
80007212:	c8 5f       	rcall	8000711c <_malloc_trim_r>
80007214:	0e 9c       	mov	r12,r7
80007216:	e0 a0 04 b8 	rcall	80007b86 <__malloc_unlock>
8000721a:	d8 22       	popm	r4-r7,pc
8000721c:	93 1b       	st.w	r9[0x4],r11
8000721e:	58 0c       	cp.w	r12,0
80007220:	c0 30       	breq	80007226 <_free_r+0x72>
80007222:	30 0c       	mov	r12,0
80007224:	c1 08       	rjmp	80007244 <_free_r+0x90>
80007226:	6c 0e       	ld.w	lr,r6[0x0]
80007228:	f4 c5 ff f8 	sub	r5,r10,-8
8000722c:	1c 16       	sub	r6,lr
8000722e:	1c 08       	add	r8,lr
80007230:	6c 2e       	ld.w	lr,r6[0x8]
80007232:	0a 3e       	cp.w	lr,r5
80007234:	f9 bc 00 01 	moveq	r12,1
80007238:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000723c:	eb fe 1a 02 	st.wne	r5[0x8],lr
80007240:	fd f5 1a 03 	st.wne	lr[0xc],r5
80007244:	f2 0b 00 0e 	add	lr,r9,r11
80007248:	7c 1e       	ld.w	lr,lr[0x4]
8000724a:	ed be 00 00 	bld	lr,0x0
8000724e:	c1 40       	breq	80007276 <_free_r+0xc2>
80007250:	16 08       	add	r8,r11
80007252:	58 0c       	cp.w	r12,0
80007254:	c0 d1       	brne	8000726e <_free_r+0xba>
80007256:	e0 6e 01 2c 	mov	lr,300
8000725a:	72 2b       	ld.w	r11,r9[0x8]
8000725c:	2f 8e       	sub	lr,-8
8000725e:	1c 3b       	cp.w	r11,lr
80007260:	c0 71       	brne	8000726e <_free_r+0xba>
80007262:	97 36       	st.w	r11[0xc],r6
80007264:	97 26       	st.w	r11[0x8],r6
80007266:	8d 2b       	st.w	r6[0x8],r11
80007268:	8d 3b       	st.w	r6[0xc],r11
8000726a:	30 1c       	mov	r12,1
8000726c:	c0 58       	rjmp	80007276 <_free_r+0xc2>
8000726e:	72 2b       	ld.w	r11,r9[0x8]
80007270:	72 39       	ld.w	r9,r9[0xc]
80007272:	93 2b       	st.w	r9[0x8],r11
80007274:	97 39       	st.w	r11[0xc],r9
80007276:	10 99       	mov	r9,r8
80007278:	ec 08 09 08 	st.w	r6[r8],r8
8000727c:	a1 a9       	sbr	r9,0x0
8000727e:	8d 19       	st.w	r6[0x4],r9
80007280:	58 0c       	cp.w	r12,0
80007282:	c5 a1       	brne	80007336 <_free_r+0x182>
80007284:	e0 48 01 ff 	cp.w	r8,511
80007288:	e0 8b 00 13 	brhi	800072ae <_free_r+0xfa>
8000728c:	a3 98       	lsr	r8,0x3
8000728e:	f4 08 00 39 	add	r9,r10,r8<<0x3
80007292:	72 2b       	ld.w	r11,r9[0x8]
80007294:	8d 39       	st.w	r6[0xc],r9
80007296:	8d 2b       	st.w	r6[0x8],r11
80007298:	97 36       	st.w	r11[0xc],r6
8000729a:	93 26       	st.w	r9[0x8],r6
8000729c:	a3 48       	asr	r8,0x2
8000729e:	74 19       	ld.w	r9,r10[0x4]
800072a0:	30 1b       	mov	r11,1
800072a2:	f6 08 09 48 	lsl	r8,r11,r8
800072a6:	f3 e8 10 08 	or	r8,r9,r8
800072aa:	95 18       	st.w	r10[0x4],r8
800072ac:	c4 58       	rjmp	80007336 <_free_r+0x182>
800072ae:	f0 0b 16 09 	lsr	r11,r8,0x9
800072b2:	58 4b       	cp.w	r11,4
800072b4:	e0 8b 00 06 	brhi	800072c0 <_free_r+0x10c>
800072b8:	f0 0b 16 06 	lsr	r11,r8,0x6
800072bc:	2c 8b       	sub	r11,-56
800072be:	c2 08       	rjmp	800072fe <_free_r+0x14a>
800072c0:	59 4b       	cp.w	r11,20
800072c2:	e0 8b 00 04 	brhi	800072ca <_free_r+0x116>
800072c6:	2a 5b       	sub	r11,-91
800072c8:	c1 b8       	rjmp	800072fe <_free_r+0x14a>
800072ca:	e0 4b 00 54 	cp.w	r11,84
800072ce:	e0 8b 00 06 	brhi	800072da <_free_r+0x126>
800072d2:	f0 0b 16 0c 	lsr	r11,r8,0xc
800072d6:	29 2b       	sub	r11,-110
800072d8:	c1 38       	rjmp	800072fe <_free_r+0x14a>
800072da:	e0 4b 01 54 	cp.w	r11,340
800072de:	e0 8b 00 06 	brhi	800072ea <_free_r+0x136>
800072e2:	f0 0b 16 0f 	lsr	r11,r8,0xf
800072e6:	28 9b       	sub	r11,-119
800072e8:	c0 b8       	rjmp	800072fe <_free_r+0x14a>
800072ea:	e0 4b 05 54 	cp.w	r11,1364
800072ee:	e0 88 00 05 	brls	800072f8 <_free_r+0x144>
800072f2:	37 eb       	mov	r11,126
800072f4:	c0 58       	rjmp	800072fe <_free_r+0x14a>
800072f6:	d7 03       	nop
800072f8:	f0 0b 16 12 	lsr	r11,r8,0x12
800072fc:	28 4b       	sub	r11,-124
800072fe:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80007302:	78 29       	ld.w	r9,r12[0x8]
80007304:	18 39       	cp.w	r9,r12
80007306:	c0 e1       	brne	80007322 <_free_r+0x16e>
80007308:	74 18       	ld.w	r8,r10[0x4]
8000730a:	a3 4b       	asr	r11,0x2
8000730c:	30 1c       	mov	r12,1
8000730e:	f8 0b 09 4b 	lsl	r11,r12,r11
80007312:	f1 eb 10 0b 	or	r11,r8,r11
80007316:	12 98       	mov	r8,r9
80007318:	95 1b       	st.w	r10[0x4],r11
8000731a:	c0 a8       	rjmp	8000732e <_free_r+0x17a>
8000731c:	72 29       	ld.w	r9,r9[0x8]
8000731e:	18 39       	cp.w	r9,r12
80007320:	c0 60       	breq	8000732c <_free_r+0x178>
80007322:	72 1a       	ld.w	r10,r9[0x4]
80007324:	e0 1a ff fc 	andl	r10,0xfffc
80007328:	14 38       	cp.w	r8,r10
8000732a:	cf 93       	brcs	8000731c <_free_r+0x168>
8000732c:	72 38       	ld.w	r8,r9[0xc]
8000732e:	8d 38       	st.w	r6[0xc],r8
80007330:	8d 29       	st.w	r6[0x8],r9
80007332:	93 36       	st.w	r9[0xc],r6
80007334:	91 26       	st.w	r8[0x8],r6
80007336:	0e 9c       	mov	r12,r7
80007338:	e0 a0 04 27 	rcall	80007b86 <__malloc_unlock>
8000733c:	d8 22       	popm	r4-r7,pc
8000733e:	d7 03       	nop

80007340 <__sfvwrite_r>:
80007340:	d4 31       	pushm	r0-r7,lr
80007342:	20 3d       	sub	sp,12
80007344:	14 94       	mov	r4,r10
80007346:	18 95       	mov	r5,r12
80007348:	16 97       	mov	r7,r11
8000734a:	74 28       	ld.w	r8,r10[0x8]
8000734c:	58 08       	cp.w	r8,0
8000734e:	e0 80 01 45 	breq	800075d8 <__sfvwrite_r+0x298>
80007352:	96 68       	ld.sh	r8,r11[0xc]
80007354:	ed b8 00 03 	bld	r8,0x3
80007358:	c0 41       	brne	80007360 <__sfvwrite_r+0x20>
8000735a:	76 48       	ld.w	r8,r11[0x10]
8000735c:	58 08       	cp.w	r8,0
8000735e:	c0 c1       	brne	80007376 <__sfvwrite_r+0x36>
80007360:	0e 9b       	mov	r11,r7
80007362:	0a 9c       	mov	r12,r5
80007364:	fe b0 f6 ca 	rcall	800060f8 <__swsetup_r>
80007368:	c0 70       	breq	80007376 <__sfvwrite_r+0x36>
8000736a:	8e 68       	ld.sh	r8,r7[0xc]
8000736c:	a7 a8       	sbr	r8,0x6
8000736e:	ae 68       	st.h	r7[0xc],r8
80007370:	30 98       	mov	r8,9
80007372:	8b 38       	st.w	r5[0xc],r8
80007374:	c3 09       	rjmp	800075d4 <__sfvwrite_r+0x294>
80007376:	8e 63       	ld.sh	r3,r7[0xc]
80007378:	68 00       	ld.w	r0,r4[0x0]
8000737a:	06 96       	mov	r6,r3
8000737c:	e2 16 00 02 	andl	r6,0x2,COH
80007380:	c2 10       	breq	800073c2 <__sfvwrite_r+0x82>
80007382:	30 03       	mov	r3,0
80007384:	e0 62 04 00 	mov	r2,1024
80007388:	06 96       	mov	r6,r3
8000738a:	c0 48       	rjmp	80007392 <__sfvwrite_r+0x52>
8000738c:	60 03       	ld.w	r3,r0[0x0]
8000738e:	60 16       	ld.w	r6,r0[0x4]
80007390:	2f 80       	sub	r0,-8
80007392:	58 06       	cp.w	r6,0
80007394:	cf c0       	breq	8000738c <__sfvwrite_r+0x4c>
80007396:	e0 46 04 00 	cp.w	r6,1024
8000739a:	ec 09 17 80 	movls	r9,r6
8000739e:	e4 09 17 b0 	movhi	r9,r2
800073a2:	06 9a       	mov	r10,r3
800073a4:	6e a8       	ld.w	r8,r7[0x28]
800073a6:	6e 8b       	ld.w	r11,r7[0x20]
800073a8:	0a 9c       	mov	r12,r5
800073aa:	5d 18       	icall	r8
800073ac:	18 16       	sub	r6,r12
800073ae:	58 0c       	cp.w	r12,0
800073b0:	e0 8a 01 0f 	brle	800075ce <__sfvwrite_r+0x28e>
800073b4:	68 28       	ld.w	r8,r4[0x8]
800073b6:	18 18       	sub	r8,r12
800073b8:	89 28       	st.w	r4[0x8],r8
800073ba:	e0 80 01 0f 	breq	800075d8 <__sfvwrite_r+0x298>
800073be:	18 03       	add	r3,r12
800073c0:	ce 9b       	rjmp	80007392 <__sfvwrite_r+0x52>
800073c2:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
800073c6:	c0 70       	breq	800073d4 <__sfvwrite_r+0x94>
800073c8:	50 06       	stdsp	sp[0x0],r6
800073ca:	0c 93       	mov	r3,r6
800073cc:	0c 91       	mov	r1,r6
800073ce:	50 15       	stdsp	sp[0x4],r5
800073d0:	08 92       	mov	r2,r4
800073d2:	c9 e8       	rjmp	8000750e <__sfvwrite_r+0x1ce>
800073d4:	06 96       	mov	r6,r3
800073d6:	08 91       	mov	r1,r4
800073d8:	c0 48       	rjmp	800073e0 <__sfvwrite_r+0xa0>
800073da:	60 03       	ld.w	r3,r0[0x0]
800073dc:	60 16       	ld.w	r6,r0[0x4]
800073de:	2f 80       	sub	r0,-8
800073e0:	58 06       	cp.w	r6,0
800073e2:	cf c0       	breq	800073da <__sfvwrite_r+0x9a>
800073e4:	8e 68       	ld.sh	r8,r7[0xc]
800073e6:	6e 24       	ld.w	r4,r7[0x8]
800073e8:	10 99       	mov	r9,r8
800073ea:	e2 19 02 00 	andl	r9,0x200,COH
800073ee:	c5 50       	breq	80007498 <__sfvwrite_r+0x158>
800073f0:	08 36       	cp.w	r6,r4
800073f2:	c4 33       	brcs	80007478 <__sfvwrite_r+0x138>
800073f4:	10 99       	mov	r9,r8
800073f6:	e2 19 04 80 	andl	r9,0x480,COH
800073fa:	c3 f0       	breq	80007478 <__sfvwrite_r+0x138>
800073fc:	6e 4b       	ld.w	r11,r7[0x10]
800073fe:	6e 09       	ld.w	r9,r7[0x0]
80007400:	16 19       	sub	r9,r11
80007402:	50 09       	stdsp	sp[0x0],r9
80007404:	6e 59       	ld.w	r9,r7[0x14]
80007406:	10 9c       	mov	r12,r8
80007408:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000740c:	30 28       	mov	r8,2
8000740e:	f4 08 0c 08 	divs	r8,r10,r8
80007412:	fa e9 00 04 	st.d	sp[4],r8
80007416:	10 94       	mov	r4,r8
80007418:	40 09       	lddsp	r9,sp[0x0]
8000741a:	e2 1c 04 00 	andl	r12,0x400,COH
8000741e:	2f f9       	sub	r9,-1
80007420:	0c 09       	add	r9,r6
80007422:	12 38       	cp.w	r8,r9
80007424:	f2 04 17 30 	movlo	r4,r9
80007428:	58 0c       	cp.w	r12,0
8000742a:	c1 00       	breq	8000744a <__sfvwrite_r+0x10a>
8000742c:	08 9b       	mov	r11,r4
8000742e:	0a 9c       	mov	r12,r5
80007430:	c6 8d       	rcall	80007700 <_malloc_r>
80007432:	18 92       	mov	r2,r12
80007434:	c1 40       	breq	8000745c <__sfvwrite_r+0x11c>
80007436:	40 0a       	lddsp	r10,sp[0x0]
80007438:	6e 4b       	ld.w	r11,r7[0x10]
8000743a:	fe b0 e4 78 	rcall	80003d2a <memcpy>
8000743e:	8e 68       	ld.sh	r8,r7[0xc]
80007440:	e0 18 fb 7f 	andl	r8,0xfb7f
80007444:	a7 b8       	sbr	r8,0x7
80007446:	ae 68       	st.h	r7[0xc],r8
80007448:	c0 d8       	rjmp	80007462 <__sfvwrite_r+0x122>
8000744a:	08 9a       	mov	r10,r4
8000744c:	0a 9c       	mov	r12,r5
8000744e:	e0 a0 06 87 	rcall	8000815c <_realloc_r>
80007452:	18 92       	mov	r2,r12
80007454:	c0 71       	brne	80007462 <__sfvwrite_r+0x122>
80007456:	6e 4b       	ld.w	r11,r7[0x10]
80007458:	0a 9c       	mov	r12,r5
8000745a:	ca de       	rcall	800071b4 <_free_r>
8000745c:	30 c8       	mov	r8,12
8000745e:	8b 38       	st.w	r5[0xc],r8
80007460:	cb 78       	rjmp	800075ce <__sfvwrite_r+0x28e>
80007462:	40 0a       	lddsp	r10,sp[0x0]
80007464:	40 09       	lddsp	r9,sp[0x0]
80007466:	e8 0a 01 0a 	sub	r10,r4,r10
8000746a:	e4 09 00 08 	add	r8,r2,r9
8000746e:	8f 54       	st.w	r7[0x14],r4
80007470:	8f 2a       	st.w	r7[0x8],r10
80007472:	8f 08       	st.w	r7[0x0],r8
80007474:	8f 42       	st.w	r7[0x10],r2
80007476:	0c 94       	mov	r4,r6
80007478:	08 36       	cp.w	r6,r4
8000747a:	ec 04 17 30 	movlo	r4,r6
8000747e:	06 9b       	mov	r11,r3
80007480:	08 9a       	mov	r10,r4
80007482:	6e 0c       	ld.w	r12,r7[0x0]
80007484:	e0 a0 03 61 	rcall	80007b46 <memmove>
80007488:	6e 08       	ld.w	r8,r7[0x0]
8000748a:	08 08       	add	r8,r4
8000748c:	8f 08       	st.w	r7[0x0],r8
8000748e:	6e 28       	ld.w	r8,r7[0x8]
80007490:	08 18       	sub	r8,r4
80007492:	0c 94       	mov	r4,r6
80007494:	8f 28       	st.w	r7[0x8],r8
80007496:	c3 08       	rjmp	800074f6 <__sfvwrite_r+0x1b6>
80007498:	08 36       	cp.w	r6,r4
8000749a:	5f ba       	srhi	r10
8000749c:	6e 0c       	ld.w	r12,r7[0x0]
8000749e:	6e 48       	ld.w	r8,r7[0x10]
800074a0:	10 3c       	cp.w	r12,r8
800074a2:	5f b8       	srhi	r8
800074a4:	f5 e8 00 08 	and	r8,r10,r8
800074a8:	f2 08 18 00 	cp.b	r8,r9
800074ac:	c0 e0       	breq	800074c8 <__sfvwrite_r+0x188>
800074ae:	06 9b       	mov	r11,r3
800074b0:	08 9a       	mov	r10,r4
800074b2:	e0 a0 03 4a 	rcall	80007b46 <memmove>
800074b6:	6e 08       	ld.w	r8,r7[0x0]
800074b8:	08 08       	add	r8,r4
800074ba:	0e 9b       	mov	r11,r7
800074bc:	8f 08       	st.w	r7[0x0],r8
800074be:	0a 9c       	mov	r12,r5
800074c0:	fe b0 fd 08 	rcall	80006ed0 <_fflush_r>
800074c4:	c1 90       	breq	800074f6 <__sfvwrite_r+0x1b6>
800074c6:	c8 48       	rjmp	800075ce <__sfvwrite_r+0x28e>
800074c8:	6e 59       	ld.w	r9,r7[0x14]
800074ca:	12 36       	cp.w	r6,r9
800074cc:	c0 a3       	brcs	800074e0 <__sfvwrite_r+0x1a0>
800074ce:	6e a8       	ld.w	r8,r7[0x28]
800074d0:	06 9a       	mov	r10,r3
800074d2:	6e 8b       	ld.w	r11,r7[0x20]
800074d4:	0a 9c       	mov	r12,r5
800074d6:	5d 18       	icall	r8
800074d8:	18 94       	mov	r4,r12
800074da:	e0 89 00 0e 	brgt	800074f6 <__sfvwrite_r+0x1b6>
800074de:	c7 88       	rjmp	800075ce <__sfvwrite_r+0x28e>
800074e0:	0c 9a       	mov	r10,r6
800074e2:	06 9b       	mov	r11,r3
800074e4:	e0 a0 03 31 	rcall	80007b46 <memmove>
800074e8:	6e 08       	ld.w	r8,r7[0x0]
800074ea:	0c 08       	add	r8,r6
800074ec:	0c 94       	mov	r4,r6
800074ee:	8f 08       	st.w	r7[0x0],r8
800074f0:	6e 28       	ld.w	r8,r7[0x8]
800074f2:	0c 18       	sub	r8,r6
800074f4:	8f 28       	st.w	r7[0x8],r8
800074f6:	62 28       	ld.w	r8,r1[0x8]
800074f8:	08 18       	sub	r8,r4
800074fa:	83 28       	st.w	r1[0x8],r8
800074fc:	c6 e0       	breq	800075d8 <__sfvwrite_r+0x298>
800074fe:	08 16       	sub	r6,r4
80007500:	08 03       	add	r3,r4
80007502:	c6 fb       	rjmp	800073e0 <__sfvwrite_r+0xa0>
80007504:	60 03       	ld.w	r3,r0[0x0]
80007506:	60 11       	ld.w	r1,r0[0x4]
80007508:	30 08       	mov	r8,0
8000750a:	2f 80       	sub	r0,-8
8000750c:	50 08       	stdsp	sp[0x0],r8
8000750e:	58 01       	cp.w	r1,0
80007510:	cf a0       	breq	80007504 <__sfvwrite_r+0x1c4>
80007512:	40 0a       	lddsp	r10,sp[0x0]
80007514:	58 0a       	cp.w	r10,0
80007516:	c1 51       	brne	80007540 <__sfvwrite_r+0x200>
80007518:	e2 c6 ff ff 	sub	r6,r1,-1
8000751c:	02 9a       	mov	r10,r1
8000751e:	30 ab       	mov	r11,10
80007520:	06 9c       	mov	r12,r3
80007522:	e0 a0 03 07 	rcall	80007b30 <memchr>
80007526:	f8 c8 ff ff 	sub	r8,r12,-1
8000752a:	58 0c       	cp.w	r12,0
8000752c:	f1 d3 e1 16 	subne	r6,r8,r3
80007530:	f9 b9 01 01 	movne	r9,1
80007534:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007538:	f9 b8 00 01 	moveq	r8,1
8000753c:	fb f8 0a 00 	st.weq	sp[0x0],r8
80007540:	02 36       	cp.w	r6,r1
80007542:	ec 04 17 80 	movls	r4,r6
80007546:	e2 04 17 b0 	movhi	r4,r1
8000754a:	6e 59       	ld.w	r9,r7[0x14]
8000754c:	6e 25       	ld.w	r5,r7[0x8]
8000754e:	f2 05 00 05 	add	r5,r9,r5
80007552:	0a 34       	cp.w	r4,r5
80007554:	5f 9a       	srgt	r10
80007556:	6e 0c       	ld.w	r12,r7[0x0]
80007558:	6e 48       	ld.w	r8,r7[0x10]
8000755a:	10 3c       	cp.w	r12,r8
8000755c:	5f b8       	srhi	r8
8000755e:	f5 e8 00 08 	and	r8,r10,r8
80007562:	30 0a       	mov	r10,0
80007564:	f4 08 18 00 	cp.b	r8,r10
80007568:	c0 e0       	breq	80007584 <__sfvwrite_r+0x244>
8000756a:	06 9b       	mov	r11,r3
8000756c:	0a 9a       	mov	r10,r5
8000756e:	e0 a0 02 ec 	rcall	80007b46 <memmove>
80007572:	6e 08       	ld.w	r8,r7[0x0]
80007574:	0a 08       	add	r8,r5
80007576:	0e 9b       	mov	r11,r7
80007578:	8f 08       	st.w	r7[0x0],r8
8000757a:	40 1c       	lddsp	r12,sp[0x4]
8000757c:	fe b0 fc aa 	rcall	80006ed0 <_fflush_r>
80007580:	c1 80       	breq	800075b0 <__sfvwrite_r+0x270>
80007582:	c2 68       	rjmp	800075ce <__sfvwrite_r+0x28e>
80007584:	12 34       	cp.w	r4,r9
80007586:	c0 a5       	brlt	8000759a <__sfvwrite_r+0x25a>
80007588:	6e a8       	ld.w	r8,r7[0x28]
8000758a:	06 9a       	mov	r10,r3
8000758c:	6e 8b       	ld.w	r11,r7[0x20]
8000758e:	40 1c       	lddsp	r12,sp[0x4]
80007590:	5d 18       	icall	r8
80007592:	18 95       	mov	r5,r12
80007594:	e0 89 00 0e 	brgt	800075b0 <__sfvwrite_r+0x270>
80007598:	c1 b8       	rjmp	800075ce <__sfvwrite_r+0x28e>
8000759a:	08 9a       	mov	r10,r4
8000759c:	06 9b       	mov	r11,r3
8000759e:	e0 a0 02 d4 	rcall	80007b46 <memmove>
800075a2:	6e 08       	ld.w	r8,r7[0x0]
800075a4:	08 08       	add	r8,r4
800075a6:	08 95       	mov	r5,r4
800075a8:	8f 08       	st.w	r7[0x0],r8
800075aa:	6e 28       	ld.w	r8,r7[0x8]
800075ac:	08 18       	sub	r8,r4
800075ae:	8f 28       	st.w	r7[0x8],r8
800075b0:	0a 16       	sub	r6,r5
800075b2:	c0 71       	brne	800075c0 <__sfvwrite_r+0x280>
800075b4:	0e 9b       	mov	r11,r7
800075b6:	40 1c       	lddsp	r12,sp[0x4]
800075b8:	fe b0 fc 8c 	rcall	80006ed0 <_fflush_r>
800075bc:	c0 91       	brne	800075ce <__sfvwrite_r+0x28e>
800075be:	50 06       	stdsp	sp[0x0],r6
800075c0:	64 28       	ld.w	r8,r2[0x8]
800075c2:	0a 18       	sub	r8,r5
800075c4:	85 28       	st.w	r2[0x8],r8
800075c6:	c0 90       	breq	800075d8 <__sfvwrite_r+0x298>
800075c8:	0a 11       	sub	r1,r5
800075ca:	0a 03       	add	r3,r5
800075cc:	ca 1b       	rjmp	8000750e <__sfvwrite_r+0x1ce>
800075ce:	8e 68       	ld.sh	r8,r7[0xc]
800075d0:	a7 a8       	sbr	r8,0x6
800075d2:	ae 68       	st.h	r7[0xc],r8
800075d4:	3f fc       	mov	r12,-1
800075d6:	c0 28       	rjmp	800075da <__sfvwrite_r+0x29a>
800075d8:	30 0c       	mov	r12,0
800075da:	2f dd       	sub	sp,-12
800075dc:	d8 32       	popm	r0-r7,pc
800075de:	d7 03       	nop

800075e0 <_fwalk>:
800075e0:	d4 31       	pushm	r0-r7,lr
800075e2:	30 05       	mov	r5,0
800075e4:	16 91       	mov	r1,r11
800075e6:	f8 c7 ff 28 	sub	r7,r12,-216
800075ea:	0a 92       	mov	r2,r5
800075ec:	fe b0 fc f8 	rcall	80006fdc <__sfp_lock_acquire>
800075f0:	3f f3       	mov	r3,-1
800075f2:	c1 68       	rjmp	8000761e <_fwalk+0x3e>
800075f4:	6e 26       	ld.w	r6,r7[0x8]
800075f6:	6e 14       	ld.w	r4,r7[0x4]
800075f8:	2f 46       	sub	r6,-12
800075fa:	c0 c8       	rjmp	80007612 <_fwalk+0x32>
800075fc:	8c 08       	ld.sh	r8,r6[0x0]
800075fe:	e4 08 19 00 	cp.h	r8,r2
80007602:	c0 70       	breq	80007610 <_fwalk+0x30>
80007604:	8c 18       	ld.sh	r8,r6[0x2]
80007606:	e6 08 19 00 	cp.h	r8,r3
8000760a:	c0 30       	breq	80007610 <_fwalk+0x30>
8000760c:	5d 11       	icall	r1
8000760e:	18 45       	or	r5,r12
80007610:	2a 46       	sub	r6,-92
80007612:	20 14       	sub	r4,1
80007614:	ec cc 00 0c 	sub	r12,r6,12
80007618:	58 04       	cp.w	r4,0
8000761a:	cf 14       	brge	800075fc <_fwalk+0x1c>
8000761c:	6e 07       	ld.w	r7,r7[0x0]
8000761e:	58 07       	cp.w	r7,0
80007620:	ce a1       	brne	800075f4 <_fwalk+0x14>
80007622:	fe b0 fc de 	rcall	80006fde <__sfp_lock_release>
80007626:	0a 9c       	mov	r12,r5
80007628:	d8 32       	popm	r0-r7,pc
8000762a:	d7 03       	nop

8000762c <_localeconv_r>:
8000762c:	fe cc d9 c8 	sub	r12,pc,-9784
80007630:	5e fc       	retal	r12
80007632:	d7 03       	nop

80007634 <__smakebuf_r>:
80007634:	d4 21       	pushm	r4-r7,lr
80007636:	20 fd       	sub	sp,60
80007638:	96 68       	ld.sh	r8,r11[0xc]
8000763a:	16 97       	mov	r7,r11
8000763c:	18 96       	mov	r6,r12
8000763e:	e2 18 00 02 	andl	r8,0x2,COH
80007642:	c3 c1       	brne	800076ba <__smakebuf_r+0x86>
80007644:	96 7b       	ld.sh	r11,r11[0xe]
80007646:	f0 0b 19 00 	cp.h	r11,r8
8000764a:	c0 55       	brlt	80007654 <__smakebuf_r+0x20>
8000764c:	1a 9a       	mov	r10,sp
8000764e:	e0 a0 08 95 	rcall	80008778 <_fstat_r>
80007652:	c0 f4       	brge	80007670 <__smakebuf_r+0x3c>
80007654:	8e 65       	ld.sh	r5,r7[0xc]
80007656:	0a 98       	mov	r8,r5
80007658:	ab b8       	sbr	r8,0xb
8000765a:	e2 15 00 80 	andl	r5,0x80,COH
8000765e:	ae 68       	st.h	r7[0xc],r8
80007660:	30 04       	mov	r4,0
80007662:	e0 68 04 00 	mov	r8,1024
80007666:	f9 b5 01 40 	movne	r5,64
8000766a:	f0 05 17 00 	moveq	r5,r8
8000766e:	c1 c8       	rjmp	800076a6 <__smakebuf_r+0x72>
80007670:	40 18       	lddsp	r8,sp[0x4]
80007672:	e2 18 f0 00 	andl	r8,0xf000,COH
80007676:	e0 48 20 00 	cp.w	r8,8192
8000767a:	5f 04       	sreq	r4
8000767c:	e0 48 80 00 	cp.w	r8,32768
80007680:	c0 e1       	brne	8000769c <__smakebuf_r+0x68>
80007682:	6e b9       	ld.w	r9,r7[0x2c]
80007684:	fe c8 f1 f8 	sub	r8,pc,-3592
80007688:	10 39       	cp.w	r9,r8
8000768a:	c0 91       	brne	8000769c <__smakebuf_r+0x68>
8000768c:	8e 68       	ld.sh	r8,r7[0xc]
8000768e:	e0 65 04 00 	mov	r5,1024
80007692:	ab a8       	sbr	r8,0xa
80007694:	ef 45 00 50 	st.w	r7[80],r5
80007698:	ae 68       	st.h	r7[0xc],r8
8000769a:	c0 68       	rjmp	800076a6 <__smakebuf_r+0x72>
8000769c:	8e 68       	ld.sh	r8,r7[0xc]
8000769e:	e0 65 04 00 	mov	r5,1024
800076a2:	ab b8       	sbr	r8,0xb
800076a4:	ae 68       	st.h	r7[0xc],r8
800076a6:	0a 9b       	mov	r11,r5
800076a8:	0c 9c       	mov	r12,r6
800076aa:	c2 bc       	rcall	80007700 <_malloc_r>
800076ac:	8e 68       	ld.sh	r8,r7[0xc]
800076ae:	c0 d1       	brne	800076c8 <__smakebuf_r+0x94>
800076b0:	ed b8 00 09 	bld	r8,0x9
800076b4:	c1 b0       	breq	800076ea <__smakebuf_r+0xb6>
800076b6:	a1 b8       	sbr	r8,0x1
800076b8:	ae 68       	st.h	r7[0xc],r8
800076ba:	ee c8 ff b9 	sub	r8,r7,-71
800076be:	8f 48       	st.w	r7[0x10],r8
800076c0:	8f 08       	st.w	r7[0x0],r8
800076c2:	30 18       	mov	r8,1
800076c4:	8f 58       	st.w	r7[0x14],r8
800076c6:	c1 28       	rjmp	800076ea <__smakebuf_r+0xb6>
800076c8:	a7 b8       	sbr	r8,0x7
800076ca:	8f 4c       	st.w	r7[0x10],r12
800076cc:	ae 68       	st.h	r7[0xc],r8
800076ce:	8f 55       	st.w	r7[0x14],r5
800076d0:	fe c8 06 f0 	sub	r8,pc,1776
800076d4:	8f 0c       	st.w	r7[0x0],r12
800076d6:	8d a8       	st.w	r6[0x28],r8
800076d8:	58 04       	cp.w	r4,0
800076da:	c0 80       	breq	800076ea <__smakebuf_r+0xb6>
800076dc:	8e 7c       	ld.sh	r12,r7[0xe]
800076de:	e0 a0 07 3f 	rcall	8000855c <isatty>
800076e2:	c0 40       	breq	800076ea <__smakebuf_r+0xb6>
800076e4:	8e 68       	ld.sh	r8,r7[0xc]
800076e6:	a1 a8       	sbr	r8,0x0
800076e8:	ae 68       	st.h	r7[0xc],r8
800076ea:	2f 1d       	sub	sp,-60
800076ec:	d8 22       	popm	r4-r7,pc
800076ee:	d7 03       	nop

800076f0 <malloc>:
800076f0:	d4 01       	pushm	lr
800076f2:	e0 68 01 28 	mov	r8,296
800076f6:	18 9b       	mov	r11,r12
800076f8:	70 0c       	ld.w	r12,r8[0x0]
800076fa:	c0 3c       	rcall	80007700 <_malloc_r>
800076fc:	d8 02       	popm	pc
800076fe:	d7 03       	nop

80007700 <_malloc_r>:
80007700:	d4 31       	pushm	r0-r7,lr
80007702:	f6 c8 ff f5 	sub	r8,r11,-11
80007706:	18 95       	mov	r5,r12
80007708:	10 97       	mov	r7,r8
8000770a:	e0 17 ff f8 	andl	r7,0xfff8
8000770e:	59 68       	cp.w	r8,22
80007710:	f9 b7 08 10 	movls	r7,16
80007714:	16 37       	cp.w	r7,r11
80007716:	5f 38       	srlo	r8
80007718:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000771c:	c0 50       	breq	80007726 <_malloc_r+0x26>
8000771e:	30 c8       	mov	r8,12
80007720:	99 38       	st.w	r12[0xc],r8
80007722:	e0 8f 01 f7 	bral	80007b10 <_malloc_r+0x410>
80007726:	e0 a0 02 2f 	rcall	80007b84 <__malloc_lock>
8000772a:	e0 47 01 f7 	cp.w	r7,503
8000772e:	e0 8b 00 1d 	brhi	80007768 <_malloc_r+0x68>
80007732:	ee 03 16 03 	lsr	r3,r7,0x3
80007736:	e0 68 01 2c 	mov	r8,300
8000773a:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000773e:	70 36       	ld.w	r6,r8[0xc]
80007740:	10 36       	cp.w	r6,r8
80007742:	c0 61       	brne	8000774e <_malloc_r+0x4e>
80007744:	ec c8 ff f8 	sub	r8,r6,-8
80007748:	70 36       	ld.w	r6,r8[0xc]
8000774a:	10 36       	cp.w	r6,r8
8000774c:	c0 c0       	breq	80007764 <_malloc_r+0x64>
8000774e:	6c 18       	ld.w	r8,r6[0x4]
80007750:	e0 18 ff fc 	andl	r8,0xfffc
80007754:	6c 3a       	ld.w	r10,r6[0xc]
80007756:	ec 08 00 09 	add	r9,r6,r8
8000775a:	0a 9c       	mov	r12,r5
8000775c:	6c 28       	ld.w	r8,r6[0x8]
8000775e:	95 28       	st.w	r10[0x8],r8
80007760:	91 3a       	st.w	r8[0xc],r10
80007762:	c4 78       	rjmp	800077f0 <_malloc_r+0xf0>
80007764:	2f e3       	sub	r3,-2
80007766:	c4 d8       	rjmp	80007800 <_malloc_r+0x100>
80007768:	ee 03 16 09 	lsr	r3,r7,0x9
8000776c:	c0 41       	brne	80007774 <_malloc_r+0x74>
8000776e:	ee 03 16 03 	lsr	r3,r7,0x3
80007772:	c2 68       	rjmp	800077be <_malloc_r+0xbe>
80007774:	58 43       	cp.w	r3,4
80007776:	e0 8b 00 06 	brhi	80007782 <_malloc_r+0x82>
8000777a:	ee 03 16 06 	lsr	r3,r7,0x6
8000777e:	2c 83       	sub	r3,-56
80007780:	c1 f8       	rjmp	800077be <_malloc_r+0xbe>
80007782:	59 43       	cp.w	r3,20
80007784:	e0 8b 00 04 	brhi	8000778c <_malloc_r+0x8c>
80007788:	2a 53       	sub	r3,-91
8000778a:	c1 a8       	rjmp	800077be <_malloc_r+0xbe>
8000778c:	e0 43 00 54 	cp.w	r3,84
80007790:	e0 8b 00 06 	brhi	8000779c <_malloc_r+0x9c>
80007794:	ee 03 16 0c 	lsr	r3,r7,0xc
80007798:	29 23       	sub	r3,-110
8000779a:	c1 28       	rjmp	800077be <_malloc_r+0xbe>
8000779c:	e0 43 01 54 	cp.w	r3,340
800077a0:	e0 8b 00 06 	brhi	800077ac <_malloc_r+0xac>
800077a4:	ee 03 16 0f 	lsr	r3,r7,0xf
800077a8:	28 93       	sub	r3,-119
800077aa:	c0 a8       	rjmp	800077be <_malloc_r+0xbe>
800077ac:	e0 43 05 54 	cp.w	r3,1364
800077b0:	e0 88 00 04 	brls	800077b8 <_malloc_r+0xb8>
800077b4:	37 e3       	mov	r3,126
800077b6:	c0 48       	rjmp	800077be <_malloc_r+0xbe>
800077b8:	ee 03 16 12 	lsr	r3,r7,0x12
800077bc:	28 43       	sub	r3,-124
800077be:	e0 6a 01 2c 	mov	r10,300
800077c2:	f4 03 00 3a 	add	r10,r10,r3<<0x3
800077c6:	74 36       	ld.w	r6,r10[0xc]
800077c8:	c1 98       	rjmp	800077fa <_malloc_r+0xfa>
800077ca:	6c 19       	ld.w	r9,r6[0x4]
800077cc:	e0 19 ff fc 	andl	r9,0xfffc
800077d0:	f2 07 01 0b 	sub	r11,r9,r7
800077d4:	58 fb       	cp.w	r11,15
800077d6:	e0 8a 00 04 	brle	800077de <_malloc_r+0xde>
800077da:	20 13       	sub	r3,1
800077dc:	c1 18       	rjmp	800077fe <_malloc_r+0xfe>
800077de:	6c 38       	ld.w	r8,r6[0xc]
800077e0:	58 0b       	cp.w	r11,0
800077e2:	c0 b5       	brlt	800077f8 <_malloc_r+0xf8>
800077e4:	6c 2a       	ld.w	r10,r6[0x8]
800077e6:	ec 09 00 09 	add	r9,r6,r9
800077ea:	0a 9c       	mov	r12,r5
800077ec:	91 2a       	st.w	r8[0x8],r10
800077ee:	95 38       	st.w	r10[0xc],r8
800077f0:	72 18       	ld.w	r8,r9[0x4]
800077f2:	a1 a8       	sbr	r8,0x0
800077f4:	93 18       	st.w	r9[0x4],r8
800077f6:	cb c8       	rjmp	8000796e <_malloc_r+0x26e>
800077f8:	10 96       	mov	r6,r8
800077fa:	14 36       	cp.w	r6,r10
800077fc:	ce 71       	brne	800077ca <_malloc_r+0xca>
800077fe:	2f f3       	sub	r3,-1
80007800:	e0 6a 01 2c 	mov	r10,300
80007804:	f4 cc ff f8 	sub	r12,r10,-8
80007808:	78 26       	ld.w	r6,r12[0x8]
8000780a:	18 36       	cp.w	r6,r12
8000780c:	c6 c0       	breq	800078e4 <_malloc_r+0x1e4>
8000780e:	6c 19       	ld.w	r9,r6[0x4]
80007810:	e0 19 ff fc 	andl	r9,0xfffc
80007814:	f2 07 01 08 	sub	r8,r9,r7
80007818:	58 f8       	cp.w	r8,15
8000781a:	e0 89 00 8f 	brgt	80007938 <_malloc_r+0x238>
8000781e:	99 3c       	st.w	r12[0xc],r12
80007820:	99 2c       	st.w	r12[0x8],r12
80007822:	58 08       	cp.w	r8,0
80007824:	c0 55       	brlt	8000782e <_malloc_r+0x12e>
80007826:	ec 09 00 09 	add	r9,r6,r9
8000782a:	0a 9c       	mov	r12,r5
8000782c:	ce 2b       	rjmp	800077f0 <_malloc_r+0xf0>
8000782e:	e0 49 01 ff 	cp.w	r9,511
80007832:	e0 8b 00 13 	brhi	80007858 <_malloc_r+0x158>
80007836:	a3 99       	lsr	r9,0x3
80007838:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000783c:	70 2b       	ld.w	r11,r8[0x8]
8000783e:	8d 38       	st.w	r6[0xc],r8
80007840:	8d 2b       	st.w	r6[0x8],r11
80007842:	97 36       	st.w	r11[0xc],r6
80007844:	91 26       	st.w	r8[0x8],r6
80007846:	a3 49       	asr	r9,0x2
80007848:	74 18       	ld.w	r8,r10[0x4]
8000784a:	30 1b       	mov	r11,1
8000784c:	f6 09 09 49 	lsl	r9,r11,r9
80007850:	f1 e9 10 09 	or	r9,r8,r9
80007854:	95 19       	st.w	r10[0x4],r9
80007856:	c4 78       	rjmp	800078e4 <_malloc_r+0x1e4>
80007858:	f2 0a 16 09 	lsr	r10,r9,0x9
8000785c:	58 4a       	cp.w	r10,4
8000785e:	e0 8b 00 07 	brhi	8000786c <_malloc_r+0x16c>
80007862:	f2 0a 16 06 	lsr	r10,r9,0x6
80007866:	2c 8a       	sub	r10,-56
80007868:	c2 08       	rjmp	800078a8 <_malloc_r+0x1a8>
8000786a:	d7 03       	nop
8000786c:	59 4a       	cp.w	r10,20
8000786e:	e0 8b 00 04 	brhi	80007876 <_malloc_r+0x176>
80007872:	2a 5a       	sub	r10,-91
80007874:	c1 a8       	rjmp	800078a8 <_malloc_r+0x1a8>
80007876:	e0 4a 00 54 	cp.w	r10,84
8000787a:	e0 8b 00 06 	brhi	80007886 <_malloc_r+0x186>
8000787e:	f2 0a 16 0c 	lsr	r10,r9,0xc
80007882:	29 2a       	sub	r10,-110
80007884:	c1 28       	rjmp	800078a8 <_malloc_r+0x1a8>
80007886:	e0 4a 01 54 	cp.w	r10,340
8000788a:	e0 8b 00 06 	brhi	80007896 <_malloc_r+0x196>
8000788e:	f2 0a 16 0f 	lsr	r10,r9,0xf
80007892:	28 9a       	sub	r10,-119
80007894:	c0 a8       	rjmp	800078a8 <_malloc_r+0x1a8>
80007896:	e0 4a 05 54 	cp.w	r10,1364
8000789a:	e0 88 00 04 	brls	800078a2 <_malloc_r+0x1a2>
8000789e:	37 ea       	mov	r10,126
800078a0:	c0 48       	rjmp	800078a8 <_malloc_r+0x1a8>
800078a2:	f2 0a 16 12 	lsr	r10,r9,0x12
800078a6:	28 4a       	sub	r10,-124
800078a8:	e0 6b 01 2c 	mov	r11,300
800078ac:	f6 0a 00 34 	add	r4,r11,r10<<0x3
800078b0:	68 28       	ld.w	r8,r4[0x8]
800078b2:	08 38       	cp.w	r8,r4
800078b4:	c0 e1       	brne	800078d0 <_malloc_r+0x1d0>
800078b6:	76 19       	ld.w	r9,r11[0x4]
800078b8:	a3 4a       	asr	r10,0x2
800078ba:	30 1e       	mov	lr,1
800078bc:	fc 0a 09 4a 	lsl	r10,lr,r10
800078c0:	f3 ea 10 0a 	or	r10,r9,r10
800078c4:	10 99       	mov	r9,r8
800078c6:	97 1a       	st.w	r11[0x4],r10
800078c8:	c0 a8       	rjmp	800078dc <_malloc_r+0x1dc>
800078ca:	70 28       	ld.w	r8,r8[0x8]
800078cc:	08 38       	cp.w	r8,r4
800078ce:	c0 60       	breq	800078da <_malloc_r+0x1da>
800078d0:	70 1a       	ld.w	r10,r8[0x4]
800078d2:	e0 1a ff fc 	andl	r10,0xfffc
800078d6:	14 39       	cp.w	r9,r10
800078d8:	cf 93       	brcs	800078ca <_malloc_r+0x1ca>
800078da:	70 39       	ld.w	r9,r8[0xc]
800078dc:	8d 39       	st.w	r6[0xc],r9
800078de:	8d 28       	st.w	r6[0x8],r8
800078e0:	91 36       	st.w	r8[0xc],r6
800078e2:	93 26       	st.w	r9[0x8],r6
800078e4:	e6 08 14 02 	asr	r8,r3,0x2
800078e8:	30 1b       	mov	r11,1
800078ea:	e0 64 01 2c 	mov	r4,300
800078ee:	f6 08 09 4b 	lsl	r11,r11,r8
800078f2:	68 18       	ld.w	r8,r4[0x4]
800078f4:	10 3b       	cp.w	r11,r8
800078f6:	e0 8b 00 69 	brhi	800079c8 <_malloc_r+0x2c8>
800078fa:	f7 e8 00 09 	and	r9,r11,r8
800078fe:	c0 b1       	brne	80007914 <_malloc_r+0x214>
80007900:	e0 13 ff fc 	andl	r3,0xfffc
80007904:	a1 7b       	lsl	r11,0x1
80007906:	2f c3       	sub	r3,-4
80007908:	c0 38       	rjmp	8000790e <_malloc_r+0x20e>
8000790a:	2f c3       	sub	r3,-4
8000790c:	a1 7b       	lsl	r11,0x1
8000790e:	f7 e8 00 09 	and	r9,r11,r8
80007912:	cf c0       	breq	8000790a <_malloc_r+0x20a>
80007914:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80007918:	06 92       	mov	r2,r3
8000791a:	1c 91       	mov	r1,lr
8000791c:	62 36       	ld.w	r6,r1[0xc]
8000791e:	c2 d8       	rjmp	80007978 <_malloc_r+0x278>
80007920:	6c 1a       	ld.w	r10,r6[0x4]
80007922:	e0 1a ff fc 	andl	r10,0xfffc
80007926:	f4 07 01 08 	sub	r8,r10,r7
8000792a:	58 f8       	cp.w	r8,15
8000792c:	e0 8a 00 15 	brle	80007956 <_malloc_r+0x256>
80007930:	6c 3a       	ld.w	r10,r6[0xc]
80007932:	6c 29       	ld.w	r9,r6[0x8]
80007934:	95 29       	st.w	r10[0x8],r9
80007936:	93 3a       	st.w	r9[0xc],r10
80007938:	0e 99       	mov	r9,r7
8000793a:	ec 07 00 07 	add	r7,r6,r7
8000793e:	a1 a9       	sbr	r9,0x0
80007940:	99 37       	st.w	r12[0xc],r7
80007942:	99 27       	st.w	r12[0x8],r7
80007944:	8d 19       	st.w	r6[0x4],r9
80007946:	ee 08 09 08 	st.w	r7[r8],r8
8000794a:	8f 2c       	st.w	r7[0x8],r12
8000794c:	8f 3c       	st.w	r7[0xc],r12
8000794e:	a1 a8       	sbr	r8,0x0
80007950:	0a 9c       	mov	r12,r5
80007952:	8f 18       	st.w	r7[0x4],r8
80007954:	c0 d8       	rjmp	8000796e <_malloc_r+0x26e>
80007956:	6c 39       	ld.w	r9,r6[0xc]
80007958:	58 08       	cp.w	r8,0
8000795a:	c0 e5       	brlt	80007976 <_malloc_r+0x276>
8000795c:	ec 0a 00 0a 	add	r10,r6,r10
80007960:	74 18       	ld.w	r8,r10[0x4]
80007962:	a1 a8       	sbr	r8,0x0
80007964:	0a 9c       	mov	r12,r5
80007966:	95 18       	st.w	r10[0x4],r8
80007968:	6c 28       	ld.w	r8,r6[0x8]
8000796a:	93 28       	st.w	r9[0x8],r8
8000796c:	91 39       	st.w	r8[0xc],r9
8000796e:	c0 cd       	rcall	80007b86 <__malloc_unlock>
80007970:	ec cc ff f8 	sub	r12,r6,-8
80007974:	d8 32       	popm	r0-r7,pc
80007976:	12 96       	mov	r6,r9
80007978:	02 36       	cp.w	r6,r1
8000797a:	cd 31       	brne	80007920 <_malloc_r+0x220>
8000797c:	2f f2       	sub	r2,-1
8000797e:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80007982:	c0 30       	breq	80007988 <_malloc_r+0x288>
80007984:	2f 81       	sub	r1,-8
80007986:	cc bb       	rjmp	8000791c <_malloc_r+0x21c>
80007988:	1c 98       	mov	r8,lr
8000798a:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000798e:	c0 81       	brne	8000799e <_malloc_r+0x29e>
80007990:	68 19       	ld.w	r9,r4[0x4]
80007992:	f6 08 11 ff 	rsub	r8,r11,-1
80007996:	f3 e8 00 08 	and	r8,r9,r8
8000799a:	89 18       	st.w	r4[0x4],r8
8000799c:	c0 78       	rjmp	800079aa <_malloc_r+0x2aa>
8000799e:	f0 c9 00 08 	sub	r9,r8,8
800079a2:	20 13       	sub	r3,1
800079a4:	70 08       	ld.w	r8,r8[0x0]
800079a6:	12 38       	cp.w	r8,r9
800079a8:	cf 10       	breq	8000798a <_malloc_r+0x28a>
800079aa:	a1 7b       	lsl	r11,0x1
800079ac:	68 18       	ld.w	r8,r4[0x4]
800079ae:	10 3b       	cp.w	r11,r8
800079b0:	e0 8b 00 0c 	brhi	800079c8 <_malloc_r+0x2c8>
800079b4:	58 0b       	cp.w	r11,0
800079b6:	c0 90       	breq	800079c8 <_malloc_r+0x2c8>
800079b8:	04 93       	mov	r3,r2
800079ba:	c0 38       	rjmp	800079c0 <_malloc_r+0x2c0>
800079bc:	2f c3       	sub	r3,-4
800079be:	a1 7b       	lsl	r11,0x1
800079c0:	f7 e8 00 09 	and	r9,r11,r8
800079c4:	ca 81       	brne	80007914 <_malloc_r+0x214>
800079c6:	cf bb       	rjmp	800079bc <_malloc_r+0x2bc>
800079c8:	68 23       	ld.w	r3,r4[0x8]
800079ca:	66 12       	ld.w	r2,r3[0x4]
800079cc:	e0 12 ff fc 	andl	r2,0xfffc
800079d0:	0e 32       	cp.w	r2,r7
800079d2:	5f 39       	srlo	r9
800079d4:	e4 07 01 08 	sub	r8,r2,r7
800079d8:	58 f8       	cp.w	r8,15
800079da:	5f aa       	srle	r10
800079dc:	f5 e9 10 09 	or	r9,r10,r9
800079e0:	e0 80 00 9a 	breq	80007b14 <_malloc_r+0x414>
800079e4:	e0 68 06 60 	mov	r8,1632
800079e8:	70 01       	ld.w	r1,r8[0x0]
800079ea:	e0 68 05 38 	mov	r8,1336
800079ee:	2f 01       	sub	r1,-16
800079f0:	70 08       	ld.w	r8,r8[0x0]
800079f2:	0e 01       	add	r1,r7
800079f4:	5b f8       	cp.w	r8,-1
800079f6:	c0 40       	breq	800079fe <_malloc_r+0x2fe>
800079f8:	28 11       	sub	r1,-127
800079fa:	e0 11 ff 80 	andl	r1,0xff80
800079fe:	02 9b       	mov	r11,r1
80007a00:	0a 9c       	mov	r12,r5
80007a02:	e0 a0 05 31 	rcall	80008464 <_sbrk_r>
80007a06:	18 96       	mov	r6,r12
80007a08:	5b fc       	cp.w	r12,-1
80007a0a:	c7 50       	breq	80007af4 <_malloc_r+0x3f4>
80007a0c:	e6 02 00 08 	add	r8,r3,r2
80007a10:	10 3c       	cp.w	r12,r8
80007a12:	c0 32       	brcc	80007a18 <_malloc_r+0x318>
80007a14:	08 33       	cp.w	r3,r4
80007a16:	c6 f1       	brne	80007af4 <_malloc_r+0x3f4>
80007a18:	e0 6a 06 64 	mov	r10,1636
80007a1c:	74 09       	ld.w	r9,r10[0x0]
80007a1e:	e2 09 00 09 	add	r9,r1,r9
80007a22:	95 09       	st.w	r10[0x0],r9
80007a24:	10 36       	cp.w	r6,r8
80007a26:	c0 a1       	brne	80007a3a <_malloc_r+0x33a>
80007a28:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80007a2c:	c0 71       	brne	80007a3a <_malloc_r+0x33a>
80007a2e:	e2 02 00 02 	add	r2,r1,r2
80007a32:	68 28       	ld.w	r8,r4[0x8]
80007a34:	a1 a2       	sbr	r2,0x0
80007a36:	91 12       	st.w	r8[0x4],r2
80007a38:	c4 f8       	rjmp	80007ad6 <_malloc_r+0x3d6>
80007a3a:	e0 6a 05 38 	mov	r10,1336
80007a3e:	74 0b       	ld.w	r11,r10[0x0]
80007a40:	5b fb       	cp.w	r11,-1
80007a42:	c0 31       	brne	80007a48 <_malloc_r+0x348>
80007a44:	95 06       	st.w	r10[0x0],r6
80007a46:	c0 78       	rjmp	80007a54 <_malloc_r+0x354>
80007a48:	ec 09 00 09 	add	r9,r6,r9
80007a4c:	e0 6a 06 64 	mov	r10,1636
80007a50:	10 19       	sub	r9,r8
80007a52:	95 09       	st.w	r10[0x0],r9
80007a54:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80007a58:	f0 09 11 08 	rsub	r9,r8,8
80007a5c:	58 08       	cp.w	r8,0
80007a5e:	f2 08 17 10 	movne	r8,r9
80007a62:	ed d8 e1 06 	addne	r6,r6,r8
80007a66:	28 08       	sub	r8,-128
80007a68:	ec 01 00 01 	add	r1,r6,r1
80007a6c:	0a 9c       	mov	r12,r5
80007a6e:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80007a72:	f0 01 01 01 	sub	r1,r8,r1
80007a76:	02 9b       	mov	r11,r1
80007a78:	e0 a0 04 f6 	rcall	80008464 <_sbrk_r>
80007a7c:	e0 68 06 64 	mov	r8,1636
80007a80:	5b fc       	cp.w	r12,-1
80007a82:	ec 0c 17 00 	moveq	r12,r6
80007a86:	f9 b1 00 00 	moveq	r1,0
80007a8a:	70 09       	ld.w	r9,r8[0x0]
80007a8c:	0c 1c       	sub	r12,r6
80007a8e:	89 26       	st.w	r4[0x8],r6
80007a90:	02 0c       	add	r12,r1
80007a92:	12 01       	add	r1,r9
80007a94:	a1 ac       	sbr	r12,0x0
80007a96:	91 01       	st.w	r8[0x0],r1
80007a98:	8d 1c       	st.w	r6[0x4],r12
80007a9a:	08 33       	cp.w	r3,r4
80007a9c:	c1 d0       	breq	80007ad6 <_malloc_r+0x3d6>
80007a9e:	58 f2       	cp.w	r2,15
80007aa0:	e0 8b 00 05 	brhi	80007aaa <_malloc_r+0x3aa>
80007aa4:	30 18       	mov	r8,1
80007aa6:	8d 18       	st.w	r6[0x4],r8
80007aa8:	c2 68       	rjmp	80007af4 <_malloc_r+0x3f4>
80007aaa:	30 59       	mov	r9,5
80007aac:	20 c2       	sub	r2,12
80007aae:	e0 12 ff f8 	andl	r2,0xfff8
80007ab2:	e6 02 00 08 	add	r8,r3,r2
80007ab6:	91 29       	st.w	r8[0x8],r9
80007ab8:	91 19       	st.w	r8[0x4],r9
80007aba:	66 18       	ld.w	r8,r3[0x4]
80007abc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80007ac0:	e5 e8 10 08 	or	r8,r2,r8
80007ac4:	87 18       	st.w	r3[0x4],r8
80007ac6:	58 f2       	cp.w	r2,15
80007ac8:	e0 88 00 07 	brls	80007ad6 <_malloc_r+0x3d6>
80007acc:	e6 cb ff f8 	sub	r11,r3,-8
80007ad0:	0a 9c       	mov	r12,r5
80007ad2:	fe b0 fb 71 	rcall	800071b4 <_free_r>
80007ad6:	e0 69 06 5c 	mov	r9,1628
80007ada:	72 0a       	ld.w	r10,r9[0x0]
80007adc:	e0 68 06 64 	mov	r8,1636
80007ae0:	70 08       	ld.w	r8,r8[0x0]
80007ae2:	14 38       	cp.w	r8,r10
80007ae4:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007ae8:	e0 69 06 58 	mov	r9,1624
80007aec:	72 0a       	ld.w	r10,r9[0x0]
80007aee:	14 38       	cp.w	r8,r10
80007af0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007af4:	68 28       	ld.w	r8,r4[0x8]
80007af6:	70 18       	ld.w	r8,r8[0x4]
80007af8:	e0 18 ff fc 	andl	r8,0xfffc
80007afc:	0e 38       	cp.w	r8,r7
80007afe:	5f 39       	srlo	r9
80007b00:	0e 18       	sub	r8,r7
80007b02:	58 f8       	cp.w	r8,15
80007b04:	5f aa       	srle	r10
80007b06:	f5 e9 10 09 	or	r9,r10,r9
80007b0a:	c0 50       	breq	80007b14 <_malloc_r+0x414>
80007b0c:	0a 9c       	mov	r12,r5
80007b0e:	c3 cc       	rcall	80007b86 <__malloc_unlock>
80007b10:	d8 3a       	popm	r0-r7,pc,r12=0
80007b12:	d7 03       	nop
80007b14:	68 26       	ld.w	r6,r4[0x8]
80007b16:	a1 a8       	sbr	r8,0x0
80007b18:	0e 99       	mov	r9,r7
80007b1a:	a1 a9       	sbr	r9,0x0
80007b1c:	8d 19       	st.w	r6[0x4],r9
80007b1e:	ec 07 00 07 	add	r7,r6,r7
80007b22:	0a 9c       	mov	r12,r5
80007b24:	89 27       	st.w	r4[0x8],r7
80007b26:	8f 18       	st.w	r7[0x4],r8
80007b28:	c2 fc       	rcall	80007b86 <__malloc_unlock>
80007b2a:	ec cc ff f8 	sub	r12,r6,-8
80007b2e:	d8 32       	popm	r0-r7,pc

80007b30 <memchr>:
80007b30:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80007b34:	c0 68       	rjmp	80007b40 <memchr+0x10>
80007b36:	20 1a       	sub	r10,1
80007b38:	19 88       	ld.ub	r8,r12[0x0]
80007b3a:	16 38       	cp.w	r8,r11
80007b3c:	5e 0c       	reteq	r12
80007b3e:	2f fc       	sub	r12,-1
80007b40:	58 0a       	cp.w	r10,0
80007b42:	cf a1       	brne	80007b36 <memchr+0x6>
80007b44:	5e fa       	retal	r10

80007b46 <memmove>:
80007b46:	d4 01       	pushm	lr
80007b48:	18 3b       	cp.w	r11,r12
80007b4a:	c1 92       	brcc	80007b7c <memmove+0x36>
80007b4c:	f6 0a 00 09 	add	r9,r11,r10
80007b50:	12 3c       	cp.w	r12,r9
80007b52:	c1 52       	brcc	80007b7c <memmove+0x36>
80007b54:	f8 0a 00 0b 	add	r11,r12,r10
80007b58:	30 08       	mov	r8,0
80007b5a:	c0 68       	rjmp	80007b66 <memmove+0x20>
80007b5c:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80007b60:	20 1a       	sub	r10,1
80007b62:	f6 08 0b 0e 	st.b	r11[r8],lr
80007b66:	20 18       	sub	r8,1
80007b68:	58 0a       	cp.w	r10,0
80007b6a:	cf 91       	brne	80007b5c <memmove+0x16>
80007b6c:	d8 02       	popm	pc
80007b6e:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007b72:	20 1a       	sub	r10,1
80007b74:	f8 08 0b 09 	st.b	r12[r8],r9
80007b78:	2f f8       	sub	r8,-1
80007b7a:	c0 28       	rjmp	80007b7e <memmove+0x38>
80007b7c:	30 08       	mov	r8,0
80007b7e:	58 0a       	cp.w	r10,0
80007b80:	cf 71       	brne	80007b6e <memmove+0x28>
80007b82:	d8 02       	popm	pc

80007b84 <__malloc_lock>:
80007b84:	5e fc       	retal	r12

80007b86 <__malloc_unlock>:
80007b86:	5e fc       	retal	r12

80007b88 <__hi0bits>:
80007b88:	18 98       	mov	r8,r12
80007b8a:	e0 1c 00 00 	andl	r12,0x0
80007b8e:	f0 09 15 10 	lsl	r9,r8,0x10
80007b92:	58 0c       	cp.w	r12,0
80007b94:	f2 08 17 00 	moveq	r8,r9
80007b98:	f9 bc 00 10 	moveq	r12,16
80007b9c:	f9 bc 01 00 	movne	r12,0
80007ba0:	10 9a       	mov	r10,r8
80007ba2:	f0 09 15 08 	lsl	r9,r8,0x8
80007ba6:	e6 1a ff 00 	andh	r10,0xff00,COH
80007baa:	f7 bc 00 f8 	subeq	r12,-8
80007bae:	f2 08 17 00 	moveq	r8,r9
80007bb2:	10 9a       	mov	r10,r8
80007bb4:	f0 09 15 04 	lsl	r9,r8,0x4
80007bb8:	e6 1a f0 00 	andh	r10,0xf000,COH
80007bbc:	f7 bc 00 fc 	subeq	r12,-4
80007bc0:	f2 08 17 00 	moveq	r8,r9
80007bc4:	10 9a       	mov	r10,r8
80007bc6:	f0 09 15 02 	lsl	r9,r8,0x2
80007bca:	e6 1a c0 00 	andh	r10,0xc000,COH
80007bce:	f7 bc 00 fe 	subeq	r12,-2
80007bd2:	f2 08 17 00 	moveq	r8,r9
80007bd6:	58 08       	cp.w	r8,0
80007bd8:	5e 5c       	retlt	r12
80007bda:	ed b8 00 1e 	bld	r8,0x1e
80007bde:	f9 bc 01 20 	movne	r12,32
80007be2:	f7 bc 00 ff 	subeq	r12,-1
80007be6:	5e fc       	retal	r12

80007be8 <__lo0bits>:
80007be8:	18 99       	mov	r9,r12
80007bea:	78 08       	ld.w	r8,r12[0x0]
80007bec:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80007bf0:	c1 50       	breq	80007c1a <__lo0bits+0x32>
80007bf2:	ed b8 00 00 	bld	r8,0x0
80007bf6:	c0 21       	brne	80007bfa <__lo0bits+0x12>
80007bf8:	5e fd       	retal	0
80007bfa:	10 9b       	mov	r11,r8
80007bfc:	f0 0a 16 01 	lsr	r10,r8,0x1
80007c00:	e2 1b 00 02 	andl	r11,0x2,COH
80007c04:	a3 88       	lsr	r8,0x2
80007c06:	58 0b       	cp.w	r11,0
80007c08:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80007c0c:	f9 bc 01 01 	movne	r12,1
80007c10:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80007c14:	f9 bc 00 02 	moveq	r12,2
80007c18:	5e fc       	retal	r12
80007c1a:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80007c1e:	f0 0b 16 10 	lsr	r11,r8,0x10
80007c22:	58 0a       	cp.w	r10,0
80007c24:	f6 08 17 00 	moveq	r8,r11
80007c28:	f9 bc 00 10 	moveq	r12,16
80007c2c:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80007c30:	f0 0a 16 08 	lsr	r10,r8,0x8
80007c34:	58 0b       	cp.w	r11,0
80007c36:	f7 bc 00 f8 	subeq	r12,-8
80007c3a:	f4 08 17 00 	moveq	r8,r10
80007c3e:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80007c42:	f0 0a 16 04 	lsr	r10,r8,0x4
80007c46:	58 0b       	cp.w	r11,0
80007c48:	f7 bc 00 fc 	subeq	r12,-4
80007c4c:	f4 08 17 00 	moveq	r8,r10
80007c50:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80007c54:	f0 0a 16 02 	lsr	r10,r8,0x2
80007c58:	58 0b       	cp.w	r11,0
80007c5a:	f7 bc 00 fe 	subeq	r12,-2
80007c5e:	f4 08 17 00 	moveq	r8,r10
80007c62:	ed b8 00 00 	bld	r8,0x0
80007c66:	c0 60       	breq	80007c72 <__lo0bits+0x8a>
80007c68:	a1 98       	lsr	r8,0x1
80007c6a:	c0 31       	brne	80007c70 <__lo0bits+0x88>
80007c6c:	32 0c       	mov	r12,32
80007c6e:	5e fc       	retal	r12
80007c70:	2f fc       	sub	r12,-1
80007c72:	93 08       	st.w	r9[0x0],r8
80007c74:	5e fc       	retal	r12

80007c76 <__mcmp>:
80007c76:	d4 01       	pushm	lr
80007c78:	18 98       	mov	r8,r12
80007c7a:	76 49       	ld.w	r9,r11[0x10]
80007c7c:	78 4c       	ld.w	r12,r12[0x10]
80007c7e:	12 1c       	sub	r12,r9
80007c80:	c1 31       	brne	80007ca6 <__mcmp+0x30>
80007c82:	2f b9       	sub	r9,-5
80007c84:	a3 69       	lsl	r9,0x2
80007c86:	12 0b       	add	r11,r9
80007c88:	f0 09 00 09 	add	r9,r8,r9
80007c8c:	2e c8       	sub	r8,-20
80007c8e:	13 4e       	ld.w	lr,--r9
80007c90:	17 4a       	ld.w	r10,--r11
80007c92:	14 3e       	cp.w	lr,r10
80007c94:	c0 60       	breq	80007ca0 <__mcmp+0x2a>
80007c96:	f9 bc 03 ff 	movlo	r12,-1
80007c9a:	f9 bc 02 01 	movhs	r12,1
80007c9e:	d8 02       	popm	pc
80007ca0:	10 39       	cp.w	r9,r8
80007ca2:	fe 9b ff f6 	brhi	80007c8e <__mcmp+0x18>
80007ca6:	d8 02       	popm	pc

80007ca8 <_Bfree>:
80007ca8:	d4 21       	pushm	r4-r7,lr
80007caa:	18 97       	mov	r7,r12
80007cac:	16 95       	mov	r5,r11
80007cae:	78 96       	ld.w	r6,r12[0x24]
80007cb0:	58 06       	cp.w	r6,0
80007cb2:	c0 91       	brne	80007cc4 <_Bfree+0x1c>
80007cb4:	31 0c       	mov	r12,16
80007cb6:	fe b0 fd 1d 	rcall	800076f0 <malloc>
80007cba:	99 36       	st.w	r12[0xc],r6
80007cbc:	8f 9c       	st.w	r7[0x24],r12
80007cbe:	99 16       	st.w	r12[0x4],r6
80007cc0:	99 26       	st.w	r12[0x8],r6
80007cc2:	99 06       	st.w	r12[0x0],r6
80007cc4:	58 05       	cp.w	r5,0
80007cc6:	c0 90       	breq	80007cd8 <_Bfree+0x30>
80007cc8:	6a 19       	ld.w	r9,r5[0x4]
80007cca:	6e 98       	ld.w	r8,r7[0x24]
80007ccc:	70 38       	ld.w	r8,r8[0xc]
80007cce:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80007cd2:	8b 0a       	st.w	r5[0x0],r10
80007cd4:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80007cd8:	d8 22       	popm	r4-r7,pc
80007cda:	d7 03       	nop

80007cdc <_Balloc>:
80007cdc:	d4 21       	pushm	r4-r7,lr
80007cde:	18 97       	mov	r7,r12
80007ce0:	16 96       	mov	r6,r11
80007ce2:	78 95       	ld.w	r5,r12[0x24]
80007ce4:	58 05       	cp.w	r5,0
80007ce6:	c0 91       	brne	80007cf8 <_Balloc+0x1c>
80007ce8:	31 0c       	mov	r12,16
80007cea:	fe b0 fd 03 	rcall	800076f0 <malloc>
80007cee:	99 35       	st.w	r12[0xc],r5
80007cf0:	8f 9c       	st.w	r7[0x24],r12
80007cf2:	99 15       	st.w	r12[0x4],r5
80007cf4:	99 25       	st.w	r12[0x8],r5
80007cf6:	99 05       	st.w	r12[0x0],r5
80007cf8:	6e 95       	ld.w	r5,r7[0x24]
80007cfa:	6a 38       	ld.w	r8,r5[0xc]
80007cfc:	58 08       	cp.w	r8,0
80007cfe:	c0 b1       	brne	80007d14 <_Balloc+0x38>
80007d00:	31 0a       	mov	r10,16
80007d02:	30 4b       	mov	r11,4
80007d04:	0e 9c       	mov	r12,r7
80007d06:	e0 a0 04 93 	rcall	8000862c <_calloc_r>
80007d0a:	8b 3c       	st.w	r5[0xc],r12
80007d0c:	6e 98       	ld.w	r8,r7[0x24]
80007d0e:	70 3c       	ld.w	r12,r8[0xc]
80007d10:	58 0c       	cp.w	r12,0
80007d12:	c1 b0       	breq	80007d48 <_Balloc+0x6c>
80007d14:	6e 98       	ld.w	r8,r7[0x24]
80007d16:	70 38       	ld.w	r8,r8[0xc]
80007d18:	f0 06 00 28 	add	r8,r8,r6<<0x2
80007d1c:	70 0c       	ld.w	r12,r8[0x0]
80007d1e:	58 0c       	cp.w	r12,0
80007d20:	c0 40       	breq	80007d28 <_Balloc+0x4c>
80007d22:	78 09       	ld.w	r9,r12[0x0]
80007d24:	91 09       	st.w	r8[0x0],r9
80007d26:	c0 e8       	rjmp	80007d42 <_Balloc+0x66>
80007d28:	0e 9c       	mov	r12,r7
80007d2a:	30 17       	mov	r7,1
80007d2c:	0e 9b       	mov	r11,r7
80007d2e:	ee 06 09 47 	lsl	r7,r7,r6
80007d32:	ee ca ff fb 	sub	r10,r7,-5
80007d36:	a3 6a       	lsl	r10,0x2
80007d38:	e0 a0 04 7a 	rcall	8000862c <_calloc_r>
80007d3c:	c0 60       	breq	80007d48 <_Balloc+0x6c>
80007d3e:	99 16       	st.w	r12[0x4],r6
80007d40:	99 27       	st.w	r12[0x8],r7
80007d42:	30 08       	mov	r8,0
80007d44:	99 38       	st.w	r12[0xc],r8
80007d46:	99 48       	st.w	r12[0x10],r8
80007d48:	d8 22       	popm	r4-r7,pc
80007d4a:	d7 03       	nop

80007d4c <__d2b>:
80007d4c:	d4 31       	pushm	r0-r7,lr
80007d4e:	20 2d       	sub	sp,8
80007d50:	16 93       	mov	r3,r11
80007d52:	12 96       	mov	r6,r9
80007d54:	10 95       	mov	r5,r8
80007d56:	14 92       	mov	r2,r10
80007d58:	30 1b       	mov	r11,1
80007d5a:	cc 1f       	rcall	80007cdc <_Balloc>
80007d5c:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80007d60:	50 09       	stdsp	sp[0x0],r9
80007d62:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80007d66:	b5 a9       	sbr	r9,0x14
80007d68:	f0 01 16 14 	lsr	r1,r8,0x14
80007d6c:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007d70:	18 94       	mov	r4,r12
80007d72:	58 02       	cp.w	r2,0
80007d74:	c1 d0       	breq	80007dae <__d2b+0x62>
80007d76:	fa cc ff f8 	sub	r12,sp,-8
80007d7a:	18 d2       	st.w	--r12,r2
80007d7c:	c3 6f       	rcall	80007be8 <__lo0bits>
80007d7e:	40 18       	lddsp	r8,sp[0x4]
80007d80:	c0 d0       	breq	80007d9a <__d2b+0x4e>
80007d82:	40 09       	lddsp	r9,sp[0x0]
80007d84:	f8 0a 11 20 	rsub	r10,r12,32
80007d88:	f2 0a 09 4a 	lsl	r10,r9,r10
80007d8c:	f5 e8 10 08 	or	r8,r10,r8
80007d90:	89 58       	st.w	r4[0x14],r8
80007d92:	f2 0c 0a 49 	lsr	r9,r9,r12
80007d96:	50 09       	stdsp	sp[0x0],r9
80007d98:	c0 28       	rjmp	80007d9c <__d2b+0x50>
80007d9a:	89 58       	st.w	r4[0x14],r8
80007d9c:	40 08       	lddsp	r8,sp[0x0]
80007d9e:	58 08       	cp.w	r8,0
80007da0:	f9 b3 01 02 	movne	r3,2
80007da4:	f9 b3 00 01 	moveq	r3,1
80007da8:	89 68       	st.w	r4[0x18],r8
80007daa:	89 43       	st.w	r4[0x10],r3
80007dac:	c0 88       	rjmp	80007dbc <__d2b+0x70>
80007dae:	1a 9c       	mov	r12,sp
80007db0:	c1 cf       	rcall	80007be8 <__lo0bits>
80007db2:	30 13       	mov	r3,1
80007db4:	40 08       	lddsp	r8,sp[0x0]
80007db6:	2e 0c       	sub	r12,-32
80007db8:	89 43       	st.w	r4[0x10],r3
80007dba:	89 58       	st.w	r4[0x14],r8
80007dbc:	58 01       	cp.w	r1,0
80007dbe:	c0 90       	breq	80007dd0 <__d2b+0x84>
80007dc0:	e2 c1 04 33 	sub	r1,r1,1075
80007dc4:	18 01       	add	r1,r12
80007dc6:	8d 01       	st.w	r6[0x0],r1
80007dc8:	f8 0c 11 35 	rsub	r12,r12,53
80007dcc:	8b 0c       	st.w	r5[0x0],r12
80007dce:	c0 c8       	rjmp	80007de6 <__d2b+0x9a>
80007dd0:	e6 c8 ff fc 	sub	r8,r3,-4
80007dd4:	f8 cc 04 32 	sub	r12,r12,1074
80007dd8:	a5 73       	lsl	r3,0x5
80007dda:	8d 0c       	st.w	r6[0x0],r12
80007ddc:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80007de0:	cd 4e       	rcall	80007b88 <__hi0bits>
80007de2:	18 13       	sub	r3,r12
80007de4:	8b 03       	st.w	r5[0x0],r3
80007de6:	08 9c       	mov	r12,r4
80007de8:	2f ed       	sub	sp,-8
80007dea:	d8 32       	popm	r0-r7,pc

80007dec <__mdiff>:
80007dec:	d4 31       	pushm	r0-r7,lr
80007dee:	74 48       	ld.w	r8,r10[0x10]
80007df0:	76 45       	ld.w	r5,r11[0x10]
80007df2:	16 97       	mov	r7,r11
80007df4:	14 96       	mov	r6,r10
80007df6:	10 15       	sub	r5,r8
80007df8:	c1 31       	brne	80007e1e <__mdiff+0x32>
80007dfa:	2f b8       	sub	r8,-5
80007dfc:	ee ce ff ec 	sub	lr,r7,-20
80007e00:	a3 68       	lsl	r8,0x2
80007e02:	f4 08 00 0b 	add	r11,r10,r8
80007e06:	ee 08 00 08 	add	r8,r7,r8
80007e0a:	11 4a       	ld.w	r10,--r8
80007e0c:	17 49       	ld.w	r9,--r11
80007e0e:	12 3a       	cp.w	r10,r9
80007e10:	c0 30       	breq	80007e16 <__mdiff+0x2a>
80007e12:	c0 e2       	brcc	80007e2e <__mdiff+0x42>
80007e14:	c0 78       	rjmp	80007e22 <__mdiff+0x36>
80007e16:	1c 38       	cp.w	r8,lr
80007e18:	fe 9b ff f9 	brhi	80007e0a <__mdiff+0x1e>
80007e1c:	c4 98       	rjmp	80007eae <__mdiff+0xc2>
80007e1e:	58 05       	cp.w	r5,0
80007e20:	c0 64       	brge	80007e2c <__mdiff+0x40>
80007e22:	0e 98       	mov	r8,r7
80007e24:	30 15       	mov	r5,1
80007e26:	0c 97       	mov	r7,r6
80007e28:	10 96       	mov	r6,r8
80007e2a:	c0 28       	rjmp	80007e2e <__mdiff+0x42>
80007e2c:	30 05       	mov	r5,0
80007e2e:	6e 1b       	ld.w	r11,r7[0x4]
80007e30:	c5 6f       	rcall	80007cdc <_Balloc>
80007e32:	6e 49       	ld.w	r9,r7[0x10]
80007e34:	6c 44       	ld.w	r4,r6[0x10]
80007e36:	99 35       	st.w	r12[0xc],r5
80007e38:	2f b4       	sub	r4,-5
80007e3a:	f2 c5 ff fb 	sub	r5,r9,-5
80007e3e:	ec 04 00 24 	add	r4,r6,r4<<0x2
80007e42:	ee 05 00 25 	add	r5,r7,r5<<0x2
80007e46:	2e c6       	sub	r6,-20
80007e48:	2e c7       	sub	r7,-20
80007e4a:	f8 c8 ff ec 	sub	r8,r12,-20
80007e4e:	30 0a       	mov	r10,0
80007e50:	0f 0e       	ld.w	lr,r7++
80007e52:	0d 0b       	ld.w	r11,r6++
80007e54:	fc 02 16 10 	lsr	r2,lr,0x10
80007e58:	f6 03 16 10 	lsr	r3,r11,0x10
80007e5c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80007e60:	e4 03 01 03 	sub	r3,r2,r3
80007e64:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007e68:	fc 0b 01 0b 	sub	r11,lr,r11
80007e6c:	f6 0a 00 0a 	add	r10,r11,r10
80007e70:	b0 1a       	st.h	r8[0x2],r10
80007e72:	b1 4a       	asr	r10,0x10
80007e74:	e6 0a 00 0a 	add	r10,r3,r10
80007e78:	b0 0a       	st.h	r8[0x0],r10
80007e7a:	2f c8       	sub	r8,-4
80007e7c:	b1 4a       	asr	r10,0x10
80007e7e:	08 36       	cp.w	r6,r4
80007e80:	ce 83       	brcs	80007e50 <__mdiff+0x64>
80007e82:	c0 d8       	rjmp	80007e9c <__mdiff+0xb0>
80007e84:	0f 0b       	ld.w	r11,r7++
80007e86:	f6 0e 16 10 	lsr	lr,r11,0x10
80007e8a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007e8e:	16 0a       	add	r10,r11
80007e90:	b0 1a       	st.h	r8[0x2],r10
80007e92:	b1 4a       	asr	r10,0x10
80007e94:	1c 0a       	add	r10,lr
80007e96:	b0 0a       	st.h	r8[0x0],r10
80007e98:	2f c8       	sub	r8,-4
80007e9a:	b1 4a       	asr	r10,0x10
80007e9c:	0a 37       	cp.w	r7,r5
80007e9e:	cf 33       	brcs	80007e84 <__mdiff+0x98>
80007ea0:	c0 28       	rjmp	80007ea4 <__mdiff+0xb8>
80007ea2:	20 19       	sub	r9,1
80007ea4:	11 4a       	ld.w	r10,--r8
80007ea6:	58 0a       	cp.w	r10,0
80007ea8:	cf d0       	breq	80007ea2 <__mdiff+0xb6>
80007eaa:	99 49       	st.w	r12[0x10],r9
80007eac:	d8 32       	popm	r0-r7,pc
80007eae:	30 0b       	mov	r11,0
80007eb0:	c1 6f       	rcall	80007cdc <_Balloc>
80007eb2:	30 18       	mov	r8,1
80007eb4:	99 48       	st.w	r12[0x10],r8
80007eb6:	30 08       	mov	r8,0
80007eb8:	99 58       	st.w	r12[0x14],r8
80007eba:	d8 32       	popm	r0-r7,pc

80007ebc <__lshift>:
80007ebc:	d4 31       	pushm	r0-r7,lr
80007ebe:	16 97       	mov	r7,r11
80007ec0:	76 46       	ld.w	r6,r11[0x10]
80007ec2:	f4 02 14 05 	asr	r2,r10,0x5
80007ec6:	2f f6       	sub	r6,-1
80007ec8:	14 93       	mov	r3,r10
80007eca:	18 94       	mov	r4,r12
80007ecc:	04 06       	add	r6,r2
80007ece:	76 1b       	ld.w	r11,r11[0x4]
80007ed0:	6e 28       	ld.w	r8,r7[0x8]
80007ed2:	c0 38       	rjmp	80007ed8 <__lshift+0x1c>
80007ed4:	2f fb       	sub	r11,-1
80007ed6:	a1 78       	lsl	r8,0x1
80007ed8:	10 36       	cp.w	r6,r8
80007eda:	fe 99 ff fd 	brgt	80007ed4 <__lshift+0x18>
80007ede:	08 9c       	mov	r12,r4
80007ee0:	cf ee       	rcall	80007cdc <_Balloc>
80007ee2:	30 09       	mov	r9,0
80007ee4:	18 95       	mov	r5,r12
80007ee6:	f8 c8 ff ec 	sub	r8,r12,-20
80007eea:	12 9a       	mov	r10,r9
80007eec:	c0 38       	rjmp	80007ef2 <__lshift+0x36>
80007eee:	10 aa       	st.w	r8++,r10
80007ef0:	2f f9       	sub	r9,-1
80007ef2:	04 39       	cp.w	r9,r2
80007ef4:	cf d5       	brlt	80007eee <__lshift+0x32>
80007ef6:	6e 4b       	ld.w	r11,r7[0x10]
80007ef8:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80007efc:	2f bb       	sub	r11,-5
80007efe:	ee c9 ff ec 	sub	r9,r7,-20
80007f02:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80007f06:	58 03       	cp.w	r3,0
80007f08:	c1 30       	breq	80007f2e <__lshift+0x72>
80007f0a:	e6 0c 11 20 	rsub	r12,r3,32
80007f0e:	30 0a       	mov	r10,0
80007f10:	72 02       	ld.w	r2,r9[0x0]
80007f12:	e4 03 09 42 	lsl	r2,r2,r3
80007f16:	04 4a       	or	r10,r2
80007f18:	10 aa       	st.w	r8++,r10
80007f1a:	13 0a       	ld.w	r10,r9++
80007f1c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80007f20:	16 39       	cp.w	r9,r11
80007f22:	cf 73       	brcs	80007f10 <__lshift+0x54>
80007f24:	91 0a       	st.w	r8[0x0],r10
80007f26:	58 0a       	cp.w	r10,0
80007f28:	c0 70       	breq	80007f36 <__lshift+0x7a>
80007f2a:	2f f6       	sub	r6,-1
80007f2c:	c0 58       	rjmp	80007f36 <__lshift+0x7a>
80007f2e:	13 0a       	ld.w	r10,r9++
80007f30:	10 aa       	st.w	r8++,r10
80007f32:	16 39       	cp.w	r9,r11
80007f34:	cf d3       	brcs	80007f2e <__lshift+0x72>
80007f36:	08 9c       	mov	r12,r4
80007f38:	20 16       	sub	r6,1
80007f3a:	0e 9b       	mov	r11,r7
80007f3c:	8b 46       	st.w	r5[0x10],r6
80007f3e:	cb 5e       	rcall	80007ca8 <_Bfree>
80007f40:	0a 9c       	mov	r12,r5
80007f42:	d8 32       	popm	r0-r7,pc

80007f44 <__multiply>:
80007f44:	d4 31       	pushm	r0-r7,lr
80007f46:	20 2d       	sub	sp,8
80007f48:	76 49       	ld.w	r9,r11[0x10]
80007f4a:	74 48       	ld.w	r8,r10[0x10]
80007f4c:	16 96       	mov	r6,r11
80007f4e:	14 95       	mov	r5,r10
80007f50:	10 39       	cp.w	r9,r8
80007f52:	ec 08 17 50 	movlt	r8,r6
80007f56:	ea 06 17 50 	movlt	r6,r5
80007f5a:	f0 05 17 50 	movlt	r5,r8
80007f5e:	6c 28       	ld.w	r8,r6[0x8]
80007f60:	76 43       	ld.w	r3,r11[0x10]
80007f62:	74 42       	ld.w	r2,r10[0x10]
80007f64:	76 1b       	ld.w	r11,r11[0x4]
80007f66:	e4 03 00 07 	add	r7,r2,r3
80007f6a:	10 37       	cp.w	r7,r8
80007f6c:	f7 bb 09 ff 	subgt	r11,-1
80007f70:	cb 6e       	rcall	80007cdc <_Balloc>
80007f72:	ee c4 ff fb 	sub	r4,r7,-5
80007f76:	f8 c9 ff ec 	sub	r9,r12,-20
80007f7a:	f8 04 00 24 	add	r4,r12,r4<<0x2
80007f7e:	30 0a       	mov	r10,0
80007f80:	12 98       	mov	r8,r9
80007f82:	c0 28       	rjmp	80007f86 <__multiply+0x42>
80007f84:	10 aa       	st.w	r8++,r10
80007f86:	08 38       	cp.w	r8,r4
80007f88:	cf e3       	brcs	80007f84 <__multiply+0x40>
80007f8a:	2f b3       	sub	r3,-5
80007f8c:	2f b2       	sub	r2,-5
80007f8e:	ec 03 00 23 	add	r3,r6,r3<<0x2
80007f92:	ea 02 00 22 	add	r2,r5,r2<<0x2
80007f96:	ec cb ff ec 	sub	r11,r6,-20
80007f9a:	50 12       	stdsp	sp[0x4],r2
80007f9c:	ea ca ff ec 	sub	r10,r5,-20
80007fa0:	c4 48       	rjmp	80008028 <__multiply+0xe4>
80007fa2:	94 95       	ld.uh	r5,r10[0x2]
80007fa4:	58 05       	cp.w	r5,0
80007fa6:	c2 00       	breq	80007fe6 <__multiply+0xa2>
80007fa8:	12 98       	mov	r8,r9
80007faa:	16 96       	mov	r6,r11
80007fac:	30 0e       	mov	lr,0
80007fae:	50 09       	stdsp	sp[0x0],r9
80007fb0:	0d 02       	ld.w	r2,r6++
80007fb2:	e4 00 16 10 	lsr	r0,r2,0x10
80007fb6:	70 01       	ld.w	r1,r8[0x0]
80007fb8:	70 09       	ld.w	r9,r8[0x0]
80007fba:	b1 81       	lsr	r1,0x10
80007fbc:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80007fc0:	e0 05 03 41 	mac	r1,r0,r5
80007fc4:	ab 32       	mul	r2,r5
80007fc6:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80007fca:	00 02       	add	r2,r0
80007fcc:	e4 0e 00 0e 	add	lr,r2,lr
80007fd0:	b0 1e       	st.h	r8[0x2],lr
80007fd2:	b1 8e       	lsr	lr,0x10
80007fd4:	1c 01       	add	r1,lr
80007fd6:	b0 01       	st.h	r8[0x0],r1
80007fd8:	e2 0e 16 10 	lsr	lr,r1,0x10
80007fdc:	2f c8       	sub	r8,-4
80007fde:	06 36       	cp.w	r6,r3
80007fe0:	ce 83       	brcs	80007fb0 <__multiply+0x6c>
80007fe2:	40 09       	lddsp	r9,sp[0x0]
80007fe4:	91 0e       	st.w	r8[0x0],lr
80007fe6:	94 86       	ld.uh	r6,r10[0x0]
80007fe8:	58 06       	cp.w	r6,0
80007fea:	c1 d0       	breq	80008024 <__multiply+0xe0>
80007fec:	72 02       	ld.w	r2,r9[0x0]
80007fee:	12 98       	mov	r8,r9
80007ff0:	16 9e       	mov	lr,r11
80007ff2:	30 05       	mov	r5,0
80007ff4:	b0 12       	st.h	r8[0x2],r2
80007ff6:	1d 01       	ld.w	r1,lr++
80007ff8:	90 82       	ld.uh	r2,r8[0x0]
80007ffa:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80007ffe:	ad 30       	mul	r0,r6
80008000:	e0 02 00 02 	add	r2,r0,r2
80008004:	e4 05 00 05 	add	r5,r2,r5
80008008:	b0 05       	st.h	r8[0x0],r5
8000800a:	b1 85       	lsr	r5,0x10
8000800c:	b1 81       	lsr	r1,0x10
8000800e:	2f c8       	sub	r8,-4
80008010:	ad 31       	mul	r1,r6
80008012:	90 92       	ld.uh	r2,r8[0x2]
80008014:	e2 02 00 02 	add	r2,r1,r2
80008018:	0a 02       	add	r2,r5
8000801a:	e4 05 16 10 	lsr	r5,r2,0x10
8000801e:	06 3e       	cp.w	lr,r3
80008020:	ce a3       	brcs	80007ff4 <__multiply+0xb0>
80008022:	91 02       	st.w	r8[0x0],r2
80008024:	2f ca       	sub	r10,-4
80008026:	2f c9       	sub	r9,-4
80008028:	40 18       	lddsp	r8,sp[0x4]
8000802a:	10 3a       	cp.w	r10,r8
8000802c:	cb b3       	brcs	80007fa2 <__multiply+0x5e>
8000802e:	c0 28       	rjmp	80008032 <__multiply+0xee>
80008030:	20 17       	sub	r7,1
80008032:	58 07       	cp.w	r7,0
80008034:	e0 8a 00 05 	brle	8000803e <__multiply+0xfa>
80008038:	09 48       	ld.w	r8,--r4
8000803a:	58 08       	cp.w	r8,0
8000803c:	cf a0       	breq	80008030 <__multiply+0xec>
8000803e:	99 47       	st.w	r12[0x10],r7
80008040:	2f ed       	sub	sp,-8
80008042:	d8 32       	popm	r0-r7,pc

80008044 <__i2b>:
80008044:	d4 21       	pushm	r4-r7,lr
80008046:	16 97       	mov	r7,r11
80008048:	30 1b       	mov	r11,1
8000804a:	c4 9e       	rcall	80007cdc <_Balloc>
8000804c:	30 19       	mov	r9,1
8000804e:	99 57       	st.w	r12[0x14],r7
80008050:	99 49       	st.w	r12[0x10],r9
80008052:	d8 22       	popm	r4-r7,pc

80008054 <__multadd>:
80008054:	d4 31       	pushm	r0-r7,lr
80008056:	30 08       	mov	r8,0
80008058:	12 95       	mov	r5,r9
8000805a:	16 97       	mov	r7,r11
8000805c:	18 96       	mov	r6,r12
8000805e:	76 44       	ld.w	r4,r11[0x10]
80008060:	f6 c9 ff ec 	sub	r9,r11,-20
80008064:	72 0b       	ld.w	r11,r9[0x0]
80008066:	f6 0c 16 10 	lsr	r12,r11,0x10
8000806a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000806e:	f4 0c 02 4c 	mul	r12,r10,r12
80008072:	f4 0b 03 45 	mac	r5,r10,r11
80008076:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000807a:	b1 85       	lsr	r5,0x10
8000807c:	18 05       	add	r5,r12
8000807e:	ea 0c 15 10 	lsl	r12,r5,0x10
80008082:	f8 0b 00 0b 	add	r11,r12,r11
80008086:	12 ab       	st.w	r9++,r11
80008088:	2f f8       	sub	r8,-1
8000808a:	b1 85       	lsr	r5,0x10
8000808c:	08 38       	cp.w	r8,r4
8000808e:	ce b5       	brlt	80008064 <__multadd+0x10>
80008090:	58 05       	cp.w	r5,0
80008092:	c1 c0       	breq	800080ca <__multadd+0x76>
80008094:	6e 28       	ld.w	r8,r7[0x8]
80008096:	10 34       	cp.w	r4,r8
80008098:	c1 35       	brlt	800080be <__multadd+0x6a>
8000809a:	6e 1b       	ld.w	r11,r7[0x4]
8000809c:	0c 9c       	mov	r12,r6
8000809e:	2f fb       	sub	r11,-1
800080a0:	c1 ee       	rcall	80007cdc <_Balloc>
800080a2:	6e 4a       	ld.w	r10,r7[0x10]
800080a4:	ee cb ff f4 	sub	r11,r7,-12
800080a8:	18 93       	mov	r3,r12
800080aa:	2f ea       	sub	r10,-2
800080ac:	2f 4c       	sub	r12,-12
800080ae:	a3 6a       	lsl	r10,0x2
800080b0:	fe b0 de 3d 	rcall	80003d2a <memcpy>
800080b4:	0e 9b       	mov	r11,r7
800080b6:	0c 9c       	mov	r12,r6
800080b8:	fe b0 fd f8 	rcall	80007ca8 <_Bfree>
800080bc:	06 97       	mov	r7,r3
800080be:	e8 c8 ff ff 	sub	r8,r4,-1
800080c2:	2f b4       	sub	r4,-5
800080c4:	8f 48       	st.w	r7[0x10],r8
800080c6:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
800080ca:	0e 9c       	mov	r12,r7
800080cc:	d8 32       	popm	r0-r7,pc
800080ce:	d7 03       	nop

800080d0 <__pow5mult>:
800080d0:	d4 31       	pushm	r0-r7,lr
800080d2:	14 96       	mov	r6,r10
800080d4:	18 97       	mov	r7,r12
800080d6:	16 94       	mov	r4,r11
800080d8:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
800080dc:	c0 90       	breq	800080ee <__pow5mult+0x1e>
800080de:	20 18       	sub	r8,1
800080e0:	fe c9 e4 3c 	sub	r9,pc,-7108
800080e4:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
800080e8:	30 09       	mov	r9,0
800080ea:	cb 5f       	rcall	80008054 <__multadd>
800080ec:	18 94       	mov	r4,r12
800080ee:	a3 46       	asr	r6,0x2
800080f0:	c3 40       	breq	80008158 <__pow5mult+0x88>
800080f2:	6e 95       	ld.w	r5,r7[0x24]
800080f4:	58 05       	cp.w	r5,0
800080f6:	c0 91       	brne	80008108 <__pow5mult+0x38>
800080f8:	31 0c       	mov	r12,16
800080fa:	fe b0 fa fb 	rcall	800076f0 <malloc>
800080fe:	99 35       	st.w	r12[0xc],r5
80008100:	8f 9c       	st.w	r7[0x24],r12
80008102:	99 15       	st.w	r12[0x4],r5
80008104:	99 25       	st.w	r12[0x8],r5
80008106:	99 05       	st.w	r12[0x0],r5
80008108:	6e 93       	ld.w	r3,r7[0x24]
8000810a:	66 25       	ld.w	r5,r3[0x8]
8000810c:	58 05       	cp.w	r5,0
8000810e:	c0 c1       	brne	80008126 <__pow5mult+0x56>
80008110:	e0 6b 02 71 	mov	r11,625
80008114:	0e 9c       	mov	r12,r7
80008116:	c9 7f       	rcall	80008044 <__i2b>
80008118:	87 2c       	st.w	r3[0x8],r12
8000811a:	30 08       	mov	r8,0
8000811c:	18 95       	mov	r5,r12
8000811e:	99 08       	st.w	r12[0x0],r8
80008120:	c0 38       	rjmp	80008126 <__pow5mult+0x56>
80008122:	06 9c       	mov	r12,r3
80008124:	18 95       	mov	r5,r12
80008126:	ed b6 00 00 	bld	r6,0x0
8000812a:	c0 b1       	brne	80008140 <__pow5mult+0x70>
8000812c:	08 9b       	mov	r11,r4
8000812e:	0a 9a       	mov	r10,r5
80008130:	0e 9c       	mov	r12,r7
80008132:	c0 9f       	rcall	80007f44 <__multiply>
80008134:	08 9b       	mov	r11,r4
80008136:	18 93       	mov	r3,r12
80008138:	0e 9c       	mov	r12,r7
8000813a:	06 94       	mov	r4,r3
8000813c:	fe b0 fd b6 	rcall	80007ca8 <_Bfree>
80008140:	a1 56       	asr	r6,0x1
80008142:	c0 b0       	breq	80008158 <__pow5mult+0x88>
80008144:	6a 03       	ld.w	r3,r5[0x0]
80008146:	58 03       	cp.w	r3,0
80008148:	ce d1       	brne	80008122 <__pow5mult+0x52>
8000814a:	0a 9a       	mov	r10,r5
8000814c:	0a 9b       	mov	r11,r5
8000814e:	0e 9c       	mov	r12,r7
80008150:	cf ae       	rcall	80007f44 <__multiply>
80008152:	8b 0c       	st.w	r5[0x0],r12
80008154:	99 03       	st.w	r12[0x0],r3
80008156:	ce 7b       	rjmp	80008124 <__pow5mult+0x54>
80008158:	08 9c       	mov	r12,r4
8000815a:	d8 32       	popm	r0-r7,pc

8000815c <_realloc_r>:
8000815c:	d4 31       	pushm	r0-r7,lr
8000815e:	20 1d       	sub	sp,4
80008160:	16 94       	mov	r4,r11
80008162:	18 92       	mov	r2,r12
80008164:	14 9b       	mov	r11,r10
80008166:	58 04       	cp.w	r4,0
80008168:	c0 51       	brne	80008172 <_realloc_r+0x16>
8000816a:	fe b0 fa cb 	rcall	80007700 <_malloc_r>
8000816e:	18 95       	mov	r5,r12
80008170:	c5 39       	rjmp	80008416 <_realloc_r+0x2ba>
80008172:	50 0a       	stdsp	sp[0x0],r10
80008174:	fe b0 fd 08 	rcall	80007b84 <__malloc_lock>
80008178:	40 0b       	lddsp	r11,sp[0x0]
8000817a:	f6 c8 ff f5 	sub	r8,r11,-11
8000817e:	e8 c1 00 08 	sub	r1,r4,8
80008182:	10 96       	mov	r6,r8
80008184:	62 1c       	ld.w	r12,r1[0x4]
80008186:	e0 16 ff f8 	andl	r6,0xfff8
8000818a:	59 68       	cp.w	r8,22
8000818c:	f9 b6 08 10 	movls	r6,16
80008190:	16 36       	cp.w	r6,r11
80008192:	5f 38       	srlo	r8
80008194:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80008198:	c0 50       	breq	800081a2 <_realloc_r+0x46>
8000819a:	30 c8       	mov	r8,12
8000819c:	30 05       	mov	r5,0
8000819e:	85 38       	st.w	r2[0xc],r8
800081a0:	c3 b9       	rjmp	80008416 <_realloc_r+0x2ba>
800081a2:	18 90       	mov	r0,r12
800081a4:	e0 10 ff fc 	andl	r0,0xfffc
800081a8:	0c 30       	cp.w	r0,r6
800081aa:	e0 84 01 0b 	brge	800083c0 <_realloc_r+0x264>
800081ae:	e0 68 01 2c 	mov	r8,300
800081b2:	e2 00 00 09 	add	r9,r1,r0
800081b6:	70 25       	ld.w	r5,r8[0x8]
800081b8:	0a 39       	cp.w	r9,r5
800081ba:	c0 90       	breq	800081cc <_realloc_r+0x70>
800081bc:	72 1a       	ld.w	r10,r9[0x4]
800081be:	a1 ca       	cbr	r10,0x0
800081c0:	f2 0a 00 0a 	add	r10,r9,r10
800081c4:	74 1a       	ld.w	r10,r10[0x4]
800081c6:	ed ba 00 00 	bld	r10,0x0
800081ca:	c2 20       	breq	8000820e <_realloc_r+0xb2>
800081cc:	72 1a       	ld.w	r10,r9[0x4]
800081ce:	e0 1a ff fc 	andl	r10,0xfffc
800081d2:	f4 00 00 03 	add	r3,r10,r0
800081d6:	0a 39       	cp.w	r9,r5
800081d8:	c1 31       	brne	800081fe <_realloc_r+0xa2>
800081da:	ec c7 ff f0 	sub	r7,r6,-16
800081de:	0e 33       	cp.w	r3,r7
800081e0:	c1 95       	brlt	80008212 <_realloc_r+0xb6>
800081e2:	e2 06 00 09 	add	r9,r1,r6
800081e6:	0c 13       	sub	r3,r6
800081e8:	a1 a3       	sbr	r3,0x0
800081ea:	93 13       	st.w	r9[0x4],r3
800081ec:	91 29       	st.w	r8[0x8],r9
800081ee:	04 9c       	mov	r12,r2
800081f0:	62 18       	ld.w	r8,r1[0x4]
800081f2:	08 95       	mov	r5,r4
800081f4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800081f8:	10 46       	or	r6,r8
800081fa:	83 16       	st.w	r1[0x4],r6
800081fc:	c0 b9       	rjmp	80008412 <_realloc_r+0x2b6>
800081fe:	0c 33       	cp.w	r3,r6
80008200:	c0 95       	brlt	80008212 <_realloc_r+0xb6>
80008202:	72 28       	ld.w	r8,r9[0x8]
80008204:	02 97       	mov	r7,r1
80008206:	72 39       	ld.w	r9,r9[0xc]
80008208:	93 28       	st.w	r9[0x8],r8
8000820a:	91 39       	st.w	r8[0xc],r9
8000820c:	cd c8       	rjmp	800083c4 <_realloc_r+0x268>
8000820e:	30 0a       	mov	r10,0
80008210:	14 99       	mov	r9,r10
80008212:	ed bc 00 00 	bld	r12,0x0
80008216:	e0 80 00 95 	breq	80008340 <_realloc_r+0x1e4>
8000821a:	62 07       	ld.w	r7,r1[0x0]
8000821c:	e2 07 01 07 	sub	r7,r1,r7
80008220:	6e 1c       	ld.w	r12,r7[0x4]
80008222:	e0 1c ff fc 	andl	r12,0xfffc
80008226:	58 09       	cp.w	r9,0
80008228:	c5 60       	breq	800082d4 <_realloc_r+0x178>
8000822a:	f8 00 00 03 	add	r3,r12,r0
8000822e:	0a 39       	cp.w	r9,r5
80008230:	c4 81       	brne	800082c0 <_realloc_r+0x164>
80008232:	14 03       	add	r3,r10
80008234:	ec c9 ff f0 	sub	r9,r6,-16
80008238:	12 33       	cp.w	r3,r9
8000823a:	c4 d5       	brlt	800082d4 <_realloc_r+0x178>
8000823c:	6e 3a       	ld.w	r10,r7[0xc]
8000823e:	6e 29       	ld.w	r9,r7[0x8]
80008240:	95 29       	st.w	r10[0x8],r9
80008242:	93 3a       	st.w	r9[0xc],r10
80008244:	ee c5 ff f8 	sub	r5,r7,-8
80008248:	e0 ca 00 04 	sub	r10,r0,4
8000824c:	e0 4a 00 24 	cp.w	r10,36
80008250:	e0 8b 00 25 	brhi	8000829a <_realloc_r+0x13e>
80008254:	0a 99       	mov	r9,r5
80008256:	59 3a       	cp.w	r10,19
80008258:	e0 88 00 1a 	brls	8000828c <_realloc_r+0x130>
8000825c:	09 09       	ld.w	r9,r4++
8000825e:	8b 09       	st.w	r5[0x0],r9
80008260:	09 09       	ld.w	r9,r4++
80008262:	8f 39       	st.w	r7[0xc],r9
80008264:	ee c9 ff f0 	sub	r9,r7,-16
80008268:	59 ba       	cp.w	r10,27
8000826a:	e0 88 00 11 	brls	8000828c <_realloc_r+0x130>
8000826e:	09 0b       	ld.w	r11,r4++
80008270:	93 0b       	st.w	r9[0x0],r11
80008272:	09 09       	ld.w	r9,r4++
80008274:	8f 59       	st.w	r7[0x14],r9
80008276:	ee c9 ff e8 	sub	r9,r7,-24
8000827a:	e0 4a 00 24 	cp.w	r10,36
8000827e:	c0 71       	brne	8000828c <_realloc_r+0x130>
80008280:	09 0a       	ld.w	r10,r4++
80008282:	93 0a       	st.w	r9[0x0],r10
80008284:	ee c9 ff e0 	sub	r9,r7,-32
80008288:	09 0a       	ld.w	r10,r4++
8000828a:	8f 7a       	st.w	r7[0x1c],r10
8000828c:	09 0a       	ld.w	r10,r4++
8000828e:	12 aa       	st.w	r9++,r10
80008290:	68 0a       	ld.w	r10,r4[0x0]
80008292:	93 0a       	st.w	r9[0x0],r10
80008294:	68 1a       	ld.w	r10,r4[0x4]
80008296:	93 1a       	st.w	r9[0x4],r10
80008298:	c0 78       	rjmp	800082a6 <_realloc_r+0x14a>
8000829a:	50 08       	stdsp	sp[0x0],r8
8000829c:	08 9b       	mov	r11,r4
8000829e:	0a 9c       	mov	r12,r5
800082a0:	fe b0 fc 53 	rcall	80007b46 <memmove>
800082a4:	40 08       	lddsp	r8,sp[0x0]
800082a6:	ee 06 00 09 	add	r9,r7,r6
800082aa:	0c 13       	sub	r3,r6
800082ac:	a1 a3       	sbr	r3,0x0
800082ae:	93 13       	st.w	r9[0x4],r3
800082b0:	91 29       	st.w	r8[0x8],r9
800082b2:	04 9c       	mov	r12,r2
800082b4:	6e 18       	ld.w	r8,r7[0x4]
800082b6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800082ba:	10 46       	or	r6,r8
800082bc:	8f 16       	st.w	r7[0x4],r6
800082be:	ca a8       	rjmp	80008412 <_realloc_r+0x2b6>
800082c0:	14 03       	add	r3,r10
800082c2:	0c 33       	cp.w	r3,r6
800082c4:	c0 85       	brlt	800082d4 <_realloc_r+0x178>
800082c6:	72 28       	ld.w	r8,r9[0x8]
800082c8:	72 39       	ld.w	r9,r9[0xc]
800082ca:	93 28       	st.w	r9[0x8],r8
800082cc:	91 39       	st.w	r8[0xc],r9
800082ce:	6e 28       	ld.w	r8,r7[0x8]
800082d0:	6e 39       	ld.w	r9,r7[0xc]
800082d2:	c0 78       	rjmp	800082e0 <_realloc_r+0x184>
800082d4:	f8 00 00 03 	add	r3,r12,r0
800082d8:	0c 33       	cp.w	r3,r6
800082da:	c3 35       	brlt	80008340 <_realloc_r+0x1e4>
800082dc:	6e 39       	ld.w	r9,r7[0xc]
800082de:	6e 28       	ld.w	r8,r7[0x8]
800082e0:	93 28       	st.w	r9[0x8],r8
800082e2:	91 39       	st.w	r8[0xc],r9
800082e4:	e0 ca 00 04 	sub	r10,r0,4
800082e8:	ee cc ff f8 	sub	r12,r7,-8
800082ec:	e0 4a 00 24 	cp.w	r10,36
800082f0:	e0 8b 00 24 	brhi	80008338 <_realloc_r+0x1dc>
800082f4:	59 3a       	cp.w	r10,19
800082f6:	e0 88 00 1a 	brls	8000832a <_realloc_r+0x1ce>
800082fa:	09 08       	ld.w	r8,r4++
800082fc:	99 08       	st.w	r12[0x0],r8
800082fe:	09 08       	ld.w	r8,r4++
80008300:	8f 38       	st.w	r7[0xc],r8
80008302:	ee cc ff f0 	sub	r12,r7,-16
80008306:	59 ba       	cp.w	r10,27
80008308:	e0 88 00 11 	brls	8000832a <_realloc_r+0x1ce>
8000830c:	09 08       	ld.w	r8,r4++
8000830e:	99 08       	st.w	r12[0x0],r8
80008310:	09 08       	ld.w	r8,r4++
80008312:	8f 58       	st.w	r7[0x14],r8
80008314:	ee cc ff e8 	sub	r12,r7,-24
80008318:	e0 4a 00 24 	cp.w	r10,36
8000831c:	c0 71       	brne	8000832a <_realloc_r+0x1ce>
8000831e:	09 08       	ld.w	r8,r4++
80008320:	99 08       	st.w	r12[0x0],r8
80008322:	ee cc ff e0 	sub	r12,r7,-32
80008326:	09 08       	ld.w	r8,r4++
80008328:	8f 78       	st.w	r7[0x1c],r8
8000832a:	09 08       	ld.w	r8,r4++
8000832c:	18 a8       	st.w	r12++,r8
8000832e:	68 08       	ld.w	r8,r4[0x0]
80008330:	99 08       	st.w	r12[0x0],r8
80008332:	68 18       	ld.w	r8,r4[0x4]
80008334:	99 18       	st.w	r12[0x4],r8
80008336:	c4 78       	rjmp	800083c4 <_realloc_r+0x268>
80008338:	08 9b       	mov	r11,r4
8000833a:	fe b0 fc 06 	rcall	80007b46 <memmove>
8000833e:	c4 38       	rjmp	800083c4 <_realloc_r+0x268>
80008340:	04 9c       	mov	r12,r2
80008342:	fe b0 f9 df 	rcall	80007700 <_malloc_r>
80008346:	18 95       	mov	r5,r12
80008348:	c3 a0       	breq	800083bc <_realloc_r+0x260>
8000834a:	62 18       	ld.w	r8,r1[0x4]
8000834c:	f8 c9 00 08 	sub	r9,r12,8
80008350:	a1 c8       	cbr	r8,0x0
80008352:	e2 08 00 08 	add	r8,r1,r8
80008356:	10 39       	cp.w	r9,r8
80008358:	c0 71       	brne	80008366 <_realloc_r+0x20a>
8000835a:	72 13       	ld.w	r3,r9[0x4]
8000835c:	02 97       	mov	r7,r1
8000835e:	e0 13 ff fc 	andl	r3,0xfffc
80008362:	00 03       	add	r3,r0
80008364:	c3 08       	rjmp	800083c4 <_realloc_r+0x268>
80008366:	e0 ca 00 04 	sub	r10,r0,4
8000836a:	e0 4a 00 24 	cp.w	r10,36
8000836e:	e0 8b 00 20 	brhi	800083ae <_realloc_r+0x252>
80008372:	08 99       	mov	r9,r4
80008374:	18 98       	mov	r8,r12
80008376:	59 3a       	cp.w	r10,19
80008378:	e0 88 00 14 	brls	800083a0 <_realloc_r+0x244>
8000837c:	13 0b       	ld.w	r11,r9++
8000837e:	10 ab       	st.w	r8++,r11
80008380:	13 0b       	ld.w	r11,r9++
80008382:	10 ab       	st.w	r8++,r11
80008384:	59 ba       	cp.w	r10,27
80008386:	e0 88 00 0d 	brls	800083a0 <_realloc_r+0x244>
8000838a:	13 0b       	ld.w	r11,r9++
8000838c:	10 ab       	st.w	r8++,r11
8000838e:	13 0b       	ld.w	r11,r9++
80008390:	10 ab       	st.w	r8++,r11
80008392:	e0 4a 00 24 	cp.w	r10,36
80008396:	c0 51       	brne	800083a0 <_realloc_r+0x244>
80008398:	13 0a       	ld.w	r10,r9++
8000839a:	10 aa       	st.w	r8++,r10
8000839c:	13 0a       	ld.w	r10,r9++
8000839e:	10 aa       	st.w	r8++,r10
800083a0:	13 0a       	ld.w	r10,r9++
800083a2:	10 aa       	st.w	r8++,r10
800083a4:	72 0a       	ld.w	r10,r9[0x0]
800083a6:	91 0a       	st.w	r8[0x0],r10
800083a8:	72 19       	ld.w	r9,r9[0x4]
800083aa:	91 19       	st.w	r8[0x4],r9
800083ac:	c0 48       	rjmp	800083b4 <_realloc_r+0x258>
800083ae:	08 9b       	mov	r11,r4
800083b0:	fe b0 fb cb 	rcall	80007b46 <memmove>
800083b4:	08 9b       	mov	r11,r4
800083b6:	04 9c       	mov	r12,r2
800083b8:	fe b0 f6 fe 	rcall	800071b4 <_free_r>
800083bc:	04 9c       	mov	r12,r2
800083be:	c2 a8       	rjmp	80008412 <_realloc_r+0x2b6>
800083c0:	00 93       	mov	r3,r0
800083c2:	02 97       	mov	r7,r1
800083c4:	e6 06 01 09 	sub	r9,r3,r6
800083c8:	6e 18       	ld.w	r8,r7[0x4]
800083ca:	58 f9       	cp.w	r9,15
800083cc:	e0 88 00 16 	brls	800083f8 <_realloc_r+0x29c>
800083d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800083d4:	ed e8 10 08 	or	r8,r6,r8
800083d8:	8f 18       	st.w	r7[0x4],r8
800083da:	12 98       	mov	r8,r9
800083dc:	a1 a8       	sbr	r8,0x0
800083de:	ee 06 00 0b 	add	r11,r7,r6
800083e2:	f6 09 00 09 	add	r9,r11,r9
800083e6:	97 18       	st.w	r11[0x4],r8
800083e8:	72 18       	ld.w	r8,r9[0x4]
800083ea:	a1 a8       	sbr	r8,0x0
800083ec:	2f 8b       	sub	r11,-8
800083ee:	93 18       	st.w	r9[0x4],r8
800083f0:	04 9c       	mov	r12,r2
800083f2:	fe b0 f6 e1 	rcall	800071b4 <_free_r>
800083f6:	c0 b8       	rjmp	8000840c <_realloc_r+0x2b0>
800083f8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800083fc:	e7 e8 10 08 	or	r8,r3,r8
80008400:	8f 18       	st.w	r7[0x4],r8
80008402:	ee 03 00 03 	add	r3,r7,r3
80008406:	66 18       	ld.w	r8,r3[0x4]
80008408:	a1 a8       	sbr	r8,0x0
8000840a:	87 18       	st.w	r3[0x4],r8
8000840c:	04 9c       	mov	r12,r2
8000840e:	ee c5 ff f8 	sub	r5,r7,-8
80008412:	fe b0 fb ba 	rcall	80007b86 <__malloc_unlock>
80008416:	0a 9c       	mov	r12,r5
80008418:	2f fd       	sub	sp,-4
8000841a:	d8 32       	popm	r0-r7,pc

8000841c <__isinfd>:
8000841c:	14 98       	mov	r8,r10
8000841e:	fc 19 7f f0 	movh	r9,0x7ff0
80008422:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008426:	f0 0b 11 00 	rsub	r11,r8,0
8000842a:	f7 e8 10 08 	or	r8,r11,r8
8000842e:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80008432:	f2 08 01 08 	sub	r8,r9,r8
80008436:	f0 0c 11 00 	rsub	r12,r8,0
8000843a:	f9 e8 10 08 	or	r8,r12,r8
8000843e:	f0 0c 14 1f 	asr	r12,r8,0x1f
80008442:	2f fc       	sub	r12,-1
80008444:	5e fc       	retal	r12

80008446 <__isnand>:
80008446:	14 98       	mov	r8,r10
80008448:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000844c:	f0 0c 11 00 	rsub	r12,r8,0
80008450:	10 4c       	or	r12,r8
80008452:	fc 18 7f f0 	movh	r8,0x7ff0
80008456:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000845a:	f0 0c 01 0c 	sub	r12,r8,r12
8000845e:	bf 9c       	lsr	r12,0x1f
80008460:	5e fc       	retal	r12
80008462:	d7 03       	nop

80008464 <_sbrk_r>:
80008464:	d4 21       	pushm	r4-r7,lr
80008466:	30 08       	mov	r8,0
80008468:	18 97       	mov	r7,r12
8000846a:	e0 66 07 58 	mov	r6,1880
8000846e:	16 9c       	mov	r12,r11
80008470:	8d 08       	st.w	r6[0x0],r8
80008472:	ca fc       	rcall	800085d0 <_sbrk>
80008474:	5b fc       	cp.w	r12,-1
80008476:	c0 51       	brne	80008480 <_sbrk_r+0x1c>
80008478:	6c 08       	ld.w	r8,r6[0x0]
8000847a:	58 08       	cp.w	r8,0
8000847c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008480:	d8 22       	popm	r4-r7,pc
80008482:	d7 03       	nop

80008484 <__sclose>:
80008484:	d4 01       	pushm	lr
80008486:	96 7b       	ld.sh	r11,r11[0xe]
80008488:	cf ec       	rcall	80008684 <_close_r>
8000848a:	d8 02       	popm	pc

8000848c <__sseek>:
8000848c:	d4 21       	pushm	r4-r7,lr
8000848e:	16 97       	mov	r7,r11
80008490:	96 7b       	ld.sh	r11,r11[0xe]
80008492:	c8 5d       	rcall	8000879c <_lseek_r>
80008494:	8e 68       	ld.sh	r8,r7[0xc]
80008496:	10 99       	mov	r9,r8
80008498:	ad c8       	cbr	r8,0xc
8000849a:	ad a9       	sbr	r9,0xc
8000849c:	5b fc       	cp.w	r12,-1
8000849e:	ef f8 0c 06 	st.heq	r7[0xc],r8
800084a2:	ef f9 1c 06 	st.hne	r7[0xc],r9
800084a6:	ef fc 1a 15 	st.wne	r7[0x54],r12
800084aa:	d8 22       	popm	r4-r7,pc

800084ac <__swrite>:
800084ac:	d4 21       	pushm	r4-r7,lr
800084ae:	96 68       	ld.sh	r8,r11[0xc]
800084b0:	16 97       	mov	r7,r11
800084b2:	14 95       	mov	r5,r10
800084b4:	12 94       	mov	r4,r9
800084b6:	e2 18 01 00 	andl	r8,0x100,COH
800084ba:	18 96       	mov	r6,r12
800084bc:	c0 50       	breq	800084c6 <__swrite+0x1a>
800084be:	30 29       	mov	r9,2
800084c0:	30 0a       	mov	r10,0
800084c2:	96 7b       	ld.sh	r11,r11[0xe]
800084c4:	c6 cd       	rcall	8000879c <_lseek_r>
800084c6:	8e 68       	ld.sh	r8,r7[0xc]
800084c8:	ad c8       	cbr	r8,0xc
800084ca:	08 99       	mov	r9,r4
800084cc:	0a 9a       	mov	r10,r5
800084ce:	8e 7b       	ld.sh	r11,r7[0xe]
800084d0:	0c 9c       	mov	r12,r6
800084d2:	ae 68       	st.h	r7[0xc],r8
800084d4:	c9 ac       	rcall	80008608 <_write_r>
800084d6:	d8 22       	popm	r4-r7,pc

800084d8 <__sread>:
800084d8:	d4 21       	pushm	r4-r7,lr
800084da:	16 97       	mov	r7,r11
800084dc:	96 7b       	ld.sh	r11,r11[0xe]
800084de:	c7 1d       	rcall	800087c0 <_read_r>
800084e0:	c0 65       	brlt	800084ec <__sread+0x14>
800084e2:	6f 58       	ld.w	r8,r7[0x54]
800084e4:	18 08       	add	r8,r12
800084e6:	ef 48 00 54 	st.w	r7[84],r8
800084ea:	d8 22       	popm	r4-r7,pc
800084ec:	8e 68       	ld.sh	r8,r7[0xc]
800084ee:	ad c8       	cbr	r8,0xc
800084f0:	ae 68       	st.h	r7[0xc],r8
800084f2:	d8 22       	popm	r4-r7,pc

800084f4 <strlen>:
800084f4:	30 09       	mov	r9,0
800084f6:	18 98       	mov	r8,r12
800084f8:	c0 28       	rjmp	800084fc <strlen+0x8>
800084fa:	2f f8       	sub	r8,-1
800084fc:	11 8a       	ld.ub	r10,r8[0x0]
800084fe:	f2 0a 18 00 	cp.b	r10,r9
80008502:	cf c1       	brne	800084fa <strlen+0x6>
80008504:	f0 0c 01 0c 	sub	r12,r8,r12
80008508:	5e fc       	retal	r12
8000850a:	d7 03       	nop

8000850c <_close>:
8000850c:	30 28       	mov	r8,2
8000850e:	d6 73       	breakpoint
80008510:	3f fc       	mov	r12,-1
80008512:	35 8b       	mov	r11,88
80008514:	58 0c       	cp.w	r12,0
80008516:	5e 4c       	retge	r12
80008518:	e0 6a 07 58 	mov	r10,1880
8000851c:	95 0b       	st.w	r10[0x0],r11
8000851e:	5e fc       	retal	r12

80008520 <_lseek>:
80008520:	30 58       	mov	r8,5
80008522:	d6 73       	breakpoint
80008524:	3f fc       	mov	r12,-1
80008526:	35 8b       	mov	r11,88
80008528:	58 0c       	cp.w	r12,0
8000852a:	5e 4c       	retge	r12
8000852c:	e0 6a 07 58 	mov	r10,1880
80008530:	95 0b       	st.w	r10[0x0],r11
80008532:	5e fc       	retal	r12

80008534 <_read>:
80008534:	30 38       	mov	r8,3
80008536:	d6 73       	breakpoint
80008538:	3f fc       	mov	r12,-1
8000853a:	35 8b       	mov	r11,88
8000853c:	58 0c       	cp.w	r12,0
8000853e:	5e 4c       	retge	r12
80008540:	e0 6a 07 58 	mov	r10,1880
80008544:	95 0b       	st.w	r10[0x0],r11
80008546:	5e fc       	retal	r12

80008548 <_write>:
80008548:	30 48       	mov	r8,4
8000854a:	d6 73       	breakpoint
8000854c:	3f fc       	mov	r12,-1
8000854e:	35 8b       	mov	r11,88
80008550:	58 0c       	cp.w	r12,0
80008552:	5e 4c       	retge	r12
80008554:	e0 6a 07 58 	mov	r10,1880
80008558:	95 0b       	st.w	r10[0x0],r11
8000855a:	5e fc       	retal	r12

8000855c <isatty>:
8000855c:	30 b8       	mov	r8,11
8000855e:	d6 73       	breakpoint
80008560:	3f fc       	mov	r12,-1
80008562:	35 8b       	mov	r11,88
80008564:	58 0c       	cp.w	r12,0
80008566:	5e 4c       	retge	r12
80008568:	e0 6a 07 58 	mov	r10,1880
8000856c:	95 0b       	st.w	r10[0x0],r11
8000856e:	5e fc       	retal	r12

80008570 <_fstat_host>:
80008570:	30 98       	mov	r8,9
80008572:	d6 73       	breakpoint
80008574:	3f fc       	mov	r12,-1
80008576:	35 8b       	mov	r11,88
80008578:	58 0c       	cp.w	r12,0
8000857a:	5e 4c       	retge	r12
8000857c:	e0 6a 07 58 	mov	r10,1880
80008580:	95 0b       	st.w	r10[0x0],r11
80008582:	5e fc       	retal	r12

80008584 <_fstat>:
80008584:	d4 21       	pushm	r4-r7,lr
80008586:	21 0d       	sub	sp,64
80008588:	16 97       	mov	r7,r11
8000858a:	1a 9b       	mov	r11,sp
8000858c:	cf 2f       	rcall	80008570 <_fstat_host>
8000858e:	c0 34       	brge	80008594 <_fstat+0x10>
80008590:	3f fc       	mov	r12,-1
80008592:	c1 c8       	rjmp	800085ca <_fstat+0x46>
80008594:	40 08       	lddsp	r8,sp[0x0]
80008596:	ae 08       	st.h	r7[0x0],r8
80008598:	40 18       	lddsp	r8,sp[0x4]
8000859a:	ae 18       	st.h	r7[0x2],r8
8000859c:	40 28       	lddsp	r8,sp[0x8]
8000859e:	8f 18       	st.w	r7[0x4],r8
800085a0:	40 38       	lddsp	r8,sp[0xc]
800085a2:	ae 48       	st.h	r7[0x8],r8
800085a4:	40 48       	lddsp	r8,sp[0x10]
800085a6:	ae 58       	st.h	r7[0xa],r8
800085a8:	40 58       	lddsp	r8,sp[0x14]
800085aa:	ae 68       	st.h	r7[0xc],r8
800085ac:	40 68       	lddsp	r8,sp[0x18]
800085ae:	ae 78       	st.h	r7[0xe],r8
800085b0:	40 88       	lddsp	r8,sp[0x20]
800085b2:	8f 48       	st.w	r7[0x10],r8
800085b4:	40 a8       	lddsp	r8,sp[0x28]
800085b6:	8f b8       	st.w	r7[0x2c],r8
800085b8:	40 c8       	lddsp	r8,sp[0x30]
800085ba:	8f c8       	st.w	r7[0x30],r8
800085bc:	40 d8       	lddsp	r8,sp[0x34]
800085be:	8f 58       	st.w	r7[0x14],r8
800085c0:	40 e8       	lddsp	r8,sp[0x38]
800085c2:	30 0c       	mov	r12,0
800085c4:	8f 78       	st.w	r7[0x1c],r8
800085c6:	40 f8       	lddsp	r8,sp[0x3c]
800085c8:	8f 98       	st.w	r7[0x24],r8
800085ca:	2f 0d       	sub	sp,-64
800085cc:	d8 22       	popm	r4-r7,pc
800085ce:	d7 03       	nop

800085d0 <_sbrk>:
800085d0:	d4 01       	pushm	lr
800085d2:	e0 68 06 8c 	mov	r8,1676
800085d6:	70 09       	ld.w	r9,r8[0x0]
800085d8:	58 09       	cp.w	r9,0
800085da:	c0 41       	brne	800085e2 <_sbrk+0x12>
800085dc:	e0 69 07 60 	mov	r9,1888
800085e0:	91 09       	st.w	r8[0x0],r9
800085e2:	e0 69 06 8c 	mov	r9,1676
800085e6:	e0 6a 30 00 	mov	r10,12288
800085ea:	72 08       	ld.w	r8,r9[0x0]
800085ec:	f0 0c 00 0c 	add	r12,r8,r12
800085f0:	14 3c       	cp.w	r12,r10
800085f2:	e0 8b 00 04 	brhi	800085fa <_sbrk+0x2a>
800085f6:	93 0c       	st.w	r9[0x0],r12
800085f8:	c0 58       	rjmp	80008602 <_sbrk+0x32>
800085fa:	c5 5c       	rcall	800086a4 <__errno>
800085fc:	30 c8       	mov	r8,12
800085fe:	99 08       	st.w	r12[0x0],r8
80008600:	3f f8       	mov	r8,-1
80008602:	10 9c       	mov	r12,r8
80008604:	d8 02       	popm	pc
80008606:	d7 03       	nop

80008608 <_write_r>:
80008608:	d4 21       	pushm	r4-r7,lr
8000860a:	16 98       	mov	r8,r11
8000860c:	18 97       	mov	r7,r12
8000860e:	10 9c       	mov	r12,r8
80008610:	30 08       	mov	r8,0
80008612:	14 9b       	mov	r11,r10
80008614:	e0 66 07 58 	mov	r6,1880
80008618:	12 9a       	mov	r10,r9
8000861a:	8d 08       	st.w	r6[0x0],r8
8000861c:	c9 6f       	rcall	80008548 <_write>
8000861e:	5b fc       	cp.w	r12,-1
80008620:	c0 51       	brne	8000862a <_write_r+0x22>
80008622:	6c 08       	ld.w	r8,r6[0x0]
80008624:	58 08       	cp.w	r8,0
80008626:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000862a:	d8 22       	popm	r4-r7,pc

8000862c <_calloc_r>:
8000862c:	d4 21       	pushm	r4-r7,lr
8000862e:	f4 0b 02 4b 	mul	r11,r10,r11
80008632:	fe b0 f8 67 	rcall	80007700 <_malloc_r>
80008636:	18 97       	mov	r7,r12
80008638:	c2 30       	breq	8000867e <_calloc_r+0x52>
8000863a:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000863e:	e0 1a ff fc 	andl	r10,0xfffc
80008642:	20 4a       	sub	r10,4
80008644:	e0 4a 00 24 	cp.w	r10,36
80008648:	e0 8b 00 18 	brhi	80008678 <_calloc_r+0x4c>
8000864c:	18 98       	mov	r8,r12
8000864e:	59 3a       	cp.w	r10,19
80008650:	e0 88 00 0f 	brls	8000866e <_calloc_r+0x42>
80008654:	30 09       	mov	r9,0
80008656:	10 a9       	st.w	r8++,r9
80008658:	10 a9       	st.w	r8++,r9
8000865a:	59 ba       	cp.w	r10,27
8000865c:	e0 88 00 09 	brls	8000866e <_calloc_r+0x42>
80008660:	10 a9       	st.w	r8++,r9
80008662:	10 a9       	st.w	r8++,r9
80008664:	e0 4a 00 24 	cp.w	r10,36
80008668:	c0 31       	brne	8000866e <_calloc_r+0x42>
8000866a:	10 a9       	st.w	r8++,r9
8000866c:	10 a9       	st.w	r8++,r9
8000866e:	30 09       	mov	r9,0
80008670:	10 a9       	st.w	r8++,r9
80008672:	91 19       	st.w	r8[0x4],r9
80008674:	91 09       	st.w	r8[0x0],r9
80008676:	c0 48       	rjmp	8000867e <_calloc_r+0x52>
80008678:	30 0b       	mov	r11,0
8000867a:	fe b0 db fc 	rcall	80003e72 <memset>
8000867e:	0e 9c       	mov	r12,r7
80008680:	d8 22       	popm	r4-r7,pc
80008682:	d7 03       	nop

80008684 <_close_r>:
80008684:	d4 21       	pushm	r4-r7,lr
80008686:	30 08       	mov	r8,0
80008688:	18 97       	mov	r7,r12
8000868a:	e0 66 07 58 	mov	r6,1880
8000868e:	16 9c       	mov	r12,r11
80008690:	8d 08       	st.w	r6[0x0],r8
80008692:	c3 df       	rcall	8000850c <_close>
80008694:	5b fc       	cp.w	r12,-1
80008696:	c0 51       	brne	800086a0 <_close_r+0x1c>
80008698:	6c 08       	ld.w	r8,r6[0x0]
8000869a:	58 08       	cp.w	r8,0
8000869c:	ef f8 1a 03 	st.wne	r7[0xc],r8
800086a0:	d8 22       	popm	r4-r7,pc
800086a2:	d7 03       	nop

800086a4 <__errno>:
800086a4:	e0 68 01 28 	mov	r8,296
800086a8:	70 0c       	ld.w	r12,r8[0x0]
800086aa:	2f 4c       	sub	r12,-12
800086ac:	5e fc       	retal	r12
800086ae:	d7 03       	nop

800086b0 <_fclose_r>:
800086b0:	d4 21       	pushm	r4-r7,lr
800086b2:	18 96       	mov	r6,r12
800086b4:	16 97       	mov	r7,r11
800086b6:	58 0b       	cp.w	r11,0
800086b8:	c0 31       	brne	800086be <_fclose_r+0xe>
800086ba:	16 95       	mov	r5,r11
800086bc:	c5 38       	rjmp	80008762 <_fclose_r+0xb2>
800086be:	fe b0 f4 8f 	rcall	80006fdc <__sfp_lock_acquire>
800086c2:	58 06       	cp.w	r6,0
800086c4:	c0 70       	breq	800086d2 <_fclose_r+0x22>
800086c6:	6c 68       	ld.w	r8,r6[0x18]
800086c8:	58 08       	cp.w	r8,0
800086ca:	c0 41       	brne	800086d2 <_fclose_r+0x22>
800086cc:	0c 9c       	mov	r12,r6
800086ce:	fe b0 f4 d9 	rcall	80007080 <__sinit>
800086d2:	fe c8 ea d6 	sub	r8,pc,-5418
800086d6:	10 37       	cp.w	r7,r8
800086d8:	c0 31       	brne	800086de <_fclose_r+0x2e>
800086da:	6c 07       	ld.w	r7,r6[0x0]
800086dc:	c0 c8       	rjmp	800086f4 <_fclose_r+0x44>
800086de:	fe c8 ea c2 	sub	r8,pc,-5438
800086e2:	10 37       	cp.w	r7,r8
800086e4:	c0 31       	brne	800086ea <_fclose_r+0x3a>
800086e6:	6c 17       	ld.w	r7,r6[0x4]
800086e8:	c0 68       	rjmp	800086f4 <_fclose_r+0x44>
800086ea:	fe c8 ea ae 	sub	r8,pc,-5458
800086ee:	10 37       	cp.w	r7,r8
800086f0:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800086f4:	8e 69       	ld.sh	r9,r7[0xc]
800086f6:	30 08       	mov	r8,0
800086f8:	f0 09 19 00 	cp.h	r9,r8
800086fc:	c0 51       	brne	80008706 <_fclose_r+0x56>
800086fe:	fe b0 f4 70 	rcall	80006fde <__sfp_lock_release>
80008702:	30 05       	mov	r5,0
80008704:	c2 f8       	rjmp	80008762 <_fclose_r+0xb2>
80008706:	0e 9b       	mov	r11,r7
80008708:	0c 9c       	mov	r12,r6
8000870a:	fe b0 f3 e3 	rcall	80006ed0 <_fflush_r>
8000870e:	6e c8       	ld.w	r8,r7[0x30]
80008710:	18 95       	mov	r5,r12
80008712:	58 08       	cp.w	r8,0
80008714:	c0 60       	breq	80008720 <_fclose_r+0x70>
80008716:	6e 8b       	ld.w	r11,r7[0x20]
80008718:	0c 9c       	mov	r12,r6
8000871a:	5d 18       	icall	r8
8000871c:	f9 b5 05 ff 	movlt	r5,-1
80008720:	8e 68       	ld.sh	r8,r7[0xc]
80008722:	ed b8 00 07 	bld	r8,0x7
80008726:	c0 51       	brne	80008730 <_fclose_r+0x80>
80008728:	6e 4b       	ld.w	r11,r7[0x10]
8000872a:	0c 9c       	mov	r12,r6
8000872c:	fe b0 f5 44 	rcall	800071b4 <_free_r>
80008730:	6e db       	ld.w	r11,r7[0x34]
80008732:	58 0b       	cp.w	r11,0
80008734:	c0 a0       	breq	80008748 <_fclose_r+0x98>
80008736:	ee c8 ff bc 	sub	r8,r7,-68
8000873a:	10 3b       	cp.w	r11,r8
8000873c:	c0 40       	breq	80008744 <_fclose_r+0x94>
8000873e:	0c 9c       	mov	r12,r6
80008740:	fe b0 f5 3a 	rcall	800071b4 <_free_r>
80008744:	30 08       	mov	r8,0
80008746:	8f d8       	st.w	r7[0x34],r8
80008748:	6f 2b       	ld.w	r11,r7[0x48]
8000874a:	58 0b       	cp.w	r11,0
8000874c:	c0 70       	breq	8000875a <_fclose_r+0xaa>
8000874e:	0c 9c       	mov	r12,r6
80008750:	fe b0 f5 32 	rcall	800071b4 <_free_r>
80008754:	30 08       	mov	r8,0
80008756:	ef 48 00 48 	st.w	r7[72],r8
8000875a:	30 08       	mov	r8,0
8000875c:	ae 68       	st.h	r7[0xc],r8
8000875e:	fe b0 f4 40 	rcall	80006fde <__sfp_lock_release>
80008762:	0a 9c       	mov	r12,r5
80008764:	d8 22       	popm	r4-r7,pc
80008766:	d7 03       	nop

80008768 <fclose>:
80008768:	d4 01       	pushm	lr
8000876a:	e0 68 01 28 	mov	r8,296
8000876e:	18 9b       	mov	r11,r12
80008770:	70 0c       	ld.w	r12,r8[0x0]
80008772:	c9 ff       	rcall	800086b0 <_fclose_r>
80008774:	d8 02       	popm	pc
80008776:	d7 03       	nop

80008778 <_fstat_r>:
80008778:	d4 21       	pushm	r4-r7,lr
8000877a:	16 98       	mov	r8,r11
8000877c:	18 97       	mov	r7,r12
8000877e:	10 9c       	mov	r12,r8
80008780:	30 08       	mov	r8,0
80008782:	e0 66 07 58 	mov	r6,1880
80008786:	14 9b       	mov	r11,r10
80008788:	8d 08       	st.w	r6[0x0],r8
8000878a:	cf de       	rcall	80008584 <_fstat>
8000878c:	5b fc       	cp.w	r12,-1
8000878e:	c0 51       	brne	80008798 <_fstat_r+0x20>
80008790:	6c 08       	ld.w	r8,r6[0x0]
80008792:	58 08       	cp.w	r8,0
80008794:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008798:	d8 22       	popm	r4-r7,pc
8000879a:	d7 03       	nop

8000879c <_lseek_r>:
8000879c:	d4 21       	pushm	r4-r7,lr
8000879e:	16 98       	mov	r8,r11
800087a0:	18 97       	mov	r7,r12
800087a2:	10 9c       	mov	r12,r8
800087a4:	30 08       	mov	r8,0
800087a6:	14 9b       	mov	r11,r10
800087a8:	e0 66 07 58 	mov	r6,1880
800087ac:	12 9a       	mov	r10,r9
800087ae:	8d 08       	st.w	r6[0x0],r8
800087b0:	cb 8e       	rcall	80008520 <_lseek>
800087b2:	5b fc       	cp.w	r12,-1
800087b4:	c0 51       	brne	800087be <_lseek_r+0x22>
800087b6:	6c 08       	ld.w	r8,r6[0x0]
800087b8:	58 08       	cp.w	r8,0
800087ba:	ef f8 1a 03 	st.wne	r7[0xc],r8
800087be:	d8 22       	popm	r4-r7,pc

800087c0 <_read_r>:
800087c0:	d4 21       	pushm	r4-r7,lr
800087c2:	16 98       	mov	r8,r11
800087c4:	18 97       	mov	r7,r12
800087c6:	10 9c       	mov	r12,r8
800087c8:	30 08       	mov	r8,0
800087ca:	14 9b       	mov	r11,r10
800087cc:	e0 66 07 58 	mov	r6,1880
800087d0:	12 9a       	mov	r10,r9
800087d2:	8d 08       	st.w	r6[0x0],r8
800087d4:	cb 0e       	rcall	80008534 <_read>
800087d6:	5b fc       	cp.w	r12,-1
800087d8:	c0 51       	brne	800087e2 <_read_r+0x22>
800087da:	6c 08       	ld.w	r8,r6[0x0]
800087dc:	58 08       	cp.w	r8,0
800087de:	ef f8 1a 03 	st.wne	r7[0xc],r8
800087e2:	d8 22       	popm	r4-r7,pc

800087e4 <__avr32_f64_sub_from_add>:
800087e4:	ee 19 80 00 	eorh	r9,0x8000

800087e8 <__avr32_f64_sub>:
800087e8:	f7 e9 20 0c 	eor	r12,r11,r9
800087ec:	e0 86 00 ca 	brmi	80008980 <__avr32_f64_add_from_sub>
800087f0:	eb cd 40 e0 	pushm	r5-r7,lr
800087f4:	16 9c       	mov	r12,r11
800087f6:	e6 1c 80 00 	andh	r12,0x8000,COH
800087fa:	bf db       	cbr	r11,0x1f
800087fc:	bf d9       	cbr	r9,0x1f
800087fe:	10 3a       	cp.w	r10,r8
80008800:	f2 0b 13 00 	cpc	r11,r9
80008804:	c0 92       	brcc	80008816 <__avr32_f64_sub+0x2e>
80008806:	16 97       	mov	r7,r11
80008808:	12 9b       	mov	r11,r9
8000880a:	0e 99       	mov	r9,r7
8000880c:	14 97       	mov	r7,r10
8000880e:	10 9a       	mov	r10,r8
80008810:	0e 98       	mov	r8,r7
80008812:	ee 1c 80 00 	eorh	r12,0x8000
80008816:	f6 07 16 14 	lsr	r7,r11,0x14
8000881a:	ab 7b       	lsl	r11,0xb
8000881c:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008820:	ab 7a       	lsl	r10,0xb
80008822:	bf bb       	sbr	r11,0x1f
80008824:	f2 06 16 14 	lsr	r6,r9,0x14
80008828:	c4 40       	breq	800088b0 <__avr32_f64_sub_opL_subnormal>
8000882a:	ab 79       	lsl	r9,0xb
8000882c:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008830:	ab 78       	lsl	r8,0xb
80008832:	bf b9       	sbr	r9,0x1f

80008834 <__avr32_f64_sub_opL_subnormal_done>:
80008834:	e0 47 07 ff 	cp.w	r7,2047
80008838:	c4 f0       	breq	800088d6 <__avr32_f64_sub_opH_nan_or_inf>
8000883a:	0e 26       	rsub	r6,r7
8000883c:	c1 20       	breq	80008860 <__avr32_f64_sub_shift_done>
8000883e:	ec 05 11 20 	rsub	r5,r6,32
80008842:	e0 46 00 20 	cp.w	r6,32
80008846:	c7 c2       	brcc	8000893e <__avr32_f64_sub_longshift>
80008848:	f0 05 09 4e 	lsl	lr,r8,r5
8000884c:	f2 05 09 45 	lsl	r5,r9,r5
80008850:	f0 06 0a 48 	lsr	r8,r8,r6
80008854:	f2 06 0a 49 	lsr	r9,r9,r6
80008858:	0a 48       	or	r8,r5
8000885a:	58 0e       	cp.w	lr,0
8000885c:	5f 1e       	srne	lr
8000885e:	1c 48       	or	r8,lr

80008860 <__avr32_f64_sub_shift_done>:
80008860:	10 1a       	sub	r10,r8
80008862:	f6 09 01 4b 	sbc	r11,r11,r9
80008866:	f6 06 12 00 	clz	r6,r11
8000886a:	c0 e0       	breq	80008886 <__avr32_f64_sub_longnormalize_done>
8000886c:	c7 83       	brcs	8000895c <__avr32_f64_sub_longnormalize>
8000886e:	ec 0e 11 20 	rsub	lr,r6,32
80008872:	f6 06 09 4b 	lsl	r11,r11,r6
80008876:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000887a:	1c 4b       	or	r11,lr
8000887c:	f4 06 09 4a 	lsl	r10,r10,r6
80008880:	0c 17       	sub	r7,r6
80008882:	e0 8a 00 39 	brle	800088f4 <__avr32_f64_sub_subnormal_result>

80008886 <__avr32_f64_sub_longnormalize_done>:
80008886:	f4 09 15 15 	lsl	r9,r10,0x15
8000888a:	ab 9a       	lsr	r10,0xb
8000888c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80008890:	ab 9b       	lsr	r11,0xb
80008892:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008896:	18 4b       	or	r11,r12

80008898 <__avr32_f64_sub_round>:
80008898:	fc 17 80 00 	movh	r7,0x8000
8000889c:	ed ba 00 00 	bld	r10,0x0
800088a0:	f7 b7 01 ff 	subne	r7,-1
800088a4:	0e 39       	cp.w	r9,r7
800088a6:	5f 29       	srhs	r9
800088a8:	12 0a       	add	r10,r9
800088aa:	5c 0b       	acr	r11
800088ac:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800088b0 <__avr32_f64_sub_opL_subnormal>:
800088b0:	ab 79       	lsl	r9,0xb
800088b2:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800088b6:	ab 78       	lsl	r8,0xb
800088b8:	f3 e8 10 0e 	or	lr,r9,r8
800088bc:	f9 b6 01 01 	movne	r6,1
800088c0:	ee 0e 11 00 	rsub	lr,r7,0
800088c4:	f9 b7 00 01 	moveq	r7,1
800088c8:	ef bb 00 1f 	bst	r11,0x1f
800088cc:	f7 ea 10 0e 	or	lr,r11,r10
800088d0:	f9 b7 00 00 	moveq	r7,0
800088d4:	cb 0b       	rjmp	80008834 <__avr32_f64_sub_opL_subnormal_done>

800088d6 <__avr32_f64_sub_opH_nan_or_inf>:
800088d6:	bf db       	cbr	r11,0x1f
800088d8:	f7 ea 10 0e 	or	lr,r11,r10
800088dc:	c0 81       	brne	800088ec <__avr32_f64_sub_return_nan>
800088de:	e0 46 07 ff 	cp.w	r6,2047
800088e2:	c0 50       	breq	800088ec <__avr32_f64_sub_return_nan>
800088e4:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
800088e8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800088ec <__avr32_f64_sub_return_nan>:
800088ec:	3f fa       	mov	r10,-1
800088ee:	3f fb       	mov	r11,-1
800088f0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800088f4 <__avr32_f64_sub_subnormal_result>:
800088f4:	5c 37       	neg	r7
800088f6:	2f f7       	sub	r7,-1
800088f8:	f1 b7 04 c0 	satu	r7,0x6
800088fc:	e0 47 00 20 	cp.w	r7,32
80008900:	c1 14       	brge	80008922 <__avr32_f64_sub_subnormal_result+0x2e>
80008902:	ee 08 11 20 	rsub	r8,r7,32
80008906:	f4 08 09 49 	lsl	r9,r10,r8
8000890a:	5f 16       	srne	r6
8000890c:	f4 07 0a 4a 	lsr	r10,r10,r7
80008910:	0c 4a       	or	r10,r6
80008912:	f6 08 09 49 	lsl	r9,r11,r8
80008916:	f5 e9 10 0a 	or	r10,r10,r9
8000891a:	f4 07 0a 4b 	lsr	r11,r10,r7
8000891e:	30 07       	mov	r7,0
80008920:	cb 3b       	rjmp	80008886 <__avr32_f64_sub_longnormalize_done>
80008922:	ee 08 11 40 	rsub	r8,r7,64
80008926:	f6 08 09 49 	lsl	r9,r11,r8
8000892a:	14 49       	or	r9,r10
8000892c:	5f 16       	srne	r6
8000892e:	f6 07 0a 4a 	lsr	r10,r11,r7
80008932:	0c 4a       	or	r10,r6
80008934:	30 0b       	mov	r11,0
80008936:	30 07       	mov	r7,0
80008938:	ca 7b       	rjmp	80008886 <__avr32_f64_sub_longnormalize_done>
8000893a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000893e <__avr32_f64_sub_longshift>:
8000893e:	f1 b6 04 c0 	satu	r6,0x6
80008942:	f0 0e 17 00 	moveq	lr,r8
80008946:	c0 40       	breq	8000894e <__avr32_f64_sub_longshift+0x10>
80008948:	f2 05 09 4e 	lsl	lr,r9,r5
8000894c:	10 4e       	or	lr,r8
8000894e:	f2 06 0a 48 	lsr	r8,r9,r6
80008952:	30 09       	mov	r9,0
80008954:	58 0e       	cp.w	lr,0
80008956:	5f 1e       	srne	lr
80008958:	1c 48       	or	r8,lr
8000895a:	c8 3b       	rjmp	80008860 <__avr32_f64_sub_shift_done>

8000895c <__avr32_f64_sub_longnormalize>:
8000895c:	f4 06 12 00 	clz	r6,r10
80008960:	f9 b7 03 00 	movlo	r7,0
80008964:	f9 b6 03 00 	movlo	r6,0
80008968:	f9 bc 03 00 	movlo	r12,0
8000896c:	f7 b6 02 e0 	subhs	r6,-32
80008970:	f4 06 09 4b 	lsl	r11,r10,r6
80008974:	30 0a       	mov	r10,0
80008976:	0c 17       	sub	r7,r6
80008978:	fe 9a ff be 	brle	800088f4 <__avr32_f64_sub_subnormal_result>
8000897c:	c8 5b       	rjmp	80008886 <__avr32_f64_sub_longnormalize_done>
8000897e:	d7 03       	nop

80008980 <__avr32_f64_add_from_sub>:
80008980:	ee 19 80 00 	eorh	r9,0x8000

80008984 <__avr32_f64_add>:
80008984:	f7 e9 20 0c 	eor	r12,r11,r9
80008988:	fe 96 ff 2e 	brmi	800087e4 <__avr32_f64_sub_from_add>
8000898c:	eb cd 40 e0 	pushm	r5-r7,lr
80008990:	16 9c       	mov	r12,r11
80008992:	e6 1c 80 00 	andh	r12,0x8000,COH
80008996:	bf db       	cbr	r11,0x1f
80008998:	bf d9       	cbr	r9,0x1f
8000899a:	12 3b       	cp.w	r11,r9
8000899c:	c0 72       	brcc	800089aa <__avr32_f64_add+0x26>
8000899e:	16 97       	mov	r7,r11
800089a0:	12 9b       	mov	r11,r9
800089a2:	0e 99       	mov	r9,r7
800089a4:	14 97       	mov	r7,r10
800089a6:	10 9a       	mov	r10,r8
800089a8:	0e 98       	mov	r8,r7
800089aa:	30 0e       	mov	lr,0
800089ac:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800089b0:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
800089b4:	b5 ab       	sbr	r11,0x14
800089b6:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800089ba:	c6 20       	breq	80008a7e <__avr32_f64_add_op2_subnormal>
800089bc:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
800089c0:	b5 a9       	sbr	r9,0x14
800089c2:	e0 47 07 ff 	cp.w	r7,2047
800089c6:	c2 80       	breq	80008a16 <__avr32_f64_add_opH_nan_or_inf>
800089c8:	0e 26       	rsub	r6,r7
800089ca:	c1 20       	breq	800089ee <__avr32_f64_add_shift_done>
800089cc:	e0 46 00 36 	cp.w	r6,54
800089d0:	c1 52       	brcc	800089fa <__avr32_f64_add_res_of_done>
800089d2:	ec 05 11 20 	rsub	r5,r6,32
800089d6:	e0 46 00 20 	cp.w	r6,32
800089da:	c3 52       	brcc	80008a44 <__avr32_f64_add_longshift>
800089dc:	f0 05 09 4e 	lsl	lr,r8,r5
800089e0:	f2 05 09 45 	lsl	r5,r9,r5
800089e4:	f0 06 0a 48 	lsr	r8,r8,r6
800089e8:	f2 06 0a 49 	lsr	r9,r9,r6
800089ec:	0a 48       	or	r8,r5

800089ee <__avr32_f64_add_shift_done>:
800089ee:	10 0a       	add	r10,r8
800089f0:	f6 09 00 4b 	adc	r11,r11,r9
800089f4:	ed bb 00 15 	bld	r11,0x15
800089f8:	c3 40       	breq	80008a60 <__avr32_f64_add_res_of>

800089fa <__avr32_f64_add_res_of_done>:
800089fa:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800089fe:	18 4b       	or	r11,r12

80008a00 <__avr32_f64_add_round>:
80008a00:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80008a04:	18 4e       	or	lr,r12
80008a06:	ee 1e 80 00 	eorh	lr,0x8000
80008a0a:	f1 be 04 20 	satu	lr,0x1
80008a0e:	1c 0a       	add	r10,lr
80008a10:	5c 0b       	acr	r11
80008a12:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008a16 <__avr32_f64_add_opH_nan_or_inf>:
80008a16:	b5 cb       	cbr	r11,0x14
80008a18:	f7 ea 10 0e 	or	lr,r11,r10
80008a1c:	c1 01       	brne	80008a3c <__avr32_f64_add_return_nan>
80008a1e:	e0 46 07 ff 	cp.w	r6,2047
80008a22:	c0 30       	breq	80008a28 <__avr32_f64_add_opL_nan_or_inf>
80008a24:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008a28 <__avr32_f64_add_opL_nan_or_inf>:
80008a28:	b5 c9       	cbr	r9,0x14
80008a2a:	f3 e8 10 0e 	or	lr,r9,r8
80008a2e:	c0 71       	brne	80008a3c <__avr32_f64_add_return_nan>
80008a30:	30 0a       	mov	r10,0
80008a32:	fc 1b 7f f0 	movh	r11,0x7ff0
80008a36:	18 4b       	or	r11,r12
80008a38:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008a3c <__avr32_f64_add_return_nan>:
80008a3c:	3f fa       	mov	r10,-1
80008a3e:	3f fb       	mov	r11,-1
80008a40:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008a44 <__avr32_f64_add_longshift>:
80008a44:	f1 b6 04 c0 	satu	r6,0x6
80008a48:	f0 0e 17 00 	moveq	lr,r8
80008a4c:	c0 60       	breq	80008a58 <__avr32_f64_add_longshift+0x14>
80008a4e:	f2 05 09 4e 	lsl	lr,r9,r5
80008a52:	58 08       	cp.w	r8,0
80008a54:	5f 18       	srne	r8
80008a56:	10 4e       	or	lr,r8
80008a58:	f2 06 0a 48 	lsr	r8,r9,r6
80008a5c:	30 09       	mov	r9,0
80008a5e:	cc 8b       	rjmp	800089ee <__avr32_f64_add_shift_done>

80008a60 <__avr32_f64_add_res_of>:
80008a60:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80008a64:	a1 9b       	lsr	r11,0x1
80008a66:	5d 0a       	ror	r10
80008a68:	5d 0e       	ror	lr
80008a6a:	2f f7       	sub	r7,-1
80008a6c:	e0 47 07 ff 	cp.w	r7,2047
80008a70:	f9 ba 00 00 	moveq	r10,0
80008a74:	f9 bb 00 00 	moveq	r11,0
80008a78:	f9 be 00 00 	moveq	lr,0
80008a7c:	cb fb       	rjmp	800089fa <__avr32_f64_add_res_of_done>

80008a7e <__avr32_f64_add_op2_subnormal>:
80008a7e:	30 16       	mov	r6,1
80008a80:	58 07       	cp.w	r7,0
80008a82:	ca 01       	brne	800089c2 <__avr32_f64_add+0x3e>
80008a84:	b5 cb       	cbr	r11,0x14
80008a86:	10 0a       	add	r10,r8
80008a88:	f6 09 00 4b 	adc	r11,r11,r9
80008a8c:	18 4b       	or	r11,r12
80008a8e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80008a92:	d7 03       	nop

80008a94 <__avr32_f64_to_u32>:
80008a94:	58 0b       	cp.w	r11,0
80008a96:	5e 6d       	retmi	0

80008a98 <__avr32_f64_to_s32>:
80008a98:	f6 0c 15 01 	lsl	r12,r11,0x1
80008a9c:	b5 9c       	lsr	r12,0x15
80008a9e:	e0 2c 03 ff 	sub	r12,1023
80008aa2:	5e 3d       	retlo	0
80008aa4:	f8 0c 11 1f 	rsub	r12,r12,31
80008aa8:	16 99       	mov	r9,r11
80008aaa:	ab 7b       	lsl	r11,0xb
80008aac:	bf bb       	sbr	r11,0x1f
80008aae:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008ab2:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008ab6:	a1 79       	lsl	r9,0x1
80008ab8:	5e 2b       	reths	r11
80008aba:	5c 3b       	neg	r11
80008abc:	5e fb       	retal	r11

80008abe <__avr32_f64_cmp_eq>:
80008abe:	10 3a       	cp.w	r10,r8
80008ac0:	f2 0b 13 00 	cpc	r11,r9
80008ac4:	c0 80       	breq	80008ad4 <__avr32_f64_cmp_eq+0x16>
80008ac6:	a1 7b       	lsl	r11,0x1
80008ac8:	a1 79       	lsl	r9,0x1
80008aca:	14 4b       	or	r11,r10
80008acc:	12 4b       	or	r11,r9
80008ace:	10 4b       	or	r11,r8
80008ad0:	5e 0f       	reteq	1
80008ad2:	5e fd       	retal	0
80008ad4:	a1 7b       	lsl	r11,0x1
80008ad6:	fc 1c ff e0 	movh	r12,0xffe0
80008ada:	58 0a       	cp.w	r10,0
80008adc:	f8 0b 13 00 	cpc	r11,r12
80008ae0:	5e 8f       	retls	1
80008ae2:	5e fd       	retal	0

80008ae4 <__avr32_f64_cmp_ge>:
80008ae4:	1a de       	st.w	--sp,lr
80008ae6:	1a d7       	st.w	--sp,r7
80008ae8:	a1 7b       	lsl	r11,0x1
80008aea:	5f 3c       	srlo	r12
80008aec:	a1 79       	lsl	r9,0x1
80008aee:	5f 37       	srlo	r7
80008af0:	5c fc       	rol	r12
80008af2:	fc 1e ff e0 	movh	lr,0xffe0
80008af6:	58 0a       	cp.w	r10,0
80008af8:	fc 0b 13 00 	cpc	r11,lr
80008afc:	e0 8b 00 1d 	brhi	80008b36 <__avr32_f64_cmp_ge+0x52>
80008b00:	58 08       	cp.w	r8,0
80008b02:	fc 09 13 00 	cpc	r9,lr
80008b06:	e0 8b 00 18 	brhi	80008b36 <__avr32_f64_cmp_ge+0x52>
80008b0a:	58 0b       	cp.w	r11,0
80008b0c:	f5 ba 00 00 	subfeq	r10,0
80008b10:	c1 50       	breq	80008b3a <__avr32_f64_cmp_ge+0x56>
80008b12:	1b 07       	ld.w	r7,sp++
80008b14:	1b 0e       	ld.w	lr,sp++
80008b16:	58 3c       	cp.w	r12,3
80008b18:	c0 a0       	breq	80008b2c <__avr32_f64_cmp_ge+0x48>
80008b1a:	58 1c       	cp.w	r12,1
80008b1c:	c0 33       	brcs	80008b22 <__avr32_f64_cmp_ge+0x3e>
80008b1e:	5e 0f       	reteq	1
80008b20:	5e 1d       	retne	0
80008b22:	10 3a       	cp.w	r10,r8
80008b24:	f2 0b 13 00 	cpc	r11,r9
80008b28:	5e 2f       	reths	1
80008b2a:	5e 3d       	retlo	0
80008b2c:	14 38       	cp.w	r8,r10
80008b2e:	f6 09 13 00 	cpc	r9,r11
80008b32:	5e 2f       	reths	1
80008b34:	5e 3d       	retlo	0
80008b36:	1b 07       	ld.w	r7,sp++
80008b38:	d8 0a       	popm	pc,r12=0
80008b3a:	58 17       	cp.w	r7,1
80008b3c:	5f 0c       	sreq	r12
80008b3e:	58 09       	cp.w	r9,0
80008b40:	f5 b8 00 00 	subfeq	r8,0
80008b44:	1b 07       	ld.w	r7,sp++
80008b46:	1b 0e       	ld.w	lr,sp++
80008b48:	5e 0f       	reteq	1
80008b4a:	5e fc       	retal	r12

80008b4c <__avr32_f64_cmp_lt>:
80008b4c:	1a de       	st.w	--sp,lr
80008b4e:	1a d7       	st.w	--sp,r7
80008b50:	a1 7b       	lsl	r11,0x1
80008b52:	5f 3c       	srlo	r12
80008b54:	a1 79       	lsl	r9,0x1
80008b56:	5f 37       	srlo	r7
80008b58:	5c fc       	rol	r12
80008b5a:	fc 1e ff e0 	movh	lr,0xffe0
80008b5e:	58 0a       	cp.w	r10,0
80008b60:	fc 0b 13 00 	cpc	r11,lr
80008b64:	e0 8b 00 1d 	brhi	80008b9e <__avr32_f64_cmp_lt+0x52>
80008b68:	58 08       	cp.w	r8,0
80008b6a:	fc 09 13 00 	cpc	r9,lr
80008b6e:	e0 8b 00 18 	brhi	80008b9e <__avr32_f64_cmp_lt+0x52>
80008b72:	58 0b       	cp.w	r11,0
80008b74:	f5 ba 00 00 	subfeq	r10,0
80008b78:	c1 50       	breq	80008ba2 <__avr32_f64_cmp_lt+0x56>
80008b7a:	1b 07       	ld.w	r7,sp++
80008b7c:	1b 0e       	ld.w	lr,sp++
80008b7e:	58 3c       	cp.w	r12,3
80008b80:	c0 a0       	breq	80008b94 <__avr32_f64_cmp_lt+0x48>
80008b82:	58 1c       	cp.w	r12,1
80008b84:	c0 33       	brcs	80008b8a <__avr32_f64_cmp_lt+0x3e>
80008b86:	5e 0d       	reteq	0
80008b88:	5e 1f       	retne	1
80008b8a:	10 3a       	cp.w	r10,r8
80008b8c:	f2 0b 13 00 	cpc	r11,r9
80008b90:	5e 2d       	reths	0
80008b92:	5e 3f       	retlo	1
80008b94:	14 38       	cp.w	r8,r10
80008b96:	f6 09 13 00 	cpc	r9,r11
80008b9a:	5e 2d       	reths	0
80008b9c:	5e 3f       	retlo	1
80008b9e:	1b 07       	ld.w	r7,sp++
80008ba0:	d8 0a       	popm	pc,r12=0
80008ba2:	58 17       	cp.w	r7,1
80008ba4:	5f 1c       	srne	r12
80008ba6:	58 09       	cp.w	r9,0
80008ba8:	f5 b8 00 00 	subfeq	r8,0
80008bac:	1b 07       	ld.w	r7,sp++
80008bae:	1b 0e       	ld.w	lr,sp++
80008bb0:	5e 0d       	reteq	0
80008bb2:	5e fc       	retal	r12

80008bb4 <__avr32_f64_div>:
80008bb4:	eb cd 40 ff 	pushm	r0-r7,lr
80008bb8:	f7 e9 20 0e 	eor	lr,r11,r9
80008bbc:	f6 07 16 14 	lsr	r7,r11,0x14
80008bc0:	a9 7b       	lsl	r11,0x9
80008bc2:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80008bc6:	a9 7a       	lsl	r10,0x9
80008bc8:	bd bb       	sbr	r11,0x1d
80008bca:	e4 1b 3f ff 	andh	r11,0x3fff
80008bce:	ab d7       	cbr	r7,0xb
80008bd0:	e0 80 00 cc 	breq	80008d68 <__avr32_f64_div_round_subnormal+0x54>
80008bd4:	e0 47 07 ff 	cp.w	r7,2047
80008bd8:	e0 84 00 b5 	brge	80008d42 <__avr32_f64_div_round_subnormal+0x2e>
80008bdc:	f2 06 16 14 	lsr	r6,r9,0x14
80008be0:	a9 79       	lsl	r9,0x9
80008be2:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80008be6:	a9 78       	lsl	r8,0x9
80008be8:	bd b9       	sbr	r9,0x1d
80008bea:	e4 19 3f ff 	andh	r9,0x3fff
80008bee:	ab d6       	cbr	r6,0xb
80008bf0:	e0 80 00 e2 	breq	80008db4 <__avr32_f64_div_round_subnormal+0xa0>
80008bf4:	e0 46 07 ff 	cp.w	r6,2047
80008bf8:	e0 84 00 b2 	brge	80008d5c <__avr32_f64_div_round_subnormal+0x48>
80008bfc:	0c 17       	sub	r7,r6
80008bfe:	fe 37 fc 01 	sub	r7,-1023
80008c02:	fc 1c 80 00 	movh	r12,0x8000
80008c06:	f8 03 16 01 	lsr	r3,r12,0x1
80008c0a:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80008c0e:	5c d4       	com	r4
80008c10:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80008c14:	e6 09 06 44 	mulu.d	r4,r3,r9
80008c18:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008c1c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008c20:	ea 03 15 02 	lsl	r3,r5,0x2
80008c24:	e6 09 06 44 	mulu.d	r4,r3,r9
80008c28:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008c2c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008c30:	ea 03 15 02 	lsl	r3,r5,0x2
80008c34:	e6 09 06 44 	mulu.d	r4,r3,r9
80008c38:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008c3c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008c40:	ea 03 15 02 	lsl	r3,r5,0x2
80008c44:	e6 08 06 40 	mulu.d	r0,r3,r8
80008c48:	e4 09 07 40 	macu.d	r0,r2,r9
80008c4c:	e6 09 06 44 	mulu.d	r4,r3,r9
80008c50:	02 04       	add	r4,r1
80008c52:	5c 05       	acr	r5
80008c54:	a3 65       	lsl	r5,0x2
80008c56:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008c5a:	a3 64       	lsl	r4,0x2
80008c5c:	5c 34       	neg	r4
80008c5e:	f8 05 01 45 	sbc	r5,r12,r5
80008c62:	e6 04 06 40 	mulu.d	r0,r3,r4
80008c66:	e4 05 07 40 	macu.d	r0,r2,r5
80008c6a:	e6 05 06 44 	mulu.d	r4,r3,r5
80008c6e:	02 04       	add	r4,r1
80008c70:	5c 05       	acr	r5
80008c72:	ea 03 15 02 	lsl	r3,r5,0x2
80008c76:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008c7a:	e8 02 15 02 	lsl	r2,r4,0x2
80008c7e:	e6 08 06 40 	mulu.d	r0,r3,r8
80008c82:	e4 09 07 40 	macu.d	r0,r2,r9
80008c86:	e6 09 06 44 	mulu.d	r4,r3,r9
80008c8a:	02 04       	add	r4,r1
80008c8c:	5c 05       	acr	r5
80008c8e:	a3 65       	lsl	r5,0x2
80008c90:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008c94:	a3 64       	lsl	r4,0x2
80008c96:	5c 34       	neg	r4
80008c98:	f8 05 01 45 	sbc	r5,r12,r5
80008c9c:	e6 04 06 40 	mulu.d	r0,r3,r4
80008ca0:	e4 05 07 40 	macu.d	r0,r2,r5
80008ca4:	e6 05 06 44 	mulu.d	r4,r3,r5
80008ca8:	02 04       	add	r4,r1
80008caa:	5c 05       	acr	r5
80008cac:	ea 03 15 02 	lsl	r3,r5,0x2
80008cb0:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008cb4:	e8 02 15 02 	lsl	r2,r4,0x2
80008cb8:	e6 0a 06 40 	mulu.d	r0,r3,r10
80008cbc:	e4 0b 07 40 	macu.d	r0,r2,r11
80008cc0:	e6 0b 06 42 	mulu.d	r2,r3,r11
80008cc4:	02 02       	add	r2,r1
80008cc6:	5c 03       	acr	r3
80008cc8:	ed b3 00 1c 	bld	r3,0x1c
80008ccc:	c0 90       	breq	80008cde <__avr32_f64_div+0x12a>
80008cce:	a1 72       	lsl	r2,0x1
80008cd0:	5c f3       	rol	r3
80008cd2:	20 17       	sub	r7,1
80008cd4:	a3 9a       	lsr	r10,0x3
80008cd6:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80008cda:	a3 9b       	lsr	r11,0x3
80008cdc:	c0 58       	rjmp	80008ce6 <__avr32_f64_div+0x132>
80008cde:	a5 8a       	lsr	r10,0x4
80008ce0:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80008ce4:	a5 8b       	lsr	r11,0x4
80008ce6:	58 07       	cp.w	r7,0
80008ce8:	e0 8a 00 8b 	brle	80008dfe <__avr32_f64_div_res_subnormal>
80008cec:	e0 12 ff 00 	andl	r2,0xff00
80008cf0:	e8 12 00 80 	orl	r2,0x80
80008cf4:	e6 08 06 40 	mulu.d	r0,r3,r8
80008cf8:	e4 09 07 40 	macu.d	r0,r2,r9
80008cfc:	e4 08 06 44 	mulu.d	r4,r2,r8
80008d00:	e6 09 06 48 	mulu.d	r8,r3,r9
80008d04:	00 05       	add	r5,r0
80008d06:	f0 01 00 48 	adc	r8,r8,r1
80008d0a:	5c 09       	acr	r9
80008d0c:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008d10:	58 04       	cp.w	r4,0
80008d12:	5c 25       	cpc	r5

80008d14 <__avr32_f64_div_round_subnormal>:
80008d14:	f4 08 13 00 	cpc	r8,r10
80008d18:	f6 09 13 00 	cpc	r9,r11
80008d1c:	5f 36       	srlo	r6
80008d1e:	f8 06 17 00 	moveq	r6,r12
80008d22:	e4 0a 16 08 	lsr	r10,r2,0x8
80008d26:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80008d2a:	e6 0b 16 08 	lsr	r11,r3,0x8
80008d2e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008d32:	ed be 00 1f 	bld	lr,0x1f
80008d36:	ef bb 00 1f 	bst	r11,0x1f
80008d3a:	0c 0a       	add	r10,r6
80008d3c:	5c 0b       	acr	r11
80008d3e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008d42:	e4 1b 00 0f 	andh	r11,0xf
80008d46:	14 4b       	or	r11,r10
80008d48:	e0 81 00 a7 	brne	80008e96 <__avr32_f64_div_res_subnormal+0x98>
80008d4c:	f2 06 16 14 	lsr	r6,r9,0x14
80008d50:	ab d6       	cbr	r6,0xb
80008d52:	e0 46 07 ff 	cp.w	r6,2047
80008d56:	e0 81 00 a4 	brne	80008e9e <__avr32_f64_div_res_subnormal+0xa0>
80008d5a:	c9 e8       	rjmp	80008e96 <__avr32_f64_div_res_subnormal+0x98>
80008d5c:	e4 19 00 0f 	andh	r9,0xf
80008d60:	10 49       	or	r9,r8
80008d62:	e0 81 00 9a 	brne	80008e96 <__avr32_f64_div_res_subnormal+0x98>
80008d66:	c9 28       	rjmp	80008e8a <__avr32_f64_div_res_subnormal+0x8c>
80008d68:	a3 7b       	lsl	r11,0x3
80008d6a:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80008d6e:	a3 7a       	lsl	r10,0x3
80008d70:	f5 eb 10 04 	or	r4,r10,r11
80008d74:	e0 80 00 a0 	breq	80008eb4 <__avr32_f64_div_op1_zero>
80008d78:	f6 04 12 00 	clz	r4,r11
80008d7c:	c1 70       	breq	80008daa <__avr32_f64_div_round_subnormal+0x96>
80008d7e:	c0 c3       	brcs	80008d96 <__avr32_f64_div_round_subnormal+0x82>
80008d80:	e8 05 11 20 	rsub	r5,r4,32
80008d84:	f6 04 09 4b 	lsl	r11,r11,r4
80008d88:	f4 05 0a 45 	lsr	r5,r10,r5
80008d8c:	0a 4b       	or	r11,r5
80008d8e:	f4 04 09 4a 	lsl	r10,r10,r4
80008d92:	08 17       	sub	r7,r4
80008d94:	c0 b8       	rjmp	80008daa <__avr32_f64_div_round_subnormal+0x96>
80008d96:	f4 04 12 00 	clz	r4,r10
80008d9a:	f9 b4 03 00 	movlo	r4,0
80008d9e:	f7 b4 02 e0 	subhs	r4,-32
80008da2:	f4 04 09 4b 	lsl	r11,r10,r4
80008da6:	30 0a       	mov	r10,0
80008da8:	08 17       	sub	r7,r4
80008daa:	a3 8a       	lsr	r10,0x2
80008dac:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80008db0:	a3 8b       	lsr	r11,0x2
80008db2:	c1 1b       	rjmp	80008bd4 <__avr32_f64_div+0x20>
80008db4:	a3 79       	lsl	r9,0x3
80008db6:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80008dba:	a3 78       	lsl	r8,0x3
80008dbc:	f3 e8 10 04 	or	r4,r9,r8
80008dc0:	c6 f0       	breq	80008e9e <__avr32_f64_div_res_subnormal+0xa0>
80008dc2:	f2 04 12 00 	clz	r4,r9
80008dc6:	c1 70       	breq	80008df4 <__avr32_f64_div_round_subnormal+0xe0>
80008dc8:	c0 c3       	brcs	80008de0 <__avr32_f64_div_round_subnormal+0xcc>
80008dca:	e8 05 11 20 	rsub	r5,r4,32
80008dce:	f2 04 09 49 	lsl	r9,r9,r4
80008dd2:	f0 05 0a 45 	lsr	r5,r8,r5
80008dd6:	0a 49       	or	r9,r5
80008dd8:	f0 04 09 48 	lsl	r8,r8,r4
80008ddc:	08 16       	sub	r6,r4
80008dde:	c0 b8       	rjmp	80008df4 <__avr32_f64_div_round_subnormal+0xe0>
80008de0:	f0 04 12 00 	clz	r4,r8
80008de4:	f9 b4 03 00 	movlo	r4,0
80008de8:	f7 b4 02 e0 	subhs	r4,-32
80008dec:	f0 04 09 49 	lsl	r9,r8,r4
80008df0:	30 08       	mov	r8,0
80008df2:	08 16       	sub	r6,r4
80008df4:	a3 88       	lsr	r8,0x2
80008df6:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80008dfa:	a3 89       	lsr	r9,0x2
80008dfc:	cf ca       	rjmp	80008bf4 <__avr32_f64_div+0x40>

80008dfe <__avr32_f64_div_res_subnormal>:
80008dfe:	5c 37       	neg	r7
80008e00:	2f f7       	sub	r7,-1
80008e02:	f1 b7 04 c0 	satu	r7,0x6
80008e06:	e0 47 00 20 	cp.w	r7,32
80008e0a:	c1 54       	brge	80008e34 <__avr32_f64_div_res_subnormal+0x36>
80008e0c:	ee 06 11 20 	rsub	r6,r7,32
80008e10:	e4 07 0a 42 	lsr	r2,r2,r7
80008e14:	e6 06 09 4c 	lsl	r12,r3,r6
80008e18:	18 42       	or	r2,r12
80008e1a:	e6 07 0a 43 	lsr	r3,r3,r7
80008e1e:	f4 06 09 41 	lsl	r1,r10,r6
80008e22:	f4 07 0a 4a 	lsr	r10,r10,r7
80008e26:	f6 06 09 4c 	lsl	r12,r11,r6
80008e2a:	18 4a       	or	r10,r12
80008e2c:	f6 07 0a 4b 	lsr	r11,r11,r7
80008e30:	30 00       	mov	r0,0
80008e32:	c1 58       	rjmp	80008e5c <__avr32_f64_div_res_subnormal+0x5e>
80008e34:	ee 06 11 20 	rsub	r6,r7,32
80008e38:	f9 b0 00 00 	moveq	r0,0
80008e3c:	f9 bc 00 00 	moveq	r12,0
80008e40:	c0 50       	breq	80008e4a <__avr32_f64_div_res_subnormal+0x4c>
80008e42:	f4 06 09 40 	lsl	r0,r10,r6
80008e46:	f6 06 09 4c 	lsl	r12,r11,r6
80008e4a:	e6 07 0a 42 	lsr	r2,r3,r7
80008e4e:	30 03       	mov	r3,0
80008e50:	f4 07 0a 41 	lsr	r1,r10,r7
80008e54:	18 41       	or	r1,r12
80008e56:	f6 07 0a 4a 	lsr	r10,r11,r7
80008e5a:	30 0b       	mov	r11,0
80008e5c:	e0 12 ff 00 	andl	r2,0xff00
80008e60:	e8 12 00 80 	orl	r2,0x80
80008e64:	e6 08 06 46 	mulu.d	r6,r3,r8
80008e68:	e4 09 07 46 	macu.d	r6,r2,r9
80008e6c:	e4 08 06 44 	mulu.d	r4,r2,r8
80008e70:	e6 09 06 48 	mulu.d	r8,r3,r9
80008e74:	0c 05       	add	r5,r6
80008e76:	f0 07 00 48 	adc	r8,r8,r7
80008e7a:	5c 09       	acr	r9
80008e7c:	30 07       	mov	r7,0
80008e7e:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008e82:	00 34       	cp.w	r4,r0
80008e84:	e2 05 13 00 	cpc	r5,r1
80008e88:	c4 6b       	rjmp	80008d14 <__avr32_f64_div_round_subnormal>
80008e8a:	1c 9b       	mov	r11,lr
80008e8c:	e6 1b 80 00 	andh	r11,0x8000,COH
80008e90:	30 0a       	mov	r10,0
80008e92:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008e96:	3f fb       	mov	r11,-1
80008e98:	30 0a       	mov	r10,0
80008e9a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008e9e:	f5 eb 10 04 	or	r4,r10,r11
80008ea2:	c0 90       	breq	80008eb4 <__avr32_f64_div_op1_zero>
80008ea4:	1c 9b       	mov	r11,lr
80008ea6:	e6 1b 80 00 	andh	r11,0x8000,COH
80008eaa:	ea 1b 7f f0 	orh	r11,0x7ff0
80008eae:	30 0a       	mov	r10,0
80008eb0:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80008eb4 <__avr32_f64_div_op1_zero>:
80008eb4:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80008eb8:	ce f0       	breq	80008e96 <__avr32_f64_div_res_subnormal+0x98>
80008eba:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80008ebe:	e0 44 07 ff 	cp.w	r4,2047
80008ec2:	ce 41       	brne	80008e8a <__avr32_f64_div_res_subnormal+0x8c>
80008ec4:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80008ec8:	ce 10       	breq	80008e8a <__avr32_f64_div_res_subnormal+0x8c>
80008eca:	ce 6b       	rjmp	80008e96 <__avr32_f64_div_res_subnormal+0x98>

80008ecc <__avr32_udiv64>:
80008ecc:	d4 31       	pushm	r0-r7,lr
80008ece:	1a 97       	mov	r7,sp
80008ed0:	20 3d       	sub	sp,12
80008ed2:	10 9c       	mov	r12,r8
80008ed4:	12 9e       	mov	lr,r9
80008ed6:	14 93       	mov	r3,r10
80008ed8:	58 09       	cp.w	r9,0
80008eda:	e0 81 00 bd 	brne	80009054 <__avr32_udiv64+0x188>
80008ede:	16 38       	cp.w	r8,r11
80008ee0:	e0 88 00 40 	brls	80008f60 <__avr32_udiv64+0x94>
80008ee4:	f0 08 12 00 	clz	r8,r8
80008ee8:	c0 d0       	breq	80008f02 <__avr32_udiv64+0x36>
80008eea:	f6 08 09 4b 	lsl	r11,r11,r8
80008eee:	f0 09 11 20 	rsub	r9,r8,32
80008ef2:	f8 08 09 4c 	lsl	r12,r12,r8
80008ef6:	f4 09 0a 49 	lsr	r9,r10,r9
80008efa:	f4 08 09 43 	lsl	r3,r10,r8
80008efe:	f3 eb 10 0b 	or	r11,r9,r11
80008f02:	f8 0e 16 10 	lsr	lr,r12,0x10
80008f06:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80008f0a:	f6 0e 0d 00 	divu	r0,r11,lr
80008f0e:	e6 0b 16 10 	lsr	r11,r3,0x10
80008f12:	00 99       	mov	r9,r0
80008f14:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008f18:	e0 0a 02 48 	mul	r8,r0,r10
80008f1c:	10 3b       	cp.w	r11,r8
80008f1e:	c0 a2       	brcc	80008f32 <__avr32_udiv64+0x66>
80008f20:	20 19       	sub	r9,1
80008f22:	18 0b       	add	r11,r12
80008f24:	18 3b       	cp.w	r11,r12
80008f26:	c0 63       	brcs	80008f32 <__avr32_udiv64+0x66>
80008f28:	10 3b       	cp.w	r11,r8
80008f2a:	f7 b9 03 01 	sublo	r9,1
80008f2e:	f7 dc e3 0b 	addcs	r11,r11,r12
80008f32:	f6 08 01 01 	sub	r1,r11,r8
80008f36:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80008f3a:	e2 0e 0d 00 	divu	r0,r1,lr
80008f3e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80008f42:	00 98       	mov	r8,r0
80008f44:	e0 0a 02 4a 	mul	r10,r0,r10
80008f48:	14 33       	cp.w	r3,r10
80008f4a:	c0 82       	brcc	80008f5a <__avr32_udiv64+0x8e>
80008f4c:	20 18       	sub	r8,1
80008f4e:	18 03       	add	r3,r12
80008f50:	18 33       	cp.w	r3,r12
80008f52:	c0 43       	brcs	80008f5a <__avr32_udiv64+0x8e>
80008f54:	14 33       	cp.w	r3,r10
80008f56:	f7 b8 03 01 	sublo	r8,1
80008f5a:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80008f5e:	cd f8       	rjmp	8000911c <__avr32_udiv64+0x250>
80008f60:	58 08       	cp.w	r8,0
80008f62:	c0 51       	brne	80008f6c <__avr32_udiv64+0xa0>
80008f64:	30 19       	mov	r9,1
80008f66:	f2 08 0d 08 	divu	r8,r9,r8
80008f6a:	10 9c       	mov	r12,r8
80008f6c:	f8 06 12 00 	clz	r6,r12
80008f70:	c0 41       	brne	80008f78 <__avr32_udiv64+0xac>
80008f72:	18 1b       	sub	r11,r12
80008f74:	30 19       	mov	r9,1
80008f76:	c4 08       	rjmp	80008ff6 <__avr32_udiv64+0x12a>
80008f78:	ec 01 11 20 	rsub	r1,r6,32
80008f7c:	f4 01 0a 49 	lsr	r9,r10,r1
80008f80:	f8 06 09 4c 	lsl	r12,r12,r6
80008f84:	f6 06 09 48 	lsl	r8,r11,r6
80008f88:	f6 01 0a 41 	lsr	r1,r11,r1
80008f8c:	f3 e8 10 08 	or	r8,r9,r8
80008f90:	f8 03 16 10 	lsr	r3,r12,0x10
80008f94:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80008f98:	e2 03 0d 00 	divu	r0,r1,r3
80008f9c:	f0 0b 16 10 	lsr	r11,r8,0x10
80008fa0:	00 9e       	mov	lr,r0
80008fa2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008fa6:	e0 05 02 49 	mul	r9,r0,r5
80008faa:	12 3b       	cp.w	r11,r9
80008fac:	c0 a2       	brcc	80008fc0 <__avr32_udiv64+0xf4>
80008fae:	20 1e       	sub	lr,1
80008fb0:	18 0b       	add	r11,r12
80008fb2:	18 3b       	cp.w	r11,r12
80008fb4:	c0 63       	brcs	80008fc0 <__avr32_udiv64+0xf4>
80008fb6:	12 3b       	cp.w	r11,r9
80008fb8:	f7 be 03 01 	sublo	lr,1
80008fbc:	f7 dc e3 0b 	addcs	r11,r11,r12
80008fc0:	12 1b       	sub	r11,r9
80008fc2:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80008fc6:	f6 03 0d 02 	divu	r2,r11,r3
80008fca:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80008fce:	04 99       	mov	r9,r2
80008fd0:	e4 05 02 4b 	mul	r11,r2,r5
80008fd4:	16 38       	cp.w	r8,r11
80008fd6:	c0 a2       	brcc	80008fea <__avr32_udiv64+0x11e>
80008fd8:	20 19       	sub	r9,1
80008fda:	18 08       	add	r8,r12
80008fdc:	18 38       	cp.w	r8,r12
80008fde:	c0 63       	brcs	80008fea <__avr32_udiv64+0x11e>
80008fe0:	16 38       	cp.w	r8,r11
80008fe2:	f7 b9 03 01 	sublo	r9,1
80008fe6:	f1 dc e3 08 	addcs	r8,r8,r12
80008fea:	f4 06 09 43 	lsl	r3,r10,r6
80008fee:	f0 0b 01 0b 	sub	r11,r8,r11
80008ff2:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80008ff6:	f8 06 16 10 	lsr	r6,r12,0x10
80008ffa:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80008ffe:	f6 06 0d 00 	divu	r0,r11,r6
80009002:	e6 0b 16 10 	lsr	r11,r3,0x10
80009006:	00 9a       	mov	r10,r0
80009008:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000900c:	e0 0e 02 48 	mul	r8,r0,lr
80009010:	10 3b       	cp.w	r11,r8
80009012:	c0 a2       	brcc	80009026 <__avr32_udiv64+0x15a>
80009014:	20 1a       	sub	r10,1
80009016:	18 0b       	add	r11,r12
80009018:	18 3b       	cp.w	r11,r12
8000901a:	c0 63       	brcs	80009026 <__avr32_udiv64+0x15a>
8000901c:	10 3b       	cp.w	r11,r8
8000901e:	f7 ba 03 01 	sublo	r10,1
80009022:	f7 dc e3 0b 	addcs	r11,r11,r12
80009026:	f6 08 01 01 	sub	r1,r11,r8
8000902a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000902e:	e2 06 0d 00 	divu	r0,r1,r6
80009032:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80009036:	00 98       	mov	r8,r0
80009038:	e0 0e 02 4b 	mul	r11,r0,lr
8000903c:	16 33       	cp.w	r3,r11
8000903e:	c0 82       	brcc	8000904e <__avr32_udiv64+0x182>
80009040:	20 18       	sub	r8,1
80009042:	18 03       	add	r3,r12
80009044:	18 33       	cp.w	r3,r12
80009046:	c0 43       	brcs	8000904e <__avr32_udiv64+0x182>
80009048:	16 33       	cp.w	r3,r11
8000904a:	f7 b8 03 01 	sublo	r8,1
8000904e:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80009052:	c6 98       	rjmp	80009124 <__avr32_udiv64+0x258>
80009054:	16 39       	cp.w	r9,r11
80009056:	e0 8b 00 65 	brhi	80009120 <__avr32_udiv64+0x254>
8000905a:	f2 09 12 00 	clz	r9,r9
8000905e:	c0 b1       	brne	80009074 <__avr32_udiv64+0x1a8>
80009060:	10 3a       	cp.w	r10,r8
80009062:	5f 2a       	srhs	r10
80009064:	1c 3b       	cp.w	r11,lr
80009066:	5f b8       	srhi	r8
80009068:	10 4a       	or	r10,r8
8000906a:	f2 0a 18 00 	cp.b	r10,r9
8000906e:	c5 90       	breq	80009120 <__avr32_udiv64+0x254>
80009070:	30 18       	mov	r8,1
80009072:	c5 98       	rjmp	80009124 <__avr32_udiv64+0x258>
80009074:	f0 09 09 46 	lsl	r6,r8,r9
80009078:	f2 03 11 20 	rsub	r3,r9,32
8000907c:	fc 09 09 4e 	lsl	lr,lr,r9
80009080:	f0 03 0a 48 	lsr	r8,r8,r3
80009084:	f6 09 09 4c 	lsl	r12,r11,r9
80009088:	f4 03 0a 42 	lsr	r2,r10,r3
8000908c:	ef 46 ff f4 	st.w	r7[-12],r6
80009090:	f6 03 0a 43 	lsr	r3,r11,r3
80009094:	18 42       	or	r2,r12
80009096:	f1 ee 10 0c 	or	r12,r8,lr
8000909a:	f8 01 16 10 	lsr	r1,r12,0x10
8000909e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
800090a2:	e6 01 0d 04 	divu	r4,r3,r1
800090a6:	e4 03 16 10 	lsr	r3,r2,0x10
800090aa:	08 9e       	mov	lr,r4
800090ac:	e7 e5 11 03 	or	r3,r3,r5<<0x10
800090b0:	e8 06 02 48 	mul	r8,r4,r6
800090b4:	10 33       	cp.w	r3,r8
800090b6:	c0 a2       	brcc	800090ca <__avr32_udiv64+0x1fe>
800090b8:	20 1e       	sub	lr,1
800090ba:	18 03       	add	r3,r12
800090bc:	18 33       	cp.w	r3,r12
800090be:	c0 63       	brcs	800090ca <__avr32_udiv64+0x1fe>
800090c0:	10 33       	cp.w	r3,r8
800090c2:	f7 be 03 01 	sublo	lr,1
800090c6:	e7 dc e3 03 	addcs	r3,r3,r12
800090ca:	10 13       	sub	r3,r8
800090cc:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800090d0:	e6 01 0d 00 	divu	r0,r3,r1
800090d4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800090d8:	00 98       	mov	r8,r0
800090da:	e0 06 02 46 	mul	r6,r0,r6
800090de:	0c 3b       	cp.w	r11,r6
800090e0:	c0 a2       	brcc	800090f4 <__avr32_udiv64+0x228>
800090e2:	20 18       	sub	r8,1
800090e4:	18 0b       	add	r11,r12
800090e6:	18 3b       	cp.w	r11,r12
800090e8:	c0 63       	brcs	800090f4 <__avr32_udiv64+0x228>
800090ea:	0c 3b       	cp.w	r11,r6
800090ec:	f7 dc e3 0b 	addcs	r11,r11,r12
800090f0:	f7 b8 03 01 	sublo	r8,1
800090f4:	f1 ee 11 08 	or	r8,r8,lr<<0x10
800090f8:	ee f4 ff f4 	ld.w	r4,r7[-12]
800090fc:	0c 1b       	sub	r11,r6
800090fe:	f0 04 06 42 	mulu.d	r2,r8,r4
80009102:	06 95       	mov	r5,r3
80009104:	16 35       	cp.w	r5,r11
80009106:	e0 8b 00 0a 	brhi	8000911a <__avr32_udiv64+0x24e>
8000910a:	5f 0b       	sreq	r11
8000910c:	f4 09 09 49 	lsl	r9,r10,r9
80009110:	12 32       	cp.w	r2,r9
80009112:	5f b9       	srhi	r9
80009114:	f7 e9 00 09 	and	r9,r11,r9
80009118:	c0 60       	breq	80009124 <__avr32_udiv64+0x258>
8000911a:	20 18       	sub	r8,1
8000911c:	30 09       	mov	r9,0
8000911e:	c0 38       	rjmp	80009124 <__avr32_udiv64+0x258>
80009120:	30 09       	mov	r9,0
80009122:	12 98       	mov	r8,r9
80009124:	10 9a       	mov	r10,r8
80009126:	12 93       	mov	r3,r9
80009128:	10 92       	mov	r2,r8
8000912a:	12 9b       	mov	r11,r9
8000912c:	2f dd       	sub	sp,-12
8000912e:	d8 32       	popm	r0-r7,pc

80009130 <__avr32_umod64>:
80009130:	d4 31       	pushm	r0-r7,lr
80009132:	1a 97       	mov	r7,sp
80009134:	20 3d       	sub	sp,12
80009136:	10 9c       	mov	r12,r8
80009138:	12 95       	mov	r5,r9
8000913a:	14 9e       	mov	lr,r10
8000913c:	16 91       	mov	r1,r11
8000913e:	16 96       	mov	r6,r11
80009140:	58 09       	cp.w	r9,0
80009142:	e0 81 00 81 	brne	80009244 <__avr32_umod64+0x114>
80009146:	16 38       	cp.w	r8,r11
80009148:	e0 88 00 12 	brls	8000916c <__avr32_umod64+0x3c>
8000914c:	f0 08 12 00 	clz	r8,r8
80009150:	c4 e0       	breq	800091ec <__avr32_umod64+0xbc>
80009152:	f6 08 09 46 	lsl	r6,r11,r8
80009156:	f8 08 09 4c 	lsl	r12,r12,r8
8000915a:	f0 0b 11 20 	rsub	r11,r8,32
8000915e:	f4 08 09 4e 	lsl	lr,r10,r8
80009162:	f4 0b 0a 4b 	lsr	r11,r10,r11
80009166:	f7 e6 10 06 	or	r6,r11,r6
8000916a:	c4 18       	rjmp	800091ec <__avr32_umod64+0xbc>
8000916c:	58 08       	cp.w	r8,0
8000916e:	c0 51       	brne	80009178 <__avr32_umod64+0x48>
80009170:	30 19       	mov	r9,1
80009172:	f2 08 0d 08 	divu	r8,r9,r8
80009176:	10 9c       	mov	r12,r8
80009178:	f8 08 12 00 	clz	r8,r12
8000917c:	c0 31       	brne	80009182 <__avr32_umod64+0x52>
8000917e:	18 16       	sub	r6,r12
80009180:	c3 68       	rjmp	800091ec <__avr32_umod64+0xbc>
80009182:	f0 03 11 20 	rsub	r3,r8,32
80009186:	f4 03 0a 4b 	lsr	r11,r10,r3
8000918a:	f8 08 09 4c 	lsl	r12,r12,r8
8000918e:	ec 08 09 49 	lsl	r9,r6,r8
80009192:	ec 03 0a 43 	lsr	r3,r6,r3
80009196:	f7 e9 10 09 	or	r9,r11,r9
8000919a:	f8 05 16 10 	lsr	r5,r12,0x10
8000919e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
800091a2:	e6 05 0d 02 	divu	r2,r3,r5
800091a6:	f2 0e 16 10 	lsr	lr,r9,0x10
800091aa:	ec 02 02 4b 	mul	r11,r6,r2
800091ae:	fd e3 11 0e 	or	lr,lr,r3<<0x10
800091b2:	16 3e       	cp.w	lr,r11
800091b4:	c0 72       	brcc	800091c2 <__avr32_umod64+0x92>
800091b6:	18 0e       	add	lr,r12
800091b8:	18 3e       	cp.w	lr,r12
800091ba:	c0 43       	brcs	800091c2 <__avr32_umod64+0x92>
800091bc:	16 3e       	cp.w	lr,r11
800091be:	fd dc e3 0e 	addcs	lr,lr,r12
800091c2:	fc 0b 01 03 	sub	r3,lr,r11
800091c6:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
800091ca:	e6 05 0d 02 	divu	r2,r3,r5
800091ce:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800091d2:	a5 36       	mul	r6,r2
800091d4:	0c 39       	cp.w	r9,r6
800091d6:	c0 72       	brcc	800091e4 <__avr32_umod64+0xb4>
800091d8:	18 09       	add	r9,r12
800091da:	18 39       	cp.w	r9,r12
800091dc:	c0 43       	brcs	800091e4 <__avr32_umod64+0xb4>
800091de:	0c 39       	cp.w	r9,r6
800091e0:	f3 dc e3 09 	addcs	r9,r9,r12
800091e4:	f2 06 01 06 	sub	r6,r9,r6
800091e8:	f4 08 09 4e 	lsl	lr,r10,r8
800091ec:	f8 0a 16 10 	lsr	r10,r12,0x10
800091f0:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800091f4:	ec 0a 0d 02 	divu	r2,r6,r10
800091f8:	fc 09 16 10 	lsr	r9,lr,0x10
800091fc:	ea 02 02 4b 	mul	r11,r5,r2
80009200:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009204:	16 39       	cp.w	r9,r11
80009206:	c0 72       	brcc	80009214 <__avr32_umod64+0xe4>
80009208:	18 09       	add	r9,r12
8000920a:	18 39       	cp.w	r9,r12
8000920c:	c0 43       	brcs	80009214 <__avr32_umod64+0xe4>
8000920e:	16 39       	cp.w	r9,r11
80009210:	f3 dc e3 09 	addcs	r9,r9,r12
80009214:	f2 0b 01 0b 	sub	r11,r9,r11
80009218:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000921c:	f6 0a 0d 0a 	divu	r10,r11,r10
80009220:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009224:	ea 0a 02 4a 	mul	r10,r5,r10
80009228:	14 3e       	cp.w	lr,r10
8000922a:	c0 72       	brcc	80009238 <__avr32_umod64+0x108>
8000922c:	18 0e       	add	lr,r12
8000922e:	18 3e       	cp.w	lr,r12
80009230:	c0 43       	brcs	80009238 <__avr32_umod64+0x108>
80009232:	14 3e       	cp.w	lr,r10
80009234:	fd dc e3 0e 	addcs	lr,lr,r12
80009238:	fc 0a 01 0a 	sub	r10,lr,r10
8000923c:	30 0b       	mov	r11,0
8000923e:	f4 08 0a 4a 	lsr	r10,r10,r8
80009242:	c7 b8       	rjmp	80009338 <__avr32_umod64+0x208>
80009244:	16 39       	cp.w	r9,r11
80009246:	e0 8b 00 79 	brhi	80009338 <__avr32_umod64+0x208>
8000924a:	f2 09 12 00 	clz	r9,r9
8000924e:	c1 21       	brne	80009272 <__avr32_umod64+0x142>
80009250:	10 3a       	cp.w	r10,r8
80009252:	5f 2b       	srhs	r11
80009254:	0a 31       	cp.w	r1,r5
80009256:	5f ba       	srhi	r10
80009258:	f7 ea 10 0a 	or	r10,r11,r10
8000925c:	f2 0a 18 00 	cp.b	r10,r9
80009260:	c0 60       	breq	8000926c <__avr32_umod64+0x13c>
80009262:	fc 08 01 0c 	sub	r12,lr,r8
80009266:	e2 05 01 46 	sbc	r6,r1,r5
8000926a:	18 9e       	mov	lr,r12
8000926c:	0c 9b       	mov	r11,r6
8000926e:	1c 9a       	mov	r10,lr
80009270:	c6 48       	rjmp	80009338 <__avr32_umod64+0x208>
80009272:	ea 09 09 4c 	lsl	r12,r5,r9
80009276:	f2 06 11 20 	rsub	r6,r9,32
8000927a:	f6 09 09 4b 	lsl	r11,r11,r9
8000927e:	f0 09 09 42 	lsl	r2,r8,r9
80009282:	ef 46 ff f4 	st.w	r7[-12],r6
80009286:	f0 06 0a 48 	lsr	r8,r8,r6
8000928a:	18 48       	or	r8,r12
8000928c:	e2 06 0a 4c 	lsr	r12,r1,r6
80009290:	f4 09 09 43 	lsl	r3,r10,r9
80009294:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009298:	f4 06 0a 4a 	lsr	r10,r10,r6
8000929c:	16 4a       	or	r10,r11
8000929e:	f0 0b 16 10 	lsr	r11,r8,0x10
800092a2:	f8 0b 0d 04 	divu	r4,r12,r11
800092a6:	f4 0c 16 10 	lsr	r12,r10,0x10
800092aa:	08 91       	mov	r1,r4
800092ac:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
800092b0:	e8 0e 02 46 	mul	r6,r4,lr
800092b4:	0c 3c       	cp.w	r12,r6
800092b6:	c0 a2       	brcc	800092ca <__avr32_umod64+0x19a>
800092b8:	20 11       	sub	r1,1
800092ba:	10 0c       	add	r12,r8
800092bc:	10 3c       	cp.w	r12,r8
800092be:	c0 63       	brcs	800092ca <__avr32_umod64+0x19a>
800092c0:	0c 3c       	cp.w	r12,r6
800092c2:	f7 b1 03 01 	sublo	r1,1
800092c6:	f9 d8 e3 0c 	addcs	r12,r12,r8
800092ca:	0c 1c       	sub	r12,r6
800092cc:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
800092d0:	f8 0b 0d 04 	divu	r4,r12,r11
800092d4:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
800092d8:	08 96       	mov	r6,r4
800092da:	e8 0e 02 4e 	mul	lr,r4,lr
800092de:	1c 3b       	cp.w	r11,lr
800092e0:	c0 a2       	brcc	800092f4 <__avr32_umod64+0x1c4>
800092e2:	20 16       	sub	r6,1
800092e4:	10 0b       	add	r11,r8
800092e6:	10 3b       	cp.w	r11,r8
800092e8:	c0 63       	brcs	800092f4 <__avr32_umod64+0x1c4>
800092ea:	1c 3b       	cp.w	r11,lr
800092ec:	f7 b6 03 01 	sublo	r6,1
800092f0:	f7 d8 e3 0b 	addcs	r11,r11,r8
800092f4:	ed e1 11 01 	or	r1,r6,r1<<0x10
800092f8:	1c 1b       	sub	r11,lr
800092fa:	e2 02 06 40 	mulu.d	r0,r1,r2
800092fe:	00 9e       	mov	lr,r0
80009300:	02 9c       	mov	r12,r1
80009302:	16 3c       	cp.w	r12,r11
80009304:	e0 8b 00 08 	brhi	80009314 <__avr32_umod64+0x1e4>
80009308:	5f 06       	sreq	r6
8000930a:	06 30       	cp.w	r0,r3
8000930c:	5f ba       	srhi	r10
8000930e:	ed ea 00 0a 	and	r10,r6,r10
80009312:	c0 60       	breq	8000931e <__avr32_umod64+0x1ee>
80009314:	fc 02 01 04 	sub	r4,lr,r2
80009318:	f8 08 01 4c 	sbc	r12,r12,r8
8000931c:	08 9e       	mov	lr,r4
8000931e:	e6 0e 01 0a 	sub	r10,r3,lr
80009322:	f6 0c 01 4c 	sbc	r12,r11,r12
80009326:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000932a:	f8 09 0a 4b 	lsr	r11,r12,r9
8000932e:	f4 09 0a 4a 	lsr	r10,r10,r9
80009332:	f8 01 09 4c 	lsl	r12,r12,r1
80009336:	18 4a       	or	r10,r12
80009338:	2f dd       	sub	sp,-12
8000933a:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009400 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009400:	c0 08       	rjmp	80009400 <_evba>
	...

80009404 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009404:	c0 08       	rjmp	80009404 <_handle_TLB_Multiple_Hit>
	...

80009408 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009408:	c0 08       	rjmp	80009408 <_handle_Bus_Error_Data_Fetch>
	...

8000940c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000940c:	c0 08       	rjmp	8000940c <_handle_Bus_Error_Instruction_Fetch>
	...

80009410 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009410:	c0 08       	rjmp	80009410 <_handle_NMI>
	...

80009414 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009414:	c0 08       	rjmp	80009414 <_handle_Instruction_Address>
	...

80009418 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009418:	c0 08       	rjmp	80009418 <_handle_ITLB_Protection>
	...

8000941c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000941c:	c0 08       	rjmp	8000941c <_handle_Breakpoint>
	...

80009420 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009420:	c0 08       	rjmp	80009420 <_handle_Illegal_Opcode>
	...

80009424 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009424:	c0 08       	rjmp	80009424 <_handle_Unimplemented_Instruction>
	...

80009428 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009428:	c0 08       	rjmp	80009428 <_handle_Privilege_Violation>
	...

8000942c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000942c:	c0 08       	rjmp	8000942c <_handle_Floating_Point>
	...

80009430 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009430:	c0 08       	rjmp	80009430 <_handle_Coprocessor_Absent>
	...

80009434 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009434:	c0 08       	rjmp	80009434 <_handle_Data_Address_Read>
	...

80009438 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009438:	c0 08       	rjmp	80009438 <_handle_Data_Address_Write>
	...

8000943c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000943c:	c0 08       	rjmp	8000943c <_handle_DTLB_Protection_Read>
	...

80009440 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009440:	c0 08       	rjmp	80009440 <_handle_DTLB_Protection_Write>
	...

80009444 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009444:	c0 08       	rjmp	80009444 <_handle_DTLB_Modified>
	...

80009450 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009450:	c0 08       	rjmp	80009450 <_handle_ITLB_Miss>
	...

80009460 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009460:	c0 08       	rjmp	80009460 <_handle_DTLB_Miss_Read>
	...

80009470 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009470:	c0 08       	rjmp	80009470 <_handle_DTLB_Miss_Write>
	...

80009500 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009500:	c0 08       	rjmp	80009500 <_handle_Supervisor_Call>
80009502:	d7 03       	nop

80009504 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009504:	30 0c       	mov	r12,0
80009506:	fe b0 c9 9d 	rcall	80002840 <_get_interrupt_handler>
8000950a:	58 0c       	cp.w	r12,0
8000950c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009510:	d6 03       	rete

80009512 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009512:	30 1c       	mov	r12,1
80009514:	fe b0 c9 96 	rcall	80002840 <_get_interrupt_handler>
80009518:	58 0c       	cp.w	r12,0
8000951a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000951e:	d6 03       	rete

80009520 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009520:	30 2c       	mov	r12,2
80009522:	fe b0 c9 8f 	rcall	80002840 <_get_interrupt_handler>
80009526:	58 0c       	cp.w	r12,0
80009528:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000952c:	d6 03       	rete

8000952e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000952e:	30 3c       	mov	r12,3
80009530:	fe b0 c9 88 	rcall	80002840 <_get_interrupt_handler>
80009534:	58 0c       	cp.w	r12,0
80009536:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000953a:	d6 03       	rete
8000953c:	d7 03       	nop
8000953e:	d7 03       	nop
80009540:	d7 03       	nop
80009542:	d7 03       	nop
80009544:	d7 03       	nop
80009546:	d7 03       	nop
80009548:	d7 03       	nop
8000954a:	d7 03       	nop
8000954c:	d7 03       	nop
8000954e:	d7 03       	nop
80009550:	d7 03       	nop
80009552:	d7 03       	nop
80009554:	d7 03       	nop
80009556:	d7 03       	nop
80009558:	d7 03       	nop
8000955a:	d7 03       	nop
8000955c:	d7 03       	nop
8000955e:	d7 03       	nop
80009560:	d7 03       	nop
80009562:	d7 03       	nop
80009564:	d7 03       	nop
80009566:	d7 03       	nop
80009568:	d7 03       	nop
8000956a:	d7 03       	nop
8000956c:	d7 03       	nop
8000956e:	d7 03       	nop
80009570:	d7 03       	nop
80009572:	d7 03       	nop
80009574:	d7 03       	nop
80009576:	d7 03       	nop
80009578:	d7 03       	nop
8000957a:	d7 03       	nop
8000957c:	d7 03       	nop
8000957e:	d7 03       	nop
80009580:	d7 03       	nop
80009582:	d7 03       	nop
80009584:	d7 03       	nop
80009586:	d7 03       	nop
80009588:	d7 03       	nop
8000958a:	d7 03       	nop
8000958c:	d7 03       	nop
8000958e:	d7 03       	nop
80009590:	d7 03       	nop
80009592:	d7 03       	nop
80009594:	d7 03       	nop
80009596:	d7 03       	nop
80009598:	d7 03       	nop
8000959a:	d7 03       	nop
8000959c:	d7 03       	nop
8000959e:	d7 03       	nop
800095a0:	d7 03       	nop
800095a2:	d7 03       	nop
800095a4:	d7 03       	nop
800095a6:	d7 03       	nop
800095a8:	d7 03       	nop
800095aa:	d7 03       	nop
800095ac:	d7 03       	nop
800095ae:	d7 03       	nop
800095b0:	d7 03       	nop
800095b2:	d7 03       	nop
800095b4:	d7 03       	nop
800095b6:	d7 03       	nop
800095b8:	d7 03       	nop
800095ba:	d7 03       	nop
800095bc:	d7 03       	nop
800095be:	d7 03       	nop
800095c0:	d7 03       	nop
800095c2:	d7 03       	nop
800095c4:	d7 03       	nop
800095c6:	d7 03       	nop
800095c8:	d7 03       	nop
800095ca:	d7 03       	nop
800095cc:	d7 03       	nop
800095ce:	d7 03       	nop
800095d0:	d7 03       	nop
800095d2:	d7 03       	nop
800095d4:	d7 03       	nop
800095d6:	d7 03       	nop
800095d8:	d7 03       	nop
800095da:	d7 03       	nop
800095dc:	d7 03       	nop
800095de:	d7 03       	nop
800095e0:	d7 03       	nop
800095e2:	d7 03       	nop
800095e4:	d7 03       	nop
800095e6:	d7 03       	nop
800095e8:	d7 03       	nop
800095ea:	d7 03       	nop
800095ec:	d7 03       	nop
800095ee:	d7 03       	nop
800095f0:	d7 03       	nop
800095f2:	d7 03       	nop
800095f4:	d7 03       	nop
800095f6:	d7 03       	nop
800095f8:	d7 03       	nop
800095fa:	d7 03       	nop
800095fc:	d7 03       	nop
800095fe:	d7 03       	nop
