Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jan  7 01:43:21 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/dspic_final/fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

data_in[0]
data_in[10]
data_in[11]
data_in[12]
data_in[13]
data_in[14]
data_in[1]
data_in[2]
data_in[3]
data_in[4]
data_in[5]
data_in[6]
data_in[7]
data_in[8]
data_in[9]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

data_out[0]
data_out[10]
data_out[11]
data_out[12]
data_out[13]
data_out[14]
data_out[15]
data_out[16]
data_out[17]
data_out[18]
data_out[19]
data_out[1]
data_out[2]
data_out[3]
data_out[4]
data_out[5]
data_out[6]
data_out[7]
data_out[8]
data_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.732        0.000                      0                  540        0.152        0.000                      0                  540        4.500        0.000                       0                   556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
Sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Sysclk              8.732        0.000                      0                  540        0.152        0.000                      0                  540        4.500        0.000                       0                   556  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Sysclk                      
(none)                      Sysclk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Sysclk
  To Clock:  Sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[9][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[10][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[9][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[9][14]
                         FDCE                                         r  shift_reg[10][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[10][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[10][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[10][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[11][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[10][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[10][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[10][14]
                         FDCE                                         r  shift_reg[11][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[11][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[11][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[11][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[12][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[11][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[11][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[11][14]
                         FDCE                                         r  shift_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[12][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[12][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[12][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[13][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[12][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[12][14]
                         FDCE                                         r  shift_reg[13][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[13][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[13][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[13][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[14][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[13][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[13][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[13][14]
                         FDCE                                         r  shift_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[14][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[14][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[14][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[15][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[14][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[14][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[14][14]
                         FDCE                                         r  shift_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[15][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[15][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[15][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[16][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[15][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[15][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[15][14]
                         FDCE                                         r  shift_reg[16][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[16][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[16][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[16][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[17][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[16][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[16][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[16][14]
                         FDCE                                         r  shift_reg[17][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[17][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[17][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[17][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[18][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[17][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[17][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[17][14]
                         FDCE                                         r  shift_reg[18][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[18][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[18][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 shift_reg[18][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[19][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Sysclk rise@10.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.478ns (55.069%)  route 0.390ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[18][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[18][14]/Q
                         net (fo=17, unplaced)        0.390     3.324    shift_reg[18][14]
                         FDCE                                         r  shift_reg[19][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[19][14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    shift_reg[19][14]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  8.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][0]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][0]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][0]
                         FDCE                                         r  shift_reg[35][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][10]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][10]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][10]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][10]
                         FDCE                                         r  shift_reg[35][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][10]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][11]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][11]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][11]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][11]
                         FDCE                                         r  shift_reg[35][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][11]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][12]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][12]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][12]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][12]
                         FDCE                                         r  shift_reg[35][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][12]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][13]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][13]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][13]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][13]
                         FDCE                                         r  shift_reg[35][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][13]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][14]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][14]
                         FDCE                                         r  shift_reg[35][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][14]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][1]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][1]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][1]
                         FDCE                                         r  shift_reg[35][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][1]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][2]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][2]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][2]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][2]
                         FDCE                                         r  shift_reg[35][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][2]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][3]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][3]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][3]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][3]
                         FDCE                                         r  shift_reg[35][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][3]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[34][4]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[35][4]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[34][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[34][4]/Q
                         net (fo=1, unplaced)         0.141     0.965    shift_reg[34][4]
                         FDCE                                         r  shift_reg[35][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[35][4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    shift_reg[35][4]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                shift_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                shift_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                shift_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                shift_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                shift_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                shift_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                shift_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                shift_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                shift_reg[0][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                shift_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Sysclk
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.919ns  (logic 12.456ns (65.842%)  route 6.462ns (34.158%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=1 LUT3=4 LUT4=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      4.016     7.750 r  mul[26]/P[12]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_93_[26]
                                                                      r  data_out_OBUF[15]_inst_i_122/I1
                         LUT3 (Prop_lut3_I1_O)        0.153     8.703 r  data_out_OBUF[15]_inst_i_122/O
                         net (fo=2, unplaced)         0.517     9.220    data_out_OBUF[15]_inst_i_122_n_0
                                                                      r  data_out_OBUF[15]_inst_i_125/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     9.551 r  data_out_OBUF[15]_inst_i_125/O
                         net (fo=1, unplaced)         0.000     9.551    data_out_OBUF[15]_inst_i_125_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.927 r  data_out_OBUF[15]_inst_i_118/CO[3]
                         net (fo=1, unplaced)         0.009     9.936    data_out_OBUF[15]_inst_i_118_n_0
                                                                      r  data_out_OBUF[19]_inst_i_273/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.192 r  data_out_OBUF[19]_inst_i_273/O[2]
                         net (fo=2, unplaced)         0.916    11.108    data_out_OBUF[19]_inst_i_273_n_5
                                                                      r  data_out_OBUF[15]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.438 r  data_out_OBUF[15]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.955    data_out_OBUF[15]_inst_i_46_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    12.286 r  data_out_OBUF[15]_inst_i_50/O
                         net (fo=1, unplaced)         0.000    12.286    data_out_OBUF[15]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.662 r  data_out_OBUF[15]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    12.662    data_out_OBUF[15]_inst_i_37_n_0
                                                                      r  data_out_OBUF[19]_inst_i_77/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.999 r  data_out_OBUF[19]_inst_i_77/O[1]
                         net (fo=2, unplaced)         0.622    13.621    data_out_OBUF[19]_inst_i_77_n_6
                                                                      r  data_out_OBUF[15]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.953 r  data_out_OBUF[15]_inst_i_14/O
                         net (fo=2, unplaced)         0.368    14.321    data_out_OBUF[15]_inst_i_14_n_0
                                                                      r  data_out_OBUF[15]_inst_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    14.669 r  data_out_OBUF[15]_inst_i_18/O
                         net (fo=1, unplaced)         0.000    14.669    data_out_OBUF[15]_inst_i_18_n_0
                                                                      r  data_out_OBUF[15]_inst_i_10/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.049 r  data_out_OBUF[15]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    15.049    data_out_OBUF[15]_inst_i_10_n_0
                                                                      r  data_out_OBUF[19]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.380 r  data_out_OBUF[19]_inst_i_12/O[3]
                         net (fo=2, unplaced)         0.629    16.009    data_out_OBUF[19]_inst_i_12_n_4
                                                                      r  data_out_OBUF[19]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    16.311 r  data_out_OBUF[19]_inst_i_4/O
                         net (fo=2, unplaced)         0.485    16.796    data_out_OBUF[19]_inst_i_4_n_0
                                                                      r  data_out_OBUF[19]_inst_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    17.151 r  data_out_OBUF[19]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    17.151    data_out_OBUF[19]_inst_i_8_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    17.759 r  data_out_OBUF[19]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    18.559    data_out_OBUF[19]
                                                                      r  data_out_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    21.375 r  data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    21.375    data_out[19]
                                                                      r  data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.851ns  (logic 12.388ns (65.719%)  route 6.462ns (34.281%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=1 LUT3=4 LUT4=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      4.016     7.750 r  mul[26]/P[12]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_93_[26]
                                                                      r  data_out_OBUF[15]_inst_i_122/I1
                         LUT3 (Prop_lut3_I1_O)        0.153     8.703 r  data_out_OBUF[15]_inst_i_122/O
                         net (fo=2, unplaced)         0.517     9.220    data_out_OBUF[15]_inst_i_122_n_0
                                                                      r  data_out_OBUF[15]_inst_i_125/I3
                         LUT4 (Prop_lut4_I3_O)        0.331     9.551 r  data_out_OBUF[15]_inst_i_125/O
                         net (fo=1, unplaced)         0.000     9.551    data_out_OBUF[15]_inst_i_125_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.927 r  data_out_OBUF[15]_inst_i_118/CO[3]
                         net (fo=1, unplaced)         0.009     9.936    data_out_OBUF[15]_inst_i_118_n_0
                                                                      r  data_out_OBUF[19]_inst_i_273/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.192 r  data_out_OBUF[19]_inst_i_273/O[2]
                         net (fo=2, unplaced)         0.916    11.108    data_out_OBUF[19]_inst_i_273_n_5
                                                                      r  data_out_OBUF[15]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.438 r  data_out_OBUF[15]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.955    data_out_OBUF[15]_inst_i_46_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    12.286 r  data_out_OBUF[15]_inst_i_50/O
                         net (fo=1, unplaced)         0.000    12.286    data_out_OBUF[15]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.662 r  data_out_OBUF[15]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    12.662    data_out_OBUF[15]_inst_i_37_n_0
                                                                      r  data_out_OBUF[19]_inst_i_77/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.999 r  data_out_OBUF[19]_inst_i_77/O[1]
                         net (fo=2, unplaced)         0.622    13.621    data_out_OBUF[19]_inst_i_77_n_6
                                                                      r  data_out_OBUF[15]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.953 r  data_out_OBUF[15]_inst_i_14/O
                         net (fo=2, unplaced)         0.368    14.321    data_out_OBUF[15]_inst_i_14_n_0
                                                                      r  data_out_OBUF[15]_inst_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    14.669 r  data_out_OBUF[15]_inst_i_18/O
                         net (fo=1, unplaced)         0.000    14.669    data_out_OBUF[15]_inst_i_18_n_0
                                                                      r  data_out_OBUF[15]_inst_i_10/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.049 r  data_out_OBUF[15]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    15.049    data_out_OBUF[15]_inst_i_10_n_0
                                                                      r  data_out_OBUF[19]_inst_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.380 r  data_out_OBUF[19]_inst_i_12/O[3]
                         net (fo=2, unplaced)         0.629    16.009    data_out_OBUF[19]_inst_i_12_n_4
                                                                      r  data_out_OBUF[19]_inst_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    16.311 r  data_out_OBUF[19]_inst_i_4/O
                         net (fo=2, unplaced)         0.485    16.796    data_out_OBUF[19]_inst_i_4_n_0
                                                                      r  data_out_OBUF[19]_inst_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    17.151 r  data_out_OBUF[19]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    17.151    data_out_OBUF[19]_inst_i_8_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.695 r  data_out_OBUF[19]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    18.495    data_out_OBUF[18]
                                                                      r  data_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    21.307 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    21.307    data_out[18]
                                                                      r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.840ns  (logic 12.499ns (66.347%)  route 6.340ns (33.653%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT3=4 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      4.016     7.750 r  mul[26]/P[10]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_95_[26]
                                                                      r  data_out_OBUF[15]_inst_i_124/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     8.700 r  data_out_OBUF[15]_inst_i_124/O
                         net (fo=2, unplaced)         0.395     9.095    data_out_OBUF[15]_inst_i_124_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     9.865 r  data_out_OBUF[15]_inst_i_118/O[2]
                         net (fo=2, unplaced)         0.916    10.781    data_out_OBUF[15]_inst_i_118_n_5
                                                                      r  data_out_OBUF[11]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.111 r  data_out_OBUF[11]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.628    data_out_OBUF[11]_inst_i_46_n_0
                                                                      r  data_out_OBUF[11]_inst_i_49/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    11.959 r  data_out_OBUF[11]_inst_i_49/O
                         net (fo=1, unplaced)         0.000    11.959    data_out_OBUF[11]_inst_i_49_n_0
                                                                      r  data_out_OBUF[11]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.335 r  data_out_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.009    12.344    data_out_OBUF[11]_inst_i_37_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.681 r  data_out_OBUF[15]_inst_i_37/O[1]
                         net (fo=2, unplaced)         0.622    13.303    data_out_OBUF[15]_inst_i_37_n_6
                                                                      r  data_out_OBUF[11]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.635 r  data_out_OBUF[11]_inst_i_14/O
                         net (fo=2, unplaced)         0.368    14.003    data_out_OBUF[11]_inst_i_14_n_0
                                                                      r  data_out_OBUF[11]_inst_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    14.351 r  data_out_OBUF[11]_inst_i_18/O
                         net (fo=1, unplaced)         0.000    14.351    data_out_OBUF[11]_inst_i_18_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.731 r  data_out_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    14.731    data_out_OBUF[11]_inst_i_10_n_0
                                                                      r  data_out_OBUF[15]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.062 r  data_out_OBUF[15]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.691    data_out_OBUF[15]_inst_i_10_n_4
                                                                      r  data_out_OBUF[15]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.993 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.485    16.478    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    16.833 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.833    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.346 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    17.346    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.683 r  data_out_OBUF[19]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    18.483    data_out_OBUF[17]
                                                                      r  data_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    21.296 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    21.296    data_out[17]
                                                                      r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.731ns  (logic 12.390ns (66.151%)  route 6.340ns (33.849%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT3=4 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      4.016     7.750 r  mul[26]/P[10]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_95_[26]
                                                                      r  data_out_OBUF[15]_inst_i_124/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     8.700 r  data_out_OBUF[15]_inst_i_124/O
                         net (fo=2, unplaced)         0.395     9.095    data_out_OBUF[15]_inst_i_124_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     9.865 r  data_out_OBUF[15]_inst_i_118/O[2]
                         net (fo=2, unplaced)         0.916    10.781    data_out_OBUF[15]_inst_i_118_n_5
                                                                      r  data_out_OBUF[11]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.111 r  data_out_OBUF[11]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.628    data_out_OBUF[11]_inst_i_46_n_0
                                                                      r  data_out_OBUF[11]_inst_i_49/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    11.959 r  data_out_OBUF[11]_inst_i_49/O
                         net (fo=1, unplaced)         0.000    11.959    data_out_OBUF[11]_inst_i_49_n_0
                                                                      r  data_out_OBUF[11]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.335 r  data_out_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.009    12.344    data_out_OBUF[11]_inst_i_37_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.681 r  data_out_OBUF[15]_inst_i_37/O[1]
                         net (fo=2, unplaced)         0.622    13.303    data_out_OBUF[15]_inst_i_37_n_6
                                                                      r  data_out_OBUF[11]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.635 r  data_out_OBUF[11]_inst_i_14/O
                         net (fo=2, unplaced)         0.368    14.003    data_out_OBUF[11]_inst_i_14_n_0
                                                                      r  data_out_OBUF[11]_inst_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    14.351 r  data_out_OBUF[11]_inst_i_18/O
                         net (fo=1, unplaced)         0.000    14.351    data_out_OBUF[11]_inst_i_18_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.731 r  data_out_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    14.731    data_out_OBUF[11]_inst_i_10_n_0
                                                                      r  data_out_OBUF[15]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.062 r  data_out_OBUF[15]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.691    data_out_OBUF[15]_inst_i_10_n_4
                                                                      r  data_out_OBUF[15]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.993 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.485    16.478    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    16.833 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.833    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.346 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    17.346    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.578 r  data_out_OBUF[19]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    18.378    data_out_OBUF[16]
                                                                      r  data_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    21.187 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000    21.187    data_out[16]
                                                                      r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.601ns  (logic 12.260ns (65.914%)  route 6.340ns (34.086%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT3=4 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      4.016     7.750 r  mul[26]/P[10]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_95_[26]
                                                                      r  data_out_OBUF[15]_inst_i_124/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     8.700 r  data_out_OBUF[15]_inst_i_124/O
                         net (fo=2, unplaced)         0.395     9.095    data_out_OBUF[15]_inst_i_124_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     9.865 r  data_out_OBUF[15]_inst_i_118/O[2]
                         net (fo=2, unplaced)         0.916    10.781    data_out_OBUF[15]_inst_i_118_n_5
                                                                      r  data_out_OBUF[11]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.111 r  data_out_OBUF[11]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.628    data_out_OBUF[11]_inst_i_46_n_0
                                                                      r  data_out_OBUF[11]_inst_i_49/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    11.959 r  data_out_OBUF[11]_inst_i_49/O
                         net (fo=1, unplaced)         0.000    11.959    data_out_OBUF[11]_inst_i_49_n_0
                                                                      r  data_out_OBUF[11]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.335 r  data_out_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.009    12.344    data_out_OBUF[11]_inst_i_37_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.681 r  data_out_OBUF[15]_inst_i_37/O[1]
                         net (fo=2, unplaced)         0.622    13.303    data_out_OBUF[15]_inst_i_37_n_6
                                                                      r  data_out_OBUF[11]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.635 r  data_out_OBUF[11]_inst_i_14/O
                         net (fo=2, unplaced)         0.368    14.003    data_out_OBUF[11]_inst_i_14_n_0
                                                                      r  data_out_OBUF[11]_inst_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    14.351 r  data_out_OBUF[11]_inst_i_18/O
                         net (fo=1, unplaced)         0.000    14.351    data_out_OBUF[11]_inst_i_18_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.731 r  data_out_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    14.731    data_out_OBUF[11]_inst_i_10_n_0
                                                                      r  data_out_OBUF[15]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.062 r  data_out_OBUF[15]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.691    data_out_OBUF[15]_inst_i_10_n_4
                                                                      r  data_out_OBUF[15]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.993 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.485    16.478    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    16.833 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.833    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    17.441 r  data_out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    18.241    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    21.057 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    21.057    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.533ns  (logic 12.192ns (65.789%)  route 6.340ns (34.211%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT3=4 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      4.016     7.750 r  mul[26]/P[10]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_95_[26]
                                                                      r  data_out_OBUF[15]_inst_i_124/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     8.700 r  data_out_OBUF[15]_inst_i_124/O
                         net (fo=2, unplaced)         0.395     9.095    data_out_OBUF[15]_inst_i_124_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     9.865 r  data_out_OBUF[15]_inst_i_118/O[2]
                         net (fo=2, unplaced)         0.916    10.781    data_out_OBUF[15]_inst_i_118_n_5
                                                                      r  data_out_OBUF[11]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.111 r  data_out_OBUF[11]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.628    data_out_OBUF[11]_inst_i_46_n_0
                                                                      r  data_out_OBUF[11]_inst_i_49/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    11.959 r  data_out_OBUF[11]_inst_i_49/O
                         net (fo=1, unplaced)         0.000    11.959    data_out_OBUF[11]_inst_i_49_n_0
                                                                      r  data_out_OBUF[11]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.335 r  data_out_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.009    12.344    data_out_OBUF[11]_inst_i_37_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.681 r  data_out_OBUF[15]_inst_i_37/O[1]
                         net (fo=2, unplaced)         0.622    13.303    data_out_OBUF[15]_inst_i_37_n_6
                                                                      r  data_out_OBUF[11]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.635 r  data_out_OBUF[11]_inst_i_14/O
                         net (fo=2, unplaced)         0.368    14.003    data_out_OBUF[11]_inst_i_14_n_0
                                                                      r  data_out_OBUF[11]_inst_i_18/I3
                         LUT4 (Prop_lut4_I3_O)        0.348    14.351 r  data_out_OBUF[11]_inst_i_18/O
                         net (fo=1, unplaced)         0.000    14.351    data_out_OBUF[11]_inst_i_18_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.731 r  data_out_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    14.731    data_out_OBUF[11]_inst_i_10_n_0
                                                                      r  data_out_OBUF[15]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.062 r  data_out_OBUF[15]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.691    data_out_OBUF[15]_inst_i_10_n_4
                                                                      r  data_out_OBUF[15]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.993 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.485    16.478    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    16.833 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.833    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.377 r  data_out_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    18.177    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    20.989 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.989    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.496ns  (logic 12.127ns (65.569%)  route 6.368ns (34.431%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT3=4 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      4.016     7.750 r  mul[26]/P[10]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_95_[26]
                                                                      r  data_out_OBUF[15]_inst_i_124/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     8.700 r  data_out_OBUF[15]_inst_i_124/O
                         net (fo=2, unplaced)         0.395     9.095    data_out_OBUF[15]_inst_i_124_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     9.865 r  data_out_OBUF[15]_inst_i_118/O[2]
                         net (fo=2, unplaced)         0.916    10.781    data_out_OBUF[15]_inst_i_118_n_5
                                                                      r  data_out_OBUF[11]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.111 r  data_out_OBUF[11]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.628    data_out_OBUF[11]_inst_i_46_n_0
                                                                      r  data_out_OBUF[11]_inst_i_49/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    11.959 r  data_out_OBUF[11]_inst_i_49/O
                         net (fo=1, unplaced)         0.000    11.959    data_out_OBUF[11]_inst_i_49_n_0
                                                                      r  data_out_OBUF[11]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.335 r  data_out_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.009    12.344    data_out_OBUF[11]_inst_i_37_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.681 r  data_out_OBUF[15]_inst_i_37/O[1]
                         net (fo=2, unplaced)         0.622    13.303    data_out_OBUF[15]_inst_i_37_n_6
                                                                      r  data_out_OBUF[11]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.635 r  data_out_OBUF[11]_inst_i_14/O
                         net (fo=2, unplaced)         0.396    14.031    data_out_OBUF[11]_inst_i_14_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.687    14.718 r  data_out_OBUF[11]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.347    data_out_OBUF[11]_inst_i_10_n_4
                                                                      r  data_out_OBUF[11]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.649 r  data_out_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.485    16.134    data_out_OBUF[11]_inst_i_5_n_0
                                                                      r  data_out_OBUF[11]_inst_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    16.489 r  data_out_OBUF[11]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.489    data_out_OBUF[11]_inst_i_9_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.002 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    17.002    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.339 r  data_out_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    18.139    data_out_OBUF[13]
                                                                      r  data_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    20.952 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    20.952    data_out[13]
                                                                      r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.387ns  (logic 12.018ns (65.365%)  route 6.368ns (34.635%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT3=4 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      4.016     7.750 r  mul[26]/P[10]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_95_[26]
                                                                      r  data_out_OBUF[15]_inst_i_124/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     8.700 r  data_out_OBUF[15]_inst_i_124/O
                         net (fo=2, unplaced)         0.395     9.095    data_out_OBUF[15]_inst_i_124_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     9.865 r  data_out_OBUF[15]_inst_i_118/O[2]
                         net (fo=2, unplaced)         0.916    10.781    data_out_OBUF[15]_inst_i_118_n_5
                                                                      r  data_out_OBUF[11]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.111 r  data_out_OBUF[11]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.628    data_out_OBUF[11]_inst_i_46_n_0
                                                                      r  data_out_OBUF[11]_inst_i_49/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    11.959 r  data_out_OBUF[11]_inst_i_49/O
                         net (fo=1, unplaced)         0.000    11.959    data_out_OBUF[11]_inst_i_49_n_0
                                                                      r  data_out_OBUF[11]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.335 r  data_out_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.009    12.344    data_out_OBUF[11]_inst_i_37_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.681 r  data_out_OBUF[15]_inst_i_37/O[1]
                         net (fo=2, unplaced)         0.622    13.303    data_out_OBUF[15]_inst_i_37_n_6
                                                                      r  data_out_OBUF[11]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.635 r  data_out_OBUF[11]_inst_i_14/O
                         net (fo=2, unplaced)         0.396    14.031    data_out_OBUF[11]_inst_i_14_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.687    14.718 r  data_out_OBUF[11]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.347    data_out_OBUF[11]_inst_i_10_n_4
                                                                      r  data_out_OBUF[11]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.649 r  data_out_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.485    16.134    data_out_OBUF[11]_inst_i_5_n_0
                                                                      r  data_out_OBUF[11]_inst_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    16.489 r  data_out_OBUF[11]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.489    data_out_OBUF[11]_inst_i_9_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.002 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    17.002    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.234 r  data_out_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    18.034    data_out_OBUF[12]
                                                                      r  data_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    20.843 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    20.843    data_out[12]
                                                                      r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.257ns  (logic 11.888ns (65.119%)  route 6.368ns (34.881%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      4.016     7.750 r  mul[26]/P[10]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_95_[26]
                                                                      r  data_out_OBUF[15]_inst_i_124/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     8.700 r  data_out_OBUF[15]_inst_i_124/O
                         net (fo=2, unplaced)         0.395     9.095    data_out_OBUF[15]_inst_i_124_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     9.865 r  data_out_OBUF[15]_inst_i_118/O[2]
                         net (fo=2, unplaced)         0.916    10.781    data_out_OBUF[15]_inst_i_118_n_5
                                                                      r  data_out_OBUF[11]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.111 r  data_out_OBUF[11]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.628    data_out_OBUF[11]_inst_i_46_n_0
                                                                      r  data_out_OBUF[11]_inst_i_49/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    11.959 r  data_out_OBUF[11]_inst_i_49/O
                         net (fo=1, unplaced)         0.000    11.959    data_out_OBUF[11]_inst_i_49_n_0
                                                                      r  data_out_OBUF[11]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.335 r  data_out_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.009    12.344    data_out_OBUF[11]_inst_i_37_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.681 r  data_out_OBUF[15]_inst_i_37/O[1]
                         net (fo=2, unplaced)         0.622    13.303    data_out_OBUF[15]_inst_i_37_n_6
                                                                      r  data_out_OBUF[11]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.635 r  data_out_OBUF[11]_inst_i_14/O
                         net (fo=2, unplaced)         0.396    14.031    data_out_OBUF[11]_inst_i_14_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.687    14.718 r  data_out_OBUF[11]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.347    data_out_OBUF[11]_inst_i_10_n_4
                                                                      r  data_out_OBUF[11]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.649 r  data_out_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.485    16.134    data_out_OBUF[11]_inst_i_5_n_0
                                                                      r  data_out_OBUF[11]_inst_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    16.489 r  data_out_OBUF[11]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.489    data_out_OBUF[11]_inst_i_9_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    17.097 r  data_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    17.897    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    20.713 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    20.713    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[26][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.189ns  (logic 11.820ns (64.988%)  route 6.368ns (35.012%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT3=4 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[26][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  shift_reg[26][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    shift_reg[26][14]
                                                                      r  mul[26]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      4.016     7.750 r  mul[26]/P[10]
                         net (fo=2, unplaced)         0.800     8.550    mul_n_95_[26]
                                                                      r  data_out_OBUF[15]_inst_i_124/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     8.700 r  data_out_OBUF[15]_inst_i_124/O
                         net (fo=2, unplaced)         0.395     9.095    data_out_OBUF[15]_inst_i_124_n_0
                                                                      r  data_out_OBUF[15]_inst_i_118/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     9.865 r  data_out_OBUF[15]_inst_i_118/O[2]
                         net (fo=2, unplaced)         0.916    10.781    data_out_OBUF[15]_inst_i_118_n_5
                                                                      r  data_out_OBUF[11]_inst_i_46/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    11.111 r  data_out_OBUF[11]_inst_i_46/O
                         net (fo=2, unplaced)         0.517    11.628    data_out_OBUF[11]_inst_i_46_n_0
                                                                      r  data_out_OBUF[11]_inst_i_49/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    11.959 r  data_out_OBUF[11]_inst_i_49/O
                         net (fo=1, unplaced)         0.000    11.959    data_out_OBUF[11]_inst_i_49_n_0
                                                                      r  data_out_OBUF[11]_inst_i_37/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.335 r  data_out_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, unplaced)         0.009    12.344    data_out_OBUF[11]_inst_i_37_n_0
                                                                      r  data_out_OBUF[15]_inst_i_37/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.681 r  data_out_OBUF[15]_inst_i_37/O[1]
                         net (fo=2, unplaced)         0.622    13.303    data_out_OBUF[15]_inst_i_37_n_6
                                                                      r  data_out_OBUF[11]_inst_i_14/I0
                         LUT3 (Prop_lut3_I0_O)        0.332    13.635 r  data_out_OBUF[11]_inst_i_14/O
                         net (fo=2, unplaced)         0.396    14.031    data_out_OBUF[11]_inst_i_14_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.687    14.718 r  data_out_OBUF[11]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.629    15.347    data_out_OBUF[11]_inst_i_10_n_4
                                                                      r  data_out_OBUF[11]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302    15.649 r  data_out_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.485    16.134    data_out_OBUF[11]_inst_i_5_n_0
                                                                      r  data_out_OBUF[11]_inst_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    16.489 r  data_out_OBUF[11]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.489    data_out_OBUF[11]_inst_i_9_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    17.033 r  data_out_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    17.833    data_out_OBUF[10]
                                                                      r  data_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    20.645 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.645    data_out[10]
                                                                      r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.771ns  (logic 2.488ns (65.984%)  route 1.283ns (34.016%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[3][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[3][14]
                                                                      r  mul[3]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      0.663     1.825 r  mul[3]/P[10]
                         net (fo=2, unplaced)         0.337     2.162    mul_n_95_[3]
                                                                      r  data_out_OBUF[11]_inst_i_59/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.207 r  data_out_OBUF[11]_inst_i_59/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[11]_inst_i_59_n_0
                                                                      r  data_out_OBUF[11]_inst_i_38/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.277 r  data_out_OBUF[11]_inst_i_38/O[0]
                         net (fo=2, unplaced)         0.136     2.412    data_out_OBUF[11]_inst_i_38_n_7
                                                                      r  data_out_OBUF[7]_inst_i_19/I1
                         LUT3 (Prop_lut3_I1_O)        0.105     2.517 r  data_out_OBUF[7]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     2.517    data_out_OBUF[7]_inst_i_19_n_0
                                                                      r  data_out_OBUF[7]_inst_i_10/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.587 r  data_out_OBUF[7]_inst_i_10/O[0]
                         net (fo=2, unplaced)         0.136     2.723    data_out_OBUF[7]_inst_i_10_n_7
                                                                      r  data_out_OBUF[3]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.828 r  data_out_OBUF[3]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     2.828    data_out_OBUF[3]_inst_i_8_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.898 r  data_out_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.337     3.235    data_out_OBUF[0]
                                                                      r  data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     4.449 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.449    data_out[0]
                                                                      r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 2.523ns (66.297%)  route 1.283ns (33.703%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[3][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[3][14]
                                                                      r  mul[3]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      0.663     1.825 r  mul[3]/P[10]
                         net (fo=2, unplaced)         0.337     2.162    mul_n_95_[3]
                                                                      r  data_out_OBUF[11]_inst_i_59/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.207 r  data_out_OBUF[11]_inst_i_59/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[11]_inst_i_59_n_0
                                                                      r  data_out_OBUF[11]_inst_i_38/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.277 r  data_out_OBUF[11]_inst_i_38/O[0]
                         net (fo=2, unplaced)         0.136     2.412    data_out_OBUF[11]_inst_i_38_n_7
                                                                      r  data_out_OBUF[7]_inst_i_19/I1
                         LUT3 (Prop_lut3_I1_O)        0.105     2.517 r  data_out_OBUF[7]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     2.517    data_out_OBUF[7]_inst_i_19_n_0
                                                                      r  data_out_OBUF[7]_inst_i_10/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.587 r  data_out_OBUF[7]_inst_i_10/O[0]
                         net (fo=2, unplaced)         0.136     2.723    data_out_OBUF[7]_inst_i_10_n_7
                                                                      r  data_out_OBUF[3]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.828 r  data_out_OBUF[3]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     2.828    data_out_OBUF[3]_inst_i_8_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.933 r  data_out_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     3.270    data_out_OBUF[1]
                                                                      r  data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     4.484 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.484    data_out[1]
                                                                      r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.847ns  (logic 2.564ns (66.656%)  route 1.283ns (33.344%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[3][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[3][14]
                                                                      r  mul[3]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      0.663     1.825 r  mul[3]/P[10]
                         net (fo=2, unplaced)         0.337     2.162    mul_n_95_[3]
                                                                      r  data_out_OBUF[11]_inst_i_59/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.207 r  data_out_OBUF[11]_inst_i_59/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[11]_inst_i_59_n_0
                                                                      r  data_out_OBUF[11]_inst_i_38/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.277 r  data_out_OBUF[11]_inst_i_38/O[0]
                         net (fo=2, unplaced)         0.136     2.412    data_out_OBUF[11]_inst_i_38_n_7
                                                                      r  data_out_OBUF[7]_inst_i_19/I1
                         LUT3 (Prop_lut3_I1_O)        0.105     2.517 r  data_out_OBUF[7]_inst_i_19/O
                         net (fo=1, unplaced)         0.000     2.517    data_out_OBUF[7]_inst_i_19_n_0
                                                                      r  data_out_OBUF[7]_inst_i_10/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.587 r  data_out_OBUF[7]_inst_i_10/O[0]
                         net (fo=2, unplaced)         0.136     2.723    data_out_OBUF[7]_inst_i_10_n_7
                                                                      r  data_out_OBUF[3]_inst_i_8/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     2.828 r  data_out_OBUF[3]_inst_i_8/O
                         net (fo=1, unplaced)         0.000     2.828    data_out_OBUF[3]_inst_i_8_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.973 r  data_out_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     3.310    data_out_OBUF[2]
                                                                      r  data_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     4.525 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.525    data_out[2]
                                                                      r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.857ns  (logic 2.480ns (64.312%)  route 1.376ns (35.688%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[3][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[3][14]
                                                                      r  mul[3]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[20])
                                                      0.663     1.825 r  mul[3]/P[20]
                         net (fo=2, unplaced)         0.337     2.162    mul_n_85_[3]
                                                                      r  data_out_OBUF[19]_inst_i_202/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     2.207 r  data_out_OBUF[19]_inst_i_202/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[19]_inst_i_202_n_0
                                                                      r  data_out_OBUF[19]_inst_i_78/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.272 r  data_out_OBUF[19]_inst_i_78/O[2]
                         net (fo=2, unplaced)         0.183     2.454    data_out_OBUF[19]_inst_i_78_n_5
                                                                      r  data_out_OBUF[15]_inst_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.108     2.562 r  data_out_OBUF[15]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     2.562    data_out_OBUF[15]_inst_i_18_n_0
                                                                      r  data_out_OBUF[15]_inst_i_10/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.627 r  data_out_OBUF[15]_inst_i_10/O[2]
                         net (fo=2, unplaced)         0.183     2.810    data_out_OBUF[15]_inst_i_10_n_5
                                                                      r  data_out_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.108     2.918 r  data_out_OBUF[11]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     2.918    data_out_OBUF[11]_inst_i_7_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.983 r  data_out_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     3.320    data_out_OBUF[10]
                                                                      r  data_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     4.534 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.534    data_out[10]
                                                                      r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.857ns  (logic 2.480ns (64.312%)  route 1.376ns (35.688%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[1][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[1][14]
                                                                      r  mul[1]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[23])
                                                      0.663     1.825 r  mul[1]/P[23]
                         net (fo=2, unplaced)         0.337     2.162    p_0_in0
                                                                      r  data_out_OBUF[19]_inst_i_89/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     2.207 r  data_out_OBUF[19]_inst_i_89/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[19]_inst_i_89_n_0
                                                                      r  data_out_OBUF[19]_inst_i_60/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.272 r  data_out_OBUF[19]_inst_i_60/O[2]
                         net (fo=2, unplaced)         0.183     2.454    data_out_OBUF[19]_inst_i_60_n_5
                                                                      r  data_out_OBUF[19]_inst_i_41/I1
                         LUT4 (Prop_lut4_I1_O)        0.108     2.562 r  data_out_OBUF[19]_inst_i_41/O
                         net (fo=1, unplaced)         0.000     2.562    data_out_OBUF[19]_inst_i_41_n_0
                                                                      r  data_out_OBUF[19]_inst_i_12/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.627 r  data_out_OBUF[19]_inst_i_12/O[2]
                         net (fo=2, unplaced)         0.183     2.810    data_out_OBUF[19]_inst_i_12_n_5
                                                                      r  data_out_OBUF[15]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.108     2.918 r  data_out_OBUF[15]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     2.918    data_out_OBUF[15]_inst_i_7_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.983 r  data_out_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     3.320    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     4.534 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.534    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.857ns  (logic 2.480ns (64.312%)  route 1.376ns (35.688%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[3][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[3][14]
                                                                      r  mul[3]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[16])
                                                      0.663     1.825 r  mul[3]/P[16]
                         net (fo=2, unplaced)         0.337     2.162    mul_n_89_[3]
                                                                      r  data_out_OBUF[15]_inst_i_59/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     2.207 r  data_out_OBUF[15]_inst_i_59/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[15]_inst_i_59_n_0
                                                                      r  data_out_OBUF[15]_inst_i_38/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.272 r  data_out_OBUF[15]_inst_i_38/O[2]
                         net (fo=2, unplaced)         0.183     2.454    data_out_OBUF[15]_inst_i_38_n_5
                                                                      r  data_out_OBUF[11]_inst_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.108     2.562 r  data_out_OBUF[11]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     2.562    data_out_OBUF[11]_inst_i_18_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.627 r  data_out_OBUF[11]_inst_i_10/O[2]
                         net (fo=2, unplaced)         0.183     2.810    data_out_OBUF[11]_inst_i_10_n_5
                                                                      r  data_out_OBUF[7]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.108     2.918 r  data_out_OBUF[7]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     2.918    data_out_OBUF[7]_inst_i_7_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.983 r  data_out_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     3.320    data_out_OBUF[6]
                                                                      r  data_out_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     4.534 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.534    data_out[6]
                                                                      r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.861ns  (logic 2.485ns (64.373%)  route 1.375ns (35.627%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[3][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[3][14]
                                                                      r  mul[3]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[21])
                                                      0.663     1.825 r  mul[3]/P[21]
                         net (fo=2, unplaced)         0.337     2.162    mul_n_84_[3]
                                                                      r  data_out_OBUF[19]_inst_i_201/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     2.207 r  data_out_OBUF[19]_inst_i_201/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[19]_inst_i_201_n_0
                                                                      r  data_out_OBUF[19]_inst_i_78/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.271 r  data_out_OBUF[19]_inst_i_78/O[3]
                         net (fo=2, unplaced)         0.182     2.453    data_out_OBUF[19]_inst_i_78_n_4
                                                                      r  data_out_OBUF[15]_inst_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.111     2.564 r  data_out_OBUF[15]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.564    data_out_OBUF[15]_inst_i_17_n_0
                                                                      r  data_out_OBUF[15]_inst_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.628 r  data_out_OBUF[15]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.182     2.810    data_out_OBUF[15]_inst_i_10_n_4
                                                                      r  data_out_OBUF[11]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.111     2.921 r  data_out_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     2.921    data_out_OBUF[11]_inst_i_6_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.985 r  data_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     3.322    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     4.538 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.538    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.861ns  (logic 2.485ns (64.373%)  route 1.375ns (35.627%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[3][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[3][14]
                                                                      r  mul[3]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[13])
                                                      0.663     1.825 r  mul[3]/P[13]
                         net (fo=2, unplaced)         0.337     2.162    mul_n_92_[3]
                                                                      r  data_out_OBUF[11]_inst_i_56/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     2.207 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_38/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.271 r  data_out_OBUF[11]_inst_i_38/O[3]
                         net (fo=2, unplaced)         0.182     2.453    data_out_OBUF[11]_inst_i_38_n_4
                                                                      r  data_out_OBUF[7]_inst_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.111     2.564 r  data_out_OBUF[7]_inst_i_16/O
                         net (fo=1, unplaced)         0.000     2.564    data_out_OBUF[7]_inst_i_16_n_0
                                                                      r  data_out_OBUF[7]_inst_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.628 r  data_out_OBUF[7]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.182     2.810    data_out_OBUF[7]_inst_i_10_n_4
                                                                      r  data_out_OBUF[3]_inst_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.111     2.921 r  data_out_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     2.921    data_out_OBUF[3]_inst_i_5_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.985 r  data_out_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     3.322    data_out_OBUF[3]
                                                                      r  data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     4.538 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.538    data_out[3]
                                                                      r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.861ns  (logic 2.485ns (64.373%)  route 1.375ns (35.627%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[3][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[3][14]
                                                                      r  mul[3]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[17])
                                                      0.663     1.825 r  mul[3]/P[17]
                         net (fo=2, unplaced)         0.337     2.162    mul_n_88_[3]
                                                                      r  data_out_OBUF[15]_inst_i_58/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     2.207 r  data_out_OBUF[15]_inst_i_58/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[15]_inst_i_58_n_0
                                                                      r  data_out_OBUF[15]_inst_i_38/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.271 r  data_out_OBUF[15]_inst_i_38/O[3]
                         net (fo=2, unplaced)         0.182     2.453    data_out_OBUF[15]_inst_i_38_n_4
                                                                      r  data_out_OBUF[11]_inst_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.111     2.564 r  data_out_OBUF[11]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.564    data_out_OBUF[11]_inst_i_17_n_0
                                                                      r  data_out_OBUF[11]_inst_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.628 r  data_out_OBUF[11]_inst_i_10/O[3]
                         net (fo=2, unplaced)         0.182     2.810    data_out_OBUF[11]_inst_i_10_n_4
                                                                      r  data_out_OBUF[7]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.111     2.921 r  data_out_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     2.921    data_out_OBUF[7]_inst_i_6_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.985 r  data_out_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     3.322    data_out_OBUF[7]
                                                                      r  data_out_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     4.538 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.538    data_out[7]
                                                                      r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.895ns  (logic 2.518ns (64.660%)  route 1.376ns (35.340%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  shift_reg[1][14]/Q
                         net (fo=17, unplaced)        0.337     1.162    shift_reg[1][14]
                                                                      r  mul[1]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[23])
                                                      0.663     1.825 r  mul[1]/P[23]
                         net (fo=2, unplaced)         0.337     2.162    p_0_in0
                                                                      r  data_out_OBUF[19]_inst_i_89/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     2.207 r  data_out_OBUF[19]_inst_i_89/O
                         net (fo=1, unplaced)         0.000     2.207    data_out_OBUF[19]_inst_i_89_n_0
                                                                      r  data_out_OBUF[19]_inst_i_60/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.272 r  data_out_OBUF[19]_inst_i_60/O[2]
                         net (fo=2, unplaced)         0.183     2.454    data_out_OBUF[19]_inst_i_60_n_5
                                                                      r  data_out_OBUF[19]_inst_i_41/I1
                         LUT4 (Prop_lut4_I1_O)        0.108     2.562 r  data_out_OBUF[19]_inst_i_41/O
                         net (fo=1, unplaced)         0.000     2.562    data_out_OBUF[19]_inst_i_41_n_0
                                                                      r  data_out_OBUF[19]_inst_i_12/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.627 r  data_out_OBUF[19]_inst_i_12/O[2]
                         net (fo=2, unplaced)         0.183     2.810    data_out_OBUF[19]_inst_i_12_n_5
                                                                      r  data_out_OBUF[15]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.108     2.918 r  data_out_OBUF[15]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     2.918    data_out_OBUF[15]_inst_i_7_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     3.019 r  data_out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     3.356    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     4.572 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.572    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Sysclk

Max Delay           570 Endpoints
Min Delay           570 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][0]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][10]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][11]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][12]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][13]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][14]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][1]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][2]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][3]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg[0][4]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  shift[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  shift[0][14]_i_1/O
                         net (fo=555, unplaced)       0.916     2.811    shift[0][14]_i_1_n_0
                         FDCE                                         f  shift_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            shift_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
                                                                      r  data_in_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[0]
                         FDCE                                         r  shift_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][0]/C

Slack:                    inf
  Source:                 data_in[10]
                            (input port)
  Destination:            shift_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    data_in[10]
                                                                      r  data_in_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[10]
                         FDCE                                         r  shift_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][10]/C

Slack:                    inf
  Source:                 data_in[11]
                            (input port)
  Destination:            shift_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    data_in[11]
                                                                      r  data_in_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[11]
                         FDCE                                         r  shift_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][11]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            shift_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
                                                                      r  data_in_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[12]
                         FDCE                                         r  shift_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][12]/C

Slack:                    inf
  Source:                 data_in[13]
                            (input port)
  Destination:            shift_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[13] (IN)
                         net (fo=0)                   0.000     0.000    data_in[13]
                                                                      r  data_in_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[13]
                         FDCE                                         r  shift_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][13]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            shift_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[14]
                         FDCE                                         r  shift_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][14]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            shift_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
                                                                      r  data_in_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[1]
                         FDCE                                         r  shift_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][1]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            shift_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
                                                                      r  data_in_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[2]
                         FDCE                                         r  shift_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][2]/C

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            shift_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
                                                                      r  data_in_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[3]
                         FDCE                                         r  shift_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][3]/C

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            shift_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
                                                                      r  data_in_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[4]
                         FDCE                                         r  shift_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=555, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  shift_reg[0][4]/C





