MinimumRequiredVersion: 4.34.0
LibraryType: DecisionTree
PerfMetric: Experimental
Fp16AltImpl: false
ScheduleName: aldebaran
ArchitectureName: gfx90a
DeviceNames: [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device
    7400, Device 740c]
ProblemType:
  OperationType: GEMM
  ConvolutionConfig: []
  DataType: 0
  DestDataType: 0
  ComputeDataType: 0
  UseBeta: true
  HighPrecisionAccumulate: false
  SilentHighPrecisionAccumulate: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  TransposeA: false
  TransposeB: false
  Batched: true
  StridedBatched: true
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  NumIndicesC: 3
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  AllowNoFreeDims: false
  SetConstStrideA: []
  SetConstStrideB: []
  ZeroPadA: []
  ZeroPadB: []
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesLD: 4
  IndexAssignmentsLD: [4, 5, 6, 7]
  TileAwareSelection: false
  Fp16AltImpl: false
  AssignedDerivedParameters: true
  TotalIndices: 4
  IndicesFree: [0, 1]
  IndicesBatch: [2]
  IndicesSummation: [3]
  NumIndicesFree: 2
  NumIndicesBatch: 1
  NumIndicesSummation: 1
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  Index01A: 0
  Index01B: 1
  Index0: 0
  Index1: 1
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileB: 1
  TLUA: true
  TLUB: false
Solutions:
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 0
  key: [1, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 1
  key: [1, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS4_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 2
  key: [1, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS4_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 3
  key: [1, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 4
  key: [1, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 5
  key: [1, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2112
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 6
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2112
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 7
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2112
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 8
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2112
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 9
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2112
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 10
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2176
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 11
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2176
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 12
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2176
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 13
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2176
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 14
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 15
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 16
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 17
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 18
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 19
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 20
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 21
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 22
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 23
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 24
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 25
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 26
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 27
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 28
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 29
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 30
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 31
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 32
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW2_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 33
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 34
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 35
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 36
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW2_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 37
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 38
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 39
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW2_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 40
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 41
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR9_SS0_SU0_SUS0_SVW2_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 42
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 43
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 44
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 4
  LVCB: 8
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 45
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 4
  LVCB: 8
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 46
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 47
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 48
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 4
  LVCB: 8
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 49
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 4
  LVCB: 8
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW2_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 50
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 4
  LVCB: 8
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 51
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 4
  LVCB: 8
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 52
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 53
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW2_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 54
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 55
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS4_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 56
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 57
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS8_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 58
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS8_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 59
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 2
  LSPB: 2
  LVCA: 32
  LVCB: 32
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 60
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 2
  LSPB: 2
  LVCA: 32
  LVCB: 32
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 61
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 2
  LSPB: 2
  LVCA: 32
  LVCB: 32
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 62
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 2
  LSPB: 2
  LVCA: 32
  LVCB: 32
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 63
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 2
  LSPB: 2
  LVCA: 32
  LVCB: 32
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 64
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 2
  LSPB: 2
  LVCA: 32
  LVCB: 32
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 65
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 66
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 67
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 68
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 69
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 70
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 71
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 72
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 73
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 74
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 75
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 76
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3648
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 77
  key: [2, 16, 4, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3648
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 78
  key: [2, 16, 4, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3648
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 79
  key: [2, 16, 4, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3648
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 80
  key: [2, 16, 4, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 8
  LVCA: 32
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3648
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS4_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM2
  SolutionIndex: 81
  key: [2, 16, 4, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3168
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1664
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 82
  key: [3, 48, 2, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3168
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1664
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 83
  key: [3, 48, 2, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3168
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1664
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS4_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 84
  key: [3, 48, 2, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3168
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1664
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 85
  key: [3, 48, 2, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3168
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1664
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 86
  key: [3, 48, 2, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3264
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1728
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB4_NEPBS4_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 87
  key: [3, 48, 4, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3264
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1728
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW2_K1_LPB4_NEPBS4_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 88
  key: [3, 48, 4, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3264
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1728
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB4_NEPBS8_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 89
  key: [3, 48, 4, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3264
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1728
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW2_K1_LPB4_NEPBS8_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 90
  key: [3, 48, 4, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3264
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1728
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 91
  key: [3, 48, 4, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14528
  LdsNumElementsAlignedA: 3072
  LdsNumElementsAlignedB: 3264
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 3072
  LdsOffsetB_Blk: 11264
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 6
  NumLoadsB: 6
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 6
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA3_PLR9_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 92
  key: [3, 48, 2, 1, 9, 96]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14528
  LdsNumElementsAlignedA: 3072
  LdsNumElementsAlignedB: 3264
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 3072
  LdsOffsetB_Blk: 11264
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 6
  NumLoadsB: 6
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 6
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA3_PLR9_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 93
  key: [3, 48, 2, 1, 9, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6336
  LdsNumElementsAlignedA: 3072
  LdsNumElementsAlignedB: 3264
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 3072
  LdsOffsetB_Blk: 11264
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 6
  NumLoadsB: 6
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 6
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x32_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA3_PLR9_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 94
  key: [3, 48, 2, 1, 9, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6336
  LdsNumElementsAlignedA: 3072
  LdsNumElementsAlignedB: 3264
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 3072
  LdsOffsetB_Blk: 11264
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 6
  NumLoadsB: 6
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 6
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x32_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA3_PLR9_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 95
  key: [3, 48, 2, 1, 9, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 96
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 97
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 98
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 99
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 100
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 101
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 102
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 103
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 104
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 105
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 32
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS8_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 106
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
Library:
- features:
  - {type: FreeSizeA, index: 0}
  - {type: FreeSizeB, index: 0}
  - {type: BoundSize, index: 0}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.03125}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.015625}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.0625, mt1: 0.0625, cus: 0.009615384615384616, ws: 0.25}
  - type: CUGranularity
    value: {mt0: 0.0625, mt1: 0.0625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.0625}
  - type: WavesPerSIMD
    value: {mt0: 0.010416666666666666, mt1: 0.010416666666666666, cus: 0.009615384615384616,
      ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.010416666666666666, mt1: 0.010416666666666666, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.010416666666666666}
  - type: WavesPerSIMD
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616}
  trees:
  - tree:
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 81.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9708333313465118, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1339.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3575.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9939790070056915, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 0
  - tree:
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 81.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 2453.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9708333313465118, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1339.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3575.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9939790070056915, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 1
  - tree:
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 81.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 2453.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9708333313465118, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1339.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3575.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9939790070056915, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 2
  - tree:
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 81.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9708333313465118, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1339.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3575.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9939790070056915, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 3
  - tree:
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 81.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 2453.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9708333313465118, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1339.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3575.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9939790070056915, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 4
  - tree:
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 81.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9708333313465118, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1339.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3575.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9939790070056915, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 5
  - tree:
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: 104}
    - {featureIdx: 7, threshold: 0.6354166567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 3, nextIdxGT: 82}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 657.0, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3427.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 241.5, nextIdxLTE: 8, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 3533.5, nextIdxLTE: 9, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1144.5, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 611.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.8416666686534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 231.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 234.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.71875, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1544.0, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 175.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7062499821186066, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 222.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1768.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3473.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3234.0, nextIdxLTE: 22, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 2256.5, nextIdxLTE: 23, nextIdxGT: 31}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 24, nextIdxGT: 27}
    - {featureIdx: 7, threshold: 0.8375000059604645, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1874.0, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 264.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1641.0, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8833333551883698, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1278.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 533.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.762499988079071, nextIdxLTE: 32, nextIdxGT: 38}
    - {featureIdx: 8, threshold: 0.99408820271492, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 407.0, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 2403.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 751.0, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 8, threshold: 0.9951116144657135, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1443.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9152777791023254, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 490.5, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 493.5, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9877143800258636, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8152777850627899, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 344.0, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 7, threshold: 0.875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 46, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1079.0, nextIdxLTE: 47, nextIdxGT: 55}
    - {featureIdx: 7, threshold: 0.8291666507720947, nextIdxLTE: 48, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 501.5, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7916666865348816, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 3069.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9104166626930237, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 597.5, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.9831128120422363, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 979.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 485.0, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 490.5, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.9977782368659973, nextIdxLTE: 58, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 1699.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 2718.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2621.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1950.0, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8475000262260437, nextIdxLTE: 63, nextIdxGT: 71}
    - {featureIdx: 2, threshold: 612.0, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 8, threshold: 0.9937991499900818, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8100000023841858, nextIdxLTE: -2, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.9807461500167847, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 1, threshold: 3684.5, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 818.5, nextIdxLTE: 69, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9834749400615692, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9825868010520935, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 871.0, nextIdxLTE: -2, nextIdxGT: 72}
    - {featureIdx: 0, threshold: 531.5, nextIdxLTE: -1, nextIdxGT: 73}
    - {featureIdx: 8, threshold: 0.9960835874080658, nextIdxLTE: 74, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1803.0, nextIdxLTE: 75, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9875459671020508, nextIdxLTE: 76, nextIdxGT: 79}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: 77, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1044.5, nextIdxLTE: 78, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8899999856948853, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3528.5, nextIdxLTE: 80, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8991666436195374, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 1, threshold: 3416.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1913.0, nextIdxLTE: 83, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 652.0, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 6, threshold: 8.5, nextIdxLTE: 85, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1018.5, nextIdxLTE: 86, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 969.0, nextIdxLTE: 87, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 764.0, nextIdxLTE: 88, nextIdxGT: 92}
    - {featureIdx: 2, threshold: 680.0, nextIdxLTE: -2, nextIdxGT: 89}
    - {featureIdx: 1, threshold: 3939.0, nextIdxLTE: -1, nextIdxGT: 90}
    - {featureIdx: 7, threshold: 0.8873015940189362, nextIdxLTE: 91, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9930695593357086, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1850.0, nextIdxLTE: 93, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 783.5, nextIdxLTE: -2, nextIdxGT: 94}
    - {featureIdx: 2, threshold: 813.5, nextIdxLTE: -1, nextIdxGT: 95}
    - {featureIdx: 2, threshold: 1138.5, nextIdxLTE: 96, nextIdxGT: 99}
    - {featureIdx: 1, threshold: 3372.5, nextIdxLTE: 97, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9922612011432648, nextIdxLTE: 98, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9798025488853455, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 100, nextIdxGT: 103}
    - {featureIdx: 7, threshold: 0.8423611223697662, nextIdxLTE: -2, nextIdxGT: 101}
    - {featureIdx: 8, threshold: 0.9990747570991516, nextIdxLTE: -1, nextIdxGT: 102}
    - {featureIdx: 1, threshold: 3359.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8897569477558136, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9525793790817261, nextIdxLTE: 105, nextIdxGT: 107}
    - {featureIdx: 0, threshold: 519.5, nextIdxLTE: 106, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9870109260082245, nextIdxLTE: 108, nextIdxGT: 114}
    - {featureIdx: 7, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 109}
    - {featureIdx: 8, threshold: 0.9761373996734619, nextIdxLTE: 110, nextIdxGT: 111}
    - {featureIdx: 1, threshold: 2497.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 4003.0, nextIdxLTE: 112, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1802.5, nextIdxLTE: -1, nextIdxGT: 113}
    - {featureIdx: 8, threshold: 0.9838893711566925, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 640.5, nextIdxLTE: 115, nextIdxGT: 127}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 116}
    - {featureIdx: 0, threshold: 636.5, nextIdxLTE: 117, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 318.5, nextIdxLTE: 118, nextIdxGT: 119}
    - {featureIdx: 2, threshold: 1605.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 372.0, nextIdxLTE: -1, nextIdxGT: 120}
    - {featureIdx: 2, threshold: 1139.0, nextIdxLTE: 121, nextIdxGT: 123}
    - {featureIdx: 1, threshold: 3475.5, nextIdxLTE: -1, nextIdxGT: 122}
    - {featureIdx: 2, threshold: 866.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3723.0, nextIdxLTE: 124, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9897364974021912, nextIdxLTE: -1, nextIdxGT: 125}
    - {featureIdx: 8, threshold: 0.996152937412262, nextIdxLTE: -2, nextIdxGT: 126}
    - {featureIdx: 0, threshold: 593.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9871743321418762, nextIdxLTE: 128, nextIdxGT: 129}
    - {featureIdx: 6, threshold: 7.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 815.5, nextIdxLTE: -1, nextIdxGT: 130}
    - {featureIdx: 1, threshold: 4077.0, nextIdxLTE: 131, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9816666841506958, nextIdxLTE: 132, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.979583352804184, nextIdxLTE: 133, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 897.0, nextIdxLTE: 134, nextIdxGT: 136}
    - {featureIdx: 0, threshold: 919.5, nextIdxLTE: -2, nextIdxGT: 135}
    - {featureIdx: 2, threshold: 820.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1782.0, nextIdxLTE: -1, nextIdxGT: 137}
    - {featureIdx: 0, threshold: 887.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 6
  - tree:
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: 109}
    - {featureIdx: 7, threshold: 0.6354166567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 3, nextIdxGT: 85}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 4, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3427.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 241.5, nextIdxLTE: 7, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 3533.5, nextIdxLTE: 8, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1144.5, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 588.5, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 235.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 231.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 234.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.71875, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1544.0, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 175.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 905.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 222.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 7, threshold: 0.7000000178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2256.5, nextIdxLTE: 21, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 387.0, nextIdxLTE: 22, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.8375000059604645, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1874.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 264.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1641.0, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1491.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2091.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9718276560306549, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.765277773141861, nextIdxLTE: 30, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 2735.0, nextIdxLTE: 31, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 407.0, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 8, threshold: 0.98828125, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 1372.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3486.5, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7194444239139557, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9906592071056366, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 687.0, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 1975.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8583333194255829, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 7, threshold: 0.8638888895511627, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 982.5, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 1188.5, nextIdxLTE: 43, nextIdxGT: 44}
    - {featureIdx: 7, threshold: 0.8777777850627899, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9920007884502411, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 1846.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 47, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 1079.0, nextIdxLTE: 48, nextIdxGT: 57}
    - {featureIdx: 7, threshold: 0.8291666507720947, nextIdxLTE: 49, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 501.5, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7916666865348816, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 8, threshold: 0.9901123046875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9104166626930237, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 597.5, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 971.0, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 8, threshold: 0.9917034804821014, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3703.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 8, threshold: 0.9977782368659973, nextIdxLTE: 59, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8447916805744171, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 572.5, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9807291626930237, nextIdxLTE: -2, nextIdxGT: 62}
    - {featureIdx: 1, threshold: 3093.5, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 1784.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1950.0, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8475000262260437, nextIdxLTE: 66, nextIdxGT: 74}
    - {featureIdx: 2, threshold: 612.0, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 8, threshold: 0.9937991499900818, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8100000023841858, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 8, threshold: 0.9807461500167847, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 0, threshold: 528.0, nextIdxLTE: -1, nextIdxGT: 71}
    - {featureIdx: 1, threshold: 2337.5, nextIdxLTE: -1, nextIdxGT: 72}
    - {featureIdx: 2, threshold: 1608.5, nextIdxLTE: -2, nextIdxGT: 73}
    - {featureIdx: 0, threshold: 644.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 871.0, nextIdxLTE: -2, nextIdxGT: 75}
    - {featureIdx: 0, threshold: 531.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 8, threshold: 0.9960835874080658, nextIdxLTE: 77, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1803.0, nextIdxLTE: 78, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9875459671020508, nextIdxLTE: 79, nextIdxGT: 82}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: 80, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1044.5, nextIdxLTE: 81, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8899999856948853, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3528.5, nextIdxLTE: 83, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8991666436195374, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 1, threshold: 3416.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1913.0, nextIdxLTE: 86, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 652.0, nextIdxLTE: -1, nextIdxGT: 87}
    - {featureIdx: 6, threshold: 8.5, nextIdxLTE: 88, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 664.0, nextIdxLTE: -2, nextIdxGT: 89}
    - {featureIdx: 2, threshold: 783.5, nextIdxLTE: -1, nextIdxGT: 90}
    - {featureIdx: 7, threshold: 0.8381944596767426, nextIdxLTE: -2, nextIdxGT: 91}
    - {featureIdx: 2, threshold: 1242.5, nextIdxLTE: 92, nextIdxGT: 100}
    - {featureIdx: 2, threshold: 1054.0, nextIdxLTE: 93, nextIdxGT: 96}
    - {featureIdx: 2, threshold: 872.5, nextIdxLTE: 94, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8869791626930237, nextIdxLTE: 95, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9980837404727936, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9013888835906982, nextIdxLTE: 97, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 832.5, nextIdxLTE: -2, nextIdxGT: 98}
    - {featureIdx: 0, threshold: 935.0, nextIdxLTE: -1, nextIdxGT: 99}
    - {featureIdx: 6, threshold: 7.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1902.5, nextIdxLTE: 101, nextIdxGT: 108}
    - {featureIdx: 1, threshold: 3154.5, nextIdxLTE: -1, nextIdxGT: 102}
    - {featureIdx: 1, threshold: 3199.5, nextIdxLTE: -2, nextIdxGT: 103}
    - {featureIdx: 7, threshold: 0.895312488079071, nextIdxLTE: 104, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 919.5, nextIdxLTE: 105, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9923095703125, nextIdxLTE: 106, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3941.5, nextIdxLTE: 107, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1322.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3522.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9525793790817261, nextIdxLTE: 110, nextIdxGT: 112}
    - {featureIdx: 0, threshold: 519.5, nextIdxLTE: 111, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9870109260082245, nextIdxLTE: 113, nextIdxGT: 119}
    - {featureIdx: 7, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 114}
    - {featureIdx: 8, threshold: 0.9761373996734619, nextIdxLTE: 115, nextIdxGT: 116}
    - {featureIdx: 1, threshold: 2497.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 4003.0, nextIdxLTE: 117, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1802.5, nextIdxLTE: -1, nextIdxGT: 118}
    - {featureIdx: 8, threshold: 0.9838893711566925, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 640.5, nextIdxLTE: 120, nextIdxGT: 133}
    - {featureIdx: 0, threshold: 184.5, nextIdxLTE: -1, nextIdxGT: 121}
    - {featureIdx: 0, threshold: 636.5, nextIdxLTE: 122, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 318.5, nextIdxLTE: 123, nextIdxGT: 124}
    - {featureIdx: 2, threshold: 1605.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 372.0, nextIdxLTE: -1, nextIdxGT: 125}
    - {featureIdx: 2, threshold: 1139.0, nextIdxLTE: 126, nextIdxGT: 128}
    - {featureIdx: 1, threshold: 3475.5, nextIdxLTE: -1, nextIdxGT: 127}
    - {featureIdx: 2, threshold: 866.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3723.0, nextIdxLTE: 129, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2129.0, nextIdxLTE: -1, nextIdxGT: 130}
    - {featureIdx: 8, threshold: 0.9897364974021912, nextIdxLTE: -1, nextIdxGT: 131}
    - {featureIdx: 8, threshold: 0.9963942170143127, nextIdxLTE: -2, nextIdxGT: 132}
    - {featureIdx: 8, threshold: 0.998014897108078, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9871743321418762, nextIdxLTE: 134, nextIdxGT: 135}
    - {featureIdx: 2, threshold: 1625.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 815.5, nextIdxLTE: -1, nextIdxGT: 136}
    - {featureIdx: 1, threshold: 4077.0, nextIdxLTE: 137, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9816666841506958, nextIdxLTE: 138, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.979583352804184, nextIdxLTE: 139, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 897.0, nextIdxLTE: 140, nextIdxGT: 142}
    - {featureIdx: 2, threshold: 617.5, nextIdxLTE: -1, nextIdxGT: 141}
    - {featureIdx: 8, threshold: 0.990426242351532, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1782.0, nextIdxLTE: -1, nextIdxGT: 143}
    - {featureIdx: 1, threshold: 3123.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 7
  - tree:
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: 98}
    - {featureIdx: 7, threshold: 0.6354166567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 3, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 241.5, nextIdxLTE: 4, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 3533.5, nextIdxLTE: 5, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 119.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.9953208565711975, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 2925.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 3033.5, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9828181266784668, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1374.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3453.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 998.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 164.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.71875, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1544.0, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 7, threshold: 0.7062499821186066, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1225.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7055555582046509, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 4079.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3451.0, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 386.5, nextIdxLTE: 22, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 2268.5, nextIdxLTE: 23, nextIdxGT: 26}
    - {featureIdx: 7, threshold: 0.8375000059604645, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1874.0, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2086.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7583333253860474, nextIdxLTE: 27, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 2733.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 3234.0, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 308.0, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 280.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 243.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8791666626930237, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 1003.5, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 3395.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 622.0, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7680555582046509, nextIdxLTE: 37, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 1616.5, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9855400025844574, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1429.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8819444477558136, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 8, threshold: 0.9916348159313202, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 496.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 44, nextIdxGT: 77}
    - {featureIdx: 7, threshold: 0.8454166948795319, nextIdxLTE: 45, nextIdxGT: 61}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 46, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 3093.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 3102.0, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 787.0, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9903614223003387, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 825.5, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2803.0, nextIdxLTE: 52, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 533.5, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.9773420095443726, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2435.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 672.0, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 8, threshold: 0.9909375011920929, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 528.0, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 2980.0, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 1782.0, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 8, threshold: 0.9859375059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 991.5, nextIdxLTE: 62, nextIdxGT: 64}
    - {featureIdx: 7, threshold: 0.9070833325386047, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 0, threshold: 857.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 65, nextIdxGT: 68}
    - {featureIdx: 8, threshold: 0.997717022895813, nextIdxLTE: 66, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3716.5, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 7, threshold: 0.8677083253860474, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 542.5, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 1917.5, nextIdxLTE: 70, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9960835874080658, nextIdxLTE: 71, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9875459671020508, nextIdxLTE: 72, nextIdxGT: 74}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1044.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9906094670295715, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 0, threshold: 775.0, nextIdxLTE: 76, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 568.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 969.0, nextIdxLTE: 78, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 936.5, nextIdxLTE: 79, nextIdxGT: 95}
    - {featureIdx: 7, threshold: 0.8381944596767426, nextIdxLTE: 80, nextIdxGT: 81}
    - {featureIdx: 1, threshold: 2711.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9859532713890076, nextIdxLTE: -1, nextIdxGT: 82}
    - {featureIdx: 8, threshold: 0.986144483089447, nextIdxLTE: -2, nextIdxGT: 83}
    - {featureIdx: 2, threshold: 1434.0, nextIdxLTE: 84, nextIdxGT: 93}
    - {featureIdx: 0, threshold: 832.5, nextIdxLTE: 85, nextIdxGT: 92}
    - {featureIdx: 0, threshold: 764.0, nextIdxLTE: 86, nextIdxGT: 90}
    - {featureIdx: 8, threshold: 0.9934025704860687, nextIdxLTE: 87, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8845238089561462, nextIdxLTE: -1, nextIdxGT: 88}
    - {featureIdx: 2, threshold: 707.0, nextIdxLTE: -2, nextIdxGT: 89}
    - {featureIdx: 8, threshold: 0.9926915168762207, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3562.0, nextIdxLTE: -2, nextIdxGT: 91}
    - {featureIdx: 1, threshold: 3694.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1390.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2865.0, nextIdxLTE: 94, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8854166865348816, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9941502213478088, nextIdxLTE: 96, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1035.0, nextIdxLTE: -1, nextIdxGT: 97}
    - {featureIdx: 2, threshold: 1422.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9525793790817261, nextIdxLTE: 99, nextIdxGT: 101}
    - {featureIdx: 0, threshold: 519.5, nextIdxLTE: 100, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9934488832950592, nextIdxLTE: 102, nextIdxGT: 119}
    - {featureIdx: 8, threshold: 0.991416871547699, nextIdxLTE: 103, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9913254380226135, nextIdxLTE: 104, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9761373996734619, nextIdxLTE: 105, nextIdxGT: 107}
    - {featureIdx: 7, threshold: 0.9833333492279053, nextIdxLTE: -1, nextIdxGT: 106}
    - {featureIdx: 1, threshold: 2497.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 864.5, nextIdxLTE: 108, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 862.5, nextIdxLTE: 109, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4011.5, nextIdxLTE: 110, nextIdxGT: 117}
    - {featureIdx: 1, threshold: 3695.0, nextIdxLTE: 111, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1939.5, nextIdxLTE: 112, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3667.5, nextIdxLTE: 113, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 114}
    - {featureIdx: 7, threshold: 0.9958333373069763, nextIdxLTE: 115, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -2, nextIdxGT: 116}
    - {featureIdx: 2, threshold: 1802.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4070.0, nextIdxLTE: 118, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1110.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 640.0, nextIdxLTE: 120, nextIdxGT: 130}
    - {featureIdx: 8, threshold: 0.996152937412262, nextIdxLTE: 121, nextIdxGT: 126}
    - {featureIdx: 0, threshold: 290.5, nextIdxLTE: -1, nextIdxGT: 122}
    - {featureIdx: 2, threshold: 556.0, nextIdxLTE: -1, nextIdxGT: 123}
    - {featureIdx: 1, threshold: 2642.5, nextIdxLTE: -1, nextIdxGT: 124}
    - {featureIdx: 1, threshold: 3723.0, nextIdxLTE: -2, nextIdxGT: 125}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9645833075046539, nextIdxLTE: -1, nextIdxGT: 127}
    - {featureIdx: 7, threshold: 0.9895833432674408, nextIdxLTE: 128, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9988593757152557, nextIdxLTE: 129, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 386.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9936921298503876, nextIdxLTE: 131, nextIdxGT: 132}
    - {featureIdx: 7, threshold: 0.9633928537368774, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4077.0, nextIdxLTE: -1, nextIdxGT: 133}
    - {featureIdx: 2, threshold: 1590.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 8
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 2, nextIdxGT: 105}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 3, nextIdxGT: 84}
    - {featureIdx: 7, threshold: 0.6354166567325592, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 5, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 241.5, nextIdxLTE: 6, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 3533.5, nextIdxLTE: 7, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 1144.5, nextIdxLTE: 8, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 611.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 235.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 231.5, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 234.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.71875, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1544.0, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 7, threshold: 0.7062499821186066, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 181.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9947829842567444, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3960.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7611111104488373, nextIdxLTE: 20, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 2733.0, nextIdxLTE: 21, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1935.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2071.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 407.0, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1635.5, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9855400025844574, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1429.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3693.0, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3234.0, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 308.0, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3131.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9959509968757629, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2256.5, nextIdxLTE: 33, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 438.5, nextIdxLTE: 34, nextIdxGT: 35}
    - {featureIdx: 7, threshold: 0.8375000059604645, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2110.0, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1188.5, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 1728.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8583333194255829, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 7, threshold: 0.8638888895511627, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 982.5, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 1188.5, nextIdxLTE: 42, nextIdxGT: 43}
    - {featureIdx: 7, threshold: 0.8777777850627899, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9920007884502411, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 365.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 46, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 1079.0, nextIdxLTE: 47, nextIdxGT: 54}
    - {featureIdx: 7, threshold: 0.8447916805744171, nextIdxLTE: 48, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 501.5, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 754.5, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7791666686534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9104166626930237, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 971.0, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 3703.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9980413019657135, nextIdxLTE: 55, nextIdxGT: 59}
    - {featureIdx: 7, threshold: 0.8208333253860474, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 456.0, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 3093.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9988353252410889, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8475000262260437, nextIdxLTE: 61, nextIdxGT: 71}
    - {featureIdx: 0, threshold: 825.5, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2803.0, nextIdxLTE: 63, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.9953158795833588, nextIdxLTE: 64, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9773420095443726, nextIdxLTE: 65, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8108333349227905, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3009.5, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 590.0, nextIdxLTE: 68, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 726.5, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 7, threshold: 0.8366666436195374, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 1, threshold: 3756.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 542.5, nextIdxLTE: -1, nextIdxGT: 72}
    - {featureIdx: 2, threshold: 1917.5, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 871.0, nextIdxLTE: -2, nextIdxGT: 74}
    - {featureIdx: 7, threshold: 0.8933333158493042, nextIdxLTE: 75, nextIdxGT: 80}
    - {featureIdx: 1, threshold: 2213.0, nextIdxLTE: 76, nextIdxGT: 78}
    - {featureIdx: 8, threshold: 0.9778950214385986, nextIdxLTE: -2, nextIdxGT: 77}
    - {featureIdx: 1, threshold: 2148.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1112.0, nextIdxLTE: 79, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1070.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9942852854728699, nextIdxLTE: 81, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1803.0, nextIdxLTE: 82, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9878649413585663, nextIdxLTE: 83, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 709.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 969.0, nextIdxLTE: 85, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 936.5, nextIdxLTE: 86, nextIdxGT: 102}
    - {featureIdx: 7, threshold: 0.8381944596767426, nextIdxLTE: 87, nextIdxGT: 88}
    - {featureIdx: 2, threshold: 1063.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9859532713890076, nextIdxLTE: -1, nextIdxGT: 89}
    - {featureIdx: 8, threshold: 0.986144483089447, nextIdxLTE: -2, nextIdxGT: 90}
    - {featureIdx: 2, threshold: 1434.0, nextIdxLTE: 91, nextIdxGT: 100}
    - {featureIdx: 0, threshold: 832.5, nextIdxLTE: 92, nextIdxGT: 99}
    - {featureIdx: 0, threshold: 764.0, nextIdxLTE: 93, nextIdxGT: 97}
    - {featureIdx: 8, threshold: 0.9934025704860687, nextIdxLTE: 94, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8845238089561462, nextIdxLTE: -1, nextIdxGT: 95}
    - {featureIdx: 0, threshold: 692.0, nextIdxLTE: -2, nextIdxGT: 96}
    - {featureIdx: 2, threshold: 1000.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3562.0, nextIdxLTE: -2, nextIdxGT: 98}
    - {featureIdx: 8, threshold: 0.9963551163673401, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1390.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2865.0, nextIdxLTE: 101, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2693.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9941502213478088, nextIdxLTE: 103, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1035.0, nextIdxLTE: -1, nextIdxGT: 104}
    - {featureIdx: 2, threshold: 1422.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9525793790817261, nextIdxLTE: 106, nextIdxGT: 108}
    - {featureIdx: 0, threshold: 519.5, nextIdxLTE: 107, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 318.5, nextIdxLTE: 109, nextIdxGT: 111}
    - {featureIdx: 0, threshold: 295.5, nextIdxLTE: 110, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 242.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1844.0, nextIdxLTE: 112, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1802.0, nextIdxLTE: 113, nextIdxGT: 134}
    - {featureIdx: 8, threshold: 0.9754757583141327, nextIdxLTE: -2, nextIdxGT: 114}
    - {featureIdx: 0, threshold: 881.0, nextIdxLTE: 115, nextIdxGT: 132}
    - {featureIdx: 8, threshold: 0.9850060343742371, nextIdxLTE: 116, nextIdxGT: 117}
    - {featureIdx: 0, threshold: 875.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1625.0, nextIdxLTE: 118, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1590.5, nextIdxLTE: 119, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 120, nextIdxGT: 122}
    - {featureIdx: 2, threshold: 1405.5, nextIdxLTE: -1, nextIdxGT: 121}
    - {featureIdx: 0, threshold: 402.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 508.5, nextIdxLTE: 123, nextIdxGT: 124}
    - {featureIdx: 8, threshold: 0.9891921877861023, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3111.0, nextIdxLTE: 125, nextIdxGT: 128}
    - {featureIdx: 1, threshold: 2987.0, nextIdxLTE: 126, nextIdxGT: 127}
    - {featureIdx: 0, threshold: 853.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9904336631298065, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9871743321418762, nextIdxLTE: 129, nextIdxGT: 130}
    - {featureIdx: 2, threshold: 1137.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 580.5, nextIdxLTE: 131, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9938381910324097, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 993.5, nextIdxLTE: -1, nextIdxGT: 133}
    - {featureIdx: 0, threshold: 999.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9927248656749725, nextIdxLTE: 135, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.982768326997757, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 9
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 2, nextIdxGT: 99}
    - {featureIdx: 7, threshold: 0.65625, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: 41}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 5, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 3682.0, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2750.5, nextIdxLTE: 7, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 318.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7124999761581421, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 286.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9966911971569061, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 8, threshold: 0.9988281428813934, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1177.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 769.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 2645.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 250.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9980003535747528, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 8, threshold: 0.9992684423923492, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 202.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7527777850627899, nextIdxLTE: 20, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 2733.0, nextIdxLTE: 21, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 402.0, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 414.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.9771851599216461, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1277.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7138888835906982, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9943444728851318, nextIdxLTE: 27, nextIdxGT: 28}
    - {featureIdx: 7, threshold: 0.6833333373069763, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 233.0, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 258.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 1975.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8583333194255829, nextIdxLTE: 32, nextIdxGT: 36}
    - {featureIdx: 8, threshold: 0.9834812879562378, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 331.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 2091.5, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 532.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 733.5, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 1818.0, nextIdxLTE: 38, nextIdxGT: 40}
    - {featureIdx: 8, threshold: 0.9920007884502411, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9152777791023254, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1995.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1947.0, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 43, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 962.5, nextIdxLTE: 44, nextIdxGT: 51}
    - {featureIdx: 8, threshold: 0.990790456533432, nextIdxLTE: 45, nextIdxGT: 49}
    - {featureIdx: 7, threshold: 0.78125, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 7, threshold: 0.8822916746139526, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 661.0, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.98291015625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3538.0, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 2, threshold: 691.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9864476919174194, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 8, threshold: 0.9884572625160217, nextIdxLTE: 53, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 2843.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9980413019657135, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 0, threshold: 613.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 57, nextIdxGT: 79}
    - {featureIdx: 7, threshold: 0.8475000262260437, nextIdxLTE: 58, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 825.5, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9953587353229523, nextIdxLTE: 60, nextIdxGT: 66}
    - {featureIdx: 7, threshold: 0.8241666555404663, nextIdxLTE: 61, nextIdxGT: 64}
    - {featureIdx: 0, threshold: 480.0, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 8, threshold: 0.9773420095443726, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9755376577377319, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9836805462837219, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 1446.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3476.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 871.0, nextIdxLTE: -2, nextIdxGT: 68}
    - {featureIdx: 0, threshold: 542.5, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 1803.0, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3474.0, nextIdxLTE: 71, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9875459671020508, nextIdxLTE: 72, nextIdxGT: 75}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8991666436195374, nextIdxLTE: -2, nextIdxGT: 74}
    - {featureIdx: 1, threshold: 2842.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 935.5, nextIdxLTE: 76, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9966162741184235, nextIdxLTE: 77, nextIdxGT: 78}
    - {featureIdx: 2, threshold: 970.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 657.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 717.5, nextIdxLTE: -1, nextIdxGT: 80}
    - {featureIdx: 2, threshold: 730.5, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 7, threshold: 0.8402777910232544, nextIdxLTE: -2, nextIdxGT: 82}
    - {featureIdx: 1, threshold: 3635.0, nextIdxLTE: 83, nextIdxGT: 95}
    - {featureIdx: 8, threshold: 0.9922612011432648, nextIdxLTE: 84, nextIdxGT: 93}
    - {featureIdx: 8, threshold: 0.9902079403400421, nextIdxLTE: 85, nextIdxGT: 91}
    - {featureIdx: 8, threshold: 0.9832817614078522, nextIdxLTE: 86, nextIdxGT: 89}
    - {featureIdx: 8, threshold: 0.9806312620639801, nextIdxLTE: -1, nextIdxGT: 87}
    - {featureIdx: 7, threshold: 0.8798611164093018, nextIdxLTE: -2, nextIdxGT: 88}
    - {featureIdx: 0, threshold: 937.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9896065890789032, nextIdxLTE: -1, nextIdxGT: 90}
    - {featureIdx: 2, threshold: 1202.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 874.0, nextIdxLTE: -2, nextIdxGT: 92}
    - {featureIdx: 2, threshold: 1814.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9990747570991516, nextIdxLTE: -1, nextIdxGT: 94}
    - {featureIdx: 8, threshold: 0.9996874928474426, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3809.0, nextIdxLTE: -2, nextIdxGT: 96}
    - {featureIdx: 0, threshold: 922.0, nextIdxLTE: 97, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1242.5, nextIdxLTE: 98, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 737.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9633928537368774, nextIdxLTE: 100, nextIdxGT: 108}
    - {featureIdx: 2, threshold: 748.5, nextIdxLTE: 101, nextIdxGT: 105}
    - {featureIdx: 2, threshold: 718.0, nextIdxLTE: 102, nextIdxGT: 104}
    - {featureIdx: 7, threshold: 0.9275000095367432, nextIdxLTE: 103, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 924.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 509.0, nextIdxLTE: 106, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.994507759809494, nextIdxLTE: -1, nextIdxGT: 107}
    - {featureIdx: 2, threshold: 1596.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 318.5, nextIdxLTE: 109, nextIdxGT: 111}
    - {featureIdx: 0, threshold: 295.5, nextIdxLTE: 110, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9729166626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9934488832950592, nextIdxLTE: 112, nextIdxGT: 121}
    - {featureIdx: 2, threshold: 1098.5, nextIdxLTE: -1, nextIdxGT: 113}
    - {featureIdx: 2, threshold: 1214.0, nextIdxLTE: 114, nextIdxGT: 117}
    - {featureIdx: 2, threshold: 1190.0, nextIdxLTE: 115, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1103.0, nextIdxLTE: -2, nextIdxGT: 116}
    - {featureIdx: 7, threshold: 0.9691666662693024, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9754757583141327, nextIdxLTE: -2, nextIdxGT: 118}
    - {featureIdx: 0, threshold: 723.5, nextIdxLTE: 119, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 677.5, nextIdxLTE: 120, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2209.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9936391711235046, nextIdxLTE: -2, nextIdxGT: 122}
    - {featureIdx: 0, threshold: 604.5, nextIdxLTE: 123, nextIdxGT: 125}
    - {featureIdx: 1, threshold: 3503.0, nextIdxLTE: 124, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1443.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1419.5, nextIdxLTE: -1, nextIdxGT: 126}
    - {featureIdx: 2, threshold: 1436.5, nextIdxLTE: -2, nextIdxGT: 127}
    - {featureIdx: 0, threshold: 815.5, nextIdxLTE: -1, nextIdxGT: 128}
    - {featureIdx: 0, threshold: 914.5, nextIdxLTE: 129, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1636.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 10
  - tree:
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: 116}
    - {featureIdx: 7, threshold: 0.6354166567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 3, nextIdxGT: 87}
    - {featureIdx: 0, threshold: 99.0, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 7, threshold: 0.875, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 1218.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 283.5, nextIdxLTE: 8, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 3515.5, nextIdxLTE: 9, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1243.5, nextIdxLTE: 10, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 3421.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7416666746139526, nextIdxLTE: 12, nextIdxGT: 17}
    - {featureIdx: 8, threshold: 0.9800054728984833, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 1141.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 120.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 768.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9949662089347839, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 833.5, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 142.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1151.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2369.5, nextIdxLTE: 21, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 274.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9981192052364349, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.9991319477558136, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.71875, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1639.5, nextIdxLTE: 26, nextIdxGT: 28}
    - {featureIdx: 7, threshold: 0.7118055522441864, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 181.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9947829842567444, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.989916205406189, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2256.5, nextIdxLTE: 31, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 387.0, nextIdxLTE: 32, nextIdxGT: 34}
    - {featureIdx: 7, threshold: 0.8375000059604645, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9808712303638458, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1641.0, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8833333551883698, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1278.0, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 7, threshold: 0.8375000059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1239.5, nextIdxLTE: 39, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 797.0, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 7, threshold: 0.7708333432674408, nextIdxLTE: 41, nextIdxGT: 42}
    - {featureIdx: 8, threshold: 0.9882207810878754, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8777777850627899, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 982.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3342.0, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 3395.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7958333492279053, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 7, threshold: 0.8575000166893005, nextIdxLTE: 48, nextIdxGT: 72}
    - {featureIdx: 2, threshold: 613.5, nextIdxLTE: 49, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 2976.5, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9939259886741638, nextIdxLTE: 52, nextIdxGT: 69}
    - {featureIdx: 1, threshold: 3674.5, nextIdxLTE: 53, nextIdxGT: 68}
    - {featureIdx: 1, threshold: 3512.5, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 55, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 572.5, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1478.0, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 2824.5, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 1511.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 830.0, nextIdxLTE: 60, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.9807461500167847, nextIdxLTE: 61, nextIdxGT: 64}
    - {featureIdx: 1, threshold: 2789.0, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8133333325386047, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 8, threshold: 0.9762766659259796, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1608.5, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 1, threshold: 2987.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2148.0, nextIdxLTE: 67, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1889.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 802.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2075.0, nextIdxLTE: -2, nextIdxGT: 70}
    - {featureIdx: 2, threshold: 1081.5, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8291666507720947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9961930513381958, nextIdxLTE: 73, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9133333563804626, nextIdxLTE: 74, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 861.0, nextIdxLTE: -2, nextIdxGT: 75}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 76, nextIdxGT: 81}
    - {featureIdx: 2, threshold: 1111.5, nextIdxLTE: 77, nextIdxGT: 79}
    - {featureIdx: 7, threshold: 0.8854166567325592, nextIdxLTE: -2, nextIdxGT: 78}
    - {featureIdx: 8, threshold: 0.9821867644786835, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1301.0, nextIdxLTE: 80, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1253.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1569.0, nextIdxLTE: 82, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8933333158493042, nextIdxLTE: 83, nextIdxGT: 84}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8991666436195374, nextIdxLTE: -1, nextIdxGT: 85}
    - {featureIdx: 8, threshold: 0.9869791865348816, nextIdxLTE: -1, nextIdxGT: 86}
    - {featureIdx: 1, threshold: 3416.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 652.0, nextIdxLTE: -1, nextIdxGT: 88}
    - {featureIdx: 2, threshold: 1938.5, nextIdxLTE: 89, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1018.5, nextIdxLTE: 90, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 977.0, nextIdxLTE: 91, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 92, nextIdxGT: 113}
    - {featureIdx: 2, threshold: 664.0, nextIdxLTE: -2, nextIdxGT: 93}
    - {featureIdx: 2, threshold: 783.5, nextIdxLTE: -1, nextIdxGT: 94}
    - {featureIdx: 7, threshold: 0.8381944596767426, nextIdxLTE: -2, nextIdxGT: 95}
    - {featureIdx: 2, threshold: 1138.5, nextIdxLTE: 96, nextIdxGT: 103}
    - {featureIdx: 2, threshold: 1036.0, nextIdxLTE: 97, nextIdxGT: 101}
    - {featureIdx: 7, threshold: 0.8869791626930237, nextIdxLTE: 98, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 917.5, nextIdxLTE: 99, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9944974184036255, nextIdxLTE: -2, nextIdxGT: 100}
    - {featureIdx: 7, threshold: 0.8773809373378754, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1108.0, nextIdxLTE: -2, nextIdxGT: 102}
    - {featureIdx: 2, threshold: 1122.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1929.5, nextIdxLTE: 104, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3923.5, nextIdxLTE: 105, nextIdxGT: 111}
    - {featureIdx: 8, threshold: 0.9910967946052551, nextIdxLTE: -1, nextIdxGT: 106}
    - {featureIdx: 8, threshold: 0.9914627373218536, nextIdxLTE: -2, nextIdxGT: 107}
    - {featureIdx: 0, threshold: 917.5, nextIdxLTE: 108, nextIdxGT: 110}
    - {featureIdx: 7, threshold: 0.869047611951828, nextIdxLTE: 109, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1334.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3222.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3993.0, nextIdxLTE: 112, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9930695593357086, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9939778745174408, nextIdxLTE: 114, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1114.0, nextIdxLTE: -1, nextIdxGT: 115}
    - {featureIdx: 1, threshold: 2764.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9525793790817261, nextIdxLTE: 117, nextIdxGT: 119}
    - {featureIdx: 0, threshold: 519.5, nextIdxLTE: 118, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9870109260082245, nextIdxLTE: 120, nextIdxGT: 128}
    - {featureIdx: 7, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 121}
    - {featureIdx: 2, threshold: 1098.5, nextIdxLTE: -1, nextIdxGT: 122}
    - {featureIdx: 8, threshold: 0.9851318299770355, nextIdxLTE: 123, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9848878383636475, nextIdxLTE: 124, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3085.5, nextIdxLTE: 125, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1802.5, nextIdxLTE: 126, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9774940311908722, nextIdxLTE: 127, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2497.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 640.5, nextIdxLTE: 129, nextIdxGT: 142}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 130}
    - {featureIdx: 8, threshold: 0.9909505248069763, nextIdxLTE: 131, nextIdxGT: 133}
    - {featureIdx: 2, threshold: 1019.5, nextIdxLTE: 132, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9878910481929779, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9932725727558136, nextIdxLTE: -1, nextIdxGT: 134}
    - {featureIdx: 1, threshold: 2642.5, nextIdxLTE: -1, nextIdxGT: 135}
    - {featureIdx: 7, threshold: 0.9633333086967468, nextIdxLTE: 136, nextIdxGT: 137}
    - {featureIdx: 0, threshold: 475.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 986.0, nextIdxLTE: -2, nextIdxGT: 138}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 139, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 290.5, nextIdxLTE: -1, nextIdxGT: 140}
    - {featureIdx: 7, threshold: 0.9770833551883698, nextIdxLTE: 141, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3505.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9871743321418762, nextIdxLTE: 143, nextIdxGT: 144}
    - {featureIdx: 0, threshold: 902.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9529514014720917, nextIdxLTE: 145, nextIdxGT: 146}
    - {featureIdx: 1, threshold: 3106.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9934713542461395, nextIdxLTE: -1, nextIdxGT: 147}
    - {featureIdx: 8, threshold: 0.9936921298503876, nextIdxLTE: 148, nextIdxGT: 149}
    - {featureIdx: 7, threshold: 0.9633928537368774, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: 150}
    - {featureIdx: 2, threshold: 1542.5, nextIdxLTE: -2, nextIdxGT: 151}
    - {featureIdx: 1, threshold: 3980.5, nextIdxLTE: -1, nextIdxGT: 152}
    - {featureIdx: 1, threshold: 4085.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 11
  - tree:
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: 112}
    - {featureIdx: 7, threshold: 0.6354166567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 3, nextIdxGT: 86}
    - {featureIdx: 0, threshold: 116.5, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 7, threshold: 0.824999988079071, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 88.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: 46}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 8, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 3638.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2747.5, nextIdxLTE: 10, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 362.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7395833432674408, nextIdxLTE: 12, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1368.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 264.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1141.5, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9921875, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2651.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8416666686534882, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 317.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2209.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 8, threshold: 0.9928571581840515, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2627.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 127.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1042.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7916666865348816, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 175.0, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 775.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 7, threshold: 0.7062499821186066, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7611111104488373, nextIdxLTE: 29, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 3184.5, nextIdxLTE: 30, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 281.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 407.0, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 1635.5, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9855400025844574, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1429.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3907.5, nextIdxLTE: 36, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 3234.0, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7013888657093048, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1639.5, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 8, threshold: 0.995849609375, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2110.0, nextIdxLTE: 41, nextIdxGT: 43}
    - {featureIdx: 8, threshold: 0.9718276560306549, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 1728.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8791666626930237, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 8, threshold: 0.9916220009326935, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 8, threshold: 0.9936213791370392, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.854583352804184, nextIdxLTE: 47, nextIdxGT: 70}
    - {featureIdx: 7, threshold: 0.7958333492279053, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 1081.5, nextIdxLTE: 49, nextIdxGT: 56}
    - {featureIdx: 8, threshold: 0.998154491186142, nextIdxLTE: 50, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 2297.5, nextIdxLTE: 51, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 886.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9904869198799133, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.993920773267746, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 569.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.839166671037674, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9939259886741638, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3634.5, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3512.5, nextIdxLTE: 59, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9755376577377319, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 1, threshold: 2628.5, nextIdxLTE: 61, nextIdxGT: 63}
    - {featureIdx: 0, threshold: 907.0, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 1619.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 684.0, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1870.5, nextIdxLTE: 65, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3116.0, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1690.5, nextIdxLTE: 67, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8208333253860474, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1457.5, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 1477.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 71, nextIdxGT: 77}
    - {featureIdx: 2, threshold: 1338.0, nextIdxLTE: 72, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 449.5, nextIdxLTE: -2, nextIdxGT: 73}
    - {featureIdx: 7, threshold: 0.8947916626930237, nextIdxLTE: 74, nextIdxGT: 76}
    - {featureIdx: 8, threshold: 0.9886793196201324, nextIdxLTE: 75, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9845224022865295, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9821867644786835, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 531.5, nextIdxLTE: -1, nextIdxGT: 78}
    - {featureIdx: 8, threshold: 0.9898638427257538, nextIdxLTE: 79, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8933333158493042, nextIdxLTE: 80, nextIdxGT: 82}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: -2, nextIdxGT: 81}
    - {featureIdx: 2, threshold: 1515.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 821.5, nextIdxLTE: -2, nextIdxGT: 83}
    - {featureIdx: 8, threshold: 0.983609676361084, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 8, threshold: 0.9878649413585663, nextIdxLTE: 85, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2842.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1913.0, nextIdxLTE: 87, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 652.0, nextIdxLTE: -1, nextIdxGT: 88}
    - {featureIdx: 6, threshold: 8.5, nextIdxLTE: 89, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1018.5, nextIdxLTE: 90, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 977.0, nextIdxLTE: 91, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3714.5, nextIdxLTE: 92, nextIdxGT: 109}
    - {featureIdx: 1, threshold: 3635.0, nextIdxLTE: 93, nextIdxGT: 108}
    - {featureIdx: 2, threshold: 1902.5, nextIdxLTE: 94, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3565.0, nextIdxLTE: 95, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3538.0, nextIdxLTE: 96, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3379.5, nextIdxLTE: 97, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 783.5, nextIdxLTE: -1, nextIdxGT: 98}
    - {featureIdx: 7, threshold: 0.8423611223697662, nextIdxLTE: -2, nextIdxGT: 99}
    - {featureIdx: 2, threshold: 820.0, nextIdxLTE: -2, nextIdxGT: 100}
    - {featureIdx: 0, threshold: 967.0, nextIdxLTE: 101, nextIdxGT: 107}
    - {featureIdx: 2, threshold: 1441.0, nextIdxLTE: 102, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9955361783504486, nextIdxLTE: 103, nextIdxGT: 106}
    - {featureIdx: 2, threshold: 1144.5, nextIdxLTE: 104, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1036.0, nextIdxLTE: -1, nextIdxGT: 105}
    - {featureIdx: 8, threshold: 0.993546187877655, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8687500059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1114.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 655.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3939.0, nextIdxLTE: -1, nextIdxGT: 110}
    - {featureIdx: 7, threshold: 0.8873015940189362, nextIdxLTE: 111, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9930695593357086, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9525793790817261, nextIdxLTE: 113, nextIdxGT: 115}
    - {featureIdx: 0, threshold: 519.5, nextIdxLTE: 114, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9870109260082245, nextIdxLTE: 116, nextIdxGT: 124}
    - {featureIdx: 7, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 117}
    - {featureIdx: 2, threshold: 1098.5, nextIdxLTE: -1, nextIdxGT: 118}
    - {featureIdx: 8, threshold: 0.9851318299770355, nextIdxLTE: 119, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9848878383636475, nextIdxLTE: 120, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9837821424007416, nextIdxLTE: 121, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1802.5, nextIdxLTE: 122, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9774940311908722, nextIdxLTE: 123, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2497.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 640.5, nextIdxLTE: 125, nextIdxGT: 139}
    - {featureIdx: 0, threshold: 184.5, nextIdxLTE: -1, nextIdxGT: 126}
    - {featureIdx: 8, threshold: 0.9909505248069763, nextIdxLTE: 127, nextIdxGT: 129}
    - {featureIdx: 1, threshold: 3703.5, nextIdxLTE: -2, nextIdxGT: 128}
    - {featureIdx: 1, threshold: 3768.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9932725727558136, nextIdxLTE: -1, nextIdxGT: 130}
    - {featureIdx: 8, threshold: 0.996152937412262, nextIdxLTE: 131, nextIdxGT: 136}
    - {featureIdx: 0, threshold: 290.5, nextIdxLTE: -1, nextIdxGT: 132}
    - {featureIdx: 2, threshold: 556.0, nextIdxLTE: -1, nextIdxGT: 133}
    - {featureIdx: 1, threshold: 2642.5, nextIdxLTE: -1, nextIdxGT: 134}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: 135}
    - {featureIdx: 8, threshold: 0.9937239587306976, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 320.0, nextIdxLTE: -2, nextIdxGT: 137}
    - {featureIdx: 0, threshold: 624.0, nextIdxLTE: -1, nextIdxGT: 138}
    - {featureIdx: 7, threshold: 0.9756944477558136, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9529514014720917, nextIdxLTE: 140, nextIdxGT: 141}
    - {featureIdx: 0, threshold: 846.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9871743321418762, nextIdxLTE: 142, nextIdxGT: 143}
    - {featureIdx: 7, threshold: 0.9888888895511627, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9934713542461395, nextIdxLTE: -1, nextIdxGT: 144}
    - {featureIdx: 8, threshold: 0.9936921298503876, nextIdxLTE: 145, nextIdxGT: 146}
    - {featureIdx: 0, threshold: 815.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: 147}
    - {featureIdx: 2, threshold: 1542.5, nextIdxLTE: -2, nextIdxGT: 148}
    - {featureIdx: 1, threshold: 3980.5, nextIdxLTE: -1, nextIdxGT: 149}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 12
  - tree:
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: 100}
    - {featureIdx: 7, threshold: 0.6354166567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 3, nextIdxGT: 76}
    - {featureIdx: 0, threshold: 99.0, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3333.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3360.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: 40}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 8, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 3638.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 839.0, nextIdxLTE: 10, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 559.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 2596.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 8, threshold: 0.9936268329620361, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 3058.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8979166448116302, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 318.0, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 287.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 18, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 2998.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 152.0, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 124.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 131.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 250.5, nextIdxLTE: 23, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.6437499821186066, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3215.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 274.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7527777850627899, nextIdxLTE: 27, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 2969.0, nextIdxLTE: 28, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 402.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 414.0, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 8, threshold: 0.9771851599216461, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 442.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3907.5, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 3234.0, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9951116144657135, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1915.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8791666626930237, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 8, threshold: 0.9916220009326935, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 8, threshold: 0.993211418390274, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 622.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.854583352804184, nextIdxLTE: 41, nextIdxGT: 60}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 42, nextIdxGT: 49}
    - {featureIdx: 8, threshold: 0.9897678196430206, nextIdxLTE: 43, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 3093.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 370.0, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 3335.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9857974350452423, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2582.5, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2551.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 612.0, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 532.0, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 8, threshold: 0.9963716566562653, nextIdxLTE: 52, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 825.5, nextIdxLTE: 53, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.9807461500167847, nextIdxLTE: 54, nextIdxGT: 55}
    - {featureIdx: 7, threshold: 0.8133333325386047, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1608.5, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 1, threshold: 2987.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 907.0, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 1889.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 961.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 61, nextIdxGT: 67}
    - {featureIdx: 2, threshold: 1338.0, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 449.5, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 7, threshold: 0.8947916626930237, nextIdxLTE: 64, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.9886793196201324, nextIdxLTE: 65, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 924.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9821867644786835, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1917.5, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 531.5, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 8, threshold: 0.9898638427257538, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8933333158493042, nextIdxLTE: 71, nextIdxGT: 73}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: -2, nextIdxGT: 72}
    - {featureIdx: 8, threshold: 0.9778950214385986, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 821.5, nextIdxLTE: -2, nextIdxGT: 74}
    - {featureIdx: 0, threshold: 709.5, nextIdxLTE: 75, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9878649413585663, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1913.0, nextIdxLTE: 77, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1054.0, nextIdxLTE: 78, nextIdxGT: 83}
    - {featureIdx: 0, threshold: 817.5, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 810.0, nextIdxLTE: 80, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.991047739982605, nextIdxLTE: 81, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9890106618404388, nextIdxLTE: -1, nextIdxGT: 82}
    - {featureIdx: 7, threshold: 0.8583333492279053, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8402777910232544, nextIdxLTE: -2, nextIdxGT: 84}
    - {featureIdx: 2, threshold: 1134.0, nextIdxLTE: 85, nextIdxGT: 88}
    - {featureIdx: 0, threshold: 976.5, nextIdxLTE: 86, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3052.0, nextIdxLTE: 87, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9924301207065582, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 911.5, nextIdxLTE: 89, nextIdxGT: 94}
    - {featureIdx: 0, threshold: 783.5, nextIdxLTE: 90, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1322.5, nextIdxLTE: 91, nextIdxGT: 92}
    - {featureIdx: 0, threshold: 710.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 623.0, nextIdxLTE: 93, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9892713725566864, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9910967946052551, nextIdxLTE: 95, nextIdxGT: 97}
    - {featureIdx: 7, threshold: 0.907142847776413, nextIdxLTE: -1, nextIdxGT: 96}
    - {featureIdx: 1, threshold: 3029.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 987.0, nextIdxLTE: 98, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9986188113689423, nextIdxLTE: -2, nextIdxGT: 99}
    - {featureIdx: 8, threshold: 0.9990747570991516, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9525793790817261, nextIdxLTE: 101, nextIdxGT: 103}
    - {featureIdx: 0, threshold: 519.5, nextIdxLTE: 102, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9870109260082245, nextIdxLTE: 104, nextIdxGT: 110}
    - {featureIdx: 7, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 105}
    - {featureIdx: 8, threshold: 0.9761373996734619, nextIdxLTE: 106, nextIdxGT: 107}
    - {featureIdx: 1, threshold: 2497.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 4003.0, nextIdxLTE: 108, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1802.5, nextIdxLTE: -1, nextIdxGT: 109}
    - {featureIdx: 8, threshold: 0.9838893711566925, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 640.5, nextIdxLTE: 111, nextIdxGT: 123}
    - {featureIdx: 0, threshold: 184.5, nextIdxLTE: -1, nextIdxGT: 112}
    - {featureIdx: 0, threshold: 636.5, nextIdxLTE: 113, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 318.5, nextIdxLTE: 114, nextIdxGT: 115}
    - {featureIdx: 2, threshold: 1605.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 372.0, nextIdxLTE: -1, nextIdxGT: 116}
    - {featureIdx: 2, threshold: 1139.0, nextIdxLTE: 117, nextIdxGT: 119}
    - {featureIdx: 1, threshold: 3475.5, nextIdxLTE: -1, nextIdxGT: 118}
    - {featureIdx: 2, threshold: 866.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3723.0, nextIdxLTE: 120, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9897364974021912, nextIdxLTE: -1, nextIdxGT: 121}
    - {featureIdx: 8, threshold: 0.996152937412262, nextIdxLTE: -2, nextIdxGT: 122}
    - {featureIdx: 8, threshold: 0.998014897108078, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9871743321418762, nextIdxLTE: 124, nextIdxGT: 125}
    - {featureIdx: 7, threshold: 0.9888888895511627, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 815.5, nextIdxLTE: -1, nextIdxGT: 126}
    - {featureIdx: 1, threshold: 4077.0, nextIdxLTE: 127, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9677083194255829, nextIdxLTE: 128, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 897.0, nextIdxLTE: 129, nextIdxGT: 130}
    - {featureIdx: 1, threshold: 2916.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1782.0, nextIdxLTE: -1, nextIdxGT: 131}
    - {featureIdx: 6, threshold: 6.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 13
  - tree:
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: 107}
    - {featureIdx: 7, threshold: 0.65625, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 3, nextIdxGT: 84}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 241.5, nextIdxLTE: 5, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 3533.5, nextIdxLTE: 6, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 2192.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 1297.5, nextIdxLTE: 8, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9855212569236755, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 1134.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3421.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2906.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 731.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 8, threshold: 0.9923943877220154, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9983311891555786, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.71875, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1544.0, nextIdxLTE: 20, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 175.0, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3606.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 4049.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1935.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 25, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 2268.5, nextIdxLTE: 26, nextIdxGT: 29}
    - {featureIdx: 7, threshold: 0.8375000059604645, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1559.5, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2086.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2718.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 996.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7527777850627899, nextIdxLTE: 32, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 2969.0, nextIdxLTE: 33, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 402.0, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 414.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 8, threshold: 0.9771851599216461, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1277.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3693.0, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3234.0, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9951116144657135, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8791666626930237, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 8, threshold: 0.9916220009326935, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 8, threshold: 0.993211418390274, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 622.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.854583352804184, nextIdxLTE: 45, nextIdxGT: 67}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 46, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.9897678196430206, nextIdxLTE: 47, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 3093.5, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 370.0, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 3335.0, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3154.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2582.5, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 604.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 480.0, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 8, threshold: 0.995766669511795, nextIdxLTE: 55, nextIdxGT: 63}
    - {featureIdx: 0, threshold: 825.5, nextIdxLTE: 56, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1087.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.9841188490390778, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8100000023841858, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 624.0, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 592.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 907.0, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 1889.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 873.0, nextIdxLTE: 64, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 523.5, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 7, threshold: 0.839166671037674, nextIdxLTE: 66, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 637.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1885.0, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 69, nextIdxGT: 75}
    - {featureIdx: 0, threshold: 447.5, nextIdxLTE: -2, nextIdxGT: 70}
    - {featureIdx: 2, threshold: 1338.0, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8947916626930237, nextIdxLTE: 72, nextIdxGT: 74}
    - {featureIdx: 2, threshold: 1111.5, nextIdxLTE: -2, nextIdxGT: 73}
    - {featureIdx: 2, threshold: 1253.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9821867644786835, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 531.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 8, threshold: 0.9906094670295715, nextIdxLTE: 77, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.988637387752533, nextIdxLTE: 78, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1569.0, nextIdxLTE: 79, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1562.5, nextIdxLTE: 80, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: 81, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8941666483879089, nextIdxLTE: -2, nextIdxGT: 82}
    - {featureIdx: 8, threshold: 0.9869791865348816, nextIdxLTE: 83, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2353.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1913.0, nextIdxLTE: 85, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1054.0, nextIdxLTE: 86, nextIdxGT: 91}
    - {featureIdx: 0, threshold: 817.5, nextIdxLTE: 87, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 810.0, nextIdxLTE: 88, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.991047739982605, nextIdxLTE: 89, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9890106618404388, nextIdxLTE: -1, nextIdxGT: 90}
    - {featureIdx: 7, threshold: 0.8583333492279053, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1140.5, nextIdxLTE: 92, nextIdxGT: 94}
    - {featureIdx: 8, threshold: 0.993546187877655, nextIdxLTE: -2, nextIdxGT: 93}
    - {featureIdx: 8, threshold: 0.9975903928279877, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8402777910232544, nextIdxLTE: -2, nextIdxGT: 95}
    - {featureIdx: 0, threshold: 911.5, nextIdxLTE: 96, nextIdxGT: 101}
    - {featureIdx: 0, threshold: 783.5, nextIdxLTE: 97, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1322.5, nextIdxLTE: 98, nextIdxGT: 99}
    - {featureIdx: 0, threshold: 710.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 623.0, nextIdxLTE: 100, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 4020.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9910967946052551, nextIdxLTE: 102, nextIdxGT: 104}
    - {featureIdx: 2, threshold: 1243.0, nextIdxLTE: 103, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9835379421710968, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 987.0, nextIdxLTE: 105, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 917.5, nextIdxLTE: 106, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9949483573436737, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9525793790817261, nextIdxLTE: 108, nextIdxGT: 110}
    - {featureIdx: 0, threshold: 519.5, nextIdxLTE: 109, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 503.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9870109260082245, nextIdxLTE: 111, nextIdxGT: 117}
    - {featureIdx: 7, threshold: 0.9784722328186035, nextIdxLTE: -1, nextIdxGT: 112}
    - {featureIdx: 8, threshold: 0.9761373996734619, nextIdxLTE: 113, nextIdxGT: 114}
    - {featureIdx: 1, threshold: 2497.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 4003.0, nextIdxLTE: 115, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1802.5, nextIdxLTE: -1, nextIdxGT: 116}
    - {featureIdx: 1, threshold: 3085.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 640.5, nextIdxLTE: 118, nextIdxGT: 131}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 119}
    - {featureIdx: 0, threshold: 636.5, nextIdxLTE: 120, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 318.5, nextIdxLTE: 121, nextIdxGT: 122}
    - {featureIdx: 2, threshold: 1605.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 372.0, nextIdxLTE: -1, nextIdxGT: 123}
    - {featureIdx: 2, threshold: 1139.0, nextIdxLTE: 124, nextIdxGT: 126}
    - {featureIdx: 1, threshold: 3475.5, nextIdxLTE: -1, nextIdxGT: 125}
    - {featureIdx: 2, threshold: 866.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 127, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2129.0, nextIdxLTE: -1, nextIdxGT: 128}
    - {featureIdx: 8, threshold: 0.9897364974021912, nextIdxLTE: -1, nextIdxGT: 129}
    - {featureIdx: 8, threshold: 0.9963942170143127, nextIdxLTE: -2, nextIdxGT: 130}
    - {featureIdx: 0, threshold: 593.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9871743321418762, nextIdxLTE: 132, nextIdxGT: 133}
    - {featureIdx: 7, threshold: 0.9888888895511627, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 815.5, nextIdxLTE: -1, nextIdxGT: 134}
    - {featureIdx: 1, threshold: 4077.0, nextIdxLTE: 135, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9677083194255829, nextIdxLTE: 136, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 897.0, nextIdxLTE: 137, nextIdxGT: 138}
    - {featureIdx: 8, threshold: 0.990426242351532, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1782.0, nextIdxLTE: -1, nextIdxGT: 139}
    - {featureIdx: 7, threshold: 0.9588095247745514, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 14
  - tree:
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: 114}
    - {featureIdx: 7, threshold: 0.6354166567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 3, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 3638.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: 5, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 3241.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 1343.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 362.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8979166448116302, nextIdxLTE: 9, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 240.0, nextIdxLTE: 10, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 2209.5, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 1189.0, nextIdxLTE: 12, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 2884.0, nextIdxLTE: 13, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 120.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 8, threshold: 0.9856421649456024, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 1006.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 528.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 3606.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9806466698646545, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 8, threshold: 0.9882751107215881, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9832375049591064, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 7, threshold: 0.6916666626930237, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 8, threshold: 0.9867311418056488, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 156.5, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1591.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2176.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 326.0, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9810606241226196, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 8, threshold: 0.9911569654941559, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 278.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7527777850627899, nextIdxLTE: 32, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 466.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 688.0, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 602.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 36, nextIdxGT: 93}
    - {featureIdx: 7, threshold: 0.8380555510520935, nextIdxLTE: 37, nextIdxGT: 58}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 38, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 1259.5, nextIdxLTE: 39, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 3685.0, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2605.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 491.0, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 2221.0, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 515.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9974282085895538, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1800.5, nextIdxLTE: -2, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 1929.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 48, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 1628.0, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 3529.5, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 3812.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2257.0, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 1, threshold: 2479.0, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 615.0, nextIdxLTE: 54, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 480.0, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 7, threshold: 0.8116666674613953, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9916477203369141, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 2811.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 439.5, nextIdxLTE: 59, nextIdxGT: 64}
    - {featureIdx: 1, threshold: 3662.0, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8708333373069763, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 0, threshold: 325.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 398.0, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 7, threshold: 0.8944444358348846, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 514.0, nextIdxLTE: 65, nextIdxGT: 68}
    - {featureIdx: 1, threshold: 2487.0, nextIdxLTE: -2, nextIdxGT: 66}
    - {featureIdx: 0, threshold: 447.5, nextIdxLTE: 67, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3284.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9798857867717743, nextIdxLTE: 69, nextIdxGT: 74}
    - {featureIdx: 2, threshold: 1416.5, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 0, threshold: 773.0, nextIdxLTE: 71, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1424.5, nextIdxLTE: -2, nextIdxGT: 72}
    - {featureIdx: 2, threshold: 1730.0, nextIdxLTE: -1, nextIdxGT: 73}
    - {featureIdx: 8, threshold: 0.9764939546585083, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2145.5, nextIdxLTE: -2, nextIdxGT: 75}
    - {featureIdx: 7, threshold: 0.9133333563804626, nextIdxLTE: 76, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2284.5, nextIdxLTE: 77, nextIdxGT: 80}
    - {featureIdx: 8, threshold: 0.9953124821186066, nextIdxLTE: 78, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2155.0, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9873621463775635, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 816.0, nextIdxLTE: 81, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 759.0, nextIdxLTE: 82, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9863044619560242, nextIdxLTE: -2, nextIdxGT: 83}
    - {featureIdx: 8, threshold: 0.9988014698028564, nextIdxLTE: 84, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9921875, nextIdxLTE: 85, nextIdxGT: 89}
    - {featureIdx: 0, threshold: 624.0, nextIdxLTE: 86, nextIdxGT: 87}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2842.5, nextIdxLTE: 88, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8822916746139526, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2833.0, nextIdxLTE: 90, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 636.0, nextIdxLTE: -1, nextIdxGT: 91}
    - {featureIdx: 1, threshold: 2805.5, nextIdxLTE: -2, nextIdxGT: 92}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8548611104488373, nextIdxLTE: -1, nextIdxGT: 94}
    - {featureIdx: 0, threshold: 969.0, nextIdxLTE: 95, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2775.5, nextIdxLTE: 96, nextIdxGT: 97}
    - {featureIdx: 1, threshold: 2573.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3805.5, nextIdxLTE: 98, nextIdxGT: 112}
    - {featureIdx: 1, threshold: 3538.0, nextIdxLTE: 99, nextIdxGT: 107}
    - {featureIdx: 2, threshold: 846.0, nextIdxLTE: -1, nextIdxGT: 100}
    - {featureIdx: 8, threshold: 0.9963148832321167, nextIdxLTE: 101, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2999.5, nextIdxLTE: -1, nextIdxGT: 102}
    - {featureIdx: 1, threshold: 3046.0, nextIdxLTE: -2, nextIdxGT: 103}
    - {featureIdx: 7, threshold: 0.8791666626930237, nextIdxLTE: -1, nextIdxGT: 104}
    - {featureIdx: 1, threshold: 3394.5, nextIdxLTE: 105, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: -2, nextIdxGT: 106}
    - {featureIdx: 8, threshold: 0.9941502213478088, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 783.5, nextIdxLTE: -2, nextIdxGT: 108}
    - {featureIdx: 0, threshold: 805.0, nextIdxLTE: -1, nextIdxGT: 109}
    - {featureIdx: 8, threshold: 0.9932083785533905, nextIdxLTE: -2, nextIdxGT: 110}
    - {featureIdx: 0, threshold: 817.5, nextIdxLTE: -2, nextIdxGT: 111}
    - {featureIdx: 1, threshold: 3708.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8947916626930237, nextIdxLTE: -1, nextIdxGT: 113}
    - {featureIdx: 0, threshold: 734.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.961249977350235, nextIdxLTE: -1, nextIdxGT: 115}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 116}
    - {featureIdx: 0, threshold: 914.0, nextIdxLTE: 117, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 510.5, nextIdxLTE: 118, nextIdxGT: 119}
    - {featureIdx: 0, threshold: 478.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 897.5, nextIdxLTE: 120, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1087.5, nextIdxLTE: -1, nextIdxGT: 121}
    - {featureIdx: 2, threshold: 1104.5, nextIdxLTE: -2, nextIdxGT: 122}
    - {featureIdx: 8, threshold: 0.9989908933639526, nextIdxLTE: 123, nextIdxGT: 129}
    - {featureIdx: 8, threshold: 0.9935668110847473, nextIdxLTE: 124, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9934488832950592, nextIdxLTE: 125, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9892370402812958, nextIdxLTE: 126, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9879396855831146, nextIdxLTE: 127, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1802.5, nextIdxLTE: -1, nextIdxGT: 128}
    - {featureIdx: 2, threshold: 1858.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1508.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 15
  - tree:
    - {featureIdx: 0, threshold: 225.0, nextIdxLTE: 1, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 80.5, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1226.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9708333313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8299999833106995, nextIdxLTE: 7, nextIdxGT: 23}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 8, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.8104166686534882, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2271.0, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 1192.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9925062656402588, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9924239814281464, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1037.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9953056573867798, nextIdxLTE: 16, nextIdxGT: 20}
    - {featureIdx: 10, threshold: 0.784722238779068, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.992411881685257, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9938570857048035, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 3948.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9983879029750824, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 180.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 113.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4079.0, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1084.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 1137.0, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 2670.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2519.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 387.0, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 384.5, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997190535068512, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 351.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8691666722297668, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 305.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 16
  - tree:
    - {featureIdx: 0, threshold: 225.0, nextIdxLTE: 1, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 80.5, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1226.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9708333313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8299999833106995, nextIdxLTE: 7, nextIdxGT: 22}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 8, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.8104166686534882, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.5958333313465118, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 2066.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9925062656402588, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9924239814281464, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8208333253860474, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1037.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 2226.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1073.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1593.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1897.5, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1876.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1654.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1980.0, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1084.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1137.0, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 2670.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2519.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 387.0, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 384.5, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997190535068512, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 351.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3360.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1437.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 17
  - tree:
    - {featureIdx: 0, threshold: 225.0, nextIdxLTE: 1, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 80.5, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1226.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 827.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8299999833106995, nextIdxLTE: 7, nextIdxGT: 21}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 8, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.8104166686534882, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2271.0, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 106.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9925062656402588, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9924239814281464, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8183333277702332, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1037.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.9996710419654846, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2226.5, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1073.0, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1876.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 1897.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1980.0, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1084.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1137.0, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 2670.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2519.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 387.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 384.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997190535068512, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 351.0, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1239.5, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8736111223697662, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 18
  - tree:
    - {featureIdx: 0, threshold: 225.0, nextIdxLTE: 1, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 80.5, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1226.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 827.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8299999833106995, nextIdxLTE: 7, nextIdxGT: 21}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 8, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.8104166686534882, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.5958333313465118, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 2066.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9925062656402588, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9924239814281464, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8183333277702332, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1037.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.9996710419654846, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1073.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 2226.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1876.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 1897.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 4079.0, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1084.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1137.0, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 2670.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2519.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 387.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 384.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997190535068512, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9997424483299255, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 10, threshold: 0.8691666722297668, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8491666615009308, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 19
  - tree:
    - {featureIdx: 0, threshold: 148.5, nextIdxLTE: 1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 3427.0, nextIdxLTE: 3, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 84.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.8208333253860474, nextIdxLTE: 5, nextIdxGT: 12}
    - {featureIdx: 10, threshold: 0.5958333313465118, nextIdxLTE: 6, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 2066.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1922.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9959864318370819, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9954724609851837, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2694.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 116.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1066.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.8499999940395355, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9921085834503174, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 64.5, nextIdxLTE: 17, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1226.5, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9708333313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.6972222030162811, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3967.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 352.5, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3290.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 351.0, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.859722226858139, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3894.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 207.0, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9935740828514099, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 20
  - tree:
    - {featureIdx: 0, threshold: 148.5, nextIdxLTE: 1, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 3588.5, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 84.0, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3501.5, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 1206.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3143.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2220.0, nextIdxLTE: 8, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 1226.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9959864318370819, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 98.5, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.9909538328647614, nextIdxLTE: 12, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.75, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7666666507720947, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9924239814281464, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 39.0, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 96.5, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 95.5, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9708333313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 352.5, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3290.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 351.0, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.859722226858139, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3894.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1828.0, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8325000107288361, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 21
  - tree:
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 4047.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9291666746139526, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.9974888563156128, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 3814.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9430555403232574, nextIdxLTE: 8, nextIdxGT: 17}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 10, threshold: 0.90625, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9997859597206116, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 94.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3443.0, nextIdxLTE: 13, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 138.5, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 10, threshold: 0.7750000059604645, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2063.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 661.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 142.0, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 797.0, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 5, threshold: 0.9996452033519745, nextIdxLTE: 21, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.9944007992744446, nextIdxLTE: 22, nextIdxGT: 34}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 23, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9941472411155701, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 3858.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 288.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3516.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9158333539962769, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9875040948390961, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9897758066654205, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9913983345031738, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 1116.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 2481.5, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9936618506908417, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 326.5, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 324.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4084.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9965839684009552, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9955803751945496, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 10, threshold: 0.921875, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8433333337306976, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8025000095367432, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2640.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 11.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1777.5, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1775.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 396.0, nextIdxLTE: 47, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 885.0, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 1356.0, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9998664557933807, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9088541865348816, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 10, threshold: 0.9096875190734863, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 2, threshold: 812.0, nextIdxLTE: 54, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 799.5, nextIdxLTE: 55, nextIdxGT: 59}
    - {featureIdx: 9, threshold: 9.5, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 10, threshold: 0.9424999952316284, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 3680.5, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9474999904632568, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2634.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.989948958158493, nextIdxLTE: 61, nextIdxGT: 64}
    - {featureIdx: 5, threshold: 0.9898884296417236, nextIdxLTE: 62, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 956.0, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 10, threshold: 0.9907197058200836, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2136.5, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2133.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 22
  - tree:
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 1, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 4047.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9291666746139526, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 64.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 3814.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9430555403232574, nextIdxLTE: 8, nextIdxGT: 16}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 10, threshold: 0.90625, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 96.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.9997859597206116, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3443.0, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 138.5, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 132.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2063.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 142.0, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 797.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 3921.0, nextIdxLTE: 20, nextIdxGT: 44}
    - {featureIdx: 10, threshold: 0.9812500178813934, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9895175993442535, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 393.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.987471342086792, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.9995616376399994, nextIdxLTE: 26, nextIdxGT: 43}
    - {featureIdx: 5, threshold: 0.9965822696685791, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9645833075046539, nextIdxLTE: 28, nextIdxGT: 41}
    - {featureIdx: 10, threshold: 0.9387499988079071, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 292.5, nextIdxLTE: 30, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 3531.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 167.0, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9921005964279175, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9944729208946228, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 1828.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3050.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8416666686534882, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9922128021717072, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 10, threshold: 0.8854166567325592, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 301.5, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 1702.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1605.0, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.9943180084228516, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8302083313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1118.5, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 11.5, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1377.5, nextIdxLTE: 48, nextIdxGT: 66}
    - {featureIdx: 2, threshold: 1373.5, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 396.0, nextIdxLTE: 50, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 885.0, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 325.5, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 2, threshold: 1356.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9302777945995331, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 10, threshold: 0.9311868846416473, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 812.0, nextIdxLTE: 57, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 799.5, nextIdxLTE: 58, nextIdxGT: 63}
    - {featureIdx: 9, threshold: 9.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 3680.5, nextIdxLTE: 60, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 735.5, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 748.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 579.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 888.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.989948958158493, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9896403849124908, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.987888753414154, nextIdxLTE: 67, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 931.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 23
  - tree:
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 1, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 4047.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9291666746139526, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.9974888563156128, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 3814.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9430555403232574, nextIdxLTE: 8, nextIdxGT: 18}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 10, threshold: 0.90625, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 94.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.9997859597206116, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3443.0, nextIdxLTE: 13, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 2063.5, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 152.0, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1293.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 888.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 661.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 142.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 797.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.9996452033519745, nextIdxLTE: 22, nextIdxGT: 39}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 23, nextIdxGT: 29}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 24, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 1878.5, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.9937452077865601, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2708.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 10, threshold: 0.9739583432674408, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 297.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.998296320438385, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 295.5, nextIdxLTE: 32, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 3870.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 1050.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 365.0, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 393.0, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 10, threshold: 0.8833333253860474, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 438.0, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 407.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2640.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 10.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1378.0, nextIdxLTE: 42, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 1373.5, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 396.0, nextIdxLTE: 44, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 885.0, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9998664557933807, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1356.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9302777945995331, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 10, threshold: 0.9319444596767426, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 2, threshold: 812.5, nextIdxLTE: 51, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 802.5, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 9.5, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 5, threshold: 0.9932348430156708, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 5, threshold: 0.9948460161685944, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 735.5, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 750.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9901881217956543, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9895700514316559, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 956.0, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 1, threshold: 2407.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 24
  - tree:
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 1, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 69.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 3, nextIdxGT: 19}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.90625, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 3006.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9996966123580933, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8708333373069763, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 3360.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 824.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9932550489902496, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.925000011920929, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 152.0, nextIdxLTE: 13, nextIdxGT: 17}
    - {featureIdx: 10, threshold: 0.7666666507720947, nextIdxLTE: 14, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 85.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1938.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 686.0, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8833333253860474, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 797.0, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 3921.0, nextIdxLTE: 21, nextIdxGT: 39}
    - {featureIdx: 5, threshold: 0.9882529377937317, nextIdxLTE: 22, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9872860610485077, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 5, threshold: 0.9995616376399994, nextIdxLTE: 25, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.9965822696685791, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 292.5, nextIdxLTE: 27, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 3531.5, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9958278238773346, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3543.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 10, threshold: 0.765625, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1878.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9158333539962769, nextIdxLTE: 33, nextIdxGT: 36}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 1417.0, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 1692.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 319.0, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2640.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1118.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 188.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 11.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1377.5, nextIdxLTE: 43, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1373.5, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 396.0, nextIdxLTE: 45, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 885.0, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1356.0, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9998664557933807, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9302777945995331, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 10, threshold: 0.9311868846416473, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 812.0, nextIdxLTE: 52, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 799.5, nextIdxLTE: 53, nextIdxGT: 58}
    - {featureIdx: 9, threshold: 9.5, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 0, threshold: 605.5, nextIdxLTE: 55, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 554.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 735.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 748.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 888.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.989948958158493, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9896403849124908, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.987888753414154, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 9.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 25
  - tree:
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 1, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 69.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 3, nextIdxGT: 19}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 7}
    - {featureIdx: 10, threshold: 0.90625, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 824.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9932550489902496, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.925000011920929, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8861111104488373, nextIdxLTE: 9, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 174.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9958435297012329, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.6972222030162811, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 10, threshold: 0.7666666507720947, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 138.5, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 2981.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 145.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9069444537162781, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 916.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 191.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 797.0, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 5, threshold: 0.9996452033519745, nextIdxLTE: 21, nextIdxGT: 43}
    - {featureIdx: 5, threshold: 0.9961849451065063, nextIdxLTE: 22, nextIdxGT: 41}
    - {featureIdx: 10, threshold: 0.9812500178813934, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 24, nextIdxGT: 30}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 25, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1878.5, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9937452077865601, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 319.5, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 279.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 241.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9158333539962769, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1875.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1800.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 291.0, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 10, threshold: 0.8299999833106995, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 218.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 365.0, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 393.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.9899904131889343, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 1734.0, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 420.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4026.0, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 10, threshold: 0.8168749809265137, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2640.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 10.5, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1378.0, nextIdxLTE: 46, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 1373.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 396.0, nextIdxLTE: 48, nextIdxGT: 52}
    - {featureIdx: 2, threshold: 885.0, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 325.5, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 1356.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9302777945995331, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 10, threshold: 0.9319444596767426, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 812.5, nextIdxLTE: 55, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 802.5, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 9.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 10, threshold: 0.9424999952316284, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 5, threshold: 0.9990627467632294, nextIdxLTE: 59, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 581.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9901881217956543, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9960565268993378, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 956.0, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 1, threshold: 2407.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 26
  - tree:
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 69.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 3, nextIdxGT: 19}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 10, threshold: 0.90625, nextIdxLTE: 5, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 3333.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 10, threshold: 0.8791666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 824.5, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 142.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.925000011920929, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 164.0, nextIdxLTE: 11, nextIdxGT: 17}
    - {featureIdx: 10, threshold: 0.875, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9953056573867798, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9937343001365662, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7666666507720947, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 1770.5, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9930868446826935, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 686.0, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 228.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 797.0, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 5, threshold: 0.9996452033519745, nextIdxLTE: 21, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.9961849451065063, nextIdxLTE: 22, nextIdxGT: 41}
    - {featureIdx: 10, threshold: 0.9812500178813934, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 24, nextIdxGT: 30}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 25, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1878.5, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 1894.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2658.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 1651.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9943180084228516, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9158333539962769, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1875.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1800.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 291.0, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 10, threshold: 0.8299999833106995, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9943900406360626, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 365.0, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 393.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 1616.5, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 2299.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 1692.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4072.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2640.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 10.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1378.0, nextIdxLTE: 45, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 1373.5, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 396.0, nextIdxLTE: 47, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 885.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9998664557933807, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1356.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9302777945995331, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 10, threshold: 0.9319444596767426, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 2, threshold: 812.5, nextIdxLTE: 54, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 802.5, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 9.5, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 871.0, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2756.0, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 605.5, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 579.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9901881217956543, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2722.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 956.0, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 1, threshold: 2407.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 27
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.824999988079071, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 28
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1203.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 1503.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9987347722053528, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 29
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 30
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 31
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 32
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 33
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 2136.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 24.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1409.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.9854166805744171, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8499999940395355, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2792.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 34
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 35
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 36
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 37
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 38
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 39
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 40
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 23.0, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 13, threshold: 0.9997060894966125, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 881.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2676.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2308.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 41
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 42
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 43
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 2136.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 24.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1409.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3778.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3258.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 844.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 44
  - tree:
    - {featureIdx: 0, threshold: 28.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 13, threshold: 0.994805097579956, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 12, threshold: 0.9506944417953491, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1354.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 45
  - tree:
    - {featureIdx: 0, threshold: 28.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 2787.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 948.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 2722.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 46
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1203.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 1503.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3364.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 47
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1203.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 1503.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9987347722053528, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 48
  - tree:
    - {featureIdx: 0, threshold: 28.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 2787.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 948.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9966653287410736, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2224.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 49
  - tree:
    - {featureIdx: 0, threshold: 28.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 13, threshold: 0.994805097579956, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 2827.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1420.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2342.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 17.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 50
  - tree:
    - {featureIdx: 0, threshold: 28.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 2787.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 948.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 2691.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 51
  - tree:
    - {featureIdx: 0, threshold: 28.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 2787.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2691.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 948.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 52
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 53
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 54
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 55
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 23.0, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 13, threshold: 0.9997060894966125, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 881.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 10.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2308.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 56
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 57
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 58
  - tree:
    - {featureIdx: 0, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 0.625, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 13, threshold: 0.9998437464237213, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1901.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.8125, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 59
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 25.0, nextIdxLTE: 2, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8791666626930237, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1514.5, nextIdxLTE: 4, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9973843395709991, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 13.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 17.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1924.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 60
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3007.0, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 1700.0, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 15.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 2190.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 17.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3523.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 61
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3007.0, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 1700.0, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 15.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.99534872174263, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 17.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.9208333194255829, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 62
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7874999940395355, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 1700.0, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 1879.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.9970343112945557, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 17.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.9208333194255829, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 63
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 16.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 2691.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1700.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.5750000178813934, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3523.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 64
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 16.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 4, threshold: 0.7041666507720947, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1700.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.5750000178813934, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 4, threshold: 0.9208333194255829, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 65
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 16.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 4, threshold: 0.6208333373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1556.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3523.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9871961772441864, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 66
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 20.5, nextIdxLTE: 2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 3101.0, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 11.5, nextIdxLTE: 4, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 2187.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 12.5, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.6958333253860474, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 1165.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 672.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 67
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 20.5, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 2339.5, nextIdxLTE: 3, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1556.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 16.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 2649.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.8791666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 672.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 68
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 20.5, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 2339.5, nextIdxLTE: 3, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1556.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 16.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 2649.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 3364.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 672.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 69
  - tree:
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 20.5, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 4, threshold: 0.6208333373069763, nextIdxLTE: 3, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1556.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 18.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 5, threshold: 0.9965423941612244, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9894288778305054, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1661.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 70
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 170.0, nextIdxLTE: 3, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1134.5, nextIdxLTE: 4, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 3777.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8916666507720947, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 722.5, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 586.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9996966123580933, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7041666805744171, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 901.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 558.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 790.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 3703.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.987500011920929, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1877.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.9957186877727509, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9989666044712067, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2063.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 10, threshold: 0.7833333313465118, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9935267865657806, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7472222149372101, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 71
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 722.0, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 152.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 2451.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 557.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 10, threshold: 0.8812500238418579, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 192.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3584.0, nextIdxLTE: 9, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 2692.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 202.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9187500178813934, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 195.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2680.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2555.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9924239814281464, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 113.5, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3934.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 72
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 722.0, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 152.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 2451.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 557.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 10, threshold: 0.8812500238418579, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3584.0, nextIdxLTE: 9, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 2692.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 202.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9187500178813934, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 195.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2680.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2555.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9924239814281464, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 113.5, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3934.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 73
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 1134.5, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 168.0, nextIdxLTE: 4, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 3777.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8916666507720947, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.8291666805744171, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 722.5, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 914.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 5, threshold: 0.9937219321727753, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 3032.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 558.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 790.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9923937320709229, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9891756176948547, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3775.5, nextIdxLTE: 16, nextIdxGT: 20}
    - {featureIdx: 10, threshold: 0.7833333313465118, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2703.5, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1293.0, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 2680.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3890.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1410.0, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1919.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 74
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 1085.0, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 150.5, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 722.0, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 10, threshold: 0.9375, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.9934506118297577, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2678.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9923937320709229, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8958333432674408, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 558.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9187500178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3775.5, nextIdxLTE: 14, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.7833333313465118, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2703.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2680.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1293.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3890.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9950105249881744, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 3862.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 75
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 1085.0, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 150.5, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 722.0, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 10, threshold: 0.9375, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.9934506118297577, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7041666805744171, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9923937320709229, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8958333432674408, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 558.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9934081137180328, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3775.5, nextIdxLTE: 14, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.7833333313465118, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2703.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1293.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 2680.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 106.5, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1705.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 10, threshold: 0.6861110925674438, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 76
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 1085.0, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 152.0, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 722.5, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 10, threshold: 0.9375, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.9934506118297577, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9906215071678162, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9923937320709229, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8958333432674408, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 558.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9934081137180328, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3775.5, nextIdxLTE: 14, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.7833333313465118, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2703.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1293.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 2680.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 106.5, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9948676526546478, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 10, threshold: 0.6861110925674438, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 77
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 1085.0, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 152.0, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 722.5, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 10, threshold: 0.9375, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.9934506118297577, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 126.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9923937320709229, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8958333432674408, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 558.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 749.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.993291586637497, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.9945252537727356, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 213.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7055555582046509, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 134.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 155.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 78
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 1085.0, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 152.0, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 722.5, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 10, threshold: 0.9375, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.9934506118297577, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7041666805744171, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9923937320709229, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8958333432674408, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 558.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2336.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.993291586637497, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.9945252537727356, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 213.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7055555582046509, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.6972222030162811, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9970238208770752, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 79
  - tree:
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 1085.0, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 152.0, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 722.5, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 10, threshold: 0.9375, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.9934506118297577, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 126.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9923937320709229, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8958333432674408, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 558.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9187500178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.993291586637497, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.9945252537727356, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 213.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7055555582046509, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.6972222030162811, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 155.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 80
  - tree:
    - {featureIdx: 0, threshold: 197.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 557.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 151.5, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 5, threshold: 0.9959497451782227, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 10, threshold: 0.9187500178813934, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 92.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 195.5, nextIdxLTE: 8, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 1876.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 1886.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3075.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9954378306865692, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 109.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 3055.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 81
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 9}
    - {featureIdx: 15, threshold: 0.7236111164093018, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 16, threshold: 0.995860755443573, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 16, threshold: 0.9959408938884735, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 576.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 16, threshold: 0.9962284564971924, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 15, threshold: 0.7270833551883698, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2791.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 11, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1572.0, nextIdxLTE: 13, nextIdxGT: 28}
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9791617393493652, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 16, threshold: 0.9678351581096649, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 892.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 641.0, nextIdxLTE: 18, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 561.5, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9820740222930908, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 254.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 940.0, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 3091.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1068.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 686.0, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 15, threshold: 0.8236111104488373, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 902.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 16, threshold: 0.9869791567325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8236111104488373, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9726794958114624, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 832.0, nextIdxLTE: 31, nextIdxGT: 37}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 32, nextIdxGT: 36}
    - {featureIdx: 15, threshold: 0.8062500059604645, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 336.5, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 1726.5, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 16, threshold: 0.9797149002552032, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3033.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9864879250526428, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 2713.5, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9897693395614624, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 250.5, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 42, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1942.5, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1874.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 806.0, nextIdxLTE: 45, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 586.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9941176474094391, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1504.0, nextIdxLTE: 48, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 2373.0, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 2819.0, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 932.5, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3986.0, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1146.5, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 935.5, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 16, threshold: 0.9779718220233917, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3793.5, nextIdxLTE: 56, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 330.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 1001.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1569.5, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 16, threshold: 0.9842391014099121, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9814532697200775, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9020833075046539, nextIdxLTE: 62, nextIdxGT: 81}
    - {featureIdx: 1, threshold: 4072.0, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 701.0, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 736.0, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 16, threshold: 0.9790948927402496, nextIdxLTE: 66, nextIdxGT: 68}
    - {featureIdx: 16, threshold: 0.9632300734519958, nextIdxLTE: 67, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9605535566806793, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9796441197395325, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 816.0, nextIdxLTE: 70, nextIdxGT: 72}
    - {featureIdx: 0, threshold: 528.0, nextIdxLTE: -1, nextIdxGT: 71}
    - {featureIdx: 15, threshold: 0.887499988079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9942956566810608, nextIdxLTE: 73, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 322.0, nextIdxLTE: 74, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 1432.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2028.0, nextIdxLTE: 76, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3328.5, nextIdxLTE: -2, nextIdxGT: 77}
    - {featureIdx: 16, threshold: 0.9923321902751923, nextIdxLTE: 78, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 986.0, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8843750059604645, nextIdxLTE: 80, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1573.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 603.0, nextIdxLTE: 82, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 972.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 82
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 15, threshold: 0.7361111044883728, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.7527777850627899, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 656.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3563.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 420.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 9, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 769.0, nextIdxLTE: 11, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 670.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 641.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 574.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1643.5, nextIdxLTE: 15, nextIdxGT: 18}
    - {featureIdx: 16, threshold: 0.9820740222930908, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 940.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9768612086772919, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 802.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 827.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 3856.0, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3629.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 896.5, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 15, threshold: 0.8152777850627899, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2631.5, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 935.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 15, threshold: 0.784722238779068, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 29, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 450.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 16, threshold: 0.9894037246704102, nextIdxLTE: 31, nextIdxGT: 41}
    - {featureIdx: 16, threshold: 0.9680667519569397, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 2726.0, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 895.0, nextIdxLTE: 34, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 869.5, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9846868813037872, nextIdxLTE: 36, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 1138.0, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9821300208568573, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 639.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2836.0, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 981.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1290.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1132.5, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2814.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 735.0, nextIdxLTE: 45, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 2808.5, nextIdxLTE: 46, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 687.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 1593.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9910653829574585, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 16, threshold: 0.9949983656406403, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 990.0, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 1000.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 83
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 15, threshold: 0.7361111044883728, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.7527777850627899, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 656.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3563.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 420.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 9, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 769.0, nextIdxLTE: 11, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 670.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 641.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 574.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1643.5, nextIdxLTE: 15, nextIdxGT: 18}
    - {featureIdx: 16, threshold: 0.9820740222930908, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 940.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9768612086772919, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 802.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 827.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 3856.0, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3629.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 896.5, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 15, threshold: 0.8152777850627899, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2631.5, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 935.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 16, threshold: 0.9876546859741211, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 29, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 450.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 16, threshold: 0.9894037246704102, nextIdxLTE: 31, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 988.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 923.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2726.0, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 2836.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 895.0, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 869.5, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9846868813037872, nextIdxLTE: 38, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 798.5, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 16, threshold: 0.9757965803146362, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 639.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1290.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2814.0, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 1132.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 735.0, nextIdxLTE: 45, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 2808.5, nextIdxLTE: 46, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 687.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 1593.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 509.5, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3684.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 990.0, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 1000.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 84
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 9}
    - {featureIdx: 15, threshold: 0.7236111164093018, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 16, threshold: 0.995860755443573, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 16, threshold: 0.9959408938884735, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 576.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 16, threshold: 0.9962284564971924, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 16, threshold: 0.9970466196537018, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.737500011920929, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 11, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1572.0, nextIdxLTE: 13, nextIdxGT: 26}
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9817313551902771, nextIdxLTE: 15, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 828.5, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 1424.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9712643623352051, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1152.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9824855029582977, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 16, threshold: 0.9913271963596344, nextIdxLTE: 21, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 619.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 16, threshold: 0.9869751930236816, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2643.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 254.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9966613352298737, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8236111104488373, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9726794958114624, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 3033.0, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 2665.0, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1741.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3574.0, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 16, threshold: 0.9889777302742004, nextIdxLTE: 33, nextIdxGT: 34}
    - {featureIdx: 16, threshold: 0.9837564826011658, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.7826389074325562, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 250.5, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 37, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1942.5, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1874.5, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 806.0, nextIdxLTE: 40, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 586.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9941176474094391, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1504.0, nextIdxLTE: 43, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 2373.0, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 2819.0, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 932.5, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3986.0, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1146.5, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 935.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 16, threshold: 0.9779718220233917, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3793.5, nextIdxLTE: 51, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 330.5, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 1001.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1569.5, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 16, threshold: 0.9842391014099121, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1677.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9020833075046539, nextIdxLTE: 57, nextIdxGT: 72}
    - {featureIdx: 16, threshold: 0.9871909320354462, nextIdxLTE: 58, nextIdxGT: 69}
    - {featureIdx: 16, threshold: 0.98348468542099, nextIdxLTE: 59, nextIdxGT: 66}
    - {featureIdx: 1, threshold: 3721.0, nextIdxLTE: 60, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 697.5, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2405.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 1, threshold: 2539.5, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 1, threshold: 2808.5, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9818672835826874, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 574.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2460.0, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 1, threshold: 3969.0, nextIdxLTE: -1, nextIdxGT: 68}
    - {featureIdx: 16, threshold: 0.986157238483429, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 509.5, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 476.5, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9987461566925049, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 603.0, nextIdxLTE: 73, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 541.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 85
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 15, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.7527777850627899, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2820.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 672.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 8, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1572.0, nextIdxLTE: 10, nextIdxGT: 22}
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 452.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 16, threshold: 0.9790268838405609, nextIdxLTE: 13, nextIdxGT: 15}
    - {featureIdx: 16, threshold: 0.9678351581096649, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1152.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 485.0, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 641.0, nextIdxLTE: 17, nextIdxGT: 18}
    - {featureIdx: 16, threshold: 0.9920247495174408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 686.0, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 16, threshold: 0.9814619421958923, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 902.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 2653.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8236111104488373, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9882985651493073, nextIdxLTE: 24, nextIdxGT: 29}
    - {featureIdx: 16, threshold: 0.9768612086772919, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 3672.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1726.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1871.5, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 761.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9990699291229248, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3568.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3050.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.7888889014720917, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1741.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 449.5, nextIdxLTE: 35, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 1128.5, nextIdxLTE: 36, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 3996.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 250.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 1522.0, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 1667.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 14, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 42, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 1942.5, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9854317903518677, nextIdxLTE: 44, nextIdxGT: 55}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 45, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 1240.5, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.8479166924953461, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 16, threshold: 0.9846813678741455, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 898.0, nextIdxLTE: 49, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 1186.5, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1138.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 981.5, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.84375, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9741319417953491, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 803.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.8347222208976746, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 927.0, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3011.0, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 1661.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 4071.0, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 735.0, nextIdxLTE: 62, nextIdxGT: 68}
    - {featureIdx: 15, threshold: 0.9020833075046539, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9745535552501678, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 1195.0, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 1268.0, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 15, threshold: 0.8979166448116302, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 16, threshold: 0.9945023357868195, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 978.0, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 0, threshold: 1000.5, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3205.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 86
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 15, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.7527777850627899, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 420.5, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 8, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9817313551902771, nextIdxLTE: 10, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 837.5, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 473.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 445.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2912.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1089.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9712643623352051, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2565.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 3033.0, nextIdxLTE: 18, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1075.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1741.0, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2723.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1448.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 635.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3970.5, nextIdxLTE: 24, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 593.0, nextIdxLTE: 25, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 1643.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 940.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 926.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1145.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 830.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1282.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 33, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 895.0, nextIdxLTE: 34, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 867.5, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 639.5, nextIdxLTE: 36, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 568.5, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 450.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 3229.5, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9846813678741455, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3185.0, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3174.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9912499785423279, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1001.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9694276452064514, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 911.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2124.5, nextIdxLTE: 47, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 1436.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9020833075046539, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 735.0, nextIdxLTE: 50, nextIdxGT: 55}
    - {featureIdx: 16, threshold: 0.9745535552501678, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 1195.0, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 2, threshold: 1268.0, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 15, threshold: 0.8979166448116302, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 3437.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4059.0, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 990.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 15, threshold: 0.8899305760860443, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 87
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 15, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.7527777850627899, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 420.5, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 8, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9817313551902771, nextIdxLTE: 10, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 837.5, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 473.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 445.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2912.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 913.5, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 892.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2565.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 3033.0, nextIdxLTE: 18, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1075.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1741.0, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2723.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1448.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1126.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3970.5, nextIdxLTE: 24, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 593.0, nextIdxLTE: 25, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 1643.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 940.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 926.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 935.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 830.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1282.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 33, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 1942.5, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 895.0, nextIdxLTE: 35, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 867.5, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 639.5, nextIdxLTE: 37, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 568.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 450.5, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 3229.5, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 504.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3185.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2378.0, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 668.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1001.5, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 927.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 911.5, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 16, threshold: 0.990959495306015, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2124.5, nextIdxLTE: 49, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 2069.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9020833075046539, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 735.0, nextIdxLTE: 52, nextIdxGT: 57}
    - {featureIdx: 16, threshold: 0.9745535552501678, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 2, threshold: 1195.0, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 1268.0, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 15, threshold: 0.8979166448116302, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 16, threshold: 0.9945023357868195, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4059.0, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 990.0, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 3637.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 88
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 15, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.7527777850627899, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2820.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 16, threshold: 0.9932291507720947, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 420.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 9, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9817313551902771, nextIdxLTE: 11, nextIdxGT: 18}
    - {featureIdx: 15, threshold: 0.8027777969837189, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 836.5, nextIdxLTE: 13, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 473.0, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1542.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1424.5, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 892.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1089.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 19, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1643.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 940.0, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 16, threshold: 0.9913271963596344, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 515.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3033.0, nextIdxLTE: 24, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 2723.5, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 936.5, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 947.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 846.5, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 1522.0, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 15, threshold: 0.7895833551883698, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 15, threshold: 0.809374988079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 32, nextIdxGT: 53}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 33, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 1504.0, nextIdxLTE: 34, nextIdxGT: 39}
    - {featureIdx: 16, threshold: 0.9805675148963928, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 637.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2995.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 501.0, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1242.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3953.0, nextIdxLTE: 40, nextIdxGT: 42}
    - {featureIdx: 16, threshold: 0.9694276452064514, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1879.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9893410801887512, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 735.0, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2427.0, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 16, threshold: 0.9949983656406403, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9910653829574585, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 597.0, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 16, threshold: 0.9877954721450806, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 717.0, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 629.5, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 3322.5, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 15, threshold: 0.9000000059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 907.0, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 3780.5, nextIdxLTE: 55, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 3777.5, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9918536245822906, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3633.5, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3525.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 927.5, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 935.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 89
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 15, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 16, threshold: 0.9913288354873657, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 16, threshold: 0.9928259253501892, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2714.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 420.5, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 8, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9817313551902771, nextIdxLTE: 10, nextIdxGT: 17}
    - {featureIdx: 15, threshold: 0.8027777969837189, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 836.5, nextIdxLTE: 12, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1840.0, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 3559.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 846.0, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 2704.0, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 892.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 18, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1643.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 940.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 16, threshold: 0.9913271963596344, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 515.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3033.0, nextIdxLTE: 23, nextIdxGT: 26}
    - {featureIdx: 15, threshold: 0.7888889014720917, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.982142835855484, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 947.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 846.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1522.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 851.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 3654.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 31, nextIdxGT: 52}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 32, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 1504.0, nextIdxLTE: 33, nextIdxGT: 38}
    - {featureIdx: 16, threshold: 0.9805675148963928, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 637.5, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 501.0, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1242.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.8402777910232544, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1745.0, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9912499785423279, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 735.0, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2427.0, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 16, threshold: 0.9949983656406403, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9910653829574585, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 597.0, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 16, threshold: 0.9877954721450806, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 717.0, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 807.5, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 15, threshold: 0.9000000059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3808.5, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9902276992797852, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 832.5, nextIdxLTE: 55, nextIdxGT: 57}
    - {featureIdx: 15, threshold: 0.893750011920929, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3780.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1016.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 90
  - tree:
    - {featureIdx: 15, threshold: 0.7763888835906982, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 15, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.7527777850627899, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 672.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 567.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8347222208976746, nextIdxLTE: 7, nextIdxGT: 25}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 8, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 451.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 15, threshold: 0.8291666507720947, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3134.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9864793717861176, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 527.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 1168.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 857.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 837.5, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 961.0, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3629.5, nextIdxLTE: 18, nextIdxGT: 23}
    - {featureIdx: 16, threshold: 0.978606104850769, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1724.0, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.7986111342906952, nextIdxLTE: 21, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 2640.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 870.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4057.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 853.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 420.5, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 27, nextIdxGT: 49}
    - {featureIdx: 15, threshold: 0.8618055582046509, nextIdxLTE: 28, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 1504.0, nextIdxLTE: 29, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 3204.0, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 501.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1242.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.8402777910232544, nextIdxLTE: 33, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 1661.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1980.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 2001.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 735.0, nextIdxLTE: 37, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 2427.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 16, threshold: 0.9949983656406403, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9910653829574585, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 597.0, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 16, threshold: 0.9877954721450806, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 717.0, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 629.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 15, threshold: 0.9000000059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3117.5, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 860.0, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 16, threshold: 0.9883075654506683, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.90625, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 3777.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 91
  - tree:
    - {featureIdx: 15, threshold: 0.7986111044883728, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 0, threshold: 384.5, nextIdxLTE: 2, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 263.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 15, threshold: 0.9166666567325592, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1652.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2393.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 15, threshold: 0.8583333492279053, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 361.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2038.0, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1018.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1020.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 92
  - tree:
    - {featureIdx: 15, threshold: 0.7986111044883728, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 0, threshold: 384.5, nextIdxLTE: 2, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 263.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 15, threshold: 0.9166666567325592, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1790.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2393.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 15, threshold: 0.8583333492279053, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 361.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2038.0, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1018.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1020.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3711.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 93
  - tree:
    - {featureIdx: 15, threshold: 0.7986111044883728, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 0, threshold: 384.5, nextIdxLTE: 2, nextIdxGT: 12}
    - {featureIdx: 16, threshold: 0.9660170376300812, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 263.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 15, threshold: 0.9166666567325592, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2377.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 15, threshold: 0.8125, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 367.5, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9941176474094391, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 16, threshold: 0.9961631894111633, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 2492.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 853.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2038.0, nextIdxLTE: 13, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 1018.5, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1484.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3711.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 94
  - tree:
    - {featureIdx: 15, threshold: 0.7986111044883728, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 0, threshold: 384.5, nextIdxLTE: 2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 263.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 15, threshold: 0.9166666567325592, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2377.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 853.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 16, threshold: 0.9771713316440582, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 362.5, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9860666990280151, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 2390.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 15, threshold: 0.8583333492279053, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 264.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2038.0, nextIdxLTE: 13, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 1018.5, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 1020.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 95
  - tree:
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 490.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 492.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2560.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 5, nextIdxGT: 74}
    - {featureIdx: 0, threshold: 324.5, nextIdxLTE: 6, nextIdxGT: 13}
    - {featureIdx: 8, threshold: 0.9916591644287109, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 8, threshold: 0.9920565485954285, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 1204.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1151.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8916666507720947, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 205.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 564.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 14, nextIdxGT: 62}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 15, nextIdxGT: 25}
    - {featureIdx: 18, threshold: 0.7854166924953461, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: 18, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 20, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 3304.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9830148220062256, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7631944417953491, nextIdxLTE: 26, nextIdxGT: 36}
    - {featureIdx: 18, threshold: 0.7277777791023254, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 842.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 712.5, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 1050.0, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 970.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 907.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 849.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 717.0, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 1714.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1123.0, nextIdxLTE: 37, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 954.5, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 900.0, nextIdxLTE: 39, nextIdxGT: 47}
    - {featureIdx: 18, threshold: 0.8010416626930237, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9978693127632141, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 18, threshold: 0.7826389074325562, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 18, threshold: 0.7895833551883698, nextIdxLTE: 44, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 1076.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 675.5, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 630.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2572.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 964.5, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9930695593357086, nextIdxLTE: 50, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1888.0, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3041.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3029.0, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8083333373069763, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2240.5, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2188.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 907.5, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 562.0, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 18, threshold: 0.7697916626930237, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 4039.5, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7895833551883698, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9946676790714264, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 63, nextIdxGT: 72}
    - {featureIdx: 0, threshold: 400.5, nextIdxLTE: 64, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 1002.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: 66, nextIdxGT: 68}
    - {featureIdx: 2, threshold: 606.0, nextIdxLTE: 67, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 492.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9934293031692505, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 1, threshold: 3221.5, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 0, threshold: 843.0, nextIdxLTE: 71, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9963551163673401, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9921796321868896, nextIdxLTE: -1, nextIdxGT: 73}
    - {featureIdx: 1, threshold: 4070.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 76}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 77}
    - {featureIdx: 18, threshold: 0.9416666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 96
  - tree:
    - {featureIdx: 0, threshold: 331.5, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 589.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 581.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 516.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8166666924953461, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 6, nextIdxGT: 67}
    - {featureIdx: 18, threshold: 0.7687499821186066, nextIdxLTE: 7, nextIdxGT: 32}
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 8, nextIdxGT: 10}
    - {featureIdx: 8, threshold: 0.9924659430980682, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9926553666591644, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 11, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 15, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 381.0, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1260.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2727.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7444444298744202, nextIdxLTE: 21, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1653.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1750.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 647.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 712.5, nextIdxLTE: 26, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 632.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 609.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1539.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1040.5, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 857.0, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 939.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8537500202655792, nextIdxLTE: 33, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 1035.0, nextIdxLTE: 34, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 3031.0, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 643.5, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 18, threshold: 0.8429166674613953, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 581.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 8, threshold: 0.9919718503952026, nextIdxLTE: 39, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 3480.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 1, threshold: 3965.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 964.0, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 45, nextIdxGT: 61}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 46, nextIdxGT: 48}
    - {featureIdx: 18, threshold: 0.7854166924953461, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7791666686534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9930695593357086, nextIdxLTE: 49, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 1888.0, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3041.0, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8083333373069763, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3029.0, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7874999940395355, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9770089387893677, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 907.5, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 562.0, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 673.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 3479.0, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 874.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 8, threshold: 0.9989831745624542, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 400.5, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 449.5, nextIdxLTE: 66, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 444.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 68}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 18, threshold: 0.952777773141861, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 97
  - tree:
    - {featureIdx: 0, threshold: 331.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 2, nextIdxGT: 61}
    - {featureIdx: 18, threshold: 0.7687499821186066, nextIdxLTE: 3, nextIdxGT: 27}
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.9924659430980682, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 8, threshold: 0.9926553666591644, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 7, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: 9, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 1877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 3245.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7437500059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 495.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7444444298744202, nextIdxLTE: 17, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1653.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1040.5, nextIdxLTE: 20, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 961.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7631944417953491, nextIdxLTE: 22, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.9802183508872986, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2894.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2651.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 907.0, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1772.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8537500202655792, nextIdxLTE: 28, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 877.0, nextIdxLTE: 29, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 1021.0, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9909976720809937, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.990508496761322, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3320.0, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 18, threshold: 0.7937500178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 35, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 953.0, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 37, nextIdxGT: 40}
    - {featureIdx: 17, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 18, threshold: 0.7854166924953461, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9877852499485016, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 41, nextIdxGT: 55}
    - {featureIdx: 0, threshold: 574.0, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 639.0, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 8, threshold: 0.9980261027812958, nextIdxLTE: 44, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 3940.5, nextIdxLTE: 45, nextIdxGT: 52}
    - {featureIdx: 1, threshold: 3374.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7753472328186035, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 1914.0, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9875936806201935, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2615.0, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 708.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 695.0, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4007.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3834.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9989831745624542, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 988.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 400.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 449.5, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 671.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 18, threshold: 0.952777773141861, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 98
  - tree:
    - {featureIdx: 0, threshold: 331.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 2, nextIdxGT: 62}
    - {featureIdx: 18, threshold: 0.7687499821186066, nextIdxLTE: 3, nextIdxGT: 28}
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 1030.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1025.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 7, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: 9, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 1877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 3245.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9910973906517029, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7444444298744202, nextIdxLTE: 17, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1653.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1750.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 647.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 712.5, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 632.0, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 609.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1539.0, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1040.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 857.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 2894.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8537500202655792, nextIdxLTE: 29, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 877.0, nextIdxLTE: 30, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1021.0, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9909976720809937, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.990508496761322, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3320.0, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 18, threshold: 0.7937500178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 36, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 953.0, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 38, nextIdxGT: 41}
    - {featureIdx: 17, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 18, threshold: 0.7854166924953461, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9877852499485016, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 42, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 574.0, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 639.0, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 8, threshold: 0.9980261027812958, nextIdxLTE: 45, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 3940.5, nextIdxLTE: 46, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 3374.5, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7753472328186035, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 1914.0, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9875936806201935, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2615.0, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 708.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 695.0, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4007.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 736.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9989831745624542, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 988.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 400.5, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 606.0, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.9138889014720917, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 2027.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 99
  - tree:
    - {featureIdx: 0, threshold: 331.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 2, nextIdxGT: 62}
    - {featureIdx: 18, threshold: 0.7687499821186066, nextIdxLTE: 3, nextIdxGT: 25}
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.9924659430980682, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 8, threshold: 0.9926553666591644, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 7, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 3245.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 1300.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7444444298744202, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 1653.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1040.5, nextIdxLTE: 18, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 961.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7631944417953491, nextIdxLTE: 20, nextIdxGT: 21}
    - {featureIdx: 8, threshold: 0.9802183508872986, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9831861555576324, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2651.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 907.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1772.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 26, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 1123.0, nextIdxLTE: 27, nextIdxGT: 35}
    - {featureIdx: 18, threshold: 0.8149999976158142, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7805555760860443, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 927.5, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 780.5, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3044.5, nextIdxLTE: 32, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 680.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1035.0, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 4007.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 36, nextIdxGT: 38}
    - {featureIdx: 18, threshold: 0.7854166924953461, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3444.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 964.5, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9930695593357086, nextIdxLTE: 40, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 1888.0, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3041.0, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3029.0, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 848.0, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 2188.5, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 1654.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 907.5, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 562.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 4039.5, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7895833551883698, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9946676790714264, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 400.5, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 53, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1436.5, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1431.0, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.9138889014720917, nextIdxLTE: 56, nextIdxGT: 60}
    - {featureIdx: 1, threshold: 3293.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 3306.0, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 8, threshold: 0.9984618425369263, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 18, threshold: 0.8465277850627899, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 685.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 971.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 18, threshold: 0.952777773141861, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 100
  - tree:
    - {featureIdx: 0, threshold: 331.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 2, nextIdxGT: 64}
    - {featureIdx: 18, threshold: 0.7687499821186066, nextIdxLTE: 3, nextIdxGT: 25}
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 1030.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1025.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 7, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 381.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1300.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 3729.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7444444298744202, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 1653.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1040.5, nextIdxLTE: 18, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 961.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7631944417953491, nextIdxLTE: 20, nextIdxGT: 21}
    - {featureIdx: 8, threshold: 0.9802183508872986, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 773.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2651.5, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2148.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1772.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 26, nextIdxGT: 53}
    - {featureIdx: 2, threshold: 1123.0, nextIdxLTE: 27, nextIdxGT: 37}
    - {featureIdx: 18, threshold: 0.8149999976158142, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7805555760860443, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 598.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 3044.5, nextIdxLTE: 31, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 691.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 665.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 780.5, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 1035.0, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 4007.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 946.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 38, nextIdxGT: 40}
    - {featureIdx: 18, threshold: 0.7854166924953461, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7791666686534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 964.5, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9930695593357086, nextIdxLTE: 42, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 1888.0, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3041.0, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8083333373069763, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3029.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2240.5, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1286.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 907.5, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 562.0, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 4039.5, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 844.0, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 870.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 400.5, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 55, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 1436.5, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1431.0, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.9138889014720917, nextIdxLTE: 58, nextIdxGT: 62}
    - {featureIdx: 1, threshold: 3293.0, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 3306.0, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 8, threshold: 0.9984618425369263, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 8, threshold: 0.9992116987705231, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 685.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 971.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 66}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 18, threshold: 0.952777773141861, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 101
  - tree:
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 7}
    - {featureIdx: 18, threshold: 0.6291666626930237, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 8, threshold: 0.9924565255641937, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 2557.0, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2553.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9929687678813934, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 1966.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 8, nextIdxGT: 77}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 9, nextIdxGT: 60}
    - {featureIdx: 18, threshold: 0.7687499821186066, nextIdxLTE: 10, nextIdxGT: 35}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 11, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 197.5, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 250.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 329.5, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 18, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 381.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9910973906517029, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7277777791023254, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 963.0, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3481.0, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 710.5, nextIdxLTE: 28, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 3416.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 3426.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2824.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: 32, nextIdxGT: 34}
    - {featureIdx: 18, threshold: 0.7569444477558136, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 8, threshold: 0.9833734035491943, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1766.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1564.0, nextIdxLTE: 36, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 196.0, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 639.0, nextIdxLTE: 38, nextIdxGT: 41}
    - {featureIdx: 1, threshold: 3762.5, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 319.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 18, threshold: 0.8097222149372101, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 674.0, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 802.0, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 964.5, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9989690184593201, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3940.5, nextIdxLTE: 46, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 3379.5, nextIdxLTE: 47, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 2615.0, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1332.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8149999976158142, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 8, threshold: 0.9951171875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4039.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1977.0, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8129166662693024, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7986111044883728, nextIdxLTE: 55, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 3632.5, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 550.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3355.5, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 848.0, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 8, threshold: 0.9908854067325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 180.0, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 62, nextIdxGT: 75}
    - {featureIdx: 1, threshold: 2099.0, nextIdxLTE: 63, nextIdxGT: 64}
    - {featureIdx: 0, threshold: 286.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3188.5, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 8, threshold: 0.9966896176338196, nextIdxLTE: 66, nextIdxGT: 70}
    - {featureIdx: 18, threshold: 0.8892361223697662, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 2, threshold: 703.5, nextIdxLTE: -1, nextIdxGT: 68}
    - {featureIdx: 18, threshold: 0.8947916626930237, nextIdxLTE: 69, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9889856576919556, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8864583373069763, nextIdxLTE: 71, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3766.0, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3673.0, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.875, nextIdxLTE: 74, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3226.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 971.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 0, threshold: 1020.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 78}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 79}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 80}
    - {featureIdx: 18, threshold: 0.9416666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 102
  - tree:
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 2008.5, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 490.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 492.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.675000011920929, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2010.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 7, nextIdxGT: 71}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 8, nextIdxGT: 61}
    - {featureIdx: 18, threshold: 0.7687499821186066, nextIdxLTE: 9, nextIdxGT: 36}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 10, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 197.5, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 239.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 329.5, nextIdxLTE: 14, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 250.5, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2739.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: 17, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 19, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 381.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1260.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 796.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7277777791023254, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 963.0, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3481.0, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 710.5, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 3416.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 8, threshold: 0.9913194477558136, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2824.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 8, threshold: 0.981364905834198, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 841.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1766.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1564.0, nextIdxLTE: 37, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 196.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 3762.5, nextIdxLTE: 39, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 639.0, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 8, threshold: 0.9979383647441864, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 957.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 802.0, nextIdxLTE: 43, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 691.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 868.0, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 2470.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1332.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3907.5, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 319.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 510.5, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 3940.5, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 697.5, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4007.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1977.0, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8129166662693024, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7986111044883728, nextIdxLTE: 56, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 3632.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 550.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3355.5, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 848.0, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 8, threshold: 0.9908854067325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 187.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 63, nextIdxGT: 69}
    - {featureIdx: 18, threshold: 0.8465277850627899, nextIdxLTE: 64, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 286.0, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 8, threshold: 0.9982287287712097, nextIdxLTE: -2, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.999427080154419, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 400.5, nextIdxLTE: 68, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 389.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9921796321868896, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 1, threshold: 4070.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 72}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 73}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 18, threshold: 0.9416666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 103
  - tree:
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 2008.5, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 490.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 492.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1511.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2372.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 7, nextIdxGT: 77}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 8, nextIdxGT: 61}
    - {featureIdx: 18, threshold: 0.7687499821186066, nextIdxLTE: 9, nextIdxGT: 36}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 10, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 197.5, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 239.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 329.5, nextIdxLTE: 14, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 2739.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 250.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: 17, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 19, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 3245.0, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3777.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 495.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7277777791023254, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 963.0, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3481.0, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 710.5, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 3416.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 8, threshold: 0.9913194477558136, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2824.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 18, threshold: 0.7569444477558136, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 2454.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1766.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1564.0, nextIdxLTE: 37, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 196.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 639.0, nextIdxLTE: 39, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 3762.5, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 8, threshold: 0.9971478283405304, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 319.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 674.0, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 802.0, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 964.5, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9989690184593201, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3940.5, nextIdxLTE: 47, nextIdxGT: 52}
    - {featureIdx: 1, threshold: 3379.5, nextIdxLTE: 48, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 2615.0, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1332.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8149999976158142, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 3566.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4039.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1977.0, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8129166662693024, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7986111044883728, nextIdxLTE: 56, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 3632.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 550.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1587.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 848.0, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 8, threshold: 0.9908854067325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 187.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 63, nextIdxGT: 75}
    - {featureIdx: 0, threshold: 449.5, nextIdxLTE: 64, nextIdxGT: 72}
    - {featureIdx: 2, threshold: 647.0, nextIdxLTE: 65, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.9911879301071167, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1988.0, nextIdxLTE: 67, nextIdxGT: 71}
    - {featureIdx: 2, threshold: 1273.5, nextIdxLTE: 68, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3225.5, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 0, threshold: 400.5, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3441.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 300.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9991618692874908, nextIdxLTE: -2, nextIdxGT: 73}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 74}
    - {featureIdx: 18, threshold: 0.8677083551883698, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 971.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 2, threshold: 620.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 78}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 79}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 80}
    - {featureIdx: 18, threshold: 0.9416666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 104
  - tree:
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 2008.5, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 490.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 492.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2560.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9906132519245148, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 7, nextIdxGT: 75}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 8, nextIdxGT: 58}
    - {featureIdx: 18, threshold: 0.7687499821186066, nextIdxLTE: 9, nextIdxGT: 33}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 10, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 197.5, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 250.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 329.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 1877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 17, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 381.0, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 349.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9910973906517029, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7277777791023254, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 963.0, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 765.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 1040.5, nextIdxLTE: 26, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 993.5, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 884.0, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 782.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 842.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1601.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 1750.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 709.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1564.0, nextIdxLTE: 34, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 196.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 639.0, nextIdxLTE: 36, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 3762.5, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 8, threshold: 0.9971478283405304, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 319.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 674.0, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 802.0, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 964.5, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9989690184593201, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3940.5, nextIdxLTE: 44, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 3379.5, nextIdxLTE: 45, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 2615.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1332.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8149999976158142, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 793.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4039.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1977.0, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8129166662693024, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7986111044883728, nextIdxLTE: 53, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 3632.5, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 0, threshold: 550.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1587.5, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 848.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.9908854067325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 187.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 60, nextIdxGT: 73}
    - {featureIdx: 2, threshold: 543.0, nextIdxLTE: 61, nextIdxGT: 62}
    - {featureIdx: 18, threshold: 0.8416666686534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9966896176338196, nextIdxLTE: 63, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 449.5, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 444.0, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1988.0, nextIdxLTE: -2, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.9837121367454529, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3068.5, nextIdxLTE: -2, nextIdxGT: 68}
    - {featureIdx: 18, threshold: 0.8864583373069763, nextIdxLTE: 69, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3766.0, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3673.0, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.875, nextIdxLTE: 72, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3226.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9921796321868896, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 0, threshold: 971.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 77}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 78}
    - {featureIdx: 2, threshold: 2026.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 105
  - tree:
    - {featureIdx: 18, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 2008.5, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 490.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 492.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1511.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2372.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.9177083373069763, nextIdxLTE: 7, nextIdxGT: 74}
    - {featureIdx: 18, threshold: 0.8208333253860474, nextIdxLTE: 8, nextIdxGT: 56}
    - {featureIdx: 17, threshold: 2.5, nextIdxLTE: 9, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 198.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 329.5, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 251.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 639.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.75, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7854166924953461, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 594.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2252.0, nextIdxLTE: 17, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 451.0, nextIdxLTE: 19, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 381.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 354.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 349.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 849.5, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9830148220062256, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7697916626930237, nextIdxLTE: 25, nextIdxGT: 35}
    - {featureIdx: 18, threshold: 0.7277777791023254, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 765.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1040.5, nextIdxLTE: 28, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 993.5, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.7541666626930237, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 739.0, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 8, threshold: 0.9928968250751495, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9871323704719543, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 1750.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 574.0, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 639.0, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 674.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9980261027812958, nextIdxLTE: 40, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 965.0, nextIdxLTE: 41, nextIdxGT: 52}
    - {featureIdx: 1, threshold: 3940.5, nextIdxLTE: 42, nextIdxGT: 51}
    - {featureIdx: 18, threshold: 0.7739583253860474, nextIdxLTE: 43, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 3379.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.7986111044883728, nextIdxLTE: 45, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 940.5, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 8, threshold: 0.9887348115444183, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 891.5, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 708.0, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 3544.5, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 2, threshold: 1035.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 4039.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 580.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3804.0, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 932.0, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 3132.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 187.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 17, threshold: 4.5, nextIdxLTE: 58, nextIdxGT: 72}
    - {featureIdx: 2, threshold: 851.5, nextIdxLTE: 59, nextIdxGT: 66}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: 60, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 492.0, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9882872700691223, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9966896176338196, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3699.5, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9922654926776886, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 1, threshold: 3212.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9923795759677887, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 8, threshold: 0.9924279451370239, nextIdxLTE: -1, nextIdxGT: 68}
    - {featureIdx: 8, threshold: 0.9970182776451111, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 8, threshold: 0.9971054792404175, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 17, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 71}
    - {featureIdx: 18, threshold: 0.8479166924953461, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8333333134651184, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3943.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1829.5, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 1836.5, nextIdxLTE: -2, nextIdxGT: 76}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -1, nextIdxGT: 77}
    - {featureIdx: 2, threshold: 2026.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 106
  region:
  - type: SizeInRange
    index: 0
    value: {min: 2, max: 1024}
  - type: SizeInRange
    index: 1
    value: {min: 2048, max: 4096}
  - type: SizeInRange
    index: 3
    value: {min: 512, max: 2048}
