

================================================================
== Vitis HLS Report for 'cnn_lenet'
================================================================
* Date:           Thu Jan 30 14:34:36 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  15.327 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   218617|   218617|  4.372 ms|  4.372 ms|  218618|  218618|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                                    |                                                                          |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                      Instance                                      |                                  Module                                  |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_96  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    25449|    25449|   0.509 ms|   0.509 ms|   25449|   25449|       no|
        |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_110                |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |   190467|   190467|   3.809 ms|   3.809 ms|  190467|  190467|       no|
        |grp_cnn_lenet_Pipeline_calculateLayer4_loop_fu_122                                  |cnn_lenet_Pipeline_calculateLayer4_loop                                   |     2691|     2691|  53.820 us|  53.820 us|    2691|    2691|       no|
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|   19|   23292|  20068|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    438|    -|
|Register         |        -|    -|     140|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   19|   23432|  20506|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    8|      22|     38|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                      Instance                                      |                                  Module                                  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |CTRL_bus_s_axi_U                                                                    |CTRL_bus_s_axi                                                            |        0|   0|    106|    168|    0|
    |grp_SIGMOID_fu_171                                                                  |SIGMOID                                                                   |        1|  11|    778|   2001|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_96  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |        0|   2|   3266|   2327|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_110                |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |        0|   1|  15155|  12014|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer4_loop_fu_122                                  |cnn_lenet_Pipeline_calculateLayer4_loop                                   |        0|   0|   2702|   1933|    0|
    |control_s_axi_U                                                                     |control_s_axi                                                             |        0|   0|    100|    168|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U38                                                  |fadd_32ns_32ns_32_4_full_dsp_1                                            |        0|   2|    227|    403|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U39                                                   |fmul_32ns_32ns_32_2_max_dsp_1                                             |        0|   3|    128|    320|    0|
    |gmem_m_axi_U                                                                        |gmem_m_axi                                                                |        4|   0|    830|    734|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                               |                                                                          |        5|  19|  23292|  20068|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |Layer2_Neurons_CPU_address0  |  14|          3|   10|         30|
    |Layer2_Neurons_CPU_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_we0       |   9|          2|    1|          2|
    |Layer3_Neurons_CPU_address0  |  14|          3|   11|         33|
    |Layer3_Neurons_CPU_ce0       |  14|          3|    1|          3|
    |Layer3_Neurons_CPU_ce1       |   9|          2|    1|          2|
    |Layer3_Neurons_CPU_we0       |   9|          2|    1|          2|
    |ap_NS_fsm                    |  65|         12|    1|         12|
    |gmem_ARVALID                 |   9|          2|    1|          2|
    |gmem_AWADDR                  |  14|          3|   64|        192|
    |gmem_AWLEN                   |  14|          3|   32|         96|
    |gmem_AWVALID                 |  14|          3|    1|          3|
    |gmem_BREADY                  |  14|          3|    1|          3|
    |gmem_RREADY                  |   9|          2|    1|          2|
    |gmem_WVALID                  |   9|          2|    1|          2|
    |gmem_blk_n_AW                |   9|          2|    1|          2|
    |gmem_blk_n_B                 |   9|          2|    1|          2|
    |grp_SIGMOID_fu_171_ap_ce     |  20|          4|    1|          4|
    |grp_SIGMOID_fu_171_ap_start  |  20|          4|    1|          4|
    |grp_SIGMOID_fu_171_x         |  20|          4|   32|        128|
    |grp_fu_176_ce                |  20|          4|    1|          4|
    |grp_fu_176_p0                |  20|          4|   32|        128|
    |grp_fu_176_p1                |  20|          4|   32|        128|
    |grp_fu_180_ce                |  20|          4|    1|          4|
    |grp_fu_180_p0                |  20|          4|   32|        128|
    |grp_fu_180_p1                |  20|          4|   32|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 438|         90|  295|       1049|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Layer1_Neurons_CPU_read_reg_155                                                                  |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                        |  11|   0|   11|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_110_ap_start_reg                |   1|   0|    1|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer4_loop_fu_122_ap_start_reg                                  |   1|   0|    1|          0|
    |trunc_ln_reg_160                                                                                 |  62|   0|   62|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            | 140|   0|  140|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_bus_AWVALID       |   in|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_AWREADY       |  out|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_AWADDR        |   in|    5|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_WVALID        |   in|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_WREADY        |  out|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_WDATA         |   in|   32|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_WSTRB         |   in|    4|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_ARVALID       |   in|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_ARREADY       |  out|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_ARADDR        |   in|    5|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_RVALID        |  out|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_RREADY        |   in|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_RDATA         |  out|   32|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_RRESP         |  out|    2|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_BVALID        |  out|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_BREADY        |   in|    1|       s_axi|            CTRL_bus|        scalar|
|s_axi_CTRL_bus_BRESP         |  out|    2|       s_axi|            CTRL_bus|        scalar|
|s_axi_control_AWVALID        |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY        |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR         |   in|    5|       s_axi|             control|        scalar|
|s_axi_control_WVALID         |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY         |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA          |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB          |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID        |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY        |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR         |   in|    5|       s_axi|             control|        scalar|
|s_axi_control_RVALID         |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY         |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA          |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP          |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID         |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY         |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP          |  out|    2|       s_axi|             control|        scalar|
|ap_clk                       |   in|    1|  ap_ctrl_hs|           cnn_lenet|  return value|
|ap_rst_n                     |   in|    1|  ap_ctrl_hs|           cnn_lenet|  return value|
|interrupt                    |  out|    1|  ap_ctrl_hs|           cnn_lenet|  return value|
|m_axi_gmem_AWVALID           |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY           |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR            |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWID              |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN             |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE            |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST           |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK            |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE           |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT            |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS             |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION          |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER            |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID            |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY            |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA             |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB             |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST             |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WID               |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER             |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID           |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY           |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR            |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARID              |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN             |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE            |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST           |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK            |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE           |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT            |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS             |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION          |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER            |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID            |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY            |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA             |   in|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST             |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RID               |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER             |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP             |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID            |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY            |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP             |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BID               |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER             |   in|    1|       m_axi|                gmem|       pointer|
|Layer2_Neurons_CPU_address0  |  out|   10|   ap_memory|  Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_ce0       |  out|    1|   ap_memory|  Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_we0       |  out|    1|   ap_memory|  Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_d0        |  out|   32|   ap_memory|  Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_q0        |   in|   32|   ap_memory|  Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_address1  |  out|   10|   ap_memory|  Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_ce1       |  out|    1|   ap_memory|  Layer2_Neurons_CPU|         array|
|Layer2_Neurons_CPU_q1        |   in|   32|   ap_memory|  Layer2_Neurons_CPU|         array|
|Layer3_Neurons_CPU_address0  |  out|   11|   ap_memory|  Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_ce0       |  out|    1|   ap_memory|  Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_we0       |  out|    1|   ap_memory|  Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_d0        |  out|   32|   ap_memory|  Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_q0        |   in|   32|   ap_memory|  Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_address1  |  out|   11|   ap_memory|  Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_ce1       |  out|    1|   ap_memory|  Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_q1        |   in|   32|   ap_memory|  Layer3_Neurons_CPU|         array|
|Layer1_Weights_CPU_Addr_A    |  out|   32|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_EN_A      |  out|    1|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_WEN_A     |  out|    4|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Din_A     |  out|   32|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Dout_A    |   in|   32|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Clk_A     |  out|    1|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Rst_A     |  out|    1|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Addr_B    |  out|   32|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_EN_B      |  out|    1|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_WEN_B     |  out|    4|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Din_B     |  out|   32|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Dout_B    |   in|   32|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Clk_B     |  out|    1|        bram|  Layer1_Weights_CPU|         array|
|Layer1_Weights_CPU_Rst_B     |  out|    1|        bram|  Layer1_Weights_CPU|         array|
|Layer2_Weights_CPU_Addr_A    |  out|   32|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_EN_A      |  out|    1|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_WEN_A     |  out|    4|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_Din_A     |  out|   32|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_Dout_A    |   in|   32|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_Clk_A     |  out|    1|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_Rst_A     |  out|    1|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_Addr_B    |  out|   32|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_EN_B      |  out|    1|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_WEN_B     |  out|    4|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_Din_B     |  out|   32|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_Dout_B    |   in|   32|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_Clk_B     |  out|    1|        bram|  Layer2_Weights_CPU|         array|
|Layer2_Weights_CPU_Rst_B     |  out|    1|        bram|  Layer2_Weights_CPU|         array|
|Layer3_Weights_CPU_Addr_A    |  out|   32|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_EN_A      |  out|    1|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_WEN_A     |  out|    4|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_Din_A     |  out|   32|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_Dout_A    |   in|   32|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_Clk_A     |  out|    1|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_Rst_A     |  out|    1|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_Addr_B    |  out|   32|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_EN_B      |  out|    1|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_WEN_B     |  out|    4|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_Din_B     |  out|   32|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_Dout_B    |   in|   32|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_Clk_B     |  out|    1|        bram|  Layer3_Weights_CPU|         array|
|Layer3_Weights_CPU_Rst_B     |  out|    1|        bram|  Layer3_Weights_CPU|         array|
+-----------------------------+-----+-----+------------+--------------------+--------------+

