Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 28 11:20:09 2018
| Host         : r103pc01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file audioHintOutput_timing_summary_routed.rpt -rpx audioHintOutput_timing_summary_routed.rpx -warn_on_violation
| Design       : audioHintOutput
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.943        0.000                      0                  135        0.147        0.000                      0                  135        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
in_100MHzClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
in_100MHzClock        5.943        0.000                      0                  135        0.147        0.000                      0                  135        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  in_100MHzClock
  To Clock:  in_100MHzClock

Setup :            0  Failing Endpoints,  Worst Slack        5.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 audioHintPwmModem/slowerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.194ns (31.651%)  route 2.578ns (68.349%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.704     5.306    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  audioHintPwmModem/slowerCounter_reg[1]/Q
                         net (fo=8, routed)           0.801     6.527    audioHintPwmModem/slowerCounter[1]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.325     6.852 f  audioHintPwmModem/accumulator[7]_i_3/O
                         net (fo=1, routed)           0.436     7.288    audioHintPwmModem/accumulator[7]_i_3_n_0
    SLICE_X4Y138         LUT5 (Prop_lut5_I4_O)        0.326     7.614 r  audioHintPwmModem/accumulator[7]_i_1/O
                         net (fo=13, routed)          0.830     8.444    audioHintPwmModem/accumulator_1
    SLICE_X2Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.568 r  audioHintPwmModem/lastAudioSample[7]_i_1/O
                         net (fo=8, routed)           0.511     9.079    audioHintPwmModem/lastAudioSample[7]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.581    15.003    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[4]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X3Y132         FDRE (Setup_fdre_C_CE)      -0.205    15.022    audioHintPwmModem/lastAudioSample_reg[4]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 audioHintPwmModem/slowerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.194ns (31.651%)  route 2.578ns (68.349%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.704     5.306    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  audioHintPwmModem/slowerCounter_reg[1]/Q
                         net (fo=8, routed)           0.801     6.527    audioHintPwmModem/slowerCounter[1]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.325     6.852 f  audioHintPwmModem/accumulator[7]_i_3/O
                         net (fo=1, routed)           0.436     7.288    audioHintPwmModem/accumulator[7]_i_3_n_0
    SLICE_X4Y138         LUT5 (Prop_lut5_I4_O)        0.326     7.614 r  audioHintPwmModem/accumulator[7]_i_1/O
                         net (fo=13, routed)          0.830     8.444    audioHintPwmModem/accumulator_1
    SLICE_X2Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.568 r  audioHintPwmModem/lastAudioSample[7]_i_1/O
                         net (fo=8, routed)           0.511     9.079    audioHintPwmModem/lastAudioSample[7]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.581    15.003    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[5]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X3Y132         FDRE (Setup_fdre_C_CE)      -0.205    15.022    audioHintPwmModem/lastAudioSample_reg[5]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 audioHintPwmModem/slowerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.194ns (31.651%)  route 2.578ns (68.349%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.704     5.306    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  audioHintPwmModem/slowerCounter_reg[1]/Q
                         net (fo=8, routed)           0.801     6.527    audioHintPwmModem/slowerCounter[1]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.325     6.852 f  audioHintPwmModem/accumulator[7]_i_3/O
                         net (fo=1, routed)           0.436     7.288    audioHintPwmModem/accumulator[7]_i_3_n_0
    SLICE_X4Y138         LUT5 (Prop_lut5_I4_O)        0.326     7.614 r  audioHintPwmModem/accumulator[7]_i_1/O
                         net (fo=13, routed)          0.830     8.444    audioHintPwmModem/accumulator_1
    SLICE_X2Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.568 r  audioHintPwmModem/lastAudioSample[7]_i_1/O
                         net (fo=8, routed)           0.511     9.079    audioHintPwmModem/lastAudioSample[7]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.581    15.003    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[6]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X3Y132         FDRE (Setup_fdre_C_CE)      -0.205    15.022    audioHintPwmModem/lastAudioSample_reg[6]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 audioHintPwmModem/slowerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.194ns (31.651%)  route 2.578ns (68.349%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.704     5.306    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  audioHintPwmModem/slowerCounter_reg[1]/Q
                         net (fo=8, routed)           0.801     6.527    audioHintPwmModem/slowerCounter[1]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.325     6.852 f  audioHintPwmModem/accumulator[7]_i_3/O
                         net (fo=1, routed)           0.436     7.288    audioHintPwmModem/accumulator[7]_i_3_n_0
    SLICE_X4Y138         LUT5 (Prop_lut5_I4_O)        0.326     7.614 r  audioHintPwmModem/accumulator[7]_i_1/O
                         net (fo=13, routed)          0.830     8.444    audioHintPwmModem/accumulator_1
    SLICE_X2Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.568 r  audioHintPwmModem/lastAudioSample[7]_i_1/O
                         net (fo=8, routed)           0.511     9.079    audioHintPwmModem/lastAudioSample[7]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.581    15.003    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[7]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X3Y132         FDRE (Setup_fdre_C_CE)      -0.205    15.022    audioHintPwmModem/lastAudioSample_reg[7]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 audioHintPwmModem/slowerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.194ns (34.477%)  route 2.269ns (65.523%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.704     5.306    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  audioHintPwmModem/slowerCounter_reg[1]/Q
                         net (fo=8, routed)           0.801     6.527    audioHintPwmModem/slowerCounter[1]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.325     6.852 f  audioHintPwmModem/accumulator[7]_i_3/O
                         net (fo=1, routed)           0.436     7.288    audioHintPwmModem/accumulator[7]_i_3_n_0
    SLICE_X4Y138         LUT5 (Prop_lut5_I4_O)        0.326     7.614 r  audioHintPwmModem/accumulator[7]_i_1/O
                         net (fo=13, routed)          0.830     8.444    audioHintPwmModem/accumulator_1
    SLICE_X2Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.568 r  audioHintPwmModem/lastAudioSample[7]_i_1/O
                         net (fo=8, routed)           0.202     8.769    audioHintPwmModem/lastAudioSample[7]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.582    15.004    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[0]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X2Y133         FDRE (Setup_fdre_C_CE)      -0.169    15.059    audioHintPwmModem/lastAudioSample_reg[0]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 audioHintPwmModem/slowerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.194ns (34.477%)  route 2.269ns (65.523%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.704     5.306    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  audioHintPwmModem/slowerCounter_reg[1]/Q
                         net (fo=8, routed)           0.801     6.527    audioHintPwmModem/slowerCounter[1]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.325     6.852 f  audioHintPwmModem/accumulator[7]_i_3/O
                         net (fo=1, routed)           0.436     7.288    audioHintPwmModem/accumulator[7]_i_3_n_0
    SLICE_X4Y138         LUT5 (Prop_lut5_I4_O)        0.326     7.614 r  audioHintPwmModem/accumulator[7]_i_1/O
                         net (fo=13, routed)          0.830     8.444    audioHintPwmModem/accumulator_1
    SLICE_X2Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.568 r  audioHintPwmModem/lastAudioSample[7]_i_1/O
                         net (fo=8, routed)           0.202     8.769    audioHintPwmModem/lastAudioSample[7]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.582    15.004    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[1]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X2Y133         FDRE (Setup_fdre_C_CE)      -0.169    15.059    audioHintPwmModem/lastAudioSample_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 audioHintPwmModem/slowerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.194ns (34.477%)  route 2.269ns (65.523%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.704     5.306    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  audioHintPwmModem/slowerCounter_reg[1]/Q
                         net (fo=8, routed)           0.801     6.527    audioHintPwmModem/slowerCounter[1]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.325     6.852 f  audioHintPwmModem/accumulator[7]_i_3/O
                         net (fo=1, routed)           0.436     7.288    audioHintPwmModem/accumulator[7]_i_3_n_0
    SLICE_X4Y138         LUT5 (Prop_lut5_I4_O)        0.326     7.614 r  audioHintPwmModem/accumulator[7]_i_1/O
                         net (fo=13, routed)          0.830     8.444    audioHintPwmModem/accumulator_1
    SLICE_X2Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.568 r  audioHintPwmModem/lastAudioSample[7]_i_1/O
                         net (fo=8, routed)           0.202     8.769    audioHintPwmModem/lastAudioSample[7]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.582    15.004    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[2]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X2Y133         FDRE (Setup_fdre_C_CE)      -0.169    15.059    audioHintPwmModem/lastAudioSample_reg[2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 audioHintPwmModem/slowerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.194ns (34.477%)  route 2.269ns (65.523%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.704     5.306    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  audioHintPwmModem/slowerCounter_reg[1]/Q
                         net (fo=8, routed)           0.801     6.527    audioHintPwmModem/slowerCounter[1]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.325     6.852 f  audioHintPwmModem/accumulator[7]_i_3/O
                         net (fo=1, routed)           0.436     7.288    audioHintPwmModem/accumulator[7]_i_3_n_0
    SLICE_X4Y138         LUT5 (Prop_lut5_I4_O)        0.326     7.614 r  audioHintPwmModem/accumulator[7]_i_1/O
                         net (fo=13, routed)          0.830     8.444    audioHintPwmModem/accumulator_1
    SLICE_X2Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.568 r  audioHintPwmModem/lastAudioSample[7]_i_1/O
                         net (fo=8, routed)           0.202     8.769    audioHintPwmModem/lastAudioSample[7]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.582    15.004    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[3]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X2Y133         FDRE (Setup_fdre_C_CE)      -0.169    15.059    audioHintPwmModem/lastAudioSample_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 audioHintPwmModem/slowerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/out_audioPwmWave_reg/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.194ns (34.994%)  route 2.218ns (65.006%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.704     5.306    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y137         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  audioHintPwmModem/slowerCounter_reg[1]/Q
                         net (fo=8, routed)           0.801     6.527    audioHintPwmModem/slowerCounter[1]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.325     6.852 f  audioHintPwmModem/accumulator[7]_i_3/O
                         net (fo=1, routed)           0.436     7.288    audioHintPwmModem/accumulator[7]_i_3_n_0
    SLICE_X4Y138         LUT5 (Prop_lut5_I4_O)        0.326     7.614 r  audioHintPwmModem/accumulator[7]_i_1/O
                         net (fo=13, routed)          0.980     8.594    audioHintPwmModem/accumulator_1
    SLICE_X1Y132         LUT6 (Prop_lut6_I1_O)        0.124     8.718 r  audioHintPwmModem/out_audioPwmWave_i_1/O
                         net (fo=1, routed)           0.000     8.718    audioHintPwmModem/out_audioPwmWave_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  audioHintPwmModem/out_audioPwmWave_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.581    15.003    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  audioHintPwmModem/out_audioPwmWave_reg/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)        0.029    15.256    audioHintPwmModem/out_audioPwmWave_reg
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentSample_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.642ns (23.041%)  route 2.144ns (76.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.696     5.298    in_100MHzClock_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.518     5.816 f  state_reg/Q
                         net (fo=10, routed)          0.875     6.692    out_debug_OBUF
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.124     6.816 r  currentSample[6]_i_1/O
                         net (fo=7, routed)           1.269     8.085    currentSample[6]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  currentSample_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.583    15.005    in_100MHzClock_IBUF_BUFG
    SLICE_X2Y134         FDRE                                         r  currentSample_reg[2]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524    14.721    currentSample_reg[2]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  6.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 audioHintPwmModem/out_audioPwmWave_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_ledPwm_reg/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.592     1.511    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  audioHintPwmModem/out_audioPwmWave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  audioHintPwmModem/out_audioPwmWave_reg/Q
                         net (fo=3, routed)           0.081     1.734    out_audioPwm_OBUF
    SLICE_X1Y132         FDRE                                         r  out_ledPwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.863     2.028    in_100MHzClock_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  out_ledPwm_reg/C
                         clock pessimism             -0.516     1.511    
    SLICE_X1Y132         FDRE (Hold_fdre_C_D)         0.075     1.586    out_ledPwm_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 startPlayingDetector/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.589     1.508    startPlayingDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  startPlayingDetector/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  startPlayingDetector/pipeline_reg[1]/Q
                         net (fo=3, routed)           0.118     1.768    startPlayingDetector/pipeline[1]
    SLICE_X2Y129         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  startPlayingDetector/state_i_1/O
                         net (fo=1, routed)           0.000     1.813    startPlayingDetector_n_1
    SLICE_X2Y129         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.025    in_100MHzClock_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  state_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.121     1.643    state_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 currentSample_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.593     1.512    in_100MHzClock_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  currentSample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  currentSample_reg[1]/Q
                         net (fo=2, routed)           0.151     1.805    audioHintPwmModem/currentSample[1]
    SLICE_X2Y133         LUT3 (Prop_lut3_I0_O)        0.046     1.851 r  audioHintPwmModem/lastAudioSample[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    audioHintPwmModem/lastAudioSample[1]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     2.029    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[1]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131     1.656    audioHintPwmModem/lastAudioSample_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 currentSampleIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentSampleIndex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.784%)  route 0.162ns (46.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.510    in_100MHzClock_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  currentSampleIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  currentSampleIndex_reg[0]/Q
                         net (fo=7, routed)           0.162     1.814    currentSampleIndex_reg__0[0]
    SLICE_X2Y130         LUT4 (Prop_lut4_I1_O)        0.048     1.862 r  currentSampleIndex_rep[3]_i_1/O
                         net (fo=2, routed)           0.000     1.862    currentSampleIndex_rep[3]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  currentSampleIndex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.026    in_100MHzClock_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  currentSampleIndex_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.123     1.646    currentSampleIndex_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 currentSampleIndex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentSampleIndex_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.695%)  route 0.135ns (39.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.509    in_100MHzClock_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  currentSampleIndex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  currentSampleIndex_reg[5]/Q
                         net (fo=3, routed)           0.135     1.809    currentSampleIndex_reg__0[5]
    SLICE_X2Y130         LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  currentSampleIndex_rep[6]_i_1/O
                         net (fo=2, routed)           0.000     1.854    currentSampleIndex_rep[6]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  currentSampleIndex_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.026    in_100MHzClock_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  currentSampleIndex_reg[6]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.121     1.630    currentSampleIndex_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 audioHintPwmModem/slowerCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/slowerCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.116%)  route 0.151ns (44.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.595     1.514    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  audioHintPwmModem/slowerCounter_reg[6]/Q
                         net (fo=4, routed)           0.151     1.807    audioHintPwmModem/slowerCounter[6]
    SLICE_X4Y138         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  audioHintPwmModem/slowerCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    audioHintPwmModem/slowerCounter_0[5]
    SLICE_X4Y138         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.866     2.031    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  audioHintPwmModem/slowerCounter_reg[5]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.092     1.622    audioHintPwmModem/slowerCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 startPlayingDetector/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startPlayingDetector/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.596%)  route 0.190ns (57.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.504    startPlayingDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  startPlayingDetector/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  startPlayingDetector/pipeline_reg[0]/Q
                         net (fo=4, routed)           0.190     1.835    startPlayingDetector/pipeline[0]
    SLICE_X1Y129         FDRE                                         r  startPlayingDetector/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.025    startPlayingDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  startPlayingDetector/pipeline_reg[1]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.070     1.592    startPlayingDetector/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 audioHintPwmModem/out_switchSample_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switchSampleDetector/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.592     1.511    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  audioHintPwmModem/out_switchSample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  audioHintPwmModem/out_switchSample_reg/Q
                         net (fo=2, routed)           0.187     1.840    switchSampleDetector/D[0]
    SLICE_X0Y131         FDRE                                         r  switchSampleDetector/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.862     2.027    switchSampleDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  switchSampleDetector/pipeline_reg[0]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.070     1.594    switchSampleDetector/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 currentSample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audioHintPwmModem/lastAudioSample_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.184ns (45.861%)  route 0.217ns (54.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.593     1.512    in_100MHzClock_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  currentSample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  currentSample_reg[3]/Q
                         net (fo=2, routed)           0.217     1.871    audioHintPwmModem/currentSample[3]
    SLICE_X2Y133         LUT3 (Prop_lut3_I0_O)        0.043     1.914 r  audioHintPwmModem/lastAudioSample[3]_i_1/O
                         net (fo=1, routed)           0.000     1.914    audioHintPwmModem/lastAudioSample[3]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     2.029    audioHintPwmModem/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  audioHintPwmModem/lastAudioSample_reg[3]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131     1.657    audioHintPwmModem/lastAudioSample_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 startPlayingDetector/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmModemEnable_reg/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.662%)  route 0.204ns (52.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.589     1.508    startPlayingDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  startPlayingDetector/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  startPlayingDetector/pipeline_reg[1]/Q
                         net (fo=3, routed)           0.204     1.854    startPlayingDetector/pipeline[1]
    SLICE_X2Y129         LUT6 (Prop_lut6_I4_O)        0.045     1.899 r  startPlayingDetector/pwmModemEnable_i_1/O
                         net (fo=1, routed)           0.000     1.899    startPlayingDetector_n_2
    SLICE_X2Y129         FDRE                                         r  pwmModemEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.025    in_100MHzClock_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  pwmModemEnable_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.120     1.642    pwmModemEnable_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         in_100MHzClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132    audioHintPwmModem/accumulator_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132    audioHintPwmModem/accumulator_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132    audioHintPwmModem/accumulator_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y133    audioHintPwmModem/lastAudioSample_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133    audioHintPwmModem/lastAudioSample_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133    audioHintPwmModem/lastAudioSample_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133    audioHintPwmModem/lastAudioSample_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133    audioHintPwmModem/lastAudioSample_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y138    audioHintPwmModem/slowerCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    audioHintPwmModem/slowerCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    audioHintPwmModem/slowerCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    audioHintPwmModem/slowerCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    audioHintPwmModem/slowerCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    audioHintPwmModem/accumulator_reg[2]/C



