module PC(clk,rst,PC_in,PC_out);
input clk;
input rst;
input [31:0] PC_in;
output reg [31:0] PC_out;

always @(posedge clk)
begin
	if(rst)
		begin
			PC_out<=0;
		end
	else
		begin
			PC_out<=PC_in;
		end
	end
endmodule
  