<stg><name>getURFtoDLF</name>


<trans_list>

<trans id="192" from="1" to="2">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="2">
<condition id="88">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="90">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="4">
<condition id="91">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="43">
<condition id="141">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="42">
<condition id="93">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="4" to="5">
<condition id="94">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="6">
<condition id="97">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="5" to="42">
<condition id="136">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="6" to="7">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="8">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="8" to="9">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="9" to="10">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="10" to="11">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="12" to="13">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="13" to="14">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="14" to="15">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="15" to="16">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="16" to="17">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="17" to="18">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="18" to="19">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="19" to="20">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="20" to="21">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="21" to="22">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="22" to="23">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="23" to="24">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="24" to="25">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="25" to="26">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="26" to="27">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="27" to="28">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="28" to="29">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="29" to="30">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="30" to="31">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="31" to="32">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="32" to="33">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="33" to="34">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="34" to="35">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="35" to="36">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="36" to="37">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="37" to="38">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="38" to="39">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="39" to="40">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="40" to="41">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="41" to="5">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="42" to="3">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="43" to="50">
<condition id="142">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="43" to="44">
<condition id="144">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="44" to="45">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="45" to="46">
<condition id="147">
<or_exp><and_exp><literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="45" to="49">
<condition id="146">
<or_exp><and_exp><literal name="tmp_263" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="46" to="47">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="47" to="48">
<condition id="151">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="47" to="44">
<condition id="156">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="48" to="47">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="49" to="43">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="3" op_0_bw="64">
<![CDATA[
:0  %corner6 = alloca [6 x i3], align 1

]]></Node>
<StgValue><ssdm name="corner6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i3 [ 0, %0 ], [ %indvarinc, %meminst ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:1  %indvarinc = add i3 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="3">
<![CDATA[
meminst:2  %tmp = zext i3 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %corner6_addr = getelementptr [6 x i3]* %corner6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="corner6_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:4  store i3 0, i3* %corner6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:5  %tmp_s = icmp eq i3 %invdar, -3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_corner6_str) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_s, label %.preheader2.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:0  %a = alloca i32

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:1  %x = alloca i32

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:2  store i32 0, i32* %x

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:3  store i32 0, i32* %a

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:4  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader2:0  %i = phi i4 [ 0, %.preheader2.preheader ], [ %j_8, %.preheader2.backedge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
.preheader2:1  %n_assign_cast3 = zext i4 %i to i32

]]></Node>
<StgValue><ssdm name="n_assign_cast3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:2  %exitcond = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:4  %j_8 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %exitcond, label %.preheader1.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_257 = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %cubiecube_0_cp_addr = getelementptr [8 x i3]* %cubiecube_0_cp, i64 0, i64 %tmp_257

]]></Node>
<StgValue><ssdm name="cubiecube_0_cp_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3">
<![CDATA[
:2  %cubiecube_0_cp_load = load i3* %cubiecube_0_cp_addr, align 1

]]></Node>
<StgValue><ssdm name="cubiecube_0_cp_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:0  %corner6_addr_2 = getelementptr [6 x i3]* %corner6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="corner6_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3">
<![CDATA[
:2  %cubiecube_0_cp_load = load i3* %cubiecube_0_cp_addr, align 1

]]></Node>
<StgValue><ssdm name="cubiecube_0_cp_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_258 = icmp ult i3 %cubiecube_0_cp_load, -2

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_258, label %2, label %.preheader2.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:0  %x_load = load i32* %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_3 = add nsw i32 %x_load, 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_i = icmp slt i32 %n_assign_cast3, %x_3

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i, label %Cnk.exit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_lshr_f_i_cast = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="p_lshr_f_i_cast"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="2">
<![CDATA[
:1  %tmp_i_cast = zext i2 %p_lshr_f_i_cast to i32

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_363_i = icmp slt i32 %tmp_i_cast, %x_3

]]></Node>
<StgValue><ssdm name="tmp_363_i"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %k_assign_2 = sub nsw i32 %n_assign_cast3, %x_3

]]></Node>
<StgValue><ssdm name="k_assign_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_k_i = select i1 %tmp_363_i, i32 %k_assign_2, i32 %x_3

]]></Node>
<StgValue><ssdm name="p_k_i"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_364_i = add i32 %p_k_i, 1

]]></Node>
<StgValue><ssdm name="tmp_364_i"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_i = phi i32 [ 1, %3 ], [ %j_9, %5 ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i_i = phi i32 [ %n_assign_cast3, %3 ], [ %i_21, %5 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %s_i = phi i32 [ 1, %3 ], [ %s_3, %5 ]

]]></Node>
<StgValue><ssdm name="s_i"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %exitcond_i = icmp eq i32 %j_i, %tmp_364_i

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %Cnk.exit.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %s = mul nsw i32 %s_i, %i_i

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_21 = add nsw i32 %i_i, -1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
Cnk.exit.loopexit:0  br label %Cnk.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
Cnk.exit:2  %x_load_2 = load i32* %x

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
Cnk.exit:4  %tmp_266 = sext i32 %x_load_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
Cnk.exit:5  %corner6_addr_3 = getelementptr inbounds [6 x i3]* %corner6, i64 0, i64 %tmp_266

]]></Node>
<StgValue><ssdm name="corner6_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
Cnk.exit:6  store i3 %cubiecube_0_cp_load, i3* %corner6_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
Cnk.exit:7  store i32 %x_3, i32* %x

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_9 = add nsw i32 %j_i, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="109" st_id="9" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="110" st_id="10" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="114" st_id="14" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="115" st_id="15" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="116" st_id="16" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="117" st_id="17" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="118" st_id="18" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="119" st_id="19" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="120" st_id="20" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="121" st_id="21" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="122" st_id="22" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="123" st_id="23" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="124" st_id="24" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="125" st_id="25" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="126" st_id="26" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="127" st_id="27" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="128" st_id="28" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="129" st_id="29" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="130" st_id="30" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="131" st_id="31" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="132" st_id="32" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="133" st_id="33" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="134" st_id="34" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="135" st_id="35" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="136" st_id="36" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="137" st_id="37" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="138" st_id="38" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="139" st_id="39" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="140" st_id="40" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="141" st_id="41" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %s_3 = sdiv i32 %s, %j_i

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>

<operation id="142" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="143" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Cnk.exit:0  %p_0_i = phi i32 [ 0, %2 ], [ %s_i, %Cnk.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="144" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
Cnk.exit:1  %a_load_2 = load i32* %a

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="145" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Cnk.exit:3  %a_2 = add nsw i32 %p_0_i, %a_load_2

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="146" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
Cnk.exit:8  store i32 %a_2, i32* %a

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
Cnk.exit:9  br label %.preheader2.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.backedge:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="149" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1:0  %r_assign = phi i3 [ %j, %9 ], [ -3, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="150" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1:1  %b = phi i32 [ %b_2, %9 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="151" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:2  %tmp_259 = icmp eq i3 %r_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="152" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="153" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %tmp_259, label %10, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_262 = zext i3 %r_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="155" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %corner6_addr_1 = getelementptr inbounds [6 x i3]* %corner6, i64 0, i64 %tmp_262

]]></Node>
<StgValue><ssdm name="corner6_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
:0  %a_load = load i32* %a

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="158" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_260 = mul nsw i32 720, %a_load

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="159" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3">
<![CDATA[
.preheader:1  %corner6_load = load i3* %corner6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="corner6_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="160" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i32 [ %k_2, %rotateLeft_corner.exit ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="161" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3">
<![CDATA[
.preheader:1  %corner6_load = load i3* %corner6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="corner6_load"/></StgValue>
</operation>

<operation id="162" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %tmp_263 = icmp eq i3 %corner6_load, %r_assign

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="163" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %k_2 = add nsw i32 %k, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="164" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_263, label %9, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3">
<![CDATA[
:0  %temp = load i3* %corner6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="166" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_264 = add i3 %r_assign, 1

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="167" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="3">
<![CDATA[
:1  %tmp_304_cast = zext i3 %tmp_264 to i32

]]></Node>
<StgValue><ssdm name="tmp_304_cast"/></StgValue>
</operation>

<operation id="168" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_265 = mul nsw i32 %tmp_304_cast, %b

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="169" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3">
<![CDATA[
:0  %temp = load i3* %corner6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="170" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="171" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_i2 = phi i3 [ 0, %6 ], [ %i_22, %8 ]

]]></Node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="172" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 0)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="173" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond5 = icmp eq i3 %i_i2, %r_assign

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="174" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_22 = add i3 %i_i2, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="175" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %rotateLeft_corner.exit, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_i4 = zext i3 %i_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="177" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %corner6_addr_4 = getelementptr [6 x i3]* %corner6, i64 0, i64 %tmp_i4

]]></Node>
<StgValue><ssdm name="corner6_addr_4"/></StgValue>
</operation>

<operation id="178" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3">
<![CDATA[
:2  %corner6_load_2 = load i3* %corner6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="corner6_load_2"/></StgValue>
</operation>

<operation id="179" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
rotateLeft_corner.exit:0  store i3 %temp, i3* %corner6_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
rotateLeft_corner.exit:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="181" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3">
<![CDATA[
:2  %corner6_load_2 = load i3* %corner6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="corner6_load_2"/></StgValue>
</operation>

<operation id="182" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
:3  %tmp_287_i = zext i3 %i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_287_i"/></StgValue>
</operation>

<operation id="183" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %corner6_addr_5 = getelementptr [6 x i3]* %corner6, i64 0, i64 %tmp_287_i

]]></Node>
<StgValue><ssdm name="corner6_addr_5"/></StgValue>
</operation>

<operation id="184" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %corner6_load_2, i3* %corner6_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="186" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %b_2 = add nsw i32 %k, %tmp_265

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="187" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %j = add i3 %r_assign, -1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="188" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="189" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_261 = add nsw i32 %b, %tmp_260

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="190" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32">
<![CDATA[
:3  %tmp_268 = trunc i32 %tmp_261 to i16

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="191" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16">
<![CDATA[
:4  ret i16 %tmp_268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
