// Seed: 1812674521
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4
);
  wire id_6;
  assign module_1.id_0 = 0;
  logic id_7[1  &&  1 : -1];
  ;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4,
    input tri id_5,
    input tri id_6,
    output uwire id_7,
    output logic id_8,
    output supply0 id_9,
    output logic id_10,
    input supply1 id_11,
    input tri1 id_12
);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_6,
      id_7,
      id_11
  );
  always for (id_10 = 1'd0; id_3; id_8 = id_12) id_10 = 1'b0;
  wire id_14;
endmodule
