-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_stage0 is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 9;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM3_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_WUSER_WIDTH-1 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_RUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of kernel_stage0 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "kernel_stage0_kernel_stage0,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=15.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.950000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=34053,HLS_SYN_LUT=39164,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (64 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (64 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (64 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (64 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (64 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (64 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (64 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (64 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (64 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (64 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (64 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_49800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001001001100000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_46440000 : STD_LOGIC_VECTOR (31 downto 0) := "01000110010001000000000000000000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal X_data : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_conv_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_conv_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_running_mean : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_running_var : STD_LOGIC_VECTOR (63 downto 0);
    signal dw_conv_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_running_mean : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_running_var : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_reduce_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_reduce_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_expand_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_expand_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal proj_conv_weight : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_msp_conv : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_msp_norm : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_dw_conv : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_dw_norm : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_dw_act : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_mean : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_reduce : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_relu : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_expand : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_sigmoid : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_se : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_proj : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal gmem1_blk_n_AR : STD_LOGIC;
    signal gmem2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal gmem2_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal gmem2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal gmem2_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal gmem2_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal gmem3_blk_n_AW : STD_LOGIC;
    signal gmem3_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal Y_proj_read_reg_767 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_se_read_reg_772 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_sigmoid_read_reg_778 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_expand_read_reg_783 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_relu_read_reg_789 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_reduce_read_reg_795 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_mean_read_reg_801 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_dw_norm_read_reg_806 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_dw_conv_read_reg_811 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_msp_norm_read_reg_817 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_msp_conv_read_reg_823 : STD_LOGIC_VECTOR (63 downto 0);
    signal proj_conv_weight_read_reg_829 : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_expand_bias_read_reg_834 : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_expand_weight_read_reg_839 : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_reduce_bias_read_reg_844 : STD_LOGIC_VECTOR (63 downto 0);
    signal se_conv_reduce_weight_read_reg_849 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_running_var_read_reg_854 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_running_mean_read_reg_859 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_bias_read_reg_864 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_weight_read_reg_869 : STD_LOGIC_VECTOR (63 downto 0);
    signal dw_conv_weight_read_reg_874 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_running_var_read_reg_879 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_running_mean_read_reg_884 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_bias_read_reg_889 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_norm_weight_read_reg_894 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_conv_bias_read_reg_899 : STD_LOGIC_VECTOR (63 downto 0);
    signal msp_conv_weight_read_reg_904 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_data_read_reg_909 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_reg_920 : STD_LOGIC_VECTOR (61 downto 0);
    signal gmem2_addr_1_reg_927 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_addr_reg_933 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln34_1_reg_948 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln15_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_585_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_reg_957 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal trunc_ln1_reg_962 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal gmem2_addr_reg_973 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln3_fu_706_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln3_reg_979 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln4_reg_992 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal icmp_ln54_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_fu_755_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_reg_997 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_ap_start : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_ap_done : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_ap_idle : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_ap_ready : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_ce : STD_LOGIC;
    signal grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_ce : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_done : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_idle : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_ready : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARREADY : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RLAST : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_X_data : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWREADY : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WREADY : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WLAST : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_RREADY : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BREADY : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_Y_data : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_mean : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_var : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_gamma : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_beta : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_ap_start : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_ap_done : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_ap_idle : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_ap_ready : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WLAST : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_RREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_BREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WLAST : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_RREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_BREADY : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_ce : STD_LOGIC;
    signal grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_temp_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_temp_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_ce : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_done : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_idle : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_ready : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WLAST : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RLAST : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_BREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_DataIn_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WLAST : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RLAST : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_out_r : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_kernel : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_idle : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_ready : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_ce : STD_LOGIC;
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_ce : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem0_AWVALID : STD_LOGIC;
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_WVALID : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem0_ARVALID : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RREADY : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem0_BREADY : STD_LOGIC;
    signal gmem1_AWVALID : STD_LOGIC;
    signal gmem1_AWREADY : STD_LOGIC;
    signal gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_WVALID : STD_LOGIC;
    signal gmem1_WREADY : STD_LOGIC;
    signal gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem1_ARVALID : STD_LOGIC;
    signal gmem1_ARREADY : STD_LOGIC;
    signal gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_RVALID : STD_LOGIC;
    signal gmem1_RREADY : STD_LOGIC;
    signal gmem1_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_RLAST : STD_LOGIC;
    signal gmem1_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem1_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_BVALID : STD_LOGIC;
    signal gmem1_BREADY : STD_LOGIC;
    signal gmem2_AWVALID : STD_LOGIC;
    signal gmem2_AWREADY : STD_LOGIC;
    signal gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_WVALID : STD_LOGIC;
    signal gmem2_WREADY : STD_LOGIC;
    signal gmem2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem2_ARVALID : STD_LOGIC;
    signal gmem2_ARREADY : STD_LOGIC;
    signal gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_RVALID : STD_LOGIC;
    signal gmem2_RREADY : STD_LOGIC;
    signal gmem2_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_RLAST : STD_LOGIC;
    signal gmem2_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem2_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BVALID : STD_LOGIC;
    signal gmem2_BREADY : STD_LOGIC;
    signal gmem2_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_AWVALID : STD_LOGIC;
    signal gmem3_AWREADY : STD_LOGIC;
    signal gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem3_WVALID : STD_LOGIC;
    signal gmem3_WREADY : STD_LOGIC;
    signal gmem3_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem3_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem3_ARVALID : STD_LOGIC;
    signal gmem3_ARREADY : STD_LOGIC;
    signal gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem3_RVALID : STD_LOGIC;
    signal gmem3_RREADY : STD_LOGIC;
    signal gmem3_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem3_RLAST : STD_LOGIC;
    signal gmem3_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem3_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem3_BVALID : STD_LOGIC;
    signal gmem3_BREADY : STD_LOGIC;
    signal gmem3_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem3_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem3_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DW_conv_1_2_3_12_1_fu_468_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_DW_conv_1_2_14_1_fu_504_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_NS_fsm_state5 : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state64 : STD_LOGIC;
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal sext_ln22_1_fu_610_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln15_fu_625_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln34_fu_686_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln34_1_fu_696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_fu_715_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state35_io : BOOLEAN;
    signal bitcast_ln22_fu_673_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state41_io : BOOLEAN;
    signal c_fu_236 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_fu_644_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal c_1_fu_244 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln54_fu_735_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln22_1_fu_600_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1002_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1002_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1002_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1002_ce : STD_LOGIC;
    signal grp_fu_1006_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1006_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1006_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1006_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_stage0_DW_conv_1_2_3_12_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_r : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        kernel : IN STD_LOGIC_VECTOR (63 downto 0);
        bias : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1002_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_ce : OUT STD_LOGIC;
        grp_fu_1006_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1006_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_BatchNorm_4_5_6_7_11_13_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        X_data : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        Y_data : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        running_mean : IN STD_LOGIC_VECTOR (63 downto 0);
        running_var : IN STD_LOGIC_VECTOR (63 downto 0);
        gamma : IN STD_LOGIC_VECTOR (63 downto 0);
        beta : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component kernel_stage0_DW_conv_1_2_14_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_r : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel : IN STD_LOGIC_VECTOR (63 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1006_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1006_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_ce : OUT STD_LOGIC;
        grp_fu_1002_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln15 : IN STD_LOGIC_VECTOR (61 downto 0);
        temp_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1006_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1006_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_Pointwise_conv_9_10_15_16_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_DataIn_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_kernel : IN STD_LOGIC_VECTOR (63 downto 0);
        buffer_bias : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_7_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        Y_reduce : IN STD_LOGIC_VECTOR (63 downto 0);
        Y_relu : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_34_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln34_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln34 : IN STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln54 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln15 : IN STD_LOGIC_VECTOR (61 downto 0);
        scale : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_kernel_stage0_Pipeline_Output_Channel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln25 : IN STD_LOGIC_VECTOR (61 downto 0);
        Y_proj : IN STD_LOGIC_VECTOR (63 downto 0);
        Y_se : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1006_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1006_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1006_p_ce : OUT STD_LOGIC;
        grp_fu_1002_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1002_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_stage0_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        X_data : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_conv_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_conv_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_norm_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_norm_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_norm_running_mean : OUT STD_LOGIC_VECTOR (63 downto 0);
        msp_norm_running_var : OUT STD_LOGIC_VECTOR (63 downto 0);
        dw_conv_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_1_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_1_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_1_running_mean : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_1_running_var : OUT STD_LOGIC_VECTOR (63 downto 0);
        se_conv_reduce_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        se_conv_reduce_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        se_conv_expand_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        se_conv_expand_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        proj_conv_weight : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_msp_conv : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_msp_norm : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_dw_conv : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_dw_norm : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_dw_act : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_mean : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_reduce : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_relu : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_expand : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_sigmoid : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_se : OUT STD_LOGIC_VECTOR (63 downto 0);
        Y_proj : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component kernel_stage0_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component kernel_stage0_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component kernel_stage0_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component kernel_stage0_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component kernel_stage0_gmem3_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_DW_conv_1_2_3_12_1_fu_468 : component kernel_stage0_DW_conv_1_2_3_12_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_DW_conv_1_2_3_12_1_fu_468_ap_start,
        ap_done => grp_DW_conv_1_2_3_12_1_fu_468_ap_done,
        ap_idle => grp_DW_conv_1_2_3_12_1_fu_468_ap_idle,
        ap_ready => grp_DW_conv_1_2_3_12_1_fu_468_ap_ready,
        m_axi_gmem0_AWVALID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        in_r => X_data_read_reg_909,
        m_axi_gmem_AWVALID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        kernel => msp_conv_weight_read_reg_904,
        bias => msp_conv_bias_read_reg_899,
        m_axi_gmem1_AWVALID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => gmem1_AWREADY,
        m_axi_gmem1_AWADDR => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => gmem1_WREADY,
        m_axi_gmem1_WDATA => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => gmem1_ARREADY,
        m_axi_gmem1_ARADDR => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => gmem1_RVALID,
        m_axi_gmem1_RREADY => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => gmem1_RDATA,
        m_axi_gmem1_RLAST => ap_const_logic_0,
        m_axi_gmem1_RID => ap_const_lv1_0,
        m_axi_gmem1_RFIFONUM => gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => ap_const_lv1_0,
        m_axi_gmem1_RRESP => ap_const_lv2_0,
        m_axi_gmem1_BVALID => gmem1_BVALID,
        m_axi_gmem1_BREADY => grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        out_r => Y_msp_conv_read_reg_823,
        grp_fu_1002_p_din0 => grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_din0,
        grp_fu_1002_p_din1 => grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_din1,
        grp_fu_1002_p_dout0 => grp_fu_1002_p2,
        grp_fu_1002_p_ce => grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_ce,
        grp_fu_1006_p_din0 => grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_din0,
        grp_fu_1006_p_din1 => grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_din1,
        grp_fu_1006_p_opcode => grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_opcode,
        grp_fu_1006_p_dout0 => grp_fu_1006_p2,
        grp_fu_1006_p_ce => grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_ce);

    grp_BatchNorm_4_5_6_7_11_13_1_fu_486 : component kernel_stage0_BatchNorm_4_5_6_7_11_13_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start,
        ap_done => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_done,
        ap_idle => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_idle,
        ap_ready => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_ready,
        m_axi_gmem1_AWVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RLAST,
        m_axi_gmem1_RID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        X_data => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_X_data,
        m_axi_gmem2_AWVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => ap_const_logic_0,
        m_axi_gmem2_ARADDR => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => ap_const_logic_0,
        m_axi_gmem2_RREADY => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => ap_const_lv32_0,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BRESP,
        m_axi_gmem2_BID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BID,
        m_axi_gmem2_BUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BUSER,
        Y_data => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_Y_data,
        m_axi_gmem_AWVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        running_mean => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_mean,
        running_var => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_var,
        gamma => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_gamma,
        beta => grp_BatchNorm_4_5_6_7_11_13_1_fu_486_beta);

    grp_DW_conv_1_2_14_1_fu_504 : component kernel_stage0_DW_conv_1_2_14_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_DW_conv_1_2_14_1_fu_504_ap_start,
        ap_done => grp_DW_conv_1_2_14_1_fu_504_ap_done,
        ap_idle => grp_DW_conv_1_2_14_1_fu_504_ap_idle,
        ap_ready => grp_DW_conv_1_2_14_1_fu_504_ap_ready,
        m_axi_gmem2_AWVALID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => ap_const_logic_0,
        m_axi_gmem2_AWADDR => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => ap_const_logic_0,
        m_axi_gmem2_WDATA => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => gmem2_ARREADY,
        m_axi_gmem2_ARADDR => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => gmem2_RVALID,
        m_axi_gmem2_RREADY => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => gmem2_RDATA,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RFIFONUM => gmem2_RFIFONUM,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => ap_const_logic_0,
        m_axi_gmem2_BREADY => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        m_axi_gmem_AWVALID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        m_axi_gmem3_AWVALID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => gmem3_AWREADY,
        m_axi_gmem3_AWADDR => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => gmem3_WREADY,
        m_axi_gmem3_WDATA => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => gmem3_ARREADY,
        m_axi_gmem3_ARADDR => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => gmem3_RVALID,
        m_axi_gmem3_RREADY => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => gmem3_RDATA,
        m_axi_gmem3_RLAST => ap_const_logic_0,
        m_axi_gmem3_RID => ap_const_lv1_0,
        m_axi_gmem3_RFIFONUM => gmem3_RFIFONUM,
        m_axi_gmem3_RUSER => ap_const_lv1_0,
        m_axi_gmem3_RRESP => ap_const_lv2_0,
        m_axi_gmem3_BVALID => gmem3_BVALID,
        m_axi_gmem3_BREADY => grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => ap_const_lv2_0,
        m_axi_gmem3_BID => ap_const_lv1_0,
        m_axi_gmem3_BUSER => ap_const_lv1_0,
        in_r => Y_msp_norm_read_reg_817,
        kernel => dw_conv_weight_read_reg_874,
        out_r => Y_dw_conv_read_reg_811,
        grp_fu_1006_p_din0 => grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_din0,
        grp_fu_1006_p_din1 => grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_din1,
        grp_fu_1006_p_opcode => grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_opcode,
        grp_fu_1006_p_dout0 => grp_fu_1006_p2,
        grp_fu_1006_p_ce => grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_ce,
        grp_fu_1002_p_din0 => grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_din0,
        grp_fu_1002_p_din1 => grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_din1,
        grp_fu_1002_p_dout0 => grp_fu_1002_p2,
        grp_fu_1002_p_ce => grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_ce);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_ready,
        m_axi_gmem0_AWVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        sext_ln15 => trunc_ln_reg_920,
        temp_1_out => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_temp_1_out,
        temp_1_out_ap_vld => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_temp_1_out_ap_vld,
        grp_fu_1006_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_din0,
        grp_fu_1006_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_din1,
        grp_fu_1006_p_opcode => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_opcode,
        grp_fu_1006_p_dout0 => grp_fu_1006_p2,
        grp_fu_1006_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_ce);

    grp_Pointwise_conv_9_10_15_16_1_fu_525 : component kernel_stage0_Pointwise_conv_9_10_15_16_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start,
        ap_done => grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_done,
        ap_idle => grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_idle,
        ap_ready => grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_ready,
        m_axi_gmem2_AWVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => ap_const_logic_0,
        m_axi_gmem2_AWADDR => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => ap_const_logic_0,
        m_axi_gmem2_WDATA => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RLAST,
        m_axi_gmem2_RID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID => ap_const_logic_0,
        m_axi_gmem2_BREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        buffer_DataIn_1 => grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_DataIn_1,
        m_axi_gmem3_AWVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RLAST,
        m_axi_gmem3_RID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BRESP,
        m_axi_gmem3_BID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BID,
        m_axi_gmem3_BUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BUSER,
        out_r => grp_Pointwise_conv_9_10_15_16_1_fu_525_out_r,
        m_axi_gmem_AWVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        buffer_kernel => grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_kernel,
        buffer_bias => grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_bias);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_7_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_ready,
        m_axi_gmem3_AWVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => ap_const_logic_0,
        m_axi_gmem3_AWADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => ap_const_logic_0,
        m_axi_gmem3_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => gmem3_ARREADY,
        m_axi_gmem3_ARADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => gmem3_RVALID,
        m_axi_gmem3_RREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => gmem3_RDATA,
        m_axi_gmem3_RLAST => ap_const_logic_0,
        m_axi_gmem3_RID => ap_const_lv1_0,
        m_axi_gmem3_RFIFONUM => gmem3_RFIFONUM,
        m_axi_gmem3_RUSER => ap_const_lv1_0,
        m_axi_gmem3_RRESP => ap_const_lv2_0,
        m_axi_gmem3_BVALID => ap_const_logic_0,
        m_axi_gmem3_BREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => ap_const_lv2_0,
        m_axi_gmem3_BID => ap_const_lv1_0,
        m_axi_gmem3_BUSER => ap_const_lv1_0,
        m_axi_gmem0_AWVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => gmem0_AWREADY,
        m_axi_gmem0_AWADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => gmem0_WREADY,
        m_axi_gmem0_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_ARADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => ap_const_logic_0,
        m_axi_gmem0_RREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => ap_const_lv32_0,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => gmem0_BVALID,
        m_axi_gmem0_BREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        Y_reduce => Y_reduce_read_reg_795,
        Y_relu => Y_relu_read_reg_789);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_34_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_ready,
        m_axi_gmem1_AWVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => gmem1_ARREADY,
        m_axi_gmem1_ARADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => gmem1_RVALID,
        m_axi_gmem1_RREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => gmem1_RDATA,
        m_axi_gmem1_RLAST => ap_const_logic_0,
        m_axi_gmem1_RID => ap_const_lv1_0,
        m_axi_gmem1_RFIFONUM => gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => ap_const_lv1_0,
        m_axi_gmem1_RRESP => ap_const_lv2_0,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        m_axi_gmem2_AWVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => gmem2_AWREADY,
        m_axi_gmem2_AWADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => gmem2_WREADY,
        m_axi_gmem2_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => ap_const_logic_0,
        m_axi_gmem2_ARADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => ap_const_logic_0,
        m_axi_gmem2_RREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => ap_const_lv32_0,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => gmem2_BVALID,
        m_axi_gmem2_BREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        sext_ln34_1 => trunc_ln34_1_reg_948,
        sext_ln34 => trunc_ln1_reg_962);

    grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561 : component kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_ready,
        m_axi_gmem0_AWVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        m_axi_gmem3_AWVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => gmem3_AWREADY,
        m_axi_gmem3_AWADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => gmem3_WREADY,
        m_axi_gmem3_WDATA => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => ap_const_logic_0,
        m_axi_gmem3_ARADDR => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => ap_const_logic_0,
        m_axi_gmem3_RREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => ap_const_lv32_0,
        m_axi_gmem3_RLAST => ap_const_logic_0,
        m_axi_gmem3_RID => ap_const_lv1_0,
        m_axi_gmem3_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem3_RUSER => ap_const_lv1_0,
        m_axi_gmem3_RRESP => ap_const_lv2_0,
        m_axi_gmem3_BVALID => gmem3_BVALID,
        m_axi_gmem3_BREADY => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => ap_const_lv2_0,
        m_axi_gmem3_BID => ap_const_lv1_0,
        m_axi_gmem3_BUSER => ap_const_lv1_0,
        sext_ln54 => trunc_ln3_reg_979,
        sext_ln15 => trunc_ln_reg_920,
        scale => scale_reg_997,
        grp_fu_1002_p_din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_din0,
        grp_fu_1002_p_din1 => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_din1,
        grp_fu_1002_p_dout0 => grp_fu_1002_p2,
        grp_fu_1002_p_ce => grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_ce);

    grp_kernel_stage0_Pipeline_Output_Channel_fu_572 : component kernel_stage0_kernel_stage0_Pipeline_Output_Channel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start,
        ap_done => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done,
        ap_idle => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_idle,
        ap_ready => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_ready,
        m_axi_gmem3_AWVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => ap_const_logic_0,
        m_axi_gmem3_AWADDR => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => ap_const_logic_0,
        m_axi_gmem3_WDATA => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => gmem3_ARREADY,
        m_axi_gmem3_ARADDR => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => gmem3_RVALID,
        m_axi_gmem3_RREADY => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => gmem3_RDATA,
        m_axi_gmem3_RLAST => ap_const_logic_0,
        m_axi_gmem3_RID => ap_const_lv1_0,
        m_axi_gmem3_RFIFONUM => gmem3_RFIFONUM,
        m_axi_gmem3_RUSER => ap_const_lv1_0,
        m_axi_gmem3_RRESP => ap_const_lv2_0,
        m_axi_gmem3_BVALID => ap_const_logic_0,
        m_axi_gmem3_BREADY => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => ap_const_lv2_0,
        m_axi_gmem3_BID => ap_const_lv1_0,
        m_axi_gmem3_BUSER => ap_const_lv1_0,
        m_axi_gmem_AWVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        m_axi_gmem0_AWVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => gmem0_AWREADY,
        m_axi_gmem0_AWADDR => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => gmem0_WREADY,
        m_axi_gmem0_WDATA => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => gmem0_BVALID,
        m_axi_gmem0_BREADY => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        sext_ln25 => trunc_ln4_reg_992,
        Y_proj => Y_proj_read_reg_767,
        Y_se => Y_se_read_reg_772,
        grp_fu_1006_p_din0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_din0,
        grp_fu_1006_p_din1 => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_din1,
        grp_fu_1006_p_opcode => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_opcode,
        grp_fu_1006_p_dout0 => grp_fu_1006_p2,
        grp_fu_1006_p_ce => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_ce,
        grp_fu_1002_p_din0 => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_din0,
        grp_fu_1002_p_din1 => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_din1,
        grp_fu_1002_p_dout0 => grp_fu_1002_p2,
        grp_fu_1002_p_ce => grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_ce);

    control_s_axi_U : component kernel_stage0_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        X_data => X_data,
        msp_conv_weight => msp_conv_weight,
        msp_conv_bias => msp_conv_bias,
        msp_norm_weight => msp_norm_weight,
        msp_norm_bias => msp_norm_bias,
        msp_norm_running_mean => msp_norm_running_mean,
        msp_norm_running_var => msp_norm_running_var,
        dw_conv_weight => dw_conv_weight,
        norm_1_weight => norm_1_weight,
        norm_1_bias => norm_1_bias,
        norm_1_running_mean => norm_1_running_mean,
        norm_1_running_var => norm_1_running_var,
        se_conv_reduce_weight => se_conv_reduce_weight,
        se_conv_reduce_bias => se_conv_reduce_bias,
        se_conv_expand_weight => se_conv_expand_weight,
        se_conv_expand_bias => se_conv_expand_bias,
        proj_conv_weight => proj_conv_weight,
        Y_msp_conv => Y_msp_conv,
        Y_msp_norm => Y_msp_norm,
        Y_dw_conv => Y_dw_conv,
        Y_dw_norm => Y_dw_norm,
        Y_dw_act => Y_dw_act,
        Y_mean => Y_mean,
        Y_reduce => Y_reduce,
        Y_relu => Y_relu,
        Y_expand => Y_expand,
        Y_sigmoid => Y_sigmoid,
        Y_se => Y_se,
        Y_proj => Y_proj);

    gmem_m_axi_U : component kernel_stage0_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => gmem_BVALID,
        I_BREADY => ap_const_logic_0);

    gmem0_m_axi_U : component kernel_stage0_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => gmem0_ARADDR,
        I_ARLEN => gmem0_ARLEN,
        I_RVALID => gmem0_RVALID,
        I_RREADY => gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RFIFONUM => gmem0_RFIFONUM,
        I_AWVALID => gmem0_AWVALID,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => gmem0_AWADDR,
        I_AWLEN => gmem0_AWLEN,
        I_WVALID => gmem0_WVALID,
        I_WREADY => gmem0_WREADY,
        I_WDATA => gmem0_WDATA,
        I_WSTRB => gmem0_WSTRB,
        I_BVALID => gmem0_BVALID,
        I_BREADY => gmem0_BREADY);

    gmem1_m_axi_U : component kernel_stage0_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem1_ARVALID,
        I_ARREADY => gmem1_ARREADY,
        I_ARADDR => gmem1_ARADDR,
        I_ARLEN => gmem1_ARLEN,
        I_RVALID => gmem1_RVALID,
        I_RREADY => gmem1_RREADY,
        I_RDATA => gmem1_RDATA,
        I_RFIFONUM => gmem1_RFIFONUM,
        I_AWVALID => gmem1_AWVALID,
        I_AWREADY => gmem1_AWREADY,
        I_AWADDR => gmem1_AWADDR,
        I_AWLEN => gmem1_AWLEN,
        I_WVALID => gmem1_WVALID,
        I_WREADY => gmem1_WREADY,
        I_WDATA => gmem1_WDATA,
        I_WSTRB => gmem1_WSTRB,
        I_BVALID => gmem1_BVALID,
        I_BREADY => gmem1_BREADY);

    gmem2_m_axi_U : component kernel_stage0_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem2_ARVALID,
        I_ARREADY => gmem2_ARREADY,
        I_ARADDR => gmem2_ARADDR,
        I_ARLEN => gmem2_ARLEN,
        I_RVALID => gmem2_RVALID,
        I_RREADY => gmem2_RREADY,
        I_RDATA => gmem2_RDATA,
        I_RFIFONUM => gmem2_RFIFONUM,
        I_AWVALID => gmem2_AWVALID,
        I_AWREADY => gmem2_AWREADY,
        I_AWADDR => gmem2_AWADDR,
        I_AWLEN => gmem2_AWLEN,
        I_WVALID => gmem2_WVALID,
        I_WREADY => gmem2_WREADY,
        I_WDATA => gmem2_WDATA,
        I_WSTRB => gmem2_WSTRB,
        I_BVALID => gmem2_BVALID,
        I_BREADY => gmem2_BREADY);

    gmem3_m_axi_U : component kernel_stage0_gmem3_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM3_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM3_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM3_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM3_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM3_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM3_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM3_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM3_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM3_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM3_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM3_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem3_AWVALID,
        AWREADY => m_axi_gmem3_AWREADY,
        AWADDR => m_axi_gmem3_AWADDR,
        AWID => m_axi_gmem3_AWID,
        AWLEN => m_axi_gmem3_AWLEN,
        AWSIZE => m_axi_gmem3_AWSIZE,
        AWBURST => m_axi_gmem3_AWBURST,
        AWLOCK => m_axi_gmem3_AWLOCK,
        AWCACHE => m_axi_gmem3_AWCACHE,
        AWPROT => m_axi_gmem3_AWPROT,
        AWQOS => m_axi_gmem3_AWQOS,
        AWREGION => m_axi_gmem3_AWREGION,
        AWUSER => m_axi_gmem3_AWUSER,
        WVALID => m_axi_gmem3_WVALID,
        WREADY => m_axi_gmem3_WREADY,
        WDATA => m_axi_gmem3_WDATA,
        WSTRB => m_axi_gmem3_WSTRB,
        WLAST => m_axi_gmem3_WLAST,
        WID => m_axi_gmem3_WID,
        WUSER => m_axi_gmem3_WUSER,
        ARVALID => m_axi_gmem3_ARVALID,
        ARREADY => m_axi_gmem3_ARREADY,
        ARADDR => m_axi_gmem3_ARADDR,
        ARID => m_axi_gmem3_ARID,
        ARLEN => m_axi_gmem3_ARLEN,
        ARSIZE => m_axi_gmem3_ARSIZE,
        ARBURST => m_axi_gmem3_ARBURST,
        ARLOCK => m_axi_gmem3_ARLOCK,
        ARCACHE => m_axi_gmem3_ARCACHE,
        ARPROT => m_axi_gmem3_ARPROT,
        ARQOS => m_axi_gmem3_ARQOS,
        ARREGION => m_axi_gmem3_ARREGION,
        ARUSER => m_axi_gmem3_ARUSER,
        RVALID => m_axi_gmem3_RVALID,
        RREADY => m_axi_gmem3_RREADY,
        RDATA => m_axi_gmem3_RDATA,
        RLAST => m_axi_gmem3_RLAST,
        RID => m_axi_gmem3_RID,
        RUSER => m_axi_gmem3_RUSER,
        RRESP => m_axi_gmem3_RRESP,
        BVALID => m_axi_gmem3_BVALID,
        BREADY => m_axi_gmem3_BREADY,
        BRESP => m_axi_gmem3_BRESP,
        BID => m_axi_gmem3_BID,
        BUSER => m_axi_gmem3_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem3_ARVALID,
        I_ARREADY => gmem3_ARREADY,
        I_ARADDR => gmem3_ARADDR,
        I_ARLEN => gmem3_ARLEN,
        I_RVALID => gmem3_RVALID,
        I_RREADY => gmem3_RREADY,
        I_RDATA => gmem3_RDATA,
        I_RFIFONUM => gmem3_RFIFONUM,
        I_AWVALID => gmem3_AWVALID,
        I_AWREADY => gmem3_AWREADY,
        I_AWADDR => gmem3_AWADDR,
        I_AWLEN => gmem3_AWLEN,
        I_WVALID => gmem3_WVALID,
        I_WREADY => gmem3_WREADY,
        I_WDATA => gmem3_WDATA,
        I_WSTRB => gmem3_WSTRB,
        I_BVALID => gmem3_BVALID,
        I_BREADY => gmem3_BREADY);

    fdiv_32ns_32ns_32_5_no_dsp_1_U113 : component kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_temp_1_out,
        din1 => ap_const_lv32_46440000,
        ce => ap_const_logic_1,
        dout => grp_fu_585_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U114 : component kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1002_p0,
        din1 => grp_fu_1002_p1,
        ce => grp_fu_1002_ce,
        dout => grp_fu_1002_p2);

    fadd_32ns_32ns_32_2_full_dsp_1_U115 : component kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1006_p0,
        din1 => grp_fu_1006_p1,
        ce => grp_fu_1006_ce,
        dout => grp_fu_1006_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (gmem2_AWREADY = ap_const_logic_1)))) then 
                    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_ready = ap_const_logic_1)) then 
                    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DW_conv_1_2_14_1_fu_504_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_DW_conv_1_2_14_1_fu_504_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_DW_conv_1_2_14_1_fu_504_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DW_conv_1_2_14_1_fu_504_ap_ready = ap_const_logic_1)) then 
                    grp_DW_conv_1_2_14_1_fu_504_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DW_conv_1_2_3_12_1_fu_468_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_DW_conv_1_2_3_12_1_fu_468_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DW_conv_1_2_3_12_1_fu_468_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DW_conv_1_2_3_12_1_fu_468_ap_ready = ap_const_logic_1)) then 
                    grp_DW_conv_1_2_3_12_1_fu_468_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                    grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_ready = ap_const_logic_1)) then 
                    grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state63) and (ap_const_logic_1 = ap_NS_fsm_state64))) then 
                    grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln15_fu_638_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state57) and (gmem2_RVALID = ap_const_logic_1))) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_1_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln15_fu_638_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                c_1_fu_244 <= ap_const_lv5_0;
            elsif (((icmp_ln54_fu_729_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
                c_1_fu_244 <= add_ln54_fu_735_p2;
            end if; 
        end if;
    end process;

    c_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_fu_236 <= ap_const_lv5_0;
            elsif (((icmp_ln15_fu_638_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                c_fu_236 <= add_ln15_fu_644_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                X_data_read_reg_909 <= X_data;
                Y_dw_conv_read_reg_811 <= Y_dw_conv;
                Y_dw_norm_read_reg_806 <= Y_dw_norm;
                Y_expand_read_reg_783 <= Y_expand;
                Y_mean_read_reg_801 <= Y_mean;
                Y_msp_conv_read_reg_823 <= Y_msp_conv;
                Y_msp_norm_read_reg_817 <= Y_msp_norm;
                Y_proj_read_reg_767 <= Y_proj;
                Y_reduce_read_reg_795 <= Y_reduce;
                Y_relu_read_reg_789 <= Y_relu;
                Y_se_read_reg_772 <= Y_se;
                Y_sigmoid_read_reg_778 <= Y_sigmoid;
                dw_conv_weight_read_reg_874 <= dw_conv_weight;
                gmem2_addr_1_reg_927 <= sext_ln22_1_fu_610_p1;
                msp_conv_bias_read_reg_899 <= msp_conv_bias;
                msp_conv_weight_read_reg_904 <= msp_conv_weight;
                msp_norm_bias_read_reg_889 <= msp_norm_bias;
                msp_norm_running_mean_read_reg_884 <= msp_norm_running_mean;
                msp_norm_running_var_read_reg_879 <= msp_norm_running_var;
                msp_norm_weight_read_reg_894 <= msp_norm_weight;
                norm_1_bias_read_reg_864 <= norm_1_bias;
                norm_1_running_mean_read_reg_859 <= norm_1_running_mean;
                norm_1_running_var_read_reg_854 <= norm_1_running_var;
                norm_1_weight_read_reg_869 <= norm_1_weight;
                proj_conv_weight_read_reg_829 <= proj_conv_weight;
                se_conv_expand_bias_read_reg_834 <= se_conv_expand_bias;
                se_conv_expand_weight_read_reg_839 <= se_conv_expand_weight;
                se_conv_reduce_bias_read_reg_844 <= se_conv_reduce_bias;
                se_conv_reduce_weight_read_reg_849 <= se_conv_reduce_weight;
                trunc_ln_reg_920 <= Y_dw_norm(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                div_i_reg_957 <= grp_fu_585_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                gmem0_addr_reg_933 <= sext_ln15_fu_625_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                gmem2_addr_reg_973 <= sext_ln34_1_fu_696_p1;
                trunc_ln3_reg_979 <= Y_se_read_reg_772(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                scale_reg_997 <= scale_fu_755_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                trunc_ln1_reg_962 <= Y_expand_read_reg_783(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln15_fu_638_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                trunc_ln34_1_reg_948 <= Y_sigmoid_read_reg_778(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln54_fu_729_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                trunc_ln4_reg_992 <= proj_conv_weight_read_reg_829(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state9, ap_CS_fsm_state35, ap_CS_fsm_state7, ap_CS_fsm_state23, ap_CS_fsm_state28, ap_CS_fsm_state41, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state57, ap_CS_fsm_state63, ap_CS_fsm_state16, icmp_ln15_fu_638_p2, ap_CS_fsm_state56, icmp_ln54_fu_729_p2, grp_DW_conv_1_2_3_12_1_fu_468_ap_done, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_done, grp_DW_conv_1_2_14_1_fu_504_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_done, grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_done, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_done, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done, gmem0_ARREADY, gmem2_AWREADY, gmem2_WREADY, gmem2_ARREADY, gmem2_RVALID, gmem2_BVALID, gmem3_BVALID, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_CS_fsm_state17, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state32, ap_CS_fsm_state43, ap_CS_fsm_state58, ap_CS_fsm_state65, ap_block_state35_io, ap_block_state41_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_DW_conv_1_2_3_12_1_fu_468_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_DW_conv_1_2_14_1_fu_504_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (gmem2_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (gmem0_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln15_fu_638_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (gmem2_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (gmem2_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                if (((ap_const_boolean_0 = ap_block_state35_io) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((ap_const_boolean_0 = ap_block_state41_io) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state43) and (grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state48) and (gmem2_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state49) and (gmem2_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                if (((icmp_ln54_fu_729_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state57 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state57) and (gmem2_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state58) and (grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                if (((gmem3_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state65) and (grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln15_fu_644_p2 <= std_logic_vector(unsigned(c_fu_236) + unsigned(ap_const_lv5_1));
    add_ln54_fu_735_p2 <= std_logic_vector(unsigned(c_1_fu_244) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state5 <= ap_NS_fsm(4);
    ap_NS_fsm_state64 <= ap_NS_fsm(63);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(gmem2_WREADY)
    begin
        if ((gmem2_WREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(gmem2_BVALID)
    begin
        if ((gmem2_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_DW_conv_1_2_3_12_1_fu_468_ap_done)
    begin
        if ((grp_DW_conv_1_2_3_12_1_fu_468_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_done)
    begin
        if ((grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_done)
    begin
        if ((grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state35_blk_assign_proc : process(ap_block_state35_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state35_io)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(ap_block_state41_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state41_io)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;

    ap_ST_fsm_state48_blk_assign_proc : process(gmem2_BVALID)
    begin
        if ((gmem2_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state49_blk_assign_proc : process(gmem2_ARREADY)
    begin
        if ((gmem2_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state49_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state49_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_done)
    begin
        if ((grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;

    ap_ST_fsm_state57_blk_assign_proc : process(gmem2_RVALID)
    begin
        if ((gmem2_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state58_blk_assign_proc : process(grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;

    ap_ST_fsm_state63_blk_assign_proc : process(gmem3_BVALID)
    begin
        if ((gmem3_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state63_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state63_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state64_blk <= ap_const_logic_0;

    ap_ST_fsm_state65_blk_assign_proc : process(grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done)
    begin
        if ((grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state65_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state65_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_DW_conv_1_2_14_1_fu_504_ap_done)
    begin
        if ((grp_DW_conv_1_2_14_1_fu_504_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(gmem2_AWREADY)
    begin
        if ((gmem2_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_done)
    begin
        if ((grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(gmem0_ARREADY)
    begin
        if ((gmem0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state35_io_assign_proc : process(gmem0_ARREADY, gmem1_ARREADY)
    begin
                ap_block_state35_io <= ((gmem1_ARREADY = ap_const_logic_0) or (gmem0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state41_io_assign_proc : process(gmem2_AWREADY, gmem3_AWREADY)
    begin
                ap_block_state41_io <= ((gmem3_AWREADY = ap_const_logic_0) or (gmem2_AWREADY = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) and (grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) and (grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln22_fu_673_p1 <= div_i_reg_957;

    gmem0_ARADDR_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state9, ap_CS_fsm_state35, ap_CS_fsm_state57, gmem0_addr_reg_933, ap_CS_fsm_state16, icmp_ln15_fu_638_p2, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARADDR, grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARADDR, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARADDR, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARADDR, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARADDR, gmem0_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state58, ap_CS_fsm_state64, ap_CS_fsm_state65, sext_ln15_fu_625_p1, ap_block_state35_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state35_io) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem0_ARADDR <= gmem0_addr_reg_933;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARADDR <= sext_ln15_fu_625_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_ARADDR <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem0_ARADDR <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_ARADDR <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or ((icmp_ln15_fu_638_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            gmem0_ARADDR <= grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem0_ARADDR <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARADDR;
        else 
            gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARLEN_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state9, ap_CS_fsm_state35, ap_CS_fsm_state57, ap_CS_fsm_state16, icmp_ln15_fu_638_p2, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARLEN, grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARLEN, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARLEN, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARLEN, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARLEN, gmem0_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state58, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_block_state35_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state9) and (gmem0_ARREADY = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_state35_io) and (ap_const_logic_1 = ap_CS_fsm_state35)))) then 
            gmem0_ARLEN <= ap_const_lv32_49800;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_ARLEN <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem0_ARLEN <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_ARLEN <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or ((icmp_ln15_fu_638_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            gmem0_ARLEN <= grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem0_ARLEN <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARLEN;
        else 
            gmem0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state9, ap_CS_fsm_state35, ap_CS_fsm_state57, ap_CS_fsm_state16, icmp_ln15_fu_638_p2, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARVALID, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARVALID, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARVALID, gmem0_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state58, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_block_state35_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state9) and (gmem0_ARREADY = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_state35_io) and (ap_const_logic_1 = ap_CS_fsm_state35)))) then 
            gmem0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_ARVALID <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem0_ARVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_ARVALID <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or ((icmp_ln15_fu_638_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            gmem0_ARVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem0_ARVALID <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_ARVALID;
        else 
            gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_AWADDR_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWADDR, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWADDR, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWADDR, ap_CS_fsm_state8, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_AWADDR <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem0_AWADDR <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem0_AWADDR <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWADDR;
        else 
            gmem0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_AWLEN_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWLEN, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWLEN, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWLEN, ap_CS_fsm_state8, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_AWLEN <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem0_AWLEN <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem0_AWLEN <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWLEN;
        else 
            gmem0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_AWVALID_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWVALID, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWVALID, ap_CS_fsm_state8, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_AWVALID <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem0_AWVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem0_AWVALID <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWVALID;
        else 
            gmem0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_BREADY_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BREADY, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_BREADY, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_BREADY, ap_CS_fsm_state8, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_BREADY <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem0_BREADY <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem0_BREADY <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BREADY;
        else 
            gmem0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_RREADY_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state57, ap_CS_fsm_state16, icmp_ln15_fu_638_p2, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_RREADY, grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_RREADY, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RREADY, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_RREADY, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state17, ap_CS_fsm_state34, ap_CS_fsm_state58, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_RREADY <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem0_RREADY <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_RREADY <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or ((icmp_ln15_fu_638_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            gmem0_RREADY <= grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_m_axi_gmem0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem0_RREADY <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem0_RREADY;
        else 
            gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_WDATA_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WDATA, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WDATA, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WDATA, ap_CS_fsm_state8, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_WDATA <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem0_WDATA <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem0_WDATA <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WDATA;
        else 
            gmem0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_WSTRB_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WSTRB, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WSTRB, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WSTRB, ap_CS_fsm_state8, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_WSTRB <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem0_WSTRB <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem0_WSTRB <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WSTRB;
        else 
            gmem0_WSTRB <= "XXXX";
        end if; 
    end process;


    gmem0_WVALID_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WVALID, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WVALID, ap_CS_fsm_state8, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem0_WVALID <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem0_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem0_WVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem0_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem0_WVALID <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WVALID;
        else 
            gmem0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(m_axi_gmem0_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_ARADDR_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state35, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARADDR, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARADDR, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARADDR, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARADDR, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state42, ap_CS_fsm_state43, sext_ln34_fu_686_p1, ap_block_state35_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state35_io) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_ARADDR <= sext_ln34_fu_686_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem1_ARADDR <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_ARADDR <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_ARADDR <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_ARADDR <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARADDR;
        else 
            gmem1_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_ARLEN_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state35, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARLEN, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARLEN, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARLEN, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARLEN, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_block_state35_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state35_io) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_ARLEN <= ap_const_lv32_18;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem1_ARLEN <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_ARLEN <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_ARLEN <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_ARLEN <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARLEN;
        else 
            gmem1_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_ARVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state35, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARVALID, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARVALID, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARVALID, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_block_state35_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state35_io) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem1_ARVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_ARVALID <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_ARVALID <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_ARVALID <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_ARVALID;
        else 
            gmem1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_AWADDR_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWADDR, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWADDR, ap_CS_fsm_state2, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_AWADDR <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_AWADDR <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWADDR;
        else 
            gmem1_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_AWLEN_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWLEN, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWLEN, ap_CS_fsm_state2, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_AWLEN <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_AWLEN <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWLEN;
        else 
            gmem1_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_AWVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWVALID, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWVALID, ap_CS_fsm_state2, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_AWVALID <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_AWVALID <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_AWVALID;
        else 
            gmem1_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_BREADY_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_BREADY, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BREADY, ap_CS_fsm_state2, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_BREADY <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_BREADY <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_BREADY;
        else 
            gmem1_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem1_RID <= ap_const_lv1_0;
    gmem1_RLAST <= ap_const_logic_0;

    gmem1_RREADY_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_RREADY, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RREADY, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RREADY, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state34, ap_CS_fsm_state42, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem1_RREADY <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem1_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_RREADY <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_RREADY <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_RREADY <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_RREADY;
        else 
            gmem1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem1_RRESP <= ap_const_lv2_0;
    gmem1_RUSER <= ap_const_lv1_0;

    gmem1_WDATA_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WDATA, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WDATA, ap_CS_fsm_state2, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_WDATA <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_WDATA <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WDATA;
        else 
            gmem1_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_WSTRB_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WSTRB, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WSTRB, ap_CS_fsm_state2, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_WSTRB <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_WSTRB <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WSTRB;
        else 
            gmem1_WSTRB <= "XXXX";
        end if; 
    end process;


    gmem1_WVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WVALID, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WVALID, ap_CS_fsm_state2, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem1_WVALID <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem1_WVALID <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem1_WVALID;
        else 
            gmem1_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_blk_n_AR_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            gmem1_blk_n_AR <= m_axi_gmem1_ARREADY;
        else 
            gmem1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_ARADDR_assign_proc : process(ap_CS_fsm_state49, gmem2_addr_reg_973, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARADDR, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARADDR, gmem2_ARREADY, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) and (gmem2_ARREADY = ap_const_logic_1))) then 
            gmem2_ARADDR <= gmem2_addr_reg_973;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem2_ARADDR <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_ARADDR <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARADDR;
        else 
            gmem2_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_ARLEN_assign_proc : process(ap_CS_fsm_state49, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARLEN, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARLEN, gmem2_ARREADY, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) and (gmem2_ARREADY = ap_const_logic_1))) then 
            gmem2_ARLEN <= ap_const_lv32_18;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem2_ARLEN <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_ARLEN <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARLEN;
        else 
            gmem2_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_ARVALID_assign_proc : process(ap_CS_fsm_state49, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARVALID, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARVALID, gmem2_ARREADY, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) and (gmem2_ARREADY = ap_const_logic_1))) then 
            gmem2_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem2_ARVALID <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_ARVALID <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_ARVALID;
        else 
            gmem2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_AWADDR_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state41, gmem2_addr_1_reg_927, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWADDR, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWADDR, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state42, ap_CS_fsm_state43, sext_ln34_1_fu_696_p1, ap_block_state41_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state41_io) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem2_AWADDR <= sext_ln34_1_fu_696_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (gmem2_AWREADY = ap_const_logic_1))) then 
            gmem2_AWADDR <= gmem2_addr_1_reg_927;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem2_AWADDR <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_AWADDR <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWADDR;
        else 
            gmem2_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_AWLEN_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state41, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWLEN, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWLEN, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_block_state41_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state7) and (gmem2_AWREADY = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_state41_io) and (ap_const_logic_1 = ap_CS_fsm_state41)))) then 
            gmem2_AWLEN <= ap_const_lv32_18;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem2_AWLEN <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_AWLEN <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWLEN;
        else 
            gmem2_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_AWVALID_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state41, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWVALID, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_block_state41_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state7) and (gmem2_AWREADY = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_state41_io) and (ap_const_logic_1 = ap_CS_fsm_state41)))) then 
            gmem2_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem2_AWVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_AWVALID <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWVALID;
        else 
            gmem2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;

    gmem2_BID <= ap_const_lv1_0;

    gmem2_BREADY_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state48, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BREADY, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_BREADY, gmem2_BVALID, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state42, ap_CS_fsm_state43)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and (gmem2_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state28) and (gmem2_BVALID = ap_const_logic_1)))) then 
            gmem2_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem2_BREADY <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_BREADY <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BREADY;
        else 
            gmem2_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem2_BRESP <= ap_const_lv2_0;
    gmem2_BUSER <= ap_const_lv1_0;
    gmem2_RID <= ap_const_lv1_0;
    gmem2_RLAST <= ap_const_logic_0;

    gmem2_RREADY_assign_proc : process(ap_CS_fsm_state57, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_RREADY, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RREADY, gmem2_RVALID, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state57) and (gmem2_RVALID = ap_const_logic_1))) then 
            gmem2_RREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem2_RREADY <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_RREADY <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem2_RREADY;
        else 
            gmem2_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem2_RRESP <= ap_const_lv2_0;
    gmem2_RUSER <= ap_const_lv1_0;

    gmem2_WDATA_assign_proc : process(ap_CS_fsm_state23, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WDATA, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WDATA, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state42, ap_CS_fsm_state43, bitcast_ln22_fu_673_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            gmem2_WDATA <= bitcast_ln22_fu_673_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem2_WDATA <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_WDATA <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WDATA;
        else 
            gmem2_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_WSTRB_assign_proc : process(ap_CS_fsm_state23, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WSTRB, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WSTRB, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state42, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            gmem2_WSTRB <= ap_const_lv4_F;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem2_WSTRB <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_WSTRB <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WSTRB;
        else 
            gmem2_WSTRB <= "XXXX";
        end if; 
    end process;


    gmem2_WVALID_assign_proc : process(ap_CS_fsm_state23, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WVALID, gmem2_WREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state42, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (gmem2_WREADY = ap_const_logic_1))) then 
            gmem2_WVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem2_WVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_m_axi_gmem2_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_WVALID <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WVALID;
        else 
            gmem2_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AR_assign_proc : process(m_axi_gmem2_ARREADY, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            gmem2_blk_n_AR <= m_axi_gmem2_ARREADY;
        else 
            gmem2_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_AW_assign_proc : process(m_axi_gmem2_AWREADY, ap_CS_fsm_state7, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            gmem2_blk_n_AW <= m_axi_gmem2_AWREADY;
        else 
            gmem2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_B_assign_proc : process(m_axi_gmem2_BVALID, ap_CS_fsm_state28, ap_CS_fsm_state48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem2_blk_n_B <= m_axi_gmem2_BVALID;
        else 
            gmem2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_R_assign_proc : process(m_axi_gmem2_RVALID, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            gmem2_blk_n_R <= m_axi_gmem2_RVALID;
        else 
            gmem2_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_W_assign_proc : process(m_axi_gmem2_WREADY, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            gmem2_blk_n_W <= m_axi_gmem2_WREADY;
        else 
            gmem2_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    gmem3_ARADDR_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARADDR, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARADDR, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARADDR, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARADDR, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARADDR, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem3_ARADDR <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem3_ARADDR <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_ARADDR <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_ARADDR <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem3_ARADDR <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARADDR;
        else 
            gmem3_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem3_ARLEN_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARLEN, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARLEN, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARLEN, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARLEN, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARLEN, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem3_ARLEN <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem3_ARLEN <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_ARLEN <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_ARLEN <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem3_ARLEN <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARLEN;
        else 
            gmem3_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem3_ARVALID_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARVALID, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARVALID, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARVALID, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARVALID, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem3_ARVALID <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem3_ARVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_ARVALID <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_ARVALID <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem3_ARVALID <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARVALID;
        else 
            gmem3_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_AWADDR_assign_proc : process(ap_CS_fsm_state41, ap_CS_fsm_state57, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWADDR, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWADDR, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWADDR, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state58, sext_ln54_fu_715_p1, ap_block_state41_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state41_io) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem3_AWADDR <= sext_ln54_fu_715_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem3_AWADDR <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_AWADDR <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_AWADDR <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWADDR;
        else 
            gmem3_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem3_AWLEN_assign_proc : process(ap_CS_fsm_state41, ap_CS_fsm_state57, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWLEN, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWLEN, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWLEN, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state58, ap_block_state41_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state41_io) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem3_AWLEN <= ap_const_lv32_49800;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem3_AWLEN <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_AWLEN <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_AWLEN <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWLEN;
        else 
            gmem3_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem3_AWVALID_assign_proc : process(ap_CS_fsm_state41, ap_CS_fsm_state57, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWVALID, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWVALID, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state58, ap_block_state41_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state41_io) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem3_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem3_AWVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_AWVALID <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_AWVALID <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_AWVALID;
        else 
            gmem3_AWVALID <= ap_const_logic_0;
        end if; 
    end process;

    gmem3_BID <= ap_const_lv1_0;

    gmem3_BREADY_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state63, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_BREADY, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BREADY, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_BREADY, gmem3_BVALID, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state58)
    begin
        if (((gmem3_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
            gmem3_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem3_BREADY <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_BREADY <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_BREADY <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_BREADY;
        else 
            gmem3_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem3_BRESP <= ap_const_lv2_0;
    gmem3_BUSER <= ap_const_lv1_0;
    gmem3_RID <= ap_const_lv1_0;
    gmem3_RLAST <= ap_const_logic_0;

    gmem3_RREADY_assign_proc : process(ap_CS_fsm_state7, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RREADY, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_RREADY, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RREADY, grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_RREADY, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_RREADY, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem3_RREADY <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem3_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem3_RREADY <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_m_axi_gmem3_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_RREADY <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_RREADY <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            gmem3_RREADY <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RREADY;
        else 
            gmem3_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem3_RRESP <= ap_const_lv2_0;
    gmem3_RUSER <= ap_const_lv1_0;

    gmem3_WDATA_assign_proc : process(ap_CS_fsm_state57, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WDATA, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WDATA, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WDATA, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem3_WDATA <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_WDATA <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_WDATA <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WDATA;
        else 
            gmem3_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem3_WSTRB_assign_proc : process(ap_CS_fsm_state57, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WSTRB, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WSTRB, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WSTRB, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem3_WSTRB <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_WSTRB <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_WSTRB <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WSTRB;
        else 
            gmem3_WSTRB <= "XXXX";
        end if; 
    end process;


    gmem3_WVALID_assign_proc : process(ap_CS_fsm_state57, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WVALID, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WVALID, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WVALID, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            gmem3_WVALID <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_m_axi_gmem3_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem3_WVALID <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem3_WVALID <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem3_WVALID;
        else 
            gmem3_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_blk_n_AW_assign_proc : process(m_axi_gmem3_AWREADY, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            gmem3_blk_n_AW <= m_axi_gmem3_AWREADY;
        else 
            gmem3_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem3_blk_n_B_assign_proc : process(m_axi_gmem3_BVALID, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            gmem3_blk_n_B <= m_axi_gmem3_BVALID;
        else 
            gmem3_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state7, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARADDR, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARADDR, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARADDR, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARADDR, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARADDR, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem_ARADDR <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem_ARADDR <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_ARADDR <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_ARADDR <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARADDR <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state7, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARLEN, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARLEN, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARLEN, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARLEN, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARLEN, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem_ARLEN <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem_ARLEN <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_ARLEN <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_ARLEN <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARLEN <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state7, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARVALID, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARVALID, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARVALID, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARVALID, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARVALID, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem_ARVALID <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem_ARVALID <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_ARVALID <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_ARVALID <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARVALID <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state7, ap_CS_fsm_state33, grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_RREADY, grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_RREADY, grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_RREADY, grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_RREADY, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state64, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem_RREADY <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            gmem_RREADY <= grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_RREADY <= grp_DW_conv_1_2_14_1_fu_504_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem_RREADY <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_RREADY <= grp_DW_conv_1_2_3_12_1_fu_468_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_X_data_assign_proc : process(Y_dw_conv_read_reg_811, Y_msp_conv_read_reg_823, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_X_data <= Y_dw_conv_read_reg_811;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_X_data <= Y_msp_conv_read_reg_823;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_X_data <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_Y_data_assign_proc : process(Y_dw_norm_read_reg_806, Y_msp_norm_read_reg_817, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_Y_data <= Y_dw_norm_read_reg_806;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_Y_data <= Y_msp_norm_read_reg_817;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_Y_data <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start <= grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start_reg;

    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_beta_assign_proc : process(norm_1_bias_read_reg_864, msp_norm_bias_read_reg_889, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_beta <= norm_1_bias_read_reg_864;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_beta <= msp_norm_bias_read_reg_889;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_beta <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_gamma_assign_proc : process(norm_1_weight_read_reg_869, msp_norm_weight_read_reg_894, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_gamma <= norm_1_weight_read_reg_869;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_gamma <= msp_norm_weight_read_reg_894;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_gamma <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARREADY_assign_proc : process(ap_CS_fsm_state7, gmem1_ARREADY, gmem3_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARREADY <= gmem3_ARREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARREADY <= gmem1_ARREADY;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARREADY <= 'X';
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RDATA_assign_proc : process(ap_CS_fsm_state7, gmem1_RDATA, gmem3_RDATA, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RDATA <= gmem3_RDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RDATA <= gmem1_RDATA;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RFIFONUM_assign_proc : process(ap_CS_fsm_state7, gmem1_RFIFONUM, gmem3_RFIFONUM, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RFIFONUM <= gmem3_RFIFONUM;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RFIFONUM <= gmem1_RFIFONUM;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RFIFONUM <= "XXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RID_assign_proc : process(ap_CS_fsm_state7, gmem1_RID, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RID <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RID <= gmem1_RID;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RID <= "X";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RLAST_assign_proc : process(ap_CS_fsm_state7, gmem1_RLAST, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RLAST <= ap_const_logic_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RLAST <= gmem1_RLAST;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RLAST <= 'X';
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RRESP_assign_proc : process(ap_CS_fsm_state7, gmem1_RRESP, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RRESP <= ap_const_lv2_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RRESP <= gmem1_RRESP;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RRESP <= "XX";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RUSER_assign_proc : process(ap_CS_fsm_state7, gmem1_RUSER, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RUSER <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RUSER <= gmem1_RUSER;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RUSER <= "X";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RVALID_assign_proc : process(ap_CS_fsm_state7, gmem1_RVALID, gmem3_RVALID, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RVALID <= gmem3_RVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RVALID <= gmem1_RVALID;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RVALID <= 'X';
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWREADY_assign_proc : process(ap_CS_fsm_state7, gmem0_AWREADY, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWREADY <= gmem0_AWREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWREADY <= gmem2_AWREADY;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWREADY <= 'X';
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BID_assign_proc : process(ap_CS_fsm_state7, gmem2_BID, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BID <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BID <= gmem2_BID;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BID <= "X";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BRESP_assign_proc : process(ap_CS_fsm_state7, gmem2_BRESP, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BRESP <= ap_const_lv2_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BRESP <= gmem2_BRESP;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BRESP <= "XX";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BUSER_assign_proc : process(ap_CS_fsm_state7, gmem2_BUSER, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BUSER <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BUSER <= gmem2_BUSER;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BUSER <= "X";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BVALID_assign_proc : process(ap_CS_fsm_state7, gmem0_BVALID, gmem2_BVALID, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BVALID <= gmem0_BVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BVALID <= gmem2_BVALID;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BVALID <= 'X';
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WREADY_assign_proc : process(ap_CS_fsm_state7, gmem0_WREADY, gmem2_WREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WREADY <= gmem0_WREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WREADY <= gmem2_WREADY;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WREADY <= 'X';
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_mean_assign_proc : process(norm_1_running_mean_read_reg_859, msp_norm_running_mean_read_reg_884, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_mean <= norm_1_running_mean_read_reg_859;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_mean <= msp_norm_running_mean_read_reg_884;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_mean <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_var_assign_proc : process(norm_1_running_var_read_reg_854, msp_norm_running_var_read_reg_879, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_var <= norm_1_running_var_read_reg_854;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_var <= msp_norm_running_var_read_reg_879;
        else 
            grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_var <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DW_conv_1_2_14_1_fu_504_ap_start <= grp_DW_conv_1_2_14_1_fu_504_ap_start_reg;
    grp_DW_conv_1_2_3_12_1_fu_468_ap_start <= grp_DW_conv_1_2_3_12_1_fu_468_ap_start_reg;
    grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start <= grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start_reg;

    grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_DataIn_1_assign_proc : process(Y_relu_read_reg_789, Y_mean_read_reg_801, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_DataIn_1 <= Y_relu_read_reg_789;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_DataIn_1 <= Y_mean_read_reg_801;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_DataIn_1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_bias_assign_proc : process(se_conv_expand_bias_read_reg_834, se_conv_reduce_bias_read_reg_844, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_bias <= se_conv_expand_bias_read_reg_834;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_bias <= se_conv_reduce_bias_read_reg_844;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_bias <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_kernel_assign_proc : process(se_conv_expand_weight_read_reg_839, se_conv_reduce_weight_read_reg_849, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_kernel <= se_conv_expand_weight_read_reg_839;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_kernel <= se_conv_reduce_weight_read_reg_849;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_kernel <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARREADY_assign_proc : process(ap_CS_fsm_state33, gmem0_ARREADY, gmem2_ARREADY, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARREADY <= gmem0_ARREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARREADY <= gmem2_ARREADY;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARREADY <= 'X';
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RDATA_assign_proc : process(ap_CS_fsm_state33, gmem0_RDATA, gmem2_RDATA, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RDATA <= gmem0_RDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RDATA <= gmem2_RDATA;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RFIFONUM_assign_proc : process(ap_CS_fsm_state33, gmem0_RFIFONUM, gmem2_RFIFONUM, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RFIFONUM <= gmem0_RFIFONUM;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RFIFONUM <= gmem2_RFIFONUM;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RFIFONUM <= "XXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RID_assign_proc : process(ap_CS_fsm_state33, gmem2_RID, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RID <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RID <= gmem2_RID;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RID <= "X";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RLAST_assign_proc : process(ap_CS_fsm_state33, gmem2_RLAST, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RLAST <= ap_const_logic_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RLAST <= gmem2_RLAST;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RLAST <= 'X';
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RRESP_assign_proc : process(ap_CS_fsm_state33, gmem2_RRESP, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RRESP <= ap_const_lv2_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RRESP <= gmem2_RRESP;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RRESP <= "XX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RUSER_assign_proc : process(ap_CS_fsm_state33, gmem2_RUSER, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RUSER <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RUSER <= gmem2_RUSER;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RUSER <= "X";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RVALID_assign_proc : process(ap_CS_fsm_state33, gmem0_RVALID, gmem2_RVALID, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RVALID <= gmem0_RVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RVALID <= gmem2_RVALID;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RVALID <= 'X';
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARREADY_assign_proc : process(ap_CS_fsm_state33, gmem1_ARREADY, gmem3_ARREADY, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARREADY <= gmem1_ARREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARREADY <= gmem3_ARREADY;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARREADY <= 'X';
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWREADY_assign_proc : process(ap_CS_fsm_state33, gmem1_AWREADY, gmem3_AWREADY, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWREADY <= gmem1_AWREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWREADY <= gmem3_AWREADY;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWREADY <= 'X';
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BID_assign_proc : process(ap_CS_fsm_state33, gmem3_BID, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BID <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BID <= gmem3_BID;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BID <= "X";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BRESP_assign_proc : process(ap_CS_fsm_state33, gmem3_BRESP, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BRESP <= ap_const_lv2_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BRESP <= gmem3_BRESP;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BRESP <= "XX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BUSER_assign_proc : process(ap_CS_fsm_state33, gmem3_BUSER, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BUSER <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BUSER <= gmem3_BUSER;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BUSER <= "X";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BVALID_assign_proc : process(ap_CS_fsm_state33, gmem1_BVALID, gmem3_BVALID, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BVALID <= gmem1_BVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BVALID <= gmem3_BVALID;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BVALID <= 'X';
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RDATA_assign_proc : process(ap_CS_fsm_state33, gmem1_RDATA, gmem3_RDATA, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RDATA <= gmem1_RDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RDATA <= gmem3_RDATA;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RFIFONUM_assign_proc : process(ap_CS_fsm_state33, gmem1_RFIFONUM, gmem3_RFIFONUM, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RFIFONUM <= gmem1_RFIFONUM;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RFIFONUM <= gmem3_RFIFONUM;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RFIFONUM <= "XXXXXXXXX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RID_assign_proc : process(ap_CS_fsm_state33, gmem3_RID, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RID <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RID <= gmem3_RID;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RID <= "X";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RLAST_assign_proc : process(ap_CS_fsm_state33, gmem3_RLAST, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RLAST <= ap_const_logic_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RLAST <= gmem3_RLAST;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RLAST <= 'X';
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RRESP_assign_proc : process(ap_CS_fsm_state33, gmem3_RRESP, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RRESP <= ap_const_lv2_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RRESP <= gmem3_RRESP;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RRESP <= "XX";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RUSER_assign_proc : process(ap_CS_fsm_state33, gmem3_RUSER, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RUSER <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RUSER <= gmem3_RUSER;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RUSER <= "X";
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RVALID_assign_proc : process(ap_CS_fsm_state33, gmem1_RVALID, gmem3_RVALID, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RVALID <= gmem1_RVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RVALID <= gmem3_RVALID;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RVALID <= 'X';
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WREADY_assign_proc : process(ap_CS_fsm_state33, gmem1_WREADY, gmem3_WREADY, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WREADY <= gmem1_WREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WREADY <= gmem3_WREADY;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WREADY <= 'X';
        end if; 
    end process;


    grp_Pointwise_conv_9_10_15_16_1_fu_525_out_r_assign_proc : process(Y_expand_read_reg_783, Y_reduce_read_reg_795, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_out_r <= Y_expand_read_reg_783;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_out_r <= Y_reduce_read_reg_795;
        else 
            grp_Pointwise_conv_9_10_15_16_1_fu_525_out_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1002_ce_assign_proc : process(grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_ce, grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_ce, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state58, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            grp_fu_1002_ce <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_fu_1002_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1002_ce <= grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1002_ce <= grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_ce;
        else 
            grp_fu_1002_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1002_p0_assign_proc : process(grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_din0, grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_din0, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state58, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            grp_fu_1002_p0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_fu_1002_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1002_p0 <= grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1002_p0 <= grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_din0;
        else 
            grp_fu_1002_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1002_p1_assign_proc : process(grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_din1, grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_din1, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state58, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            grp_fu_1002_p1 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1002_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_fu_1002_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_grp_fu_1002_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1002_p1 <= grp_DW_conv_1_2_14_1_fu_504_grp_fu_1002_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1002_p1 <= grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1002_p_din1;
        else 
            grp_fu_1002_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1006_ce_assign_proc : process(grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_ce, grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_ce, grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_ce, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state17, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            grp_fu_1006_ce <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1006_ce <= grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1006_ce <= grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1006_ce <= grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_ce;
        else 
            grp_fu_1006_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1006_p0_assign_proc : process(grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_din0, grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_din0, grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_din0, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state17, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            grp_fu_1006_p0 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1006_p0 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1006_p0 <= grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1006_p0 <= grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_din0;
        else 
            grp_fu_1006_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1006_p1_assign_proc : process(grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_din1, grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_din1, grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_din1, grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state17, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            grp_fu_1006_p1 <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_grp_fu_1006_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1006_p1 <= grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_grp_fu_1006_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1006_p1 <= grp_DW_conv_1_2_14_1_fu_504_grp_fu_1006_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1006_p1 <= grp_DW_conv_1_2_3_12_1_fu_468_grp_fu_1006_p_din1;
        else 
            grp_fu_1006_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start <= grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start_reg;
    grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start <= grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start_reg;
    icmp_ln15_fu_638_p2 <= "1" when (c_fu_236 = ap_const_lv5_18) else "0";
    icmp_ln54_fu_729_p2 <= "1" when (c_1_fu_244 = ap_const_lv5_18) else "0";
    scale_fu_755_p1 <= gmem2_RDATA;
        sext_ln15_fu_625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_920),64));

        sext_ln22_1_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln22_1_fu_600_p4),64));

        sext_ln34_1_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln34_1_reg_948),64));

        sext_ln34_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_962),64));

        sext_ln54_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_fu_706_p4),64));

    trunc_ln22_1_fu_600_p4 <= Y_mean(63 downto 2);
    trunc_ln3_fu_706_p4 <= Y_se_read_reg_772(63 downto 2);
end behav;
