{"vcs1":{"timestamp_begin":1733334246.571613462, "rt":10.23, "ut":9.80, "st":0.40}}
{"vcselab":{"timestamp_begin":1733334256.926106028, "rt":0.56, "ut":0.37, "st":0.19}}
{"link":{"timestamp_begin":1733334257.581708272, "rt":0.62, "ut":0.39, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733334245.966576746}
{"VCS_COMP_START_TIME": 1733334245.966576746}
{"VCS_COMP_END_TIME": 1733334258.299722982}
{"VCS_USER_OPTIONS": "-full64 -licqueue +incdir+/apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/uvm.sv /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 394900}}
{"vcselab": {"peak_mem": 233748}}
