
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002651    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000143    0.000075   18.070074 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008694    0.111375    0.188225   18.258299 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.111381    0.001011   18.259310 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004433    0.051961    0.096243   18.355553 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.051961    0.000128   18.355680 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.355680   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145723    0.012452   30.171181 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014481    0.060576    0.235822   30.407001 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.060578    0.001279   30.408281 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.308283   clock uncertainty
                                  0.000000   30.308283   clock reconvergence pessimism
                                  0.466131   30.774414   library recovery time
                                             30.774414   data required time
---------------------------------------------------------------------------------------------
                                             30.774414   data required time
                                            -18.355680   data arrival time
---------------------------------------------------------------------------------------------
                                             12.418733   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003231    0.840000    0.000000   10.180000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840146    0.000076   10.180077 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002222    0.101825    1.539732   11.719809 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.101825    0.000110   11.719918 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005128    0.129404    1.232333   12.952252 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.129404    0.000393   12.952644 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016600    0.069716    0.310171   13.262815 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.069782    0.002021   13.264835 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080806    0.749246    1.798330   15.063166 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.750091    0.023720   15.086885 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             15.086885   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.777723   29.660576   library setup time
                                             29.660576   data required time
---------------------------------------------------------------------------------------------
                                             29.660576   data required time
                                            -15.086885   data arrival time
---------------------------------------------------------------------------------------------
                                             14.573690   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 32 unannotated drivers.
 wbs_adr_i[10]
 wbs_adr_i[11]
 wbs_adr_i[12]
 wbs_adr_i[13]
 wbs_adr_i[14]
 wbs_adr_i[15]
 wbs_adr_i[16]
 wbs_adr_i[17]
 wbs_adr_i[18]
 wbs_adr_i[19]
 wbs_adr_i[20]
 wbs_adr_i[21]
 wbs_adr_i[22]
 wbs_adr_i[23]
 wbs_adr_i[24]
 wbs_adr_i[25]
 wbs_adr_i[26]
 wbs_adr_i[27]
 wbs_adr_i[28]
 wbs_adr_i[29]
 wbs_adr_i[30]
 wbs_adr_i[31]
 SRAM_0/ScanOutCC
 SRAM_0_84/HI
 SRAM_0_85/HI
 SRAM_0_86/HI
 SRAM_0_87/HI
 SRAM_0_88/HI
 SRAM_0_89/HI
 SRAM_0_90/HI
 SRAM_0_91/LO
 SRAM_0_92/LO
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 5 unconstrained endpoints.
  SRAM_0/SM
  SRAM_0/ScanInCC
  SRAM_0/ScanInDL
  SRAM_0/ScanInDR
  SRAM_0/TM
