{"sha": "ec0c1fab90919d616141aefaac09cee0803a909b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWMwYzFmYWI5MDkxOWQ2MTYxNDFhZWZhYWMwOWNlZTA4MDNhOTA5Yg==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@linux.vnet.ibm.com", "date": "2017-11-14T23:04:27Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2017-11-14T23:04:27Z"}, "message": "rs6000.md (bswapdi2): On 32-bit ISA 3.0, don't generate the XXBRD instruction.\n\n2017-11-14  Michael Meissner  <meissner@linux.vnet.ibm.com>\n\n\t* config/rs6000/rs6000.md (bswapdi2): On 32-bit ISA 3.0, don't\n\tgenerate the XXBRD instruction.\n\nFrom-SVN: r254742", "tree": {"sha": "4c0a5ba28c87d09447ad70843e51ef0e8178f2bb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4c0a5ba28c87d09447ad70843e51ef0e8178f2bb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ec0c1fab90919d616141aefaac09cee0803a909b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ec0c1fab90919d616141aefaac09cee0803a909b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ec0c1fab90919d616141aefaac09cee0803a909b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ec0c1fab90919d616141aefaac09cee0803a909b/comments", "author": null, "committer": null, "parents": [{"sha": "cdb4b7aa2f7a6e3b437c0d99e23f8e402b8eeb7d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cdb4b7aa2f7a6e3b437c0d99e23f8e402b8eeb7d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cdb4b7aa2f7a6e3b437c0d99e23f8e402b8eeb7d"}], "stats": {"total": 9, "additions": 3, "deletions": 6}, "files": [{"sha": "15f391fb726b143e7f2a6f22079cb8226232db88", "filename": "gcc/ChangeLog", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ec0c1fab90919d616141aefaac09cee0803a909b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ec0c1fab90919d616141aefaac09cee0803a909b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=ec0c1fab90919d616141aefaac09cee0803a909b", "patch": "@@ -1,5 +1,8 @@\n 2017-11-14  Michael Meissner  <meissner@linux.vnet.ibm.com>\n \n+\t* config/rs6000/rs6000.md (bswapdi2): On 32-bit ISA 3.0, don't\n+\tgenerate the XXBRD instruction.\n+\n \t* config/rs6000/rs6000-c.c (is_float128_p): New helper function.\n \t(rs6000_builtin_type_compatible): Treat _Float128 and long double\n \tas being compatible if -mabi=ieeelongdouble."}, {"sha": "276ad8a32e87c1b218bbfa51f8716b460ab48e91", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 0, "deletions": 6, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ec0c1fab90919d616141aefaac09cee0803a909b/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ec0c1fab90919d616141aefaac09cee0803a909b/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=ec0c1fab90919d616141aefaac09cee0803a909b", "patch": "@@ -2520,12 +2520,6 @@\n       DONE;\n     }\n \n-  if (TARGET_P9_VECTOR && !MEM_P (src) && !MEM_P (dest))\n-    {\n-      emit_insn (gen_bswapdi2_xxbrd (dest, src));\n-      DONE;\n-    }\n-\n   if (!TARGET_POWERPC64)\n     {\n       /* 32-bit mode needs fewer scratch registers, but 32-bit addressing mode"}]}