{"vcs1":{"timestamp_begin":1731980611.910429083, "rt":1.95, "ut":0.81, "st":0.26}}
{"vcselab":{"timestamp_begin":1731980613.927884911, "rt":1.11, "ut":0.27, "st":0.16}}
{"link":{"timestamp_begin":1731980615.114502492, "rt":0.38, "ut":0.11, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731980611.309591186}
{"VCS_COMP_START_TIME": 1731980611.309591186}
{"VCS_COMP_END_TIME": 1731980663.219861682}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 336400}}
{"stitch_vcselab": {"peak_mem": 231584}}
