# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2023.1 Lib Mapping Utility 2023.01 Jan 24 2023
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2023.1 Lib Mapping Utility 2023.01 Jan 24 2023
# vmap PolarFire C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/precompiled/vlog/polarfire 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:43 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/hdl/combine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity combine
# -- Compiling architecture rtl of combine
# End time: 13:50:43 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:43 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/hdl/turn_on_writer_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity turn_on_writer_block
# -- Compiling architecture rtl of turn_on_writer_block
# End time: 13:50:43 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:43 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/hdl/enable_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity write_en
# -- Compiling architecture rtl of write_en
# End time: 13:50:43 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:43 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/tow_AND_entop/tow_AND_entop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tow_AND_entop
# -- Compiling architecture RTL of tow_AND_entop
# End time: 13:50:43 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:43 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity CLK_GEN
# -- Compiling architecture behave of CLK_GEN
# End time: 13:50:43 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:43 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/CLK_GEN_C0/CLK_GEN_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CLK_GEN_C0
# -- Compiling architecture RTL of CLK_GEN_C0
# End time: 13:50:43 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:43 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/CLK_GEN_C1/CLK_GEN_C1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CLK_GEN_C1
# -- Compiling architecture RTL of CLK_GEN_C1
# End time: 13:50:43 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:43 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RESET_GEN
# -- Compiling architecture behavior of RESET_GEN
# End time: 13:50:44 on Dec 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:44 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/RESET_GEN_C0/RESET_GEN_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RESET_GEN_C0
# -- Compiling architecture RTL of RESET_GEN_C0
# End time: 13:50:44 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:44 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/hdl/SR13.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package NUMERIC_STD_UNSIGNED
# -- Compiling entity RamWriter
# -- Compiling architecture architecture_RamWriter of RamWriter
# End time: 13:50:44 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:44 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/hdl/32bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package NUMERIC_STD_UNSIGNED
# -- Compiling entity bit12_counter
# -- Compiling architecture Behavioral of bit12_counter
# End time: 13:50:44 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:50:44 on Dec 19,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/tb_SR13/tb_SR13.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_SR13
# -- Compiling architecture RTL of tb_SR13
# End time: 13:50:44 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L PolarFire -L presynth -t 1ps -pli "C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" presynth.tb_SR13 
# Start time: 13:50:44 on Dec 19,2023
# //  ModelSim Microsemi Pro 2023.1 Jan 24 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.tb_sr13(rtl)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_std_unsigned(body)
# Loading presynth.bit12_counter(behavioral)
# Loading presynth.clk_gen_c0(rtl)
# Loading ieee.std_logic_arith(body)
# Loading presynth.clk_gen(behave)
# Loading presynth.clk_gen_c1(rtl)
# Loading presynth.ramwriter(architecture_ramwriter)
# Loading presynth.reset_gen_c0(rtl)
# Loading presynth.reset_gen(behavior)
# Loading C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
add wave -position end  sim:/tb_sr13/RamWriter_0/value_in
add wave -position end  sim:/tb_sr13/RamWriter_0/value_en
add wave -position end  sim:/tb_sr13/RamWriter_0/turn_on_writer
add wave -position end  sim:/tb_sr13/RamWriter_0/write_done
add wave -position end  sim:/tb_sr13/RamWriter_0/ACLK
add wave -position end  sim:/tb_sr13/RamWriter_0/ARESETN
add wave -position end  sim:/tb_sr13/RamWriter_0/B_ADDR
add wave -position end  sim:/tb_sr13/RamWriter_0/B_WEN
add wave -position end  sim:/tb_sr13/RamWriter_0/B_DIN
add wave -position end  sim:/tb_sr13/RamWriter_0/B_DOUT
add wave -position end  sim:/tb_sr13/RamWriter_0/state
restart
# Loading C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
run
# End time: 13:52:45 on Dec 19,2023, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
