

================================================================
== Synthesis Summary Report of 'gen'
================================================================
+ General Information: 
    * Date:           Fri May 26 13:21:33 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        a82
    * Solution:       solution_gen (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+----------+----------+-----+
    |        Modules       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |    |          |          |     |
    |        & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|    FF    |    LUT   | URAM|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+----------+----------+-----+
    |+ gen                 |     -|  3.50|     8803|  8.803e+04|         -|     8804|     -|        no|  64 (22%)|   -|  19 (~0%)|  84 (~0%)|    -|
    | o VITIS_LOOP_1768_1  |     -|  7.30|     8801|  8.801e+04|         3|        1|  8800|       yes|         -|   -|         -|         -|    -|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| gst       | both          | 64    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------------+
| Argument | Direction | Datatype             |
+----------+-----------+----------------------+
| gst      | out       | stream<ComplexT, 0>& |
+----------+-----------+----------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| gst      | gst          | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+------------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------+-----+--------+------------+-----+--------+---------+
| + gen                 | 0   |        |            |     |        |         |
|   add_ln1768_fu_99_p2 | -   |        | add_ln1768 | add | fabric | 0       |
+-----------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + gen      | 64   | 0    |        |          |         |      |         |
|   z_real_U | 32   | -    |        | z_real   | rom_1p  | auto | 1       |
|   z_imag_U | 32   | -    |        | z_imag   | rom_1p  | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+---------------------------------------------------------+
| Type      | Options                                              | Location                                                |
+-----------+------------------------------------------------------+---------------------------------------------------------+
| interface | mode=axis register_mode=off port=z                   | ../../meth2/cpr.cpp:5 in cyclicprefixremoval, z         |
| interface | mode=axis register_mode=both port=oupstream register | ../../meth2/cpr.cpp:6 in cyclicprefixremoval, oupstream |
| interface | mode=axis register_mode=both port=inpstream register | ../../meth2/cpr.cpp:7 in cyclicprefixremoval, inpstream |
| pipeline  | II=1                                                 | ../../meth2/cpr.cpp:13 in cyclicprefixremoval           |
| pipeline  | II=1                                                 | ../../meth2/cpr.cpp:18 in cyclicprefixremoval           |
| interface | mode=axis register_mode=both port=gst register       | ../../meth2/datagen.cpp:4 in gen, gst                   |
| pipeline  | II=1                                                 | ../../meth2/datagen.cpp:1769 in gen                     |
+-----------+------------------------------------------------------+---------------------------------------------------------+


