// Seed: 3944404381
module module_0 (
    input tri0 id_0,
    input supply0 id_1
);
  always @(*) begin : LABEL_0
    if (1) begin : LABEL_0
      id_3 = id_3;
    end
  end
  assign module_1.type_0 = 0;
  tri0 id_4;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  integer id_6;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_6 = 1'b0;
endmodule
module module_2;
  longint id_1 = 1;
  wire id_2;
  wire id_3;
  wire id_4, id_5 = id_5;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always @(1 or posedge 1) begin : LABEL_0
    id_1 = #id_3 id_3;
    $display(id_3 == 1, 1, 1);
    id_3 <= 1;
    $display(id_3);
  end
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
