#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Tue Oct  8 14:14:50 2019
# Process ID: 1618
# Current directory: /home/crfosse/dds1/TFE4141-DDS1
# Command line: vivado
# Log file: /home/crfosse/dds1/TFE4141-DDS1/vivado.log
# Journal file: /home/crfosse/dds1/TFE4141-DDS1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project rsa /home/crfosse/dds1/TFE4141-DDS1/rsa -part xc7z020clg400-1
set_property simulator_language Verilog [current_project]
file mkdir /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new
close [ open /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakley.v w ]
add_files /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakley.v
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
export_ip_user_files -of_objects  [get_files /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakley.v] -no_script -reset -force -quiet
remove_files  /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakley.v
file delete -force /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakley.v
close [ open /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd w ]
add_files /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd
