#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021c12d1af00 .scope module, "Lab4TB" "Lab4TB" 2 35;
 .timescale 0 0;
v0000021c12d943a0_0 .var "a", 0 0;
v0000021c12d95e40_0 .var "b", 0 0;
v0000021c12d95d00_0 .var "c", 0 0;
v0000021c12d96c00_0 .var "d", 0 0;
v0000021c12d96520_0 .net "f", 0 0, L_0000021c12d36f50;  1 drivers
v0000021c12d974c0_0 .net "g", 0 0, L_0000021c12d36bd0;  1 drivers
v0000021c12d977e0_0 .net "h", 0 0, L_0000021c12d367e0;  1 drivers
S_0000021c12d1d790 .scope module, "p1" "part1" 2 39, 2 1 0, S_0000021c12d1af00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "f";
L_0000021c12d36cb0 .functor NOT 1, v0000021c12d943a0_0, C4<0>, C4<0>, C4<0>;
L_0000021c12d36a10 .functor AND 1, L_0000021c12d36cb0, v0000021c12d95e40_0, C4<1>, C4<1>;
L_0000021c12d36ee0 .functor NOT 1, v0000021c12d95e40_0, C4<0>, C4<0>, C4<0>;
L_0000021c12d36b60 .functor AND 1, v0000021c12d943a0_0, L_0000021c12d36ee0, C4<1>, C4<1>;
L_0000021c12d36f50 .functor OR 1, L_0000021c12d36a10, L_0000021c12d36b60, C4<0>, C4<0>;
v0000021c12d1b090_0 .net *"_ivl_0", 0 0, L_0000021c12d36cb0;  1 drivers
v0000021c12d94e40_0 .net *"_ivl_2", 0 0, L_0000021c12d36a10;  1 drivers
v0000021c12d949e0_0 .net *"_ivl_4", 0 0, L_0000021c12d36ee0;  1 drivers
v0000021c12d946c0_0 .net *"_ivl_6", 0 0, L_0000021c12d36b60;  1 drivers
v0000021c12d94a80_0 .net "a", 0 0, v0000021c12d943a0_0;  1 drivers
v0000021c12d94260_0 .net "b", 0 0, v0000021c12d95e40_0;  1 drivers
v0000021c12d94b20_0 .net "f", 0 0, L_0000021c12d36f50;  alias, 1 drivers
S_0000021c12d24d50 .scope module, "p3" "part3" 2 40, 2 8 0, S_0000021c12d1af00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "g";
L_0000021c12d36d20 .functor NOT 1, v0000021c12d95d00_0, C4<0>, C4<0>, C4<0>;
L_0000021c12d36fc0 .functor AND 1, v0000021c12d943a0_0, v0000021c12d95e40_0, C4<1>, C4<1>;
L_0000021c12d36e00 .functor AND 1, v0000021c12d943a0_0, v0000021c12d95d00_0, C4<1>, C4<1>;
L_0000021c12d37490 .functor AND 1, v0000021c12d95e40_0, L_0000021c12d36d20, C4<1>, C4<1>;
L_0000021c12d36bd0 .functor OR 1, L_0000021c12d36e00, L_0000021c12d37490, L_0000021c12d36fc0, C4<0>;
v0000021c12d94da0_0 .net "AB", 0 0, L_0000021c12d36fc0;  1 drivers
v0000021c12d94940_0 .net "AC", 0 0, L_0000021c12d36e00;  1 drivers
v0000021c12d94bc0_0 .net "BnotC", 0 0, L_0000021c12d37490;  1 drivers
v0000021c12d94c60_0 .net "a", 0 0, v0000021c12d943a0_0;  alias, 1 drivers
v0000021c12d948a0_0 .net "b", 0 0, v0000021c12d95e40_0;  alias, 1 drivers
v0000021c12d94300_0 .net "c", 0 0, v0000021c12d95d00_0;  1 drivers
v0000021c12d94440_0 .net "g", 0 0, L_0000021c12d36bd0;  alias, 1 drivers
v0000021c12d94d00_0 .net "notC", 0 0, L_0000021c12d36d20;  1 drivers
S_0000021c12d219b0 .scope module, "p5" "part5" 2 41, 2 21 0, S_0000021c12d1af00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "h";
L_0000021c12d36690 .functor AND 1, v0000021c12d943a0_0, v0000021c12d95e40_0, v0000021c12d95d00_0, C4<1>;
L_0000021c12d36700 .functor OR 1, v0000021c12d95d00_0, v0000021c12d96c00_0, C4<0>, C4<0>;
L_0000021c12d36e70 .functor NOT 1, L_0000021c12d36700, C4<0>, C4<0>, C4<0>;
L_0000021c12d373b0 .functor NOR 1, L_0000021c12d36690, L_0000021c12d36e70, C4<0>, C4<0>;
L_0000021c12d37030 .functor AND 1, L_0000021c12d36e70, L_0000021c12d36690, C4<1>, C4<1>;
L_0000021c12d367e0 .functor OR 1, L_0000021c12d37030, v0000021c12d96c00_0, L_0000021c12d373b0, C4<0>;
v0000021c12d944e0_0 .net "ABC", 0 0, L_0000021c12d36690;  1 drivers
v0000021c12d94ee0_0 .net "CD", 0 0, L_0000021c12d36700;  1 drivers
v0000021c12d94580_0 .net "a", 0 0, v0000021c12d943a0_0;  alias, 1 drivers
v0000021c12d94760_0 .net "and2", 0 0, L_0000021c12d37030;  1 drivers
v0000021c12d94800_0 .net "b", 0 0, v0000021c12d95e40_0;  alias, 1 drivers
v0000021c12d94f80_0 .net "c", 0 0, v0000021c12d95d00_0;  alias, 1 drivers
v0000021c12d95020_0 .net "d", 0 0, v0000021c12d96c00_0;  1 drivers
v0000021c12d94620_0 .net "h", 0 0, L_0000021c12d367e0;  alias, 1 drivers
v0000021c12d94120_0 .net "nor1", 0 0, L_0000021c12d373b0;  1 drivers
v0000021c12d941c0_0 .net "notCD", 0 0, L_0000021c12d36e70;  1 drivers
    .scope S_0000021c12d1af00;
T_0 ;
    %vpi_call 2 45 "$dumpfile", "experiment4.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb11111111111111111111111111111111, S_0000021c12d1d790, S_0000021c12d24d50, S_0000021c12d219b0 {0 0 0};
    %vpi_call 2 47 "$monitor", "%b", v0000021c12d96520_0, v0000021c12d974c0_0, v0000021c12d977e0_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000021c12d1af00;
T_1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 51 "$display", "part1" {0 0 0};
    %vpi_call 2 52 "$monitor", $time, " ", " ", "a=%b, b=%b : f=%b", v0000021c12d943a0_0, v0000021c12d95e40_0, v0000021c12d96520_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 58 "$display", "part3" {0 0 0};
    %vpi_call 2 59 "$monitor", $time, " ", " ", "a=%b, b=%b, c-%b : g=%b", v0000021c12d943a0_0, v0000021c12d95e40_0, v0000021c12d95d00_0, v0000021c12d974c0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 69 "$display", "part5" {0 0 0};
    %vpi_call 2 70 "$monitor", $time, " ", " ", "a=%b, b=%b, c-%b, d=%b : h=%b", v0000021c12d943a0_0, v0000021c12d95e40_0, v0000021c12d95d00_0, v0000021c12d96c00_0, v0000021c12d977e0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d95d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c12d96c00_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "experiment4.v";
