;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 202
	JMZ 270, 60
	ADD 3, 182
	ADD 1, <-1
	SPL <121, 105
	SLT 121, 202
	DAT #827, #166
	ADD 270, 60
	ADD 30, 9
	DAT #827, #166
	SUB 210, 69
	ADD 1, <-1
	SLT 121, 202
	SPL 0, <402
	SPL -300, <482
	ADD 270, 60
	SLT 121, 202
	SLT 30, 9
	SUB @-7, <27
	ADD 270, -60
	SUB @-7, <27
	SUB @-7, <27
	SLT 121, 202
	JMN @330, -9
	JMN @330, -9
	ADD 1, <-1
	JMP -601, @-24
	SUB 0, 2
	SLT @827, 166
	SUB 0, 2
	SLT @827, 166
	SLT @827, 166
	SLT @827, 166
	SLT @827, 166
	ADD 1, <-1
	ADD 1, <-1
	SLT 121, 202
	JMZ <121, 106
	SPL 0, <402
	JMP 1, @0
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	SUB 21, 6
	JMZ <121, 106
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 202
