<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases" xml:lang="en-US">
<title>ADCEx_delay_between_2_sampling_phases</title>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaf809f893a5fb22f6003d7248e484a991">ADC_TWOSAMPLINGDELAY_5CYCLES</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga3d731370a25ed30d8c1dae716d14b8bf">ADC_TWOSAMPLINGDELAY_6CYCLES</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga630f7e758937ff7d1705ef4894227f08">ADC_TWOSAMPLINGDELAY_7CYCLES</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga4a36c5233614aa76e4d911677c26067b">ADC_TWOSAMPLINGDELAY_8CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga504d458d630d8517836cc71e759af58f">ADC_TWOSAMPLINGDELAY_9CYCLES</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gad92dea71b0ad43af8ac0cee79ca9c6ec">ADC_TWOSAMPLINGDELAY_10CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaac0a9a4fb75f8f22f4c9f6c637f78d37">ADC_TWOSAMPLINGDELAY_11CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga2d6ed6a9d98c79f4160fe7005fbb9eba">ADC_TWOSAMPLINGDELAY_12CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gae9dc984b6264e89f3291e9422d7030a6">ADC_TWOSAMPLINGDELAY_13CYCLES</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaf1c28381b7c3640ade9b16a4418996c4">ADC_TWOSAMPLINGDELAY_14CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga168494ac34dad42ee342aebcdfd1808c">ADC_TWOSAMPLINGDELAY_15CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaf994387c40bf4b9ee52be8c785bd221f">ADC_TWOSAMPLINGDELAY_16CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaba99083f97b9869ad8397a04601ad1cb">ADC_TWOSAMPLINGDELAY_17CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga3d4626768769515ca85ead5834564dd4">ADC_TWOSAMPLINGDELAY_18CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga261b9cf07c6e2c6afd7327a629854408">ADC_TWOSAMPLINGDELAY_19CYCLES</link>   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga1a15072ba873631146f76de174ec66ab">ADC_TWOSAMPLINGDELAY_20CYCLES</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga4dc0ff663bd4283cf1032d7901175c8d">IS_ADC_SAMPLING_DELAY</link>(DELAY)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1gad92dea71b0ad43af8ac0cee79ca9c6ec"/><section>
    <title>ADC_TWOSAMPLINGDELAY_10CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_10CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_10CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_10CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00163">163</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaac0a9a4fb75f8f22f4c9f6c637f78d37"/><section>
    <title>ADC_TWOSAMPLINGDELAY_11CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_11CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_11CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_11CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00164">164</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga2d6ed6a9d98c79f4160fe7005fbb9eba"/><section>
    <title>ADC_TWOSAMPLINGDELAY_12CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_12CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_12CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_12CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00165">165</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1gae9dc984b6264e89f3291e9422d7030a6"/><section>
    <title>ADC_TWOSAMPLINGDELAY_13CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_13CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_13CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_13CYCLES   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00166">166</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaf1c28381b7c3640ade9b16a4418996c4"/><section>
    <title>ADC_TWOSAMPLINGDELAY_14CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_14CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_14CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_14CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00167">167</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga168494ac34dad42ee342aebcdfd1808c"/><section>
    <title>ADC_TWOSAMPLINGDELAY_15CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_15CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_15CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_15CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00168">168</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaf994387c40bf4b9ee52be8c785bd221f"/><section>
    <title>ADC_TWOSAMPLINGDELAY_16CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_16CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_16CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_16CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00169">169</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaba99083f97b9869ad8397a04601ad1cb"/><section>
    <title>ADC_TWOSAMPLINGDELAY_17CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_17CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_17CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_17CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00170">170</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga3d4626768769515ca85ead5834564dd4"/><section>
    <title>ADC_TWOSAMPLINGDELAY_18CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_18CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_18CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_18CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00171">171</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga261b9cf07c6e2c6afd7327a629854408"/><section>
    <title>ADC_TWOSAMPLINGDELAY_19CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_19CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_19CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_19CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00172">172</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga1a15072ba873631146f76de174ec66ab"/><section>
    <title>ADC_TWOSAMPLINGDELAY_20CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_20CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_20CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_20CYCLES   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00173">173</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaf809f893a5fb22f6003d7248e484a991"/><section>
    <title>ADC_TWOSAMPLINGDELAY_5CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_5CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_5CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_5CYCLES   ((uint32_t)0x00000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00158">158</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga3d731370a25ed30d8c1dae716d14b8bf"/><section>
    <title>ADC_TWOSAMPLINGDELAY_6CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_6CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_6CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_6CYCLES   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00159">159</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga630f7e758937ff7d1705ef4894227f08"/><section>
    <title>ADC_TWOSAMPLINGDELAY_7CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_7CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_7CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_7CYCLES   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00160">160</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga4a36c5233614aa76e4d911677c26067b"/><section>
    <title>ADC_TWOSAMPLINGDELAY_8CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_8CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_8CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_8CYCLES   ((uint32_t)(<link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00161">161</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga504d458d630d8517836cc71e759af58f"/><section>
    <title>ADC_TWOSAMPLINGDELAY_9CYCLES</title>
<indexterm><primary>ADC_TWOSAMPLINGDELAY_9CYCLES</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>ADC_TWOSAMPLINGDELAY_9CYCLES</secondary></indexterm>
<para><computeroutput>#define ADC_TWOSAMPLINGDELAY_9CYCLES   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00162">162</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga4dc0ff663bd4283cf1032d7901175c8d"/><section>
    <title>IS_ADC_SAMPLING_DELAY</title>
<indexterm><primary>IS_ADC_SAMPLING_DELAY</primary><secondary>ADCEx_delay_between_2_sampling_phases</secondary></indexterm>
<indexterm><primary>ADCEx_delay_between_2_sampling_phases</primary><secondary>IS_ADC_SAMPLING_DELAY</secondary></indexterm>
<para><computeroutput>#define IS_ADC_SAMPLING_DELAY( DELAY)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaf809f893a5fb22f6003d7248e484a991">ADC_TWOSAMPLINGDELAY_5CYCLES</link>)&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga3d731370a25ed30d8c1dae716d14b8bf">ADC_TWOSAMPLINGDELAY_6CYCLES</link>)&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga630f7e758937ff7d1705ef4894227f08">ADC_TWOSAMPLINGDELAY_7CYCLES</link>)&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga4a36c5233614aa76e4d911677c26067b">ADC_TWOSAMPLINGDELAY_8CYCLES</link>)&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga504d458d630d8517836cc71e759af58f">ADC_TWOSAMPLINGDELAY_9CYCLES</link>)&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gad92dea71b0ad43af8ac0cee79ca9c6ec">ADC_TWOSAMPLINGDELAY_10CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaac0a9a4fb75f8f22f4c9f6c637f78d37">ADC_TWOSAMPLINGDELAY_11CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga2d6ed6a9d98c79f4160fe7005fbb9eba">ADC_TWOSAMPLINGDELAY_12CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gae9dc984b6264e89f3291e9422d7030a6">ADC_TWOSAMPLINGDELAY_13CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaf1c28381b7c3640ade9b16a4418996c4">ADC_TWOSAMPLINGDELAY_14CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga168494ac34dad42ee342aebcdfd1808c">ADC_TWOSAMPLINGDELAY_15CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaf994387c40bf4b9ee52be8c785bd221f">ADC_TWOSAMPLINGDELAY_16CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1gaba99083f97b9869ad8397a04601ad1cb">ADC_TWOSAMPLINGDELAY_17CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga3d4626768769515ca85ead5834564dd4">ADC_TWOSAMPLINGDELAY_18CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga261b9cf07c6e2c6afd7327a629854408">ADC_TWOSAMPLINGDELAY_19CYCLES</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((DELAY)&#32;==&#32;<link linkend="_group___a_d_c_ex__delay__between__2__sampling__phases_1ga1a15072ba873631146f76de174ec66ab">ADC_TWOSAMPLINGDELAY_20CYCLES</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00175">175</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
</section>
</section>
