<!DOCTYPE html>
<html lang="en">

  <!-- Head -->
  <head>    <!-- Metadata, OpenGraph and Schema.org -->
    
    <!-- Website verification -->
    <meta name="google-site-verification" content="" /><meta name="msvalidate.01" content="" />

    <!-- Standard metadata -->
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <title>AI4LS</title>
    <meta name="author" content="AI for Logic Synthesis" />
    <meta name="description" content="AI4LS simple website. Based on [*folio](https://github.com/bogoli/-folio) design.
" />


    <!-- Bootstrap & MDB -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@4.6.1/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha256-DF7Zhf293AJxJNTmh5zhoYYIMs2oXitRfBjY+9L//AY=" crossorigin="anonymous">
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous" />

    <!-- Fonts & Icons -->
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous">
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/academicons@1.9.1/css/academicons.min.css" integrity="sha256-i1+4qU2G2860dGGIOJscdC30s9beBXjFfzjWLjBRsBg=" crossorigin="anonymous">
    <link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons">

    <!-- Code Syntax Highlighting -->
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/jwarby/jekyll-pygments-themes@master/github.css" media="none" id="highlight_theme_light" />

    <!-- Styles -->
    
    <link rel="shortcut icon" href="/assets/img/ai4ls.png"/>
    
    <link rel="stylesheet" href="/assets/css/main.css">
    <link rel="canonical" href="https://ai4ls.github.io/">
    
    <!-- Dark Mode -->
    
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/jwarby/jekyll-pygments-themes@master/native.css" media="none" id="highlight_theme_dark" />

    <script src="/assets/js/theme.js"></script>
    <script src="/assets/js/dark_mode.js"></script>
    

  <!-- Begin Jekyll SEO tag v2.8.0 -->
<title>about | AI4LS</title>
<meta name="generator" content="Jekyll v4.3.2" />
<meta property="og:title" content="about" />
<meta property="og:locale" content="en" />
<meta name="description" content="AI4LS simple website. Based on *folio design." />
<meta property="og:description" content="AI4LS simple website. Based on *folio design." />
<link rel="canonical" href="https://ai4ls.github.io/" />
<meta property="og:url" content="https://ai4ls.github.io/" />
<meta property="og:site_name" content="AI4LS" />
<meta property="og:type" content="website" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="about" />
<script type="application/ld+json">
{"@context":"https://schema.org","@type":"WebSite","description":"AI4LS simple website. Based on *folio design.","headline":"about","name":"AI4LS","url":"https://ai4ls.github.io/"}</script>
<!-- End Jekyll SEO tag -->

  </head>

  <!-- Body -->
  <body class="fixed-top-nav ">

    <!-- Header -->
    <header>

      <!-- Nav Bar -->
      <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top">
        <div class="container">
          
          <!-- Navbar Toggle -->
          <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation">
            <span class="sr-only">Toggle navigation</span>
            <span class="icon-bar top-bar"></span>
            <span class="icon-bar middle-bar"></span>
            <span class="icon-bar bottom-bar"></span>
          </button>

          <div class="collapse navbar-collapse text-right" id="navbarNav">
            <ul class="navbar-nav ml-auto flex-nowrap">

              <!-- About -->
              <li class="nav-item active">
                <a class="nav-link" href="/">About<span class="sr-only">(current)</span></a>
              </li>
              

              <!-- Other pages -->
              <li class="nav-item ">
                <a class="nav-link" href="/Paper%20Reading/">Paper Reading</a>
              </li>
              <li class="nav-item ">
                <a class="nav-link" href="/people/">People</a>
              </li>
              <li class="nav-item ">
                <a class="nav-link" href="/publications/">Publications</a>
              </li>

              <!-- Toogle theme mode -->
              <div class="toggle-container">
                <a id="light-toggle">
                  <i class="fas fa-moon"></i>
                  <i class="fas fa-sun"></i>
                </a>
              </div>
            </ul>
          </div>
        </div>
      </nav>
    </header>

    <!-- Content -->
    <div class="container mt-5">
      <!-- about.html -->
      <div class="post">
        <header class="post-header">
          <h1 class="post-title">
           AI4LS
          </h1>
          <p class="desc"></p>
        </header>

        <article>
          <div class="profile float-right">
<figure>

  <picture>
    <source media="(max-width: 480px)" srcset="/assets/img/ai4ls-480.webp"></source>
    <source media="(max-width: 800px)" srcset="/assets/img/ai4ls-800.webp"></source>
    <source media="(max-width: 1400px)" srcset="/assets/img/ai4ls-1400.webp"></source>
    <!-- Fallback to the original file -->
    <img class="img-fluid z-dept-1 rounded" src="/assets/img/ai4ls.png" alt="ai4ls.png">

  </picture>

</figure>

          </div>

          <div class="clearfix">
            <p>Logic synthesis is a process by which an abstract specification of desired circuit behavior, typically at Register Transfer Level (RTL), is turned into a design implementation in terms of logic gates, typically by a computer program called a synthesis tool. Common examples of this process include synthesis of designs specified in hardware description languages, including VHDL and Verilog. Some synthesis tools generate bitstreams for programmable logic devices such as PLAs or FPGAs, while others target the creation of ASICs.</p>

<p>Logic synthesis is an important step in the front-end of the Electronic Design Automation (EDA) tool chain. It has the largest freedom to modify the circuit or netlist structures, which are critical for optimize Performance, Power, and Area (PPA) within given time budget. Most synthesis algorithms work on graph with different abstraction level, which are NP-hard. Therefore, many well-designed heuristic methods are proposed to get acceptable but sub-optimal solutions.</p>

<p>Physical Design, Computer Vision (CV), and Natural Language Processing (NLP) have witnessed the great success of AI. How to further push the boundary of logic synthesis with AI to meet higher PPA or runtime requirements is an interesting but challenging problem.</p>

<p>The vision of our AI4LS team in Huawei Noah's Ark Lab is to enhance and revolutionize logic synthesis with AI including data driven efficient and effective operators, sequence tuning, and physical aware synthesis algorithms.</p>

<p>We cover the research and development of the whole stack techniques of Logic Synthesis, data driven circuit representation learning and applications. Any interested students, researchers, and engineers are welcome to contact us via ai4eda at huawei dot com and join us in Beijing, Shenzhen, Hong Kong, London, and Montreal.</p>

          </div>

          <!-- News -->          
          <div class="news">
            <h2>News</h2>
            <div class="table-responsive">
              <table class="table table-sm table-borderless"> 
                <tr>
                  <th scope="row">May 16, 2023</th>
                  <td>
                    AI4LS got three papers accepted to <a href="https://www.iwls.org/iwls2023" target="_blank" rel="noopener noreferrer">IWLS’23</a>!
 
                  </td>
                </tr> 
                <tr>
                  <th scope="row">May 15, 2023</th>
                  <td>
                    AI4LS got a new member! Wang Yiwen joined after completing his PhD at HKUST.
 
                  </td>
                </tr> 
                <tr>
                  <th scope="row">May 11, 2023</th>
                  <td>
                    An invited talk “Rethink Logic Synthesis from an Industry Perspective” will be given at  <a href="https://www.eda2.com/conferenceHome/conferenceHome?redirect=%2F" target="_blank" rel="noopener noreferrer">ISEDA’23</a> on May 11th, 2023!

 
                  </td>
                </tr> 
                <tr>
                  <th scope="row">Mar 22, 2023</th>
                  <td>
                    A work that tries to bridging the gap between logic synthesis and physical designs is accepted at <a href="https://www.glsvlsi.org" target="_blank" rel="noopener noreferrer">GLSVLSI’23</a>.
 
                  </td>
                </tr> 
                <tr>
                  <th scope="row">Mar 1, 2023</th>
                  <td>
                    Welcome Dr. Zhang Xing join us!
 
                  </td>
                </tr> 
              </table>
            </div> 
          </div>

          <!-- Selected papers -->
          <div class="publications">
            <h2>Select Publications</h2>
            <ol class="bibliography">
<li>
<!-- _layouts/bib.html -->
      <div class="row no-gutters">

        <!-- Entry bib key -->
        <div id="10.1145/3489517.3530460" class="">
        
          <!-- Title -->
          <div class="title">HIMap: A Heuristic and Iterative Logic Synthesis Approach</div>
          <!-- Author -->
          <div class="author">Xing Li, Lei Chen, Fan Yang, Mingxuan Yuan, Hongli Yan, and Yupeng Wan
          </div>

          <!-- Journal/Book title and date -->
          <div class="periodical">
            Proceedings of the 59th ACM/IEEE Design Automation Conference 2022
          </div>
        
          <!-- Links/Buttons -->
          <div class="links">
            <a class="abstract btn btn-sm z-depth-0" role="button">Abs</a>
            <a href="https://doi.org/10.1145/3489517.3530460" class="btn btn-sm z-depth-0" role="button" target="_blank" rel="noopener noreferrer">Paper</a>
          </div>

          <!-- Hidden abstract block -->
          <div class="abstract hidden">
            <p>Recently, many models show their superiority in sequence and parameter tuning. However, they usually generate non-deterministic flows and require lots of training data. We thus propose a heuristic and iterative flow, namely HIMap, for deterministic logic synthesis. In which, domain knowledge of the functionality and parameters of synthesis operators and their correlations to netlist PPA is fully utilized to design synthesis templates for various objetives. We also introduce deterministic and effective heuristics to tune the templates with relatively fixed operator combinations and iteratively improve netlist PPA. Two nested iterations with local searching and early stopping can thus generate dynamic sequence for various circuits and reduce runtime. HIMap improves 13 best results of the EPFL combinational benchmarks for delay (5 for area). Especially, for several arithmetic benchmarks, HIMap significantly reduces LUT-6 levels by 11.6–21.2% and delay after P&amp;R by 5.0–12.9%.</p>
          </div>
        </div>
      </div>
</li>
<li>
<!-- _layouts/bib.html -->
      <div class="row no-gutters">

        <!-- Entry bib key -->
        <div id="10.1145/3508352.3549363" class="">
        
          <!-- Title -->
          <div class="title">Batch Sequential Black-Box Optimization with Embedding Alignment Cells for Logic Synthesis</div>
          <!-- Author -->
          <div class="author">Chang Feng, Wenlong Lyu, Zhitang Chen, Junjie Ye, Mingxuan Yuan, and Jianye Hao
          </div>

          <!-- Journal/Book title and date -->
          <div class="periodical">
            Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design 2022
          </div>
        
          <!-- Links/Buttons -->
          <div class="links">
            <a class="abstract btn btn-sm z-depth-0" role="button">Abs</a>
            <a href="https://doi.org/10.1145/3508352.3549363" class="btn btn-sm z-depth-0" role="button" target="_blank" rel="noopener noreferrer">Paper</a>
            <a href="" class="btn btn-sm z-depth-0" role="button">Code</a>
          </div>

          <!-- Hidden abstract block -->
          <div class="abstract hidden">
            <p>During the logic synthesis flow of EDA, a sequence of graph transformation operators are applied to the circuits so that the Quality of Results (QoR) of the circuits highly depends on the chosen operators and their specific parameters in the sequence, making the search space operator-dependent and increasingly exponential. In this paper, we formulate the logic synthesis design space exploration as a conditional sequence optimization problem, where at each transformation step, an optimization operator is selected and its corresponding parameters are decided. To solve this problem, we propose a novel sequential black-box optimization approach without human intervention: 1) Due to the conditional and sequential structure of operator sequence with variable length, we build an embedding alignment cells based recurrent neural network as a surrogate model to estimate the QoR of the logic synthesis flow with historical data. 2) With the surrogate model, we construct acquisition function to balance exploration and exploitation with respect to each metric of the QoR. 3) We use multi-objective optimization algorithm to find the Pareto front of the acquisition functions, along which a batch of sequences, consisting of parameterized operators, are (randomly) selected to users for evaluation under the budget of computing resource. We repeat the above three steps until convergence or time limit. Experimental results on public EPFL benchmarks demonstrate the superiority of our approach over the expert-crafted optimization flows and other machine learning based methods. Compared to resyn2, we achieve 11.8% LUT-6 count descent improvements without sacrificing level values.</p>
          </div>
        </div>
      </div>
</li>
<li>
<!-- _layouts/bib.html -->
      <div class="row no-gutters">

        <!-- Entry bib key -->
        <div id="10.5555/3539845.3540129" class="">
        
          <!-- Title -->
          <div class="title">BOiLS: Bayesian Optimisation for Logic Synthesis</div>
          <!-- Author -->
          <div class="author">Antoine Grosnit, Cedric Malherbe, Rasul Tutunov, Xingchen Wan, Jun Wang, and Haitham Bou Ammar
          </div>

          <!-- Journal/Book title and date -->
          <div class="periodical">
            Proceedings of the 2022 Conference &amp; Exhibition on Design, Automation &amp; Test in Europe 2022
          </div>
        
          <!-- Links/Buttons -->
          <div class="links">
            <a class="abstract btn btn-sm z-depth-0" role="button">Abs</a>
          </div>

          <!-- Hidden abstract block -->
          <div class="abstract hidden">
            <p>Optimising the quality-of-results (QoR) of circuits during logic synthesis is a formidable challenge necessitating the exploration of exponentially sized search spaces. While expert-designed operations aid in uncovering effective sequences, the increase in complexity of logic circuits favours automated procedures. To enable efficient and scalable solvers, we propose BOiLS, the first algorithm adapting Bayesian optimisation to navigate the space of synthesis operations. BOiLS requires no human intervention and trades-off exploration versus exploitation through novel Gaussian process kernels and trust-region constrained acquisitions. In a set of experiments on EPFL benchmarks, we demonstrate BOiLS’s superior performance compared to state-of-the-art in terms of both sample efficiency and QoR values.</p>
          </div>
        </div>
      </div>
</li>
<li>
<!-- _layouts/bib.html -->
      <div class="row no-gutters">

        <!-- Entry bib key -->
        <div id="10.1145/3489517.3530461" class="">
        
          <!-- Title -->
          <div class="title">Lightweight Structural Choices Operator for Technology Mapping</div>
          <!-- Author -->
          <div class="author">
          </div>

          <!-- Journal/Book title and date -->
          <div class="periodical">
            Proceedings of the 60th ACM/IEEE Design Automation Conference 2023
          </div>
        
          <!-- Links/Buttons -->
          <div class="links">
            <a class="abstract btn btn-sm z-depth-0" role="button">Abs</a>
            <a href="../assets/pdf/DAC_2023_lch_cr.pdf" class="btn btn-sm z-depth-0" role="button">Paper</a>
          </div>

          <!-- Hidden abstract block -->
          <div class="abstract hidden">
            <p>Technology mapping quality heavily depends on the subject graph structure. To overcome structural biases, operators construct choice nodes to enable mappings with improved node and level counts. Nevertheless, state-of-the-art structural choice operators scale poorly with graph size. We present the lightweight structural choices (LCH) operator that incorporates equivalencies by processing only subparts of the graph. We propose multiple heuristics that rely on specific node extraction orders and subpart sizes to extract non-overlapping components. Compared to state-of-the-art methods on EPFL circuits, LCH is 2.35x faster enduring a small sacrifice in node count (3%) and level reduction (2%). Index Terms—logic synthesis, structural bias problem, struc- tural choice operators</p>
          </div>
        </div>
      </div>
</li>
<li>
<!-- _layouts/bib.html -->
      <div class="row no-gutters">

        <!-- Entry bib key -->
        <div id="10.1145/3489517.3530463" class="">
        
          <!-- Title -->
          <div class="title">A Database Dependent Framework for K-Input Maximum Fanout-Free Window Rewriting</div>
          <!-- Author -->
          <div class="author">
          </div>

          <!-- Journal/Book title and date -->
          <div class="periodical">
            Proceedings of the 60th ACM/IEEE Design Automation Conference 2023
          </div>
        
          <!-- Links/Buttons -->
          <div class="links">
            <a class="abstract btn btn-sm z-depth-0" role="button">Abs</a>
            <a href="../assets/pdf/DAC_2023_Windows_Rewrite_cr.pdf" class="btn btn-sm z-depth-0" role="button">Paper</a>
          </div>

          <!-- Hidden abstract block -->
          <div class="abstract hidden">
            <p>Rewriting is a widely used logic optimization ap- proach incorporated in most commercial logic synthesis tools. In this paper, we present a new rewriting method based on And- Inverted Graph (AIG). Rather than focusing on cut rewriting, it considers a novel sub-structure called Maximum Fanout-Free Window (MFFW) and rewrites with a more compact imple- mentation. Both exact synthesis and heuristic methods can be adopted to optimize MFFWs. A database dependent framework is proposed to store the optimal sub-structures to accelerate the processing. We further propose the semi-canonicalization to reduce the scale of the database, which could reduce more than 98% of the 4-input MFFW database. Extensive experiments on benchmark datasets demonstrate both the effectiveness and efficiency of our proposed framework.</p>
          </div>
        </div>
      </div>
</li>
</ol>
          </div>

          <!-- Social -->
          <div class="social">
            <div class="contact-icons">
            <a href="mailto:%61%69%34%65%64%61@%68%75%61%77%65%69.%63%6F%6D" title="email"><i class="fas fa-envelope"></i></a>
            <a href="https://github.com/ai4ls" title="GitHub" target="_blank" rel="noopener noreferrer"><i class="fab fa-github"></i></a>
            
            </div>

            <div class="contact-note">
              Feel free to contact us

            </div>
            
          </div>
        </article>

</div>

    </div>

    <!-- Footer -->    
    <footer class="fixed-bottom">
      <div class="container mt-0">
        © Copyright 2023 AI for Logic Synthesis. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="noopener noreferrer">Jekyll</a> with <a href="https://github.com/alshedivat/al-folio" target="_blank" rel="noopener noreferrer">al-folio</a> theme. Hosted by <a href="https://pages.github.com/" target="_blank" rel="noopener noreferrer">GitHub Pages</a>.
Last updated: May 16, 2023.
      </div>
    </footer>

    <!-- JavaScripts -->
    <!-- jQuery -->
  <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script>

    <!-- Bootsrap & MDB scripts -->
  <script src="https://cdn.jsdelivr.net/npm/@popperjs/core@2.11.2/dist/umd/popper.min.js" integrity="sha256-l/1pMF/+J4TThfgARS6KwWrk/egwuVvhRzfLAMQ6Ds4=" crossorigin="anonymous"></script>
  <script src="https://cdn.jsdelivr.net/npm/bootstrap@4.6.1/dist/js/bootstrap.min.js" integrity="sha256-SyTu6CwrfOhaznYZPoolVw2rxoY7lKYKQvqbtqN93HI=" crossorigin="anonymous"></script>
  <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script>

    <!-- Masonry & imagesLoaded -->
  <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script>
  <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@4/imagesloaded.pkgd.min.js"></script>
  <script defer src="/assets/js/masonry.js" type="text/javascript"></script>
    
  <!-- Medium Zoom JS -->
  <script src="https://cdn.jsdelivr.net/npm/medium-zoom@1.0.6/dist/medium-zoom.min.js" integrity="sha256-EdPgYcPk/IIrw7FYeuJQexva49pVRZNmt3LculEr7zM=" crossorigin="anonymous"></script>
  <script src="/assets/js/zoom.js"></script><!-- Load Common JS -->
  <script src="/assets/js/common.js"></script>

    <!-- MathJax -->
  <script type="text/javascript">
    window.MathJax = {
      tex: {
        tags: 'ams'
      }
    };
  </script>
  <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.0/es5/tex-mml-chtml.js"></script>
  <script defer src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>

    <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id="></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag() { dataLayer.push(arguments); }
    gtag('js', new Date());
    gtag('config', '');
  </script>
  </body>
</html>

