# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../2025.1/data/rsb/busdef" \
"test_alu_func_synth.v" \
"../../../../../project_riscv-alu.srcs/sim_1/new/test_alu.v" \

# Do not sort compile order
nosort
