"""Exercise the actual patch's opt-in and MMIO mapping boundaries on the host.

ARM barriers and explicit masks are replaced for host execution; MMIO stores
are hooked for modeled readbacks and write-count assertions.
The real source is also cross-compiled separately against XNU headers.
"""
from pathlib import Path
import os
import shutil
import subprocess
import tempfile
import unittest


ROOT = Path(__file__).resolve().parents[1]


class GPUProbeTests(unittest.TestCase):
    def test_mmio_boundaries(self):
        with tempfile.TemporaryDirectory(prefix='ios-extra-gpu-test-') as directory:
            work = Path(directory)
            for patch in sorted((ROOT / 'xnu/patches').glob('*.patch')):
                if b'+++ b/bsd/dev/sweet_gpu.c\n' in patch.read_bytes():
                    subprocess.run(['git', 'apply', '--include=bsd/dev/sweet_gpu.c',
                                    str(patch)], cwd=work, check=True)
            source = (work / 'bsd/dev/sweet_gpu.c').read_text()
            barrier = '__asm__ volatile("dmb oshld" ::: "memory");'
            self.assertEqual(source.count(barrier), 2)
            for name in ('dmb oshld', 'dmb oshst', 'dsb osh'):
                text = '__asm__ volatile("%s" ::: "memory");' % name
                self.assertEqual(source.count(text), 2)  # 32- and 64-bit accessors
                source = source.replace(text, '__asm__ volatile("" ::: "memory");')
            store32 = '*(volatile uint32_t *)(base + off) = value;'
            self.assertEqual(source.count(store32), 1)
            source = source.replace(store32, 'test_store32(base, off, value);')
            mask = '__asm__ volatile("and %0, %0, #0xffffffff" : "+r" (got));'
            self.assertEqual(source.count(mask), 1)
            source = source.replace(mask, 'got &= 0xffffffffULL;')
            narrow_input = '__asm__ volatile("and %0, %0, #0xffffffff" : "+r" (value));'
            self.assertEqual(source.count(narrow_input), 1)
            source = source.replace(narrow_input, 'value &= 0xffffffffULL;')
            store64 = '*(volatile uint64_t *)(base + off) = value;'
            self.assertEqual(source.count(store64), 1)
            source = source.replace(store64, 'test_store64(base, off, value);')
            (work / 'sweet_gpu.c').write_text(source)
            headers = {
                'sys/param.h': '#include <stdint.h>\ntypedef uintptr_t vm_offset_t;\n'
                               'typedef uintptr_t vm_size_t;\n',
                'sys/systm.h': '',
                'kern/clock.h': 'void delay(int);\n',
                'arm/caches_internal.h': '#define TRUE 1\ntypedef unsigned long long addr64_t;\n'
                                         'void clean_dcache64(addr64_t, unsigned, int);\n',
                'vm/pmap.h': 'typedef unsigned long long addr64_t;\ntypedef unsigned int ppnum_t;\n'
                             'typedef void *pmap_t;\nextern pmap_t kernel_pmap;\n'
                             '#define ptoa_64(x) ((unsigned long long)(x) << 14)\n',
                'vm/vm_kern.h': 'typedef int kern_return_t;\ntypedef void *vm_map_t;\n'
                                'extern vm_map_t kernel_map;\n#define KERN_SUCCESS 0\n'
                                '#define PAGE_MASK 0x3fffUL\n#define KMA_DATA 1\n#define KMA_ZERO 2\n'
                                '#define KMA_PERMANENT 4\n#define VM_KERN_MEMORY_IOKIT 0\n'
                                'kern_return_t kmem_alloc_contig(vm_map_t, vm_offset_t *, vm_size_t, '
                                'vm_offset_t, unsigned, unsigned, unsigned, int);\n',
                'pexpert/pexpert.h': 'int PE_parse_boot_argn(const char *, void *, int);\n',
            }
            for name, text in headers.items():
                path = work / name
                path.parent.mkdir(parents=True, exist_ok=True)
                path.write_text(text)
            # Deterministic stand-in for the staged (not committed) firmware header.
            fw = bytes((i * 7 + 3) & 255 for i in range(0x8000))
            (work / 'sweet_gpu_fw.h').write_text(
                'static const unsigned char sweet_gpu_gmu_fw[] = {%s};\n' %
                ','.join(str(b) for b in fw))
            (work / 'test.c').write_text(HARNESS)
            build = subprocess.run([shutil.which('cc') or 'cc', '-std=c11', '-Wall',
                                    '-Wextra', '-Werror', *os.environ.get('IOS_EXTRA_CFLAGS', '').split(), '-I', str(work),
                                    str(work / 'test.c'), '-o', str(work / 'test')],
                                   capture_output=True, text=True)
            self.assertEqual(build.returncode, 0, build.stderr)
            result = subprocess.run([str(work / 'test')], capture_output=True, text=True)
            self.assertEqual(result.returncode, 0, result.stderr)
            self.assertIn('PASS: first-start CM3 release', result.stdout)
            self.assertIn('PASS: interrupt mask/restore', result.stdout)
            self.assertIn('PASS: six IRQ/fence reads', result.stdout)
            self.assertIn('PASS: RSC wake/stop', result.stdout)
            self.assertIn('PASS: 29 pre-boot registers', result.stdout)
            self.assertIn('PASS: GMU buffers 29 ATOS checks', result.stdout)
            self.assertIn('PASS: 14 clock/cache cases, 30 ARC cases + 512 mutations, 61 CX experiment cases', result.stdout)


HARNESS = r'''
#include <assert.h>
#include <stdarg.h>
#include <stdint.h>
#include <stdio.h>
#include <string.h>

#include <sys/param.h>
static void test_store32(vm_offset_t base, uint32_t off, uint32_t value);
static void test_store64(vm_offset_t base, uint32_t off, uint64_t value);
static int probe_printf(const char *, ...);
#define printf probe_printf
#define ARM64_BOARD_CONFIG_SWEET 1
#include "sweet_gpu.c"
#undef printf

static uint32_t gcc[0x90000 / 4], cc[0x9000 / 4];
static int present, mode, map_calls, fail_gcc, fail_cc;
static uint32_t locator[2], database[1024];
static uint32_t gmu_mem[GPU_GMU_SIZE / 4];
static int gmu_maps, fail_gmu_map;
/* Fake DMA page, SMMU ATOS model and cache-clean counters (sweetgpu=8). */
static unsigned char dma_block[0x10000] __attribute__((aligned(16384)));
static unsigned long long fake_pa_base;
static int fail_alloc, alloc_calls, clean_calls, ats_stuck, tlb_stuck;
static uint64_t last_ats;
static int alloc_null, alloc_unaligned, phys_discontig, bad_atos, smmu_write_calls, all_mmio_writes;
static uint32_t refuse_smmu_off;
static unsigned refused_writes;
static unsigned clean_bytes;
pmap_t kernel_pmap; vm_map_t kernel_map;
static uint32_t smmu_mem[GPU_SMMU_SIZE / 4];
static uint32_t pdc_mem[GPU_PDC_SIZE / 4], pdcseq_mem[GPU_PDC_SIZE / 4];
static int pdc_ro, rsc_stuck;
static uint32_t hw_ro_off; /* one GMU-block register that ignores writes */ /* PDC refuses writes / RSC never reports powered off */
static int wake_model, wake_seen, wake_ack_stuck, wake_busy_stuck, wake_stop_stuck;
static int retention_stuck, retention_restore_stuck, wake_gx_on;
static unsigned wake_trace_n;
static uint32_t wake_trace_off[16], wake_trace_val[16];
static int irq_model;
static unsigned irq_trace_n, irq_fail_write, irq_change;
static uint32_t irq_trace_off[8], irq_trace_value[8], irq_ao_readback, irq_hfi_readback;
static int start_model, start_model_timeout, start_fail_reset;
static int smmu_sticky; /* hardware that refuses to take the ABL default back in S2CR3/CBAR3 */
static void test_store32(vm_offset_t base, uint32_t off, uint32_t value)
{
    all_mmio_writes++;
    if (start_model && base == (vm_offset_t)gmu_mem && off == 0x14000) {
        if (value == 0) {
            if (!start_model_timeout) {
                uint32_t dtcm = gmu_mem[0xAFE0 / 4];
                gmu_mem[0x14070 / 4] = (dtcm <= 0x20010004) ? 0xbabeface : 0x100;
            }
        } else if (value == 1) {
            if (start_fail_reset) return;
        }
    }
    if (irq_model && base == (vm_offset_t)gmu_mem && (off == 0x24c18 || off == 0x1464c)) {
        assert(irq_trace_n < 8);
        irq_trace_off[irq_trace_n] = off; irq_trace_value[irq_trace_n++] = value;
        if (irq_trace_n == irq_fail_write) return;
        if (irq_trace_n == 2) {
            if (irq_change == 1) gmu_mem[0x14648/4] = 1u << 15;
            if (irq_change == 2) gmu_mem[0x24c14/4] = 1;
            if (irq_change == 3) gmu_mem[0x14000/4] = 0;
            if (irq_change == 4) gmu_mem[0x14068/4] = 1;
            if (irq_change == 5) gmu_mem[0x14070/4] = 0xbabeface;
            if (irq_change == 6) gmu_mem[0x24c40/4] = 1;
            if (irq_change == 7) gmu_mem[0x143b0/4] = 0;
            if (irq_change == 8) cc[GPU_GX_GDSCR/4] |= GPU_DOMAIN_ON;
        }
        if (value == ~0u) value = off == 0x24c18 ? irq_ao_readback : irq_hfi_readback;
    }
    if (wake_model && base == (vm_offset_t)gmu_mem) {
        if (off == 0x14730 || off == 0x24c1c || off == 0x14000) {
            assert(wake_trace_n < 16);
            wake_trace_off[wake_trace_n] = off; wake_trace_val[wake_trace_n++] = value;
        }
        if (off == 0x14730 && ((value == 1 && retention_stuck) || (value == 0 && retention_restore_stuck))) return;
        if (off == 0x23034 || off == 0x2303c || off == 0x23044) return;
        if (off == 0x24c1c && (value == 1 || value == 2)) gmu_mem[0x23010/4] &= ~(1u << 16);
        if (off == 0x24c1c && value == 2) wake_seen = 1;
    }
    if (wake_model && base == (vm_offset_t)pdc_mem && (off == 0x55d4 || off == 0x55e4 || off == 0x55f4 ||
        off == 0x5764 || off == 0x5774 || off == 0x5784)) value &= ~8u;
    if (base == (vm_offset_t)smmu_mem) {
        smmu_write_calls++;
        if (off == GPU_SMMU_CB0 + 3 * 0x1000 + GPU_SMMU_CB_TLBSYNC)
            smmu_mem[(GPU_SMMU_CB0 + 3 * 0x1000 + GPU_SMMU_CB_TLBSTATUS)/4] = tlb_stuck ? 1 : 0;
        if (refuse_smmu_off && off == refuse_smmu_off && value && !refused_writes++) return;
    }
    if (smmu_sticky && base == (vm_offset_t)smmu_mem &&
        ((off == GPU_SMMU_S2CR + 12 && value == GPU_SMMU_S2CR_FAULT) ||
         (off == GPU_SMMU_CBAR + 12 && value == 0))) return;
    if (hw_ro_off && base == (vm_offset_t)gmu_mem && off == hw_ro_off) return;
    if (pdc_ro && (base == (vm_offset_t)pdc_mem || base == (vm_offset_t)pdcseq_mem)) return;
    *(volatile uint32_t *)(base + off) = value;
}
static void test_store64(vm_offset_t base, uint32_t off, uint64_t value)
{
    all_mmio_writes++;
    if (base == (vm_offset_t)smmu_mem) {
        smmu_write_calls++;
        if (refuse_smmu_off && off == refuse_smmu_off && value && !refused_writes++) return;
    }
    *(volatile uint64_t *)(base + off) = value;
}
static int smmu_maps, fail_smmu_map;
static int pdc_maps, seq_maps, fail_pdc_map, fail_seq_map;
/* Simulated GPUCC CX GDSC and RPMh ARC client for the sweetgpu=3 experiment. */
static int gdsc_hw_ok, delay_calls, vote_fail_on, rcg_stuck;
static unsigned clk_stuck;
static unsigned vote_count, vote_seq[8];
static char vote_name[8][8];
static int fail_locator, fail_db;
static char output[65536];

static uint64_t smmu_rd64(unsigned off) { return smmu_mem[off / 4] | (uint64_t)smmu_mem[off / 4 + 1] << 32; }
static uint64_t dma_rd64(unsigned long long pa) {
    return *(uint64_t *)(dma_block + (pa - fake_pa_base));
}
/* Minimal AArch64 4 KiB-granule walker standing in for the SMMU's ATOS unit. */
static void smmu_sim(void)
{
    const unsigned cb = GPU_SMMU_CB0 + 3 * 0x1000;
    uint64_t cur = smmu_rd64(cb + GPU_SMMU_CB_ATS1PR);
    if (cur == last_ats) return;
    last_ats = cur;
    smmu_mem[(cb + GPU_SMMU_CB_ATSR) / 4] = ats_stuck ? 1 : 0;
    uint64_t par = 1; /* fault */
    uint32_t tcr = smmu_mem[(cb + GPU_SMMU_CB_TCR) / 4];
    if ((smmu_mem[cb / 4] & 1u) && (tcr & 0x3f) == 32 && !(tcr & (3u << 14))) {
        uint64_t va = cur & 0xffffffffu, t = smmu_rd64(cb + GPU_SMMU_CB_TTBR0) & 0xfffffffff000ull;
        uint64_t e1 = dma_rd64(t + 8 * ((va >> 30) & 3));
        if ((e1 & 3) == 3) {
            uint64_t e2 = dma_rd64((e1 & 0xfffffffff000ull) + 8 * ((va >> 21) & 511));
            if ((e2 & 3) == 3) {
                uint64_t e3 = dma_rd64((e2 & 0xfffffffff000ull) + 8 * ((va >> 12) & 511));
                if ((e3 & 3) == 3 && (e3 & (1u << 10))) par = e3 & 0x0000fffffffff000ull;
            }
        }
    }
    if (bad_atos == 1 && cur == 0x60006000u) par ^= 0x1000;
    if (bad_atos == 2 && cur == 0x6000d000u) par = fake_pa_base;
    smmu_mem[(cb + GPU_SMMU_CB_PAR) / 4] = (uint32_t)par;
    smmu_mem[(cb + GPU_SMMU_CB_PAR) / 4 + 1] = (uint32_t)(par >> 32);
}

void clean_dcache64(addr64_t addr, unsigned count, int phys) {
    assert(addr == fake_pa_base && phys == TRUE);
    clean_bytes = count; clean_calls++;
    if (count == GPU_BUF_BYTES) {
        assert(smmu_mem[(GPU_SMMU_CB0 + 3 * 0x1000) / 4] == 0);
        const uint32_t *h = (uint32_t *)(dma_block + GPU_BUF_HFI_OFF);
        const uint32_t expected[] = {0,120,6,12,2,2,
            1,0x6000a000,0xa00,1024,0,0,1,1,1,0,0,0,
            1,0x6000b000,0xa04,1024,0,0,1,1,1,0,0,0};
        assert(!memcmp(h, expected, sizeof(expected)));
        for (unsigned off = 0x3000; off < GPU_BUF_BYTES; off++)
            if (off < GPU_BUF_HFI_OFF || off >= GPU_BUF_HFI_OFF + sizeof(expected)) assert(dma_block[off] == 0);
    }
}
ppnum_t pmap_find_phys(pmap_t p, addr64_t va)
{
    (void)p;
    uint64_t offset = va - (addr64_t)(uintptr_t)dma_block;
    return (ppnum_t)((fake_pa_base + offset + (phys_discontig && offset >= 0x4000 ? 0x4000 : 0)) >> 14);
}
kern_return_t kmem_alloc_contig(vm_map_t m, vm_offset_t *a, vm_size_t size, vm_offset_t mask,
    unsigned x1, unsigned x2, unsigned flags, int tag)
{
    (void)m; (void)x1; (void)x2; (void)tag; (void)mask;
    alloc_calls++;
    assert(size <= sizeof(dma_block) && (flags & 2));
    if (fail_alloc) return 1;
    memset(dma_block, 0, sizeof(dma_block));
    *a = alloc_null ? 0 : (vm_offset_t)dma_block + (alloc_unaligned ? 4 : 0);
    return KERN_SUCCESS;
}

void delay(int us)
{
    smmu_sim();
    if (gmu_mem[0x24c1c / 4] == 1 && !rsc_stuck && !(wake_model && wake_seen && wake_stop_stuck)) {
        gmu_mem[(0x23000 + 4 * 4) / 4] |= 1u << 16;
        if (wake_model) {
            gmu_mem[0x23010/4] = 0x01010006;
            gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = 1;
            cc[GPU_GX_GDSCR/4] = GPU_CX_IDLE_GDSCR;
        }
    }
    if (wake_model && gmu_mem[0x24c1c/4] == 2 && !wake_ack_stuck) {
        gmu_mem[0x24c20/4] = 2;
        if (!wake_busy_stuck) gmu_mem[0x23404/4] = 0;
        if (wake_gx_on) cc[GPU_GX_GDSCR/4] |= GPU_DOMAIN_ON;
    }
    (void)us; delay_calls++;
    uint32_t *mn = &gcc[GPU_GCC_MEMNOC_GFX / 4];
    if (!(clk_stuck & 8u)) { if (*mn & 1u) *mn &= ~GPU_BRANCH_OFF; else *mn |= GPU_BRANCH_OFF; }
    static const unsigned cb[3] = { GPU_CC_AHB, GPU_CC_CX_GMU, GPU_CC_CXO };
    for (unsigned i = 0; i < 3; i++) {
        uint32_t *c = &cc[cb[i] / 4];
        if (clk_stuck & (1u << i)) continue;
        if (*c & 1u) *c &= ~GPU_BRANCH_OFF; else *c |= GPU_BRANCH_OFF;
    }
    if (!rcg_stuck) cc[GPU_GMU_RCG_CMD / 4] &= ~GPU_RCG_UPDATE;
    uint32_t *g = &cc[GPU_CX_GDSCR / 4];
    if (!gdsc_hw_ok) return;
    if (*g & 1u) *g &= ~GPU_DOMAIN_ON; else *g |= GPU_DOMAIN_ON;
}

int sweet_rpmh_arc_set(const char *res, unsigned corner, unsigned *level)
{
    assert(vote_count < 8);
    strncpy(vote_name[vote_count], res, 7);
    vote_seq[vote_count++] = corner;
    if (level) *level = corner ? 2 : 0;
    if ((int)vote_count == vote_fail_on) return 5;
    return 0;
}

static int probe_printf(const char *fmt, ...)
{
    va_list ap;
    va_start(ap, fmt);
    size_t used = strlen(output);
    int count = vsnprintf(output + used, sizeof(output) - used, fmt, ap);
    va_end(ap);
    assert(count >= 0 && (size_t)count < sizeof(output) - used);
    return count;
}

int PE_parse_boot_argn(const char *name, void *value, int length)
{
    assert(strcmp(name, "sweetgpu") == 0 && length == sizeof(mode));
    if (present) memcpy(value, &mode, sizeof(mode));
    return present;
}

vm_offset_t ml_io_map(vm_offset_t physical, vm_size_t size)
{
    map_calls++;
    if (physical == GPU_GCC_PA && size == GPU_GCC_SIZE)
        return fail_gcc ? 0 : (vm_offset_t)gcc;
    if (physical == GPU_CC_PA && size == GPU_CC_SIZE)
        return fail_cc ? 0 : (vm_offset_t)cc;
    if (physical == GPU_PDC_PA && size == GPU_PDC_SIZE) {
        pdc_maps++;
        return fail_pdc_map ? 0 : (vm_offset_t)pdc_mem;
    }
    if (physical == GPU_PDC_SEQ_PA && size == GPU_PDC_SIZE) {
        seq_maps++;
        return fail_seq_map ? 0 : (vm_offset_t)pdcseq_mem;
    }
    if (physical == GPU_SMMU_PA && size == GPU_SMMU_SIZE) {
        smmu_maps++;
        return fail_smmu_map ? 0 : (vm_offset_t)smmu_mem;
    }
    if (physical == GPU_GMU_PA && size == GPU_GMU_SIZE) {
        gmu_maps++;
        return fail_gmu_map ? 0 : (vm_offset_t)gmu_mem;
    }
    if (physical == GPU_DB_LOCATOR_PA && size == 8)
        return fail_locator ? 0 : (vm_offset_t)locator;
    if (physical == 0x85fe0000u && size == sizeof(database))
        return fail_db ? 0 : (vm_offset_t)database;
    assert(!"probe tried to map a GPU/GMU/SMMU or unknown region");
    return 0;
}

static void reset(void)
{
    memset(gcc, 0, sizeof(gcc));
    memset(cc, 0, sizeof(cc));
    output[0] = 0;
    present = mode = 1;
    map_calls = fail_gcc = fail_cc = 0;
    fail_locator = fail_db = 0;
    memset(database, 0, sizeof(database));
    locator[0] = 0x85fe0000u; locator[1] = sizeof(database);
    memset(&gpu_boot_inventory, 0, sizeof(gpu_boot_inventory));
    gpu_inventory_ready = gpu_replay_count = 0;
    gdsc_hw_ok = 1; delay_calls = vote_fail_on = 0; vote_count = 0;
    rcg_stuck = 0; clk_stuck = 0;
    memset(vote_name, 0, sizeof(vote_name));
    gcc[GPU_CFG_AHB_CBCR / 4] = GPU_BRANCH_ENABLE;
}

static void db16(unsigned offset, uint16_t value)
{
    unsigned char *bytes = (unsigned char *)database;
    assert(offset + 2 <= sizeof(database));
    bytes[offset] = value & 255; bytes[offset + 1] = value >> 8;
}

static void db32(unsigned offset, uint32_t value)
{
    assert(!(offset & 3) && offset + 4 <= sizeof(database));
    database[offset / 4] = value;
}

static void arc_reset(void)
{
    reset(); mode = 2;
    gcc[GPU_GCC_GPLL0_MODE / 4] = GPU_PLL_LOCK_DET | 7u;
    gcc[GPU_GCC_GPLL0_VOTE / 4] = 1;
    gcc[GPU_GCC_GPU_GPLL_VOTE / 4] = 1u << 15;
    /* Phone-measured: ABL leaves ahb/cxo enabled (running once CX is on). */
    cc[GPU_CC_AHB / 4] = cc[GPU_CC_CXO / 4] = 0x00000001u;
    cc[GPU_CC_CX_GMU / 4] = 0x80004220u;
    gcc[GPU_GCC_MEMNOC_GFX / 4] = 0x80000220u; gcc[GPU_GCC_DDRSS_GPU_AXI / 4] = 0;
    gmu_maps = fail_gmu_map = smmu_maps = fail_smmu_map = 0;
    pdc_maps = seq_maps = fail_pdc_map = fail_seq_map = 0; pdc_ro = rsc_stuck = 0;
    for (unsigned i = 0; i < GPU_PDC_SIZE / 4; i++) { pdc_mem[i] = 0x9dc00000u | i; pdcseq_mem[i] = 0x5e900000u | i; }
    for (unsigned i = 0; i < GPU_SMMU_SIZE / 4; i++) smmu_mem[i] = 0x5e000000u | i;
    smmu_mem[0x20 / 4] = 5;    /* IDR0: NUMSMRG = 5 */
    smmu_mem[0x24 / 4] = 3;    /* IDR1: NUMCB = 3 */
    fake_pa_base = 0x90000000ull; fail_alloc = alloc_calls = clean_calls = 0;
    ats_stuck = tlb_stuck = smmu_sticky = 0;
    alloc_null = alloc_unaligned = phys_discontig = bad_atos = smmu_write_calls = 0;
    refuse_smmu_off = refused_writes = clean_bytes = 0; all_mmio_writes = 0;
    wake_model = wake_seen = wake_ack_stuck = wake_busy_stuck = wake_stop_stuck = 0;
    retention_stuck = retention_restore_stuck = wake_gx_on = 0; wake_trace_n = 0;
    irq_model = 0; irq_trace_n = irq_fail_write = irq_change = 0;
    last_ats = smmu_rd64(GPU_SMMU_CB0 + 3 * 0x1000 + GPU_SMMU_CB_ATS1PR); /* not a pending request */
    memset(dma_block, 0, sizeof(dma_block));
    for (unsigned i = 0; i < GPU_GMU_SIZE / 4; i++) gmu_mem[i] = 0xa5000000u | i;
    cc[GPU_GMU_RCG_CMD / 4] = 0x80000000u; cc[GPU_GMU_RCG_CFG / 4] = 0x100u;
    db32(0, 1); db32(4, GPU_DB_MAGIC);
    db16(8, 3); db16(10, 0); db16(12, 128); db16(14, 3); db16(16, 0x100);
    for (unsigned r = 0; r < 3; r++) {
        unsigned e = GPU_DB_HEADER + GPU_DB_ENTRY * r;
        unsigned data = GPU_DB_HEADER + 128 + 32 * r;
        unsigned char *bytes = (unsigned char *)database;
        memcpy(bytes + e, gpu_arc_names[r], strlen(gpu_arc_names[r]));
        db32(e + 8, 1u << r); db32(e + 12, 0x12345678);
        db32(e + 16, 0x30000 + 4 * r);
        db16(e + 20, 8); db16(e + 22, 32 * r);
        db16(data, 0); db16(data + 2, 48); db16(data + 4, 128); db16(data + 6, 0);
    }
}

static struct gpu_arc_inventory *arc_run(void)
{
    uint32_t before[1024], loc_before[2];
    memcpy(before, database, sizeof(before)); memcpy(loc_before, locator, sizeof(locator));
    sweet_gpu_probe();
    assert(!memcmp(before, database, sizeof(before)));
    assert(!memcmp(loc_before, locator, sizeof(locator)));
    return &gpu_boot_inventory.arc;
}

static void buffer_defaults(void)
{
    arc_reset(); mode = 11;
    cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR;
    memset(gmu_mem, 0, sizeof(gmu_mem)); gmu_mem[0x14000/4] = 1;
    memset(pdc_mem, 0, sizeof(pdc_mem)); memset(pdcseq_mem, 0, sizeof(pdcseq_mem));
    memset(smmu_mem, 0, sizeof(smmu_mem));
    smmu_mem[0] = 0x00200626; smmu_mem[0x20/4] = 0x48016605;
    smmu_mem[0x24/4] = 0x20008005; smmu_mem[0x28/4] = 0x7511;
    for (unsigned i = 0; i < 5; i++) smmu_mem[GPU_SMMU_S2CR/4+i] = GPU_SMMU_S2CR_FAULT;
    last_ats = 0;
    struct gpu_power_experiment *x = &gpu_boot_inventory.power;
    gpu_smmu_read(x);
    x->fw_checked = x->fw_written = 8192; x->fw_size = 32768;
}

static void wake_defaults(void)
{
    buffer_defaults(); mode = 13; wake_model = 1; cc[GPU_GX_GDSCR/4] = GPU_CX_IDLE_GDSCR;
    struct gpu_power_experiment *x = &gpu_boot_inventory.power;
    x->preboot_requested = 1; x->preboot_done = 29;
    x->buf.requested = x->buf.inactive = 1; x->buf.stage = 3;
    x->buf.checks = x->buf.passed = 29;
    x->init_requested = x->init_done_writes = x->init_stop_done = 1;
    x->init_nwrites = 48; x->init_bad = x->init_nbad_log = 9;
    const uint32_t off[] = {0x23034,0x2303c,0x23044,0x55d4,0x55e4,0x55f4,0x5764,0x5774,0x5784};
    for (unsigned i = 0; i < 9; i++) {
        x->init_bad_off[i] = off[i]; x->init_bad_region[i] = i < 3 ? 0 : 1;
        x->init_bad_wrote[i] = i < 3 ? 0 : 0x10108;
        x->init_bad_got[i] = i == 0 ? 0x82204514u : i == 1 ? 0x82204510u : i == 2 ? 0x82204520u : 0x10100;
        if (i < 3) gmu_mem[off[i]/4] = x->init_bad_got[i];
    }
    gmu_mem[0x14730/4] = gmu_mem[0x24c1c/4] = 0;
    gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = 1;
    gmu_mem[0x23010/4] = 0x01010006;
}

static void irq_defaults(void)
{
    wake_defaults(); mode = 15; irq_model = 1; irq_ao_readback = 0x3f; irq_hfi_readback = ~0u;
    struct gpu_power_experiment *x = &gpu_boot_inventory.power;
    x->irq_preflight_requested = 1; x->irq_preflight_done = 6;
    /* Independent constants from 0096, not the implementation's expected array. */
    const unsigned off[] = {0x24c18,0x1464c,0x14648,0x24c14,0x24c40,0x143b0};
    for (unsigned i = 0; i < 6; i++) x->irq_preflight_value[i] = gmu_mem[off[i]/4] = i == 5 ? 15u : 0u;
}

static void start_defaults(void)
{
    irq_defaults(); mode = 16;
    start_model = 1; start_model_timeout = 0; start_fail_reset = 0;
    struct gpu_power_experiment *x = &gpu_boot_inventory.power;
    x->irq_mask.attempted = 2; x->irq_mask.masked = 2; x->irq_mask.restored = 1;
    x->buf.pa = fake_pa_base;
    uint32_t *h = (uint32_t *)(dma_block + GPU_BUF_HFI_OFF);
    const uint32_t exp[] = {0,120,6,12,2,2,
        1,0x6000a000,0xa00,1024,0,0,1,1,1,0,0,0,
        1,0x6000b000,0xa04,1024,0,0,1,1,1,0,0,0};
    memcpy(h, exp, sizeof(exp));
    gmu_mem[0x14000/4] = 1; gmu_mem[0x14068/4] = 0; gmu_mem[0x14070/4] = 0;
    gmu_mem[0xAFE0/4] = 0; smmu_mem[0x00] = 0x00200626;
}

int main(void)
{
    reset(); present = 0; sweet_gpu_probe();
    assert(map_calls == 0 && output[0] == 0);
    reset(); mode = 0; sweet_gpu_probe(); assert(map_calls == 0);
    reset(); mode = 17; sweet_gpu_probe(); assert(map_calls == 0);
    reset(); mode = -1; sweet_gpu_probe(); assert(map_calls == 0);
    reset(); fail_gcc = 1; sweet_gpu_probe();
    assert(map_calls == 1 && strstr(output, "GCC mapping failed"));
    reset(); gcc[GPU_CFG_AHB_CBCR / 4] = 0; sweet_gpu_probe();
    assert(map_calls == 1 && strstr(output, "GPUCC skipped"));
    reset(); gcc[GPU_CFG_AHB_CBCR / 4] = GPU_BRANCH_ENABLE | GPU_BRANCH_OFF;
    sweet_gpu_probe(); assert(map_calls == 1 && strstr(output, "GPUCC skipped"));
    reset(); gcc[GPU_CFG_AHB_CBCR / 4] = ~0u; sweet_gpu_probe();
    assert(map_calls == 1 && strstr(output, "invalid") && strstr(output, "GPUCC skipped"));
    reset(); fail_cc = 1; sweet_gpu_probe();
    assert(map_calls == 2 && strstr(output, "GPUCC mapping failed"));
    reset(); sweet_gpu_probe();
    assert(map_calls == 2 && strstr(output, "GPU/GMU/SMMU skipped"));
    assert(gcc[GPU_CFG_AHB_CBCR / 4] == GPU_BRANCH_ENABLE);
    for (unsigned i = 0; i < sizeof(cc) / sizeof(cc[0]); i++) assert(cc[i] == 0);
    reset(); cc[GPU_CX_GDSCR / 4] = cc[GPU_GX_GDSCR / 4] = ~0u;
    sweet_gpu_probe(); assert(map_calls == 2 && strstr(output, "PWR_ON=unknown"));
    assert(cc[GPU_CX_GDSCR / 4] == ~0u && cc[GPU_GX_GDSCR / 4] == ~0u);
    reset(); present = 0; sweet_gpu_probe(); sweet_gpu_replay();
    assert(map_calls == 0 && output[0] == 0);
    reset(); cc[GPU_CX_GDSCR / 4] = 0x80000004u; sweet_gpu_probe();
    assert(map_calls == 2);
    memset(gcc, 0xff, sizeof(gcc)); memset(cc, 0xff, sizeof(cc));
    fail_gcc = fail_cc = 1;
    output[0] = 0; sweet_gpu_replay();
    assert(map_calls == 2 && strstr(output, "report 1 (cached=1)"));
    assert(strstr(output, "0x80000004") && strstr(output, "0x00000001"));
    assert(!strstr(output, "0xffffffff") && strstr(output, "END boot inventory report 1"));
    output[0] = 0; sweet_gpu_replay();
    assert(map_calls == 2 && strstr(output, "report 2 (cached=1)"));
    reset(); fail_gcc = 1; sweet_gpu_probe(); output[0] = 0;
    fail_gcc = 0; sweet_gpu_replay();
    assert(map_calls == 1 && strstr(output, "GCC mapping failed"));
    assert(strstr(output, "END boot inventory report 1"));
    /* Separate ARC opt-in: ordinary mode 1 must not map firmware memory. */
    reset(); arc_run(); assert(!gpu_boot_inventory.arc.requested && map_calls == 2);
    arc_reset(); struct gpu_arc_inventory *a = arc_run();
    assert(map_calls == 4 && !a->error && a->resource[0].count == 4);
    assert(a->resource[0].levels[2] == 128 && a->resource[0].levels[3] == 0);
    assert(a->resource[1].address == 0x30004 && a->resource[2].priority[0] == 4);
    assert(a->resource[0].version == 0x100 && strstr(output, "gfx.lvl hlvl=3 vlvl=0"));
    arc_reset(); fail_locator = 1; a = arc_run(); assert(a->error && map_calls == 3);
    arc_reset(); locator[0] = 0x7ffffffc; a = arc_run(); assert(a->error && map_calls == 3);
    arc_reset(); locator[0] |= 1; a = arc_run(); assert(a->error && map_calls == 3);
    arc_reset(); locator[1] = GPU_DB_HEADER - 4; a = arc_run(); assert(a->error && map_calls == 3);
    arc_reset(); locator[1] = GPU_DB_MAX + 4; a = arc_run(); assert(a->error && map_calls == 3);
    arc_reset(); locator[1]--; a = arc_run(); assert(a->error && map_calls == 3);
    arc_reset(); locator[0] = 0xfffffffcu; a = arc_run(); assert(a->error && map_calls == 3);
    arc_reset(); fail_db = 1; a = arc_run(); assert(a->error && map_calls == 4);
    arc_reset(); db32(4, 0); a = arc_run(); assert(a->error);
    arc_reset(); db32(0, 2); a = arc_run(); assert(a->error);
    arc_reset(); db32(140, 1); a = arc_run(); assert(a->error);
    arc_reset(); db16(10, 1); a = arc_run(); assert(a->error);
    arc_reset(); db16(14, 0xffff); a = arc_run(); assert(a->error);
    arc_reset(); db16(12, 0xffff); a = arc_run(); assert(a->error);
    arc_reset(); db16(8, 0); a = arc_run(); assert(!a->error && !a->resource[0].matches);
    arc_reset(); db16(8, 4); a = arc_run(); assert(!a->error && a->resource[0].error);
    arc_reset(); db32(GPU_DB_HEADER + 16, 0x40000); a = arc_run(); assert(a->resource[0].error);
    arc_reset(); db32(GPU_DB_HEADER + 16, 0x30001); a = arc_run(); assert(a->resource[0].error);
    arc_reset(); db16(GPU_DB_HEADER + 20, 0); a = arc_run(); assert(a->resource[0].error);
    arc_reset(); db16(GPU_DB_HEADER + 20, 3); a = arc_run(); assert(a->resource[0].error);
    arc_reset(); db16(GPU_DB_HEADER + 20, 34); a = arc_run(); assert(a->resource[0].error);
    arc_reset(); db16(GPU_DB_HEADER + 22, 0xffff); a = arc_run(); assert(a->resource[0].error);
    /* An odd auxiliary offset, including a uint16 crossing aligned words. */
    arc_reset(); db16(GPU_DB_HEADER + 22, 1);
    db16(GPU_DB_HEADER + 129, 0); db16(GPU_DB_HEADER + 131, 300);
    db16(GPU_DB_HEADER + 133, 512); db16(GPU_DB_HEADER + 135, 0);
    a = arc_run(); assert(!a->resource[0].error && a->resource[0].levels[1] == 300);
    assert(a->resource[0].levels[2] == 512);
    /* Duplicate identities invalidate the result even if the first was valid.
     * Replay must retain that result without re-reading mutable DB data. */
    arc_reset(); memcpy((char *)database + GPU_DB_HEADER + GPU_DB_ENTRY,
                        database + GPU_DB_HEADER / 4, 8);
    a = arc_run(); assert(a->resource[0].matches == 2 && a->resource[0].error);
    unsigned maps_before = map_calls;
    memset(database, 0xff, sizeof(database)); memset(locator, 0xff, sizeof(locator));
    output[0] = 0; sweet_gpu_replay();
    assert((unsigned)map_calls == maps_before && strstr(output, "duplicate resource"));
    assert(strstr(output, "mx.lvl hlvl=2 vlvl=128"));
    assert(strstr(output, "END boot inventory report 1"));
    arc_reset(); db16(GPU_DB_HEADER + 20, 32);
    for (unsigned k = 0; k < 16; k++) db16(GPU_DB_HEADER + 128 + 2 * k, 48 * k);
    a = arc_run(); assert(!a->resource[0].error && a->resource[0].count == 16);
    assert(a->resource[0].levels[15] == 720);
    arc_reset(); db16(GPU_DB_HEADER + 22, sizeof(database) - 8 - GPU_DB_HEADER - 128);
    db16(sizeof(database) - 8, 0); db16(sizeof(database) - 6, 48);
    db16(sizeof(database) - 4, 300); db16(sizeof(database) - 2, 512);
    a = arc_run(); assert(!a->resource[0].error && a->resource[0].levels[3] == 512);
    arc_reset(); db16(24, 2); a = arc_run();
    assert(a->error && strstr(output, "malformed slave table") && !strstr(output, "hlvl="));
    arc_reset(); a = arc_run(); maps_before = map_calls;
    memset(database, 0xff, sizeof(database)); fail_locator = fail_db = 1;
    output[0] = 0; sweet_gpu_replay();
    assert((unsigned)map_calls == maps_before && strstr(output, "gfx.lvl hlvl=2 vlvl=128"));
    assert(!strstr(output, "ARC skipped") && !strstr(output, "unavailable"));
    /* Deterministic malformed header/entry corpus, also run under ASan/UBSan. */
    uint32_t seed = 0x618;
    for (unsigned k = 0; k < 512; k++) {
        arc_reset();
        seed = seed * 1664525u + 1013904223u;
        unsigned off = (seed >> 8) % 256;
        seed = seed * 1664525u + 1013904223u;
        db16(off, (uint16_t)seed);
        arc_run();
    }
    /* sweetgpu=3: rolled-back CX experiment. */
    arc_reset(); mode = 3; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR;
    arc_run(); struct gpu_power_experiment *x = &gpu_boot_inventory.power;
    assert(x->requested && !x->error && x->enabled && x->disabled);
    assert(vote_count == 4 && !strcmp(vote_name[0], "mx.lvl") && vote_seq[0] == 64);
    assert(!strcmp(vote_name[1], "cx.lvl") && vote_seq[1] == 64);
    assert(!strcmp(vote_name[2], "cx.lvl") && vote_seq[2] == 0);
    assert(!strcmp(vote_name[3], "mx.lvl") && vote_seq[3] == 0);
    assert(x->after_enable & GPU_DOMAIN_ON && x->after_hold & GPU_DOMAIN_ON);
    assert(!(x->after_disable & GPU_DOMAIN_ON) && (cc[GPU_CX_GDSCR / 4] & 1u));
    assert(cc[GPU_CX_GDSCR / 4] == (GPU_CX_IDLE_GDSCR & ~GPU_DOMAIN_ON));
    assert(strstr(output, "CX experiment result: complete, rolled back"));
    output[0] = 0; sweet_gpu_replay(); /* cached, no more votes */
    assert(vote_count == 4 && strstr(output, "CX experiment enable=1"));
    /* Unexpected initial GDSCR: no votes, no writes. */
    arc_reset(); mode = 3; cc[GPU_CX_GDSCR / 4] = 0x80000000u; arc_run();
    assert(vote_count == 0 && gpu_boot_inventory.power.error);
    assert(cc[GPU_CX_GDSCR / 4] == 0x80000000u);
    arc_reset(); mode = 3; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR | GPU_GDSC_HW_CONTROL;
    arc_run(); assert(vote_count == 0 && gpu_boot_inventory.power.error);
    /* ARC inventory failure: not attempted, even with a valid GDSCR. */
    arc_reset(); mode = 3; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; db32(4, 0);
    arc_run(); assert(vote_count == 0 && gpu_boot_inventory.power.error);
    assert(cc[GPU_CX_GDSCR / 4] == GPU_CX_IDLE_GDSCR);
    /* MX vote fails: nothing else touched. */
    arc_reset(); mode = 3; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; vote_fail_on = 1;
    arc_run(); assert(vote_count == 1 && gpu_boot_inventory.power.error);
    assert(cc[GPU_CX_GDSCR / 4] == GPU_CX_IDLE_GDSCR);
    /* CX vote fails: MX is released, GDSCR untouched. */
    arc_reset(); mode = 3; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; vote_fail_on = 2;
    arc_run(); assert(vote_count == 3 && !strcmp(vote_name[2], "mx.lvl") && vote_seq[2] == 0);
    assert(cc[GPU_CX_GDSCR / 4] == GPU_CX_IDLE_GDSCR);
    /* PWR_ON never asserts: still collapsed again and both votes released. */
    arc_reset(); mode = 3; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gdsc_hw_ok = 0;
    arc_run(); x = &gpu_boot_inventory.power;
    assert(!x->enabled && x->error && vote_count == 4 && vote_seq[3] == 0);
    assert(cc[GPU_CX_GDSCR / 4] & 1u);
    /* sweetgpu=4: GMU clock stage runs inside the CX window and undoes itself. */
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR;
    uint32_t cmd0 = cc[GPU_GMU_RCG_CMD / 4], cfg0 = cc[GPU_GMU_RCG_CFG / 4];
    arc_run(); x = &gpu_boot_inventory.power;
    assert(x->enabled && x->disabled && !x->error && x->clk_requested && !x->clk_error);
    assert(x->clk_stage == 6 && x->clk_restored);
    assert(x->rcg_cfg1 == ((cfg0 & ~0x71fu) | GPU_GMU_RCG_200MHZ));
    assert(!(x->rcg_cmd1 & GPU_RCG_UPDATE) && (cmd0 & GPU_RCG_UPDATE) == 0);
    for (unsigned i = 0; i < 3; i++) {
        assert(!(x->cbcr_on[i] & GPU_BRANCH_OFF) && (x->cbcr_on[i] & 1u));
    }
    /* Only the branch this code enabled is disabled again. */
    assert((x->cbcr_after[1] & GPU_BRANCH_OFF) && !(x->cbcr_after[1] & 1u));
    assert(cc[GPU_CC_AHB / 4] == 1u && cc[GPU_CC_CXO / 4] == 1u && x->cbcr_after[0] == 0 &&
           x->cbcr_after[2] == 0);
    assert(!(cc[GPU_CC_CX_GMU / 4] & 1u));
    assert((x->cbcr_on[1] & GPU_CBCR_WAKE_SLEEP) == GPU_CBCR_WAKE_SLEEP);
    assert(gcc[GPU_GCC_GPU_GPLL_VOTE / 4] == (1u << 15)); /* gate restored */
    assert(x->gate_on & GPU_GPLL0_DIV_GATE);
    assert(cc[GPU_CX_GDSCR / 4] == (GPU_CX_IDLE_GDSCR & ~GPU_DOMAIN_ON));
    assert(strstr(output, "GMU clk stage=6 restored=1 result: complete, rolled back"));
    /* Gate already set by someone else: left alone on undo. */
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR;
    gcc[GPU_GCC_GPU_GPLL_VOTE / 4] |= GPU_GPLL0_DIV_GATE;
    arc_run(); assert(!gpu_boot_inventory.power.clk_error);
    assert(gcc[GPU_GCC_GPU_GPLL_VOTE / 4] & GPU_GPLL0_DIV_GATE);
    /* Preconditions: nothing clock-related written. */
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR;
    gcc[GPU_GCC_GPLL0_MODE / 4] = 0;
    arc_run(); x = &gpu_boot_inventory.power;
    assert(x->clk_error && x->clk_stage == 0 && x->enabled && x->disabled);
    assert(gcc[GPU_GCC_GPU_GPLL_VOTE / 4] == (1u << 15) && cc[GPU_GMU_RCG_CFG / 4] == 0x100u);
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gcc[GPU_GCC_GPLL0_VOTE / 4] = 0;
    arc_run(); assert(gpu_boot_inventory.power.clk_error && gpu_boot_inventory.power.clk_stage == 0);
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; cc[GPU_CC_CX_GMU / 4] = 0x4221u;
    arc_run(); assert(gpu_boot_inventory.power.clk_error && gpu_boot_inventory.power.clk_stage == 0);
    assert(cc[GPU_CC_CX_GMU / 4] == 0x4221u);
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; cc[GPU_CC_AHB / 4] = 0x80000001u; clk_stuck = 1;
    arc_run(); assert(gpu_boot_inventory.power.clk_error && gpu_boot_inventory.power.clk_stage == 0);
    assert(cc[GPU_CC_AHB / 4] == 0x80000001u);
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; cc[GPU_CC_CXO / 4] = ~0u; clk_stuck = 4;
    arc_run(); assert(gpu_boot_inventory.power.clk_error && gpu_boot_inventory.power.clk_stage == 0);
    /* RCG update never completes: gate undone, no branch enabled. */
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; rcg_stuck = 1;
    cc[GPU_GMU_RCG_CMD / 4] = 0x80000001u;
    arc_run(); x = &gpu_boot_inventory.power;
    assert(x->clk_error && x->clk_stage == 2 && x->clk_restored && x->disabled);
    assert(gcc[GPU_GCC_GPU_GPLL_VOTE / 4] == (1u << 15));
    assert(cc[GPU_CC_AHB / 4] == 1u && cc[GPU_CC_CX_GMU / 4] == 0x80004220u);
    /* cx-gmu branch never reports on: it and ahb are disabled again. */
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; clk_stuck = 2;
    arc_run(); x = &gpu_boot_inventory.power;
    assert(x->clk_error && x->clk_stage == 4 && x->clk_restored && x->disabled);
    assert(!(cc[GPU_CC_CX_GMU / 4] & 1u) && cc[GPU_CC_AHB / 4] == 1u);
    assert(cc[GPU_CC_CXO / 4] == 1u && gcc[GPU_GCC_GPU_GPLL_VOTE / 4] == (1u << 15));
    /* Mode 4 never touches the GCC bus branches or maps the GMU. */
    arc_reset(); mode = 4; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; arc_run();
    assert(gmu_maps == 0 && gcc[GPU_GCC_MEMNOC_GFX / 4] == 0x80000220u &&
           gcc[GPU_GCC_DDRSS_GPU_AXI / 4] == 0 && !gpu_boot_inventory.power.gmu_mapped);
    /* sweetgpu=5: bus branches on, GMU mapped once, reads cached, all undone. */
    arc_reset(); mode = 5; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; arc_run();
    x = &gpu_boot_inventory.power;
    assert(!x->clk_error && x->clk_stage == 8 && x->clk_restored && x->enabled && x->disabled);
    assert(gmu_maps == 1 && x->gmu_mapped && x->gmu_done == GPU_GMU_READS);
    for (unsigned i = 0; i < GPU_GMU_READS; i++)
        assert(x->gmu_value[i] == (0xa5000000u | (gpu_gmu_regs[i].off / 4)));
    assert(gpu_gmu_regs[0].off == (0x1F800u - 0x1A800u) * 4);
    assert(gpu_gmu_regs[2].off == (0x1F81Cu - 0x1A800u) * 4);
    assert(gpu_gmu_regs[5].off == (0x23B05u - 0x1A800u) * 4);
    assert(!(x->cbcr_on[3] & GPU_BRANCH_OFF) && (x->cbcr_on[3] & 1u) && (x->cbcr_on[4] & 1u));
    assert(gcc[GPU_GCC_MEMNOC_GFX / 4] == 0x80000220u && gcc[GPU_GCC_DDRSS_GPU_AXI / 4] == 0);
    assert(strstr(output, "GMU CM3_FW_INIT_RESULT +0x14070 = 0xa5005")); /* 0x5 01c */
    assert(gcc[GPU_GCC_GPU_GPLL_VOTE / 4] == (1u << 15));
    /* A voted branch someone else already enabled is left enabled. */
    arc_reset(); mode = 5; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR;
    gcc[GPU_GCC_DDRSS_GPU_AXI / 4] = 1;
    arc_run(); assert(!gpu_boot_inventory.power.clk_error && gcc[GPU_GCC_DDRSS_GPU_AXI / 4] == 1);
    /* Mapping failure: no reads, everything undone. */
    arc_reset(); mode = 5; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; fail_gmu_map = 1;
    arc_run(); x = &gpu_boot_inventory.power;
    assert(gmu_maps == 1 && !x->gmu_mapped && x->gmu_done == 0 && x->clk_restored);
    assert(cc[GPU_CC_CX_GMU / 4] == 0x80004ff0u || !(cc[GPU_CC_CX_GMU / 4] & 1u));
    /* No GMU access unless every clock came up. */
    arc_reset(); mode = 5; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; clk_stuck = 2;
    arc_run(); assert(gmu_maps == 0 && gpu_boot_inventory.power.clk_error);
    arc_reset(); mode = 5; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; clk_stuck = 8;
    arc_run(); x = &gpu_boot_inventory.power;
    assert(gmu_maps == 0 && x->clk_error && x->clk_stage == 6 && !(gcc[GPU_GCC_MEMNOC_GFX / 4] & 1u));
    arc_reset(); mode = 5; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gcc[GPU_GCC_GPLL0_MODE / 4] = 0;
    arc_run(); assert(gmu_maps == 0 && gpu_boot_inventory.power.clk_error);
    arc_reset(); mode = 5; cc[GPU_CX_GDSCR / 4] = 0x80000000u; arc_run();
    assert(gmu_maps == 0 && vote_count == 0);
    /* sweetgpu=6: firmware into TCM only while CM3 reset is confirmed. */
    {
        uint32_t fnv = 2166136261u;
        for (unsigned i = 0; i < sizeof(sweet_gpu_gmu_fw); i++)
            fnv = (fnv ^ sweet_gpu_gmu_fw[i]) * 16777619u;
        arc_reset(); mode = 6; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR;
        gmu_mem[0x14000 / 4] = 1;
        uint32_t before[GPU_GMU_SIZE / 4];
        memcpy(before, gmu_mem, sizeof(before));
        arc_run(); x = &gpu_boot_inventory.power;
        assert(!x->clk_error && x->fw_requested && !x->fw_error && x->clk_restored);
        assert(x->fw_size == 0x8000 && x->fw_hash == fnv && x->fw_written == 0x2000 &&
               x->fw_checked == 0x2000 && x->fw_bad == 0);
        for (unsigned i = 0; i < GPU_GMU_SIZE / 4; i++) {
            if (i >= GPU_GMU_TCM / 4 && i < (GPU_GMU_TCM + 0x8000) / 4) {
                const unsigned char *b = &sweet_gpu_gmu_fw[4 * (i - GPU_GMU_TCM / 4)];
                assert(gmu_mem[i] == (uint32_t)(b[0] | b[1] << 8 | b[2] << 16 | (uint32_t)b[3] << 24));
            } else {
                assert(gmu_mem[i] == before[i]); /* nothing outside ITCM/DTCM written */
            }
        }
        assert(strstr(output, "GMU fw result: TCM readback matches; CM3 left in reset"));
        output[0] = 0; sweet_gpu_replay(); /* cached, no new MMIO */
        assert(strstr(output, "GMU fw size=32768") && gmu_maps == 1);
        /* CM3 not in reset (or reset state unknown): nothing is written. */
        for (unsigned bad = 0; bad < 3; bad++) {
            arc_reset(); mode = 6; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR;
            gmu_mem[0x14000 / 4] = bad == 0 ? 0 : bad == 1 ? 3 : ~0u;
            memcpy(before, gmu_mem, sizeof(before));
            arc_run(); x = &gpu_boot_inventory.power;
            assert(x->fw_requested && x->fw_error && x->fw_written == 0);
            assert(!memcmp(before, gmu_mem, sizeof(before)));
        }
        /* Mode 5 never writes the GMU block. */
        arc_reset(); mode = 5; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        memcpy(before, gmu_mem, sizeof(before));
        arc_run(); assert(!gpu_boot_inventory.power.fw_requested && !memcmp(before, gmu_mem, sizeof(before)));
        /* Clock stage failure: GMU never mapped, so nothing written. */
        arc_reset(); mode = 6; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        clk_stuck = 2; memcpy(before, gmu_mem, sizeof(before));
        arc_run(); assert(!gpu_boot_inventory.power.fw_requested && !memcmp(before, gmu_mem, sizeof(before)));
    }
    /* sweetgpu=7: SMMU inventory, read-only, counts bounded by IDR0/IDR1. */
    {
        uint32_t before[GPU_SMMU_SIZE / 4];
        arc_reset(); mode = 7; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        memcpy(before, smmu_mem, sizeof(before));
        arc_run(); x = &gpu_boot_inventory.power;
        assert(!x->clk_error && x->smmu_mapped && smmu_maps == 1 && x->smmu_gr0_done == GPU_SMMU_GR0);
        assert(!memcmp(before, smmu_mem, sizeof(before))); /* no SMMU writes */
        assert(x->smmu_nsmr == 5 && x->smmu_ncb == 3);
        assert(x->smmu_smr[4] == smmu_mem[(GPU_SMMU_SMR + 16) / 4] && x->smmu_smr[5] == 0);
        assert(x->smmu_s2cr[2] == smmu_mem[(GPU_SMMU_S2CR + 8) / 4]);
        assert(x->smmu_cbar[2] == smmu_mem[(GPU_SMMU_CBAR + 8) / 4] && x->smmu_cbar[3] == 0);
        assert(x->smmu_cb[1] == smmu_mem[(GPU_SMMU_CB0 + 0x20) / 4]);
        assert(x->smmu_micro == smmu_mem[GPU_SMMU_MICRO / 4]);
        assert(x->fw_requested && !x->fw_error); /* firmware step still runs first */
        assert(strstr(output, "SMMU IDR1 +0x24 = 0x00000003"));
        output[0] = 0; sweet_gpu_replay(); assert(smmu_maps == 1 && strstr(output, "SMMU SMR4"));
        /* Hostile ID registers cannot push reads past the fixed arrays. */
        arc_reset(); mode = 7; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        smmu_mem[0x20 / 4] = 0xff; smmu_mem[0x24 / 4] = 0xff;
        arc_run(); x = &gpu_boot_inventory.power;
        assert(x->smmu_nsmr == GPU_SMMU_MAXSMR && x->smmu_ncb == GPU_SMMU_MAXCB);
        arc_reset(); mode = 7; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        smmu_mem[0x20 / 4] = smmu_mem[0x24 / 4] = ~0u;
        arc_run(); x = &gpu_boot_inventory.power;
        assert(x->smmu_nsmr == 0 && x->smmu_ncb == 0);
        /* Mapping failure, and modes below 7 never map the SMMU. */
        arc_reset(); mode = 7; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        fail_smmu_map = 1; arc_run();
        assert(smmu_maps == 1 && !gpu_boot_inventory.power.smmu_mapped);
        arc_reset(); mode = 6; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        arc_run(); assert(smmu_maps == 0);
        /* No SMMU access unless every clock came up. */
        arc_reset(); mode = 7; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        clk_stuck = 8; arc_run(); assert(smmu_maps == 0 && gpu_boot_inventory.power.clk_error);
    }
    /* sweetgpu=8: GMU stream context bank + ATOS check, fully restored. */
    {
        const unsigned cb = GPU_SMMU_CB0 + 3 * 0x1000;
#define SMMU_DEFAULTS() do { \
        smmu_mem[0x20 / 4] = 5; smmu_mem[0x24 / 4] = 5; smmu_mem[0 / 4] = 0x00200626u; \
        smmu_mem[(GPU_SMMU_SMR + 12) / 4] = 0; smmu_mem[(GPU_SMMU_S2CR + 12) / 4] = GPU_SMMU_S2CR_FAULT; \
        smmu_mem[(GPU_SMMU_CBAR + 12) / 4] = 0; smmu_mem[(GPU_SMMU_CBA2R + 12) / 4] = 0; \
        for (unsigned o = 0; o < 0x1000; o += 4) smmu_mem[(cb + o) / 4] = 0; \
        last_ats = 0; } while (0)
        uint32_t before[GPU_SMMU_SIZE / 4];
        arc_reset(); mode = 8; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        SMMU_DEFAULTS();
        memcpy(before, smmu_mem, sizeof(before));
        arc_run(); x = &gpu_boot_inventory.power;
        assert(!x->ctx_error && x->ctx_requested && x->ctx_passed == 4 && x->ctx_restored);
        assert(alloc_calls == 1 && clean_calls == 1 && x->ctx_pa == 0x90000000ull);
        assert(x->ctx_ttbr == x->ctx_pa && x->ctx_pte3 == ((x->ctx_pa + 0x3000) | GPU_PTE_PAGE));
        assert(dma_rd64(fake_pa_base) == 0 && dma_rd64(fake_pa_base + 8) == ((x->ctx_pa + 0x1000) | 3));
        assert(dma_rd64(fake_pa_base + 0x1000 + 8 * 256) == ((x->ctx_pa + 0x2000) | 3));
        assert(dma_rd64(fake_pa_base + 0x2000) == x->ctx_pte3);
        assert((x->ctx_par[0] & 0x0000fffffffff000ull) == x->ctx_pa + 0x3000 && !(x->ctx_par[0] & 1));
        assert((x->ctx_par[1] & 0x0000fffffffff000ull) == x->ctx_pa + 0x3000 && (x->ctx_par[2] & 1) && (x->ctx_par[3] & 1));
        for (unsigned i = 0; i < GPU_SMMU_SIZE / 4; i++) {
            if (i >= cb / 4 && i < (cb + 0x1000) / 4) continue; /* ATOS/TLB scratch in CB3 only */
            assert(smmu_mem[i] == before[i]);
        }
        assert(smmu_mem[cb / 4] == 0 && smmu_rd64(cb + GPU_SMMU_CB_TTBR0) == 0 &&
               smmu_mem[(cb + GPU_SMMU_CB_TCR) / 4] == 0 && smmu_mem[(cb + GPU_SMMU_CB_MAIR0) / 4] == 0);
        assert(strstr(output, "SMMU ctx result: all translations as expected, restored"));
        output[0] = 0; sweet_gpu_replay(); assert(alloc_calls == 1 && strstr(output, "SMMU ctx ATOS va=0x60000000"));
        assert(x->ctx_nlog >= 18 && x->ctx_log_off[0] == GPU_SMMU_CBA2R + 12);
        for (unsigned i = 0; i < x->ctx_nlog; i++) assert(x->ctx_log_wrote[i] == x->ctx_log_got[i]);
        /* Hardware that keeps S2CR3/CBAR3: alternatives tried, mismatches reported. */
        arc_reset(); mode = 8; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        SMMU_DEFAULTS(); smmu_sticky = 1;
        arc_run(); x = &gpu_boot_inventory.power;
        assert(!x->ctx_error && x->ctx_passed == 4 && !x->ctx_restored);
        assert(x->ctx_final[0] == 0 && x->ctx_final[1] == 0x00020000u && x->ctx_final[2] == 0 &&
               x->ctx_final[3] == (2u << 16));
        assert(strstr(output, "MISMATCH") && strstr(output, "did not restore to the ABL default"));
        /* Pre-state not the ABL default (or unsuitable geometry): nothing is written or allocated. */
        for (unsigned bad = 0; bad < 8; bad++) {
            arc_reset(); mode = 8; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
            SMMU_DEFAULTS();
            switch (bad) {
            case 0: smmu_mem[(GPU_SMMU_SMR + 12) / 4] = 0x80000005u; break;
            case 1: smmu_mem[(GPU_SMMU_S2CR + 12) / 4] = 1; break;
            case 2: smmu_mem[(GPU_SMMU_CBAR + 12) / 4] = 1u << 16; break;
            case 3: smmu_mem[(GPU_SMMU_CBA2R + 12) / 4] = 1; break;
            case 4: smmu_mem[cb / 4] = 1; break;
            case 5: smmu_mem[0] |= 1u; break;           /* CLIENTPD */
            case 6: smmu_mem[0x24 / 4] = 3; break;      /* NUMCB too small */
            case 7: smmu_mem[0x20 / 4] = 3; break;      /* NUMSMRG too small */
            }
            memcpy(before, smmu_mem, sizeof(before));
            arc_run(); x = &gpu_boot_inventory.power;
            assert(x->ctx_requested && x->ctx_error && alloc_calls == 0 && x->ctx_stage == 0);
            assert(!memcmp(before, smmu_mem, sizeof(before)));
        }
        /* No memory: nothing written. */
        arc_reset(); mode = 8; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        SMMU_DEFAULTS(); fail_alloc = 1; memcpy(before, smmu_mem, sizeof(before));
        arc_run(); assert(gpu_boot_inventory.power.ctx_error && !memcmp(before, smmu_mem, sizeof(before)));
        /* Page outside the 36-bit output range: refused before any SMMU write. */
        arc_reset(); mode = 8; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        SMMU_DEFAULTS(); fake_pa_base = 1ull << 36; memcpy(before, smmu_mem, sizeof(before));
        arc_run(); assert(gpu_boot_inventory.power.ctx_error && !memcmp(before, smmu_mem, sizeof(before)));
        /* ATOS never finishes: reported, and the SMMU is still restored. */
        arc_reset(); mode = 8; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        SMMU_DEFAULTS(); ats_stuck = 1;
        arc_run(); x = &gpu_boot_inventory.power;
        assert(x->ctx_error && x->ctx_passed == 0 && x->ctx_restored && smmu_mem[(GPU_SMMU_SMR + 12) / 4] == 0);
        /* Modes 7 and below never allocate or write the SMMU. */
        arc_reset(); mode = 7; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        SMMU_DEFAULTS(); memcpy(before, smmu_mem, sizeof(before));
        arc_run(); assert(alloc_calls == 0 && !gpu_boot_inventory.power.ctx_requested &&
                          !memcmp(before, smmu_mem, sizeof(before)));
    }
    /* sweetgpu=9: RSC/PDC read-only inventory. */
    {
        uint32_t gb[GPU_GMU_SIZE / 4], pb[GPU_PDC_SIZE / 4], sb[GPU_PDC_SIZE / 4];
        arc_reset(); mode = 9; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        memcpy(pb, pdc_mem, sizeof(pb)); memcpy(sb, pdcseq_mem, sizeof(sb));
        arc_run(); x = &gpu_boot_inventory.power;
        assert(x->rsc_requested && x->rsc_done == GPU_RSC_READS && x->pdc_done == GPU_PDC_READS &&
               x->seq_done == GPU_PDC_SEQ_READS && pdc_maps == 1 && seq_maps == 1);
        assert(!memcmp(pb, pdc_mem, sizeof(pb)) && !memcmp(sb, pdcseq_mem, sizeof(sb))); /* no writes */
        /* Offsets: mainline dword indexes x4 from gmu+0x23000; handshake regs in the GMU block. */
        assert(gpu_rsc_regs[8].off == 0x23000 + 0x101 * 4 && gpu_rsc_regs[12].off == 0x24c1c &&
               gpu_rsc_regs[13].off == 0x24c20);
        assert(x->rsc_value[8] == gmu_mem[(0x23000 + 0x101 * 4) / 4]);
        assert(x->pdc_value[0] == pdc_mem[0x4500 / 4] && x->pdc_value[1] == pdc_mem[0x4520 / 4]);
        assert(x->seq_value[3] == pdcseq_mem[3]);
        assert(strstr(output, "RSC SEQ_BUSY_DRV0 +0x23404") && strstr(output, "PDC GPU_ENABLE_PDC +0x4500"));
        output[0] = 0; sweet_gpu_replay(); assert(pdc_maps == 1 && strstr(output, "PDC SEQ_MEM_4"));
        /* Mapping failures are reported, not fatal. */
        arc_reset(); mode = 9; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        fail_pdc_map = 1; arc_run(); x = &gpu_boot_inventory.power;
        assert(x->rsc_done == GPU_RSC_READS && !x->pdc_mapped && x->seq_done == GPU_PDC_SEQ_READS);
        assert(strstr(output, "(not mapped)"));
        arc_reset(); mode = 9; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        fail_seq_map = 1; arc_run(); assert(!gpu_boot_inventory.power.seq_mapped && gpu_boot_inventory.power.pdc_done == GPU_PDC_READS);
        /* Modes below 9 never map the PDC; no GMU access unless clocks came up. */
        arc_reset(); mode = 8; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1;
        arc_run(); assert(pdc_maps == 0 && seq_maps == 0 && !gpu_boot_inventory.power.rsc_requested);
        arc_reset(); mode = 9; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; gmu_mem[0x14000 / 4] = 1; clk_stuck = 2;
        memcpy(gb, gmu_mem, sizeof(gb)); arc_run();
        assert(pdc_maps == 0 && gmu_maps == 0 && !gpu_boot_inventory.power.rsc_requested);
    }
    /* sweetgpu=10: mainline rpmh_init writes with readback + RSC stop handshake. */
    {
#define RPMH_DEFAULTS() do { gmu_mem[0x14000 / 4] = 1; gmu_mem[0x24c1c / 4] = 0; \
        gmu_mem[(0x23000 + 0x101 * 4) / 4] = 0; gmu_mem[(0x23000 + 0x180 * 4) / 4] = 0; \
        gmu_mem[(0x23000 + 4 * 4) / 4] = 0; pdc_mem[0x4500 / 4] = 0; pdcseq_mem[0] = 0; } while (0)
        uint32_t gb[GPU_GMU_SIZE / 4], pb[GPU_PDC_SIZE / 4], sb[GPU_PDC_SIZE / 4];
        arc_reset(); mode = 10; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; RPMH_DEFAULTS();
        arc_run(); x = &gpu_boot_inventory.power;
        assert(x->init_requested && !x->init_error && x->init_nwrites == GPU_RPMH_INIT_COUNT &&
               x->init_bad == 0 && x->init_stop_done && x->init_done_writes);
        assert(GPU_RPMH_INIT_COUNT == 17 + 5 + 24 + 2 - 3 + 0 || GPU_RPMH_INIT_COUNT > 40);
        assert(pdc_mem[0x4500 / 4] == 0x80000001u && pdc_mem[0x4520 / 4] == 0);
        assert(pdc_mem[0x15d7 * 4 / 4] == 7 && pdc_mem[0x15e3] == 3 && pdc_mem[0x15df] == 2 && pdc_mem[0x157e] == 0x30090);
        assert(pdc_mem[0x1576] == 0x30010 && pdc_mem[0x157a] == 0x30000 && pdc_mem[0x1573] == 7);
        assert(pdcseq_mem[0] == 0xfebea1e1u && pdcseq_mem[4] == 0x002081fcu);
        assert(gmu_mem[(0x23000 + 0x180 * 4) / 4] == 0xa7a506a0u && gmu_mem[(0x23000 + 0x184 * 4) / 4] == 0x0020e8a8u);
        assert(gmu_mem[(0x23000 + 8 * 4) / 4] == 0x4520 && gmu_mem[(0x23000 + 0x12 * 4) / 4] == 0x80000000u);
        assert(gmu_mem[0x24c1c / 4] == 0); /* request dropped again */
        assert(strstr(output, "RPMH init result: all writes read back"));
        output[0] = 0; sweet_gpu_replay(); assert(strstr(output, "RPMH init writes=") && pdc_maps == 1);
        /* Unexpected pre-state: nothing written anywhere. */
        for (unsigned bad = 0; bad < 5; bad++) {
            arc_reset(); mode = 10; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; RPMH_DEFAULTS();
            if (bad == 0) pdc_mem[0x4500 / 4] = 1;
            if (bad == 1) pdcseq_mem[0] = 5;
            if (bad == 2) gmu_mem[(0x23000 + 0x180 * 4) / 4] = 9;
            if (bad == 3) gmu_mem[0x24c1c / 4] = 2;
            if (bad == 4) gmu_mem[(0x23000 + 0x101 * 4) / 4] = 1;
            memcpy(gb, gmu_mem, sizeof(gb)); memcpy(pb, pdc_mem, sizeof(pb)); memcpy(sb, pdcseq_mem, sizeof(sb));
            arc_run(); x = &gpu_boot_inventory.power;
            assert(x->init_requested && x->init_error && x->init_nwrites == 0);
            /* TCM (below 0xb000, firmware step) legitimately changes; the RSC/PDC area must not. */
            assert(!memcmp(gb + 0x23000 / 4, gmu_mem + 0x23000 / 4, sizeof(gb) - 0x23000) &&
                   !memcmp(pb, pdc_mem, sizeof(pb)) && !memcmp(sb, pdcseq_mem, sizeof(sb)));
        }
        /* PDC refuses writes: counted, handshake still attempted and reported. */
        arc_reset(); mode = 10; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; RPMH_DEFAULTS(); pdc_ro = 1;
        arc_run(); x = &gpu_boot_inventory.power;
        assert(x->init_bad > 20 && x->init_nwrites == GPU_RPMH_INIT_COUNT && x->init_first_bad_region == 2 &&
               x->init_error && strstr(output, "RPMH init first bad region="));
        assert(x->init_nbad_log == 16 && x->init_bad_region[0] == 2 && x->init_bad_off[0] == 0 &&
               x->init_bad_wrote[0] == 0xfebea1e1u && x->init_bad_got[0] == pdcseq_mem[0] &&
               strstr(output, "RPMH init bad region=2 off=+0x0 wrote=0xfebea1e1"));
        /* Pre-write table state is reported entry by entry and counts differences. */
        assert(x->tbl_done == GPU_RPMH_INIT_COUNT && strstr(output, "RPMH table pre-write:") &&
               strstr(output, "RPMH table pre-write region="));
        /* A single register that cannot be written is the only bad entry. */
        arc_reset(); mode = 10; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; RPMH_DEFAULTS();
        gmu_mem[(0x23000 + 0x0d * 4) / 4] = 0x82204514u; hw_ro_off = 0x23000 + 0x0d * 4;
        arc_run(); x = &gpu_boot_inventory.power;
        assert(x->init_bad == 1 && x->init_nbad_log == 1 && x->init_bad_off[0] == 0x23034 &&
               x->init_bad_got[0] == 0x82204514u && x->init_stop_done);
        hw_ro_off = 0;
        /* Table already programmed (persisted from an earlier boot): reported, not rewritten. */
        arc_reset(); mode = 10; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; RPMH_DEFAULTS();
        for (unsigned i = 0; i < GPU_RPMH_INIT_COUNT; i++) {
            uint32_t *w = gpu_rpmh_init[i].region == 0 ? &gmu_mem[gpu_rpmh_init[i].off / 4] :
                gpu_rpmh_init[i].region == 1 ? &pdc_mem[gpu_rpmh_init[i].off / 4] : &pdcseq_mem[gpu_rpmh_init[i].off / 4];
            *w = gpu_rpmh_init[i].value;
        }
        gmu_mem[0x24c1c / 4] = 0;
        arc_run(); x = &gpu_boot_inventory.power;
        assert(x->init_error && x->init_nwrites == 0 && strstr(output, "0 of 48 entries differ"));
        /* RSC never reports powered off: bounded, request dropped. */
        arc_reset(); mode = 10; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; RPMH_DEFAULTS(); rsc_stuck = 1;
        arc_run(); x = &gpu_boot_inventory.power;
        assert(!x->init_stop_done && x->init_error && gmu_mem[0x24c1c / 4] == 0);
        /* Mode 9 never writes the PDC/RSC. */
        arc_reset(); mode = 9; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; RPMH_DEFAULTS();
        memcpy(pb, pdc_mem, sizeof(pb)); arc_run();
        assert(!gpu_boot_inventory.power.init_requested && !memcmp(pb, pdc_mem, sizeof(pb)));
    }
    /* 0093: full memory layout, every refusal before SMMU writes, and rollback. */
    {
        const unsigned cb = GPU_SMMU_CB0 + 3 * 0x1000;
        struct gpu_buffer_probe *b;
        struct gpu_power_experiment *x;
        uint32_t before[GPU_SMMU_SIZE / 4], gb[GPU_GMU_SIZE / 4];
        buffer_defaults(); x = &gpu_boot_inventory.power;
        gpu_gmu_buffers((vm_offset_t)gmu_mem, (vm_offset_t)smmu_mem, x); b = &x->buf;
        assert(!b->error && b->stage == 3 && b->passed == 29 && b->checks == 29 && b->inactive && b->restored);
        assert(clean_calls == 1 && clean_bytes == 0x10000 && alloc_calls == 1);
        assert(b->va[0] == 0x60000000 && b->va[25] == 0x6000cfff && b->va[26] == 0x5ffff000 &&
               b->va[27] == 0x6000d000 && b->va[28] == 0x20000000);
        assert(b->nwrites == 20 && b->wrote[4] == fake_pa_base && b->got[9] == 0x80000005u);
        for (unsigned i = 0; i < 13; i++)
            assert(*(uint64_t *)(dma_block + 0x2000 + 8*i) == ((fake_pa_base+0x3000+0x1000*i) | GPU_PTE_PAGE));
        assert(*(uint64_t *)(dma_block + 0x2000 + 13*8) == 0);
        /* One independent mutation for every term of the precondition. */
        for (unsigned bad = 0; bad < 33; bad++) {
            buffer_defaults(); x = &gpu_boot_inventory.power;
            switch (bad) {
            case 0: gmu_mem[0x14000/4] = 0; break;
            case 1: gmu_mem[0x14068/4] = 1; break;
            case 2: x->fw_checked--; break;
            case 3: x->fw_written--; break;
            case 4: x->fw_size--; break;
            case 5: x->fw_bad = 1; break;
            case 6: x->fw_error = "firmware test failure"; break;
            case 7: x->smmu_gr0_done--; break;
            case 8: x->smmu_gr0[0] ^= 1; break;
            case 9: x->smmu_gr0[4] ^= 1; break;
            case 10: x->smmu_gr0[5] ^= 1; break;
            case 11: x->smmu_gr0[6] ^= 1; break;
            case 12: x->smmu_nsmr = 4; break;
            case 13: x->smmu_ncb = 3; break;
            case 14: smmu_mem[(GPU_SMMU_SMR+12)/4] = 5; break;
            case 15: smmu_mem[GPU_SMMU_SMR/4] = 0x80000005; break;
            case 16: smmu_mem[(GPU_SMMU_SMR+4)/4] = 0x80000009; break;
            case 17: smmu_mem[(GPU_SMMU_S2CR+12)/4] = 4; break;
            case 18: smmu_mem[(GPU_SMMU_CBAR+12)/4] = 0x20000; break;
            case 19: smmu_mem[(GPU_SMMU_CBA2R+12)/4] = 1; break;
            case 20: smmu_mem[(cb+GPU_SMMU_CB_TTBR0)/4] = 1; break;
            case 21: smmu_mem[cb/4] = 1; break;
            case 22: smmu_mem[(cb+GPU_SMMU_CB_TCR2)/4] = 1; break;
            case 23: smmu_mem[(cb+GPU_SMMU_CB_TCR)/4] = 1; break;
            case 24: smmu_mem[(cb+GPU_SMMU_CB_MAIR0)/4] = 1; break;
            case 25: smmu_mem[(cb+GPU_SMMU_CB_MAIR1)/4] = 1; break;
            case 26: fail_alloc = 1; break;
            case 27: alloc_null = 1; break;
            case 28: alloc_unaligned = 1; break;
            case 29: fake_pa_base = 0; break;
            case 30: fake_pa_base = 1ull << 36; break;
            case 31: fake_pa_base = (1ull << 36) - 0x4000; break;
            case 32: phys_discontig = 1; break;
            }
            memcpy(before, smmu_mem, sizeof(before)); memcpy(gb, gmu_mem, sizeof(gb));
            gpu_gmu_buffers((vm_offset_t)gmu_mem, (vm_offset_t)smmu_mem, x); b = &x->buf;
            assert(b->requested && b->error && b->stage == 0 && b->nwrites == 0 && smmu_write_calls == 0);
            assert(!memcmp(before, smmu_mem, sizeof(before)) && !memcmp(gb, gmu_mem, sizeof(gb)));
            assert(!clean_calls && !b->checks);
        }
        /* Every group must be inactive, including invalid nonzero SMRs. */
        for (unsigned i = 0; i < 5; i++) {
            buffer_defaults(); x = &gpu_boot_inventory.power;
            smmu_mem[GPU_SMMU_SMR/4 + i] = 1;
            gpu_gmu_buffers((vm_offset_t)gmu_mem, (vm_offset_t)smmu_mem, x);
            assert(x->buf.error && !smmu_write_calls && !alloc_calls);
        }
        /* Both measured inert incoming encodings, and refused ABL restores. */
        for (unsigned prior = 0; prior < 3; prior++) {
            buffer_defaults(); x = &gpu_boot_inventory.power;
            if (prior == 1) { smmu_mem[(GPU_SMMU_S2CR+12)/4] = 3; smmu_mem[(GPU_SMMU_CBAR+12)/4] = 0x10000; }
            if (prior == 2) smmu_sticky = 1;
            gpu_gmu_buffers((vm_offset_t)gmu_mem, (vm_offset_t)smmu_mem, x); b = &x->buf;
            assert(!b->error && b->passed == 29 && b->inactive && b->restored == (prior != 2));
        }
        /* Any programming mismatch stops before ATOS and rolls back. */
        const unsigned refuse[] = {GPU_SMMU_CBA2R+12, GPU_SMMU_CBAR+12,
            cb+GPU_SMMU_CB_TCR2, cb+GPU_SMMU_CB_TCR, cb+GPU_SMMU_CB_TTBR0,
            cb+GPU_SMMU_CB_MAIR0, cb+GPU_SMMU_CB_SCTLR, GPU_SMMU_S2CR+12, GPU_SMMU_SMR+12};
        for (unsigned i = 0; i < sizeof(refuse)/sizeof(refuse[0]); i++) {
            buffer_defaults(); x = &gpu_boot_inventory.power; refuse_smmu_off = refuse[i];
            gpu_gmu_buffers((vm_offset_t)gmu_mem, (vm_offset_t)smmu_mem, x); b = &x->buf;
            assert(b->error && !b->checks && b->inactive && b->restored && gmu_mem[0x14000/4] == 1);
        }
        for (unsigned failure = 0; failure < 4; failure++) {
            buffer_defaults(); x = &gpu_boot_inventory.power;
            if (failure == 0) ats_stuck = 1;
            if (failure == 1) tlb_stuck = 1;
            if (failure == 2) bad_atos = 1;
            if (failure == 3) bad_atos = 2;
            gpu_gmu_buffers((vm_offset_t)gmu_mem, (vm_offset_t)smmu_mem, x); b = &x->buf;
            assert(b->error && b->passed < 29 && !smmu_mem[(GPU_SMMU_SMR+12)/4] && !smmu_mem[cb/4]);
            assert(b->inactive == (failure != 1));
            if (failure == 1) assert(b->stage == 1); /* Never enabled before TLB sync. */
        }
        /* Full mode-11 path, default-off isolation and cached replay. */
        buffer_defaults(); mode = 11;
        arc_run(); x = &gpu_boot_inventory.power; b = &x->buf;
        assert(b->passed == 29 && b->inactive && !x->ctx_requested && x->clk_restored);
        assert(strstr(output, "buffers final SMR/S2CR/SCTLR/CBAR="));
        unsigned writes = smmu_write_calls, allocations = alloc_calls;
        sweet_gpu_replay(); assert(smmu_write_calls == (int)writes && alloc_calls == (int)allocations);
        buffer_defaults(); mode = 10; arc_run(); assert(!gpu_boot_inventory.power.buf.requested);
        puts("PASS: GMU buffers 29 ATOS checks, 38 refusal cases, readback/timeout/mapping failures, rollback and replay");
    }

    /* 0094: read-only pre-boot inventory, including every refusal and replay. */
    {
        struct gpu_power_experiment *x;
        uint32_t before[GPU_GMU_SIZE/4], sb[GPU_SMMU_SIZE/4];
        buffer_defaults(); x = &gpu_boot_inventory.power;
        x->buf.requested = x->buf.inactive = 1; x->buf.stage = 3;
        x->buf.passed = x->buf.checks = 29;
        assert(GPU_PREBOOT_READS == 29);
        const uint32_t offsets[] = {0x14730,0x24c1c,0x24c20,0x23404,0x14000,
            0x14004,0x14070,0x14068,0xafe0,0x14614,0x14610,0x24c44,0x140b4,
            0x14608,0x14400,0x14404,0x1303c,0x13000,0x13004,0x14300,0x14304,
            0x14308,0x143a0,0x14714,0x14718,0x1472c,0x24c14,0x14618,0x14600};
        for (unsigned i = 0; i < GPU_PREBOOT_READS; i++) {
            assert(gpu_preboot_regs[i].off == offsets[i] && !(offsets[i] & 3) && offsets[i] < GPU_GMU_SIZE);
            for (unsigned j = 0; j < i; j++) assert(offsets[i] != offsets[j]);
            gmu_mem[offsets[i]/4] = 0xa0a00000u+i;
        }
        gmu_mem[0x14000/4] = 1; gmu_mem[0x14068/4] = 0;
        memcpy(before,gmu_mem,sizeof(before)); memcpy(sb,smmu_mem,sizeof(sb));
        gpu_gmu_preboot_read((vm_offset_t)gmu_mem, x);
        assert(x->preboot_requested && x->preboot_done == 29 && !x->preboot_error && !all_mmio_writes);
        for (unsigned i = 0; i < GPU_PREBOOT_READS; i++) assert(x->preboot_value[i] == before[offsets[i]/4]);
        assert(!memcmp(before,gmu_mem,sizeof(before)) && !memcmp(sb,smmu_mem,sizeof(sb)));
        x->requested = x->clk_requested = 1;
        gpu_power_log(x); assert(strstr(output, "pre-boot GMU read=29/29 result: read-only dump complete"));
        for (unsigned bad = 0; bad < 8; bad++) {
            buffer_defaults(); x = &gpu_boot_inventory.power;
            x->buf.requested = x->buf.inactive = 1; x->buf.stage = 3;
            x->buf.passed = x->buf.checks = 29;
            if (bad == 0) x->buf.requested = 0;
            if (bad == 1) x->buf.error = "test error";
            if (bad == 2) x->buf.stage = 2;
            if (bad == 3) x->buf.passed = 28;
            if (bad == 4) x->buf.checks = 28;
            if (bad == 5) x->buf.inactive = 0;
            if (bad == 6) gmu_mem[0x14000/4] = 0;
            if (bad == 7) gmu_mem[0x14068/4] = 1;
            memcpy(before,gmu_mem,sizeof(before)); memcpy(sb,smmu_mem,sizeof(sb));
            gpu_gmu_preboot_read((vm_offset_t)gmu_mem, x);
            assert(x->preboot_requested && x->preboot_done == 0 && x->preboot_error && !all_mmio_writes);
            assert(!memcmp(before,gmu_mem,sizeof(before)) && !memcmp(sb,smmu_mem,sizeof(sb)));
        }
        /* The observed dirty saved CBAR promotion must be normalized for narrow diagnostics. */
        buffer_defaults(); x = &gpu_boot_inventory.power;
        assert(gpu_buffer_set((vm_offset_t)smmu_mem, &x->buf, GPU_SMMU_CBAR+12, 0xfffffe8f00000000ull, 0));
        assert(x->buf.wrote[0] == 0 && x->buf.got[0] == 0 && smmu_mem[(GPU_SMMU_CBAR+12)/4] == 0);
        buffer_defaults(); mode = 12; arc_run(); x = &gpu_boot_inventory.power;
        assert(x->preboot_done == 29 && !x->preboot_error && x->buf.passed == 29 && x->buf.inactive && x->clk_restored);
        assert(gmu_mem[0x14000/4] == 1 && gmu_mem[0x14004/4] == 0 && gmu_mem[0x14730/4] == 0);
        assert(strstr(output, "pre-boot GMU DTCM_FW_VERSION +0xafe0 ="));
        int writes = all_mmio_writes, allocations = alloc_calls;
        sweet_gpu_replay(); assert(all_mmio_writes == writes && alloc_calls == allocations);
        buffer_defaults(); mode = 11; arc_run(); assert(!gpu_boot_inventory.power.preboot_requested);
        buffer_defaults(); mode = 12; fail_alloc = 1; arc_run();
        assert(gpu_boot_inventory.power.preboot_requested && !gpu_boot_inventory.power.preboot_done);
        buffer_defaults(); mode = 12; fail_gmu_map = 1; arc_run();
        assert(!gpu_boot_inventory.power.preboot_requested);
        buffer_defaults(); mode = 12; fail_smmu_map = 1; arc_run();
        assert(!gpu_boot_inventory.power.preboot_requested);
        puts("PASS: 29 pre-boot registers, 8 refusal cases, read-only isolation, normalization and replay");
    }

    /* 0095: bounded RSC wake/stop before any firmware execution. */
    {
        struct gpu_power_experiment *x;
        struct gpu_rsc_wake *w;
        uint32_t before[GPU_GMU_SIZE/4];
        wake_defaults(); x = &gpu_boot_inventory.power;
        memcpy(before,gmu_mem,sizeof(before));
        gpu_rsc_wake_run((vm_offset_t)gmu_mem,(vm_offset_t)cc,x); w = &x->wake;
        assert(!w->error && w->started && w->ack_done && w->busy_done && w->stop_attempted && w->stop_done);
        assert(w->snapshots == 7 && w->controls_restored && w->state_restored && w->ack_polls == 2 && w->busy_polls == 1 && w->stop_polls == 2);
        const uint32_t off[] = {0x14730,0x24c1c,0x24c1c,0x24c1c,0x24c1c,0x14730};
        const uint32_t val[] = {1,2,0,1,0,0};
        assert(wake_trace_n == 6 && !memcmp(off,wake_trace_off,sizeof(off)) && !memcmp(val,wake_trace_val,sizeof(val)));
        assert(!memcmp(before,gmu_mem,sizeof(before)));
        /* Every metadata gate independently refuses before any MMIO store. */
        for (unsigned bad = 0; bad < 11; bad++) {
            wake_defaults(); x = &gpu_boot_inventory.power;
            if (bad == 0) x->preboot_error = "test error";
            if (bad == 1) x->preboot_done--;
            if (bad == 2) x->buf.inactive = 0;
            if (bad == 3) x->buf.error = "test error";
            if (bad == 4) x->buf.passed--;
            if (bad == 5) x->init_requested = 0;
            if (bad == 6) x->init_done_writes = 0;
            if (bad == 7) x->init_nwrites--;
            if (bad == 8) x->init_stop_done = 0;
            if (bad == 9) x->init_bad--;
            if (bad == 10) x->init_nbad_log--;
            memcpy(before,gmu_mem,sizeof(before));
            gpu_rsc_wake_run((vm_offset_t)gmu_mem,(vm_offset_t)cc,x);
            assert(x->wake.error && !x->wake.started && !all_mmio_writes && !wake_trace_n && !memcmp(before,gmu_mem,sizeof(before)));
        }
        /* No generic mismatch mask: every field of each of the nine signatures matters. */
        for (unsigned i = 0; i < 9; i++) for (unsigned field = 0; field < 4; field++) {
            wake_defaults(); x = &gpu_boot_inventory.power;
            if (field == 0) x->init_bad_region[i] ^= 1;
            if (field == 1) x->init_bad_off[i] ^= 4;
            if (field == 2) x->init_bad_wrote[i] ^= 1;
            if (field == 3) x->init_bad_got[i] ^= 1;
            gpu_rsc_wake_run((vm_offset_t)gmu_mem,(vm_offset_t)cc,x);
            assert(x->wake.error && !all_mmio_writes && !wake_trace_n);
        }
        for (unsigned bad = 0; bad < 10; bad++) {
            wake_defaults(); x = &gpu_boot_inventory.power;
            if (bad < 6) gmu_mem[gpu_wake_off[bad]/4] ^= 4;
            else if (bad == 6) gmu_mem[0x14068/4] = 1;
            else if (bad == 7) cc[GPU_GX_GDSCR/4] ^= GPU_DOMAIN_ON;
            else if (bad == 8) cc[GPU_GX_GDSCR/4] = ~0u;
            else cc[GPU_GX_GDSCR/4] &= ~GPU_GDSC_SW_COLLAPSE;
            memcpy(before,gmu_mem,sizeof(before));
            gpu_rsc_wake_run((vm_offset_t)gmu_mem,(vm_offset_t)cc,x);
            assert(x->wake.error && !all_mmio_writes && !memcmp(before,gmu_mem,sizeof(before)));
        }
        /* Every failed handshake is bounded; clear REQ and restore retention on all paths. */
        for (unsigned fail = 0; fail < 6; fail++) {
            wake_defaults(); x = &gpu_boot_inventory.power;
            if (fail == 0) wake_ack_stuck = 1;
            if (fail == 1) wake_busy_stuck = 1;
            if (fail == 2) wake_stop_stuck = 1;
            if (fail == 3) retention_stuck = 1;
            if (fail == 4) retention_restore_stuck = 1;
            if (fail == 5) wake_gx_on = 1;
            gpu_rsc_wake_run((vm_offset_t)gmu_mem,(vm_offset_t)cc,x); w = &x->wake;
            assert(w->error && gmu_mem[0x24c1c/4] == 0 && gmu_mem[0x14000/4] == 1);
            assert(gmu_mem[0x14730/4] == (fail == 4 ? 1u : 0u));
            assert(w->ack_polls <= 100 && w->busy_polls <= 100 && w->stop_polls <= 100);
            if (fail == 0) assert(!w->ack_done && w->ack_polls == 100 && !w->busy_polls && w->stop_done);
            if (fail == 1) assert(w->ack_done && !w->busy_done && w->busy_polls == 100 && w->stop_done);
            if (fail == 2) assert(w->ack_done && w->busy_done && !w->stop_done && w->stop_polls == 100 && !w->state_restored);
            if (fail == 3) assert(!w->started && !w->stop_attempted && wake_trace_n == 2 && w->controls_restored && w->snapshots == 5);
            if (fail == 4) assert(w->ack_done && w->busy_done && w->stop_done && !w->controls_restored);
            if (fail == 5) assert(w->stop_done && w->controls_restored && (w->gx[1] & GPU_DOMAIN_ON));
        }
        /* Full source path models the exact known readbacks, plus lower-mode and replay isolation. */
        wake_defaults(); gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = gmu_mem[0x23010/4] = 0;
        arc_run(); x = &gpu_boot_inventory.power; w = &x->wake;
        assert(!w->error && w->state_restored && x->buf.inactive && x->clk_restored && gmu_mem[0x14000/4] == 1);
        assert(strstr(output,"wake/stop complete; CM3 stayed in reset"));
        int writes = all_mmio_writes; sweet_gpu_replay(); assert(writes == all_mmio_writes);
        wake_defaults(); mode = 12; gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = 0;
        arc_run(); assert(!gpu_boot_inventory.power.wake.requested && !wake_seen);
        puts("PASS: RSC wake/stop, 57 zero-write refusal cases, bounded failures and reset preservation");
    }

    /* 0096: IRQ/fence preflight is read-only, every gate independently refused. */
    {
        struct gpu_power_experiment *x;
        uint32_t before[GPU_GMU_SIZE/4], sb[GPU_SMMU_SIZE/4];
        const uint32_t off[] = {0x24c18,0x1464c,0x14648,0x24c14,0x24c40,0x143b0};
        for (unsigned bad = 0; bad <= 13; bad++) {
            wake_defaults(); x = &gpu_boot_inventory.power;
            x->wake.ack_done = x->wake.busy_done = x->wake.stop_done = 1;
            x->wake.controls_restored = x->wake.state_restored = 1;
            for (unsigned i = 0; i < 6; i++) {
                assert(gpu_irq_preflight_regs[i].off == off[i] && off[i] < GPU_GMU_SIZE && !(off[i] & 3));
                gmu_mem[off[i]/4] = 0x9a000000u+i;
            }
            /* All-ones is a legitimate interrupt mask; preserve, never "fix" it. */
            gmu_mem[off[0]/4] = ~0u;
            switch (bad) {
            case 0: break;
            case 1: x->wake.error = "test error"; break;
            case 2: x->wake.ack_done = 0; break;
            case 3: x->wake.busy_done = 0; break;
            case 4: x->wake.stop_done = 0; break;
            case 5: x->wake.controls_restored = 0; break;
            case 6: x->wake.state_restored = 0; break;
            case 7: x->preboot_error = "test error"; break;
            case 8: x->preboot_done--; break;
            case 9: x->buf.error = "test error"; break;
            case 10: x->buf.inactive = 0; break;
            case 11: x->buf.passed--; break;
            case 12: gmu_mem[0x14000/4] = 0; break;
            case 13: gmu_mem[0x14068/4] = 1; break;
            }
            memcpy(before,gmu_mem,sizeof(before)); memcpy(sb,smmu_mem,sizeof(sb));
            gpu_gmu_irq_preflight((vm_offset_t)gmu_mem,x);
            assert(x->irq_preflight_requested && !all_mmio_writes);
            assert(!memcmp(before,gmu_mem,sizeof(before)) && !memcmp(sb,smmu_mem,sizeof(sb)));
            if (bad) assert(x->irq_preflight_error && !x->irq_preflight_done);
            else {
                assert(!x->irq_preflight_error && x->irq_preflight_done == 6);
                for (unsigned i = 0; i < 6; i++) assert(x->irq_preflight_value[i] == before[off[i]/4]);
            }
        }
        wake_defaults(); mode = 14; gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = gmu_mem[0x23010/4] = 0;
        arc_run(); x = &gpu_boot_inventory.power;
        assert(x->irq_preflight_done == 6 && !x->irq_preflight_error && x->clk_restored && x->buf.inactive);
        assert(gmu_mem[0x14000/4] == 1 && strstr(output,"masks/fence unchanged; CM3 held reset"));
        int writes = all_mmio_writes; sweet_gpu_replay(); assert(writes == all_mmio_writes);
        wake_defaults(); mode = 13; gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = 0;
        arc_run(); assert(!gpu_boot_inventory.power.irq_preflight_requested);
        wake_defaults(); mode = 14; gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = 0; wake_ack_stuck = 1;
        arc_run(); assert(gpu_boot_inventory.power.irq_preflight_requested && !gpu_boot_inventory.power.irq_preflight_done);
        puts("PASS: six IRQ/fence reads, 13 zero-write refusals, mode isolation, reset and replay");
    }

    /* 0097: exact four writes, independent refusal gates, partial-write cleanup. */
    {
        struct gpu_power_experiment *x;
        struct gpu_irq_mask_probe *m;
        uint32_t before[GPU_GMU_SIZE/4], sb[GPU_SMMU_SIZE/4];
        const unsigned off[] = {0x24c18,0x1464c,0x14648,0x24c14,0x24c40,0x143b0};
        for (unsigned bad = 0; bad <= 20; bad++) {
            irq_defaults(); x = &gpu_boot_inventory.power;
            if (bad == 1) x->irq_preflight_error = "test error";
            if (bad == 2) x->irq_preflight_done--;
            if (bad >= 3 && bad <= 8) x->irq_preflight_value[bad-3] ^= 1;
            if (bad >= 9 && bad <= 14) gmu_mem[off[bad-9]/4] ^= 1;
            if (bad == 15) gmu_mem[0x14000/4] = 0;
            if (bad == 16) gmu_mem[0x14068/4] = 1;
            if (bad == 17) gmu_mem[0x14070/4] = 1;
            if (bad == 18) cc[GPU_GX_GDSCR/4] = ~0u;
            if (bad == 19) cc[GPU_GX_GDSCR/4] |= GPU_DOMAIN_ON;
            if (bad == 20) cc[GPU_GX_GDSCR/4] &= ~GPU_GDSC_SW_COLLAPSE;
            memcpy(before,gmu_mem,sizeof(before)); memcpy(sb,smmu_mem,sizeof(sb));
            gpu_gmu_irq_mask_test((vm_offset_t)gmu_mem,(vm_offset_t)cc,x); m=&x->irq_mask;
            assert(m->requested && !memcmp(before,gmu_mem,sizeof(before)) && !memcmp(sb,smmu_mem,sizeof(sb)));
            if (bad) assert(m->error && !m->attempted && !all_mmio_writes && !irq_trace_n);
            else {
                assert(!m->error && m->attempted == 2 && m->masked == 2 && m->restored && !m->quarantined);
                assert(irq_trace_n == 4 && all_mmio_writes == 4 && m->nwrites == 4);
                const unsigned wo[] = {0x24c18,0x1464c,0x1464c,0x24c18};
                for (unsigned i = 0; i < 4; i++) {
                    assert(irq_trace_off[i] == wo[i] && irq_trace_value[i] == (i < 2 ? ~0u : 0));
                    assert(m->off[i] == wo[i] && m->wrote[i] == irq_trace_value[i] && m->got[i] == (i == 0 ? 0x3fu : m->wrote[i]));
                }
                assert(m->masked_value[0] == 0x3fu && m->masked_value[1] == ~0u);
                assert(m->reset == 1 && !m->busy && !m->init && m->gx_before == m->gx_final);
            }
        }
        /* Each write can fail, including either restore; no later mask/start on failure. */
        for (unsigned fail = 1; fail <= 4; fail++) {
            irq_defaults(); x=&gpu_boot_inventory.power; irq_fail_write = fail;
            gpu_gmu_irq_mask_test((vm_offset_t)gmu_mem,(vm_offset_t)cc,x); m=&x->irq_mask;
            assert(m->error && gmu_mem[0x14000/4] == 1 && !m->quarantined);
            if (fail <= 2) {
                assert(m->restored && m->masked == fail-1 && m->attempted == fail && irq_trace_n == 2*fail);
                assert(!gmu_mem[0x24c18/4] && !gmu_mem[0x1464c/4]);
            } else {
                assert(!m->restored && m->masked == 2 && irq_trace_n == 4);
                assert(gmu_mem[(fail == 3 ? 0x1464c : 0x24c18)/4] == (fail == 3 ? ~0u : 0x3fu));
            }
        }
        /* Pending status/reset/idle changes forbid unmasking; preserve evidence. */
        for (unsigned change = 1; change <= 8; change++) {
            irq_defaults(); x=&gpu_boot_inventory.power; irq_change = change;
            gpu_gmu_irq_mask_test((vm_offset_t)gmu_mem,(vm_offset_t)cc,x); m=&x->irq_mask;
            assert(m->error && !m->restored && irq_trace_n == 4);
            if (change <= 5) {
                assert(m->quarantined && gmu_mem[0x24c18/4] == 0x3fu && gmu_mem[0x1464c/4] == ~0u);
                for (unsigned i = 0; i < 4; i++) assert(irq_trace_value[i] == ~0u);
            } else assert(!m->quarantined && !gmu_mem[0x24c18/4] && !gmu_mem[0x1464c/4]);
        }
        /* 0098: only the measured AO tuple is accepted; no ignored-bit mask. */
        for (unsigned bad = 0; bad < 9; bad++) {
            irq_defaults(); x=&gpu_boot_inventory.power;
            irq_ao_readback = bad < 6 ? 0x3fu & ~(1u << bad) : bad == 6 ? 0x7fu : bad == 7 ? 0x8000003fu : ~0u;
            gpu_gmu_irq_mask_test((vm_offset_t)gmu_mem,(vm_offset_t)cc,x); m=&x->irq_mask;
            assert(m->error && m->attempted == 1 && !m->masked && m->restored && irq_trace_n == 2);
            assert(!gmu_mem[0x24c18/4] && !gmu_mem[0x1464c/4] && gmu_mem[0x14000/4] == 1);
        }
        /* The same 0x3f readback is NOT accepted for HFI; reject every missing bit. */
        for (unsigned bad = 0; bad <= 32; bad++) {
            irq_defaults(); x=&gpu_boot_inventory.power;
            irq_hfi_readback = bad < 32 ? ~(1u << bad) : 0x3fu;
            gpu_gmu_irq_mask_test((vm_offset_t)gmu_mem,(vm_offset_t)cc,x); m=&x->irq_mask;
            assert(m->error && m->attempted == 2 && m->masked == 1 && m->restored && irq_trace_n == 4);
            assert(!gmu_mem[0x24c18/4] && !gmu_mem[0x1464c/4] && gmu_mem[0x14000/4] == 1);
        }
        /* Full chain, mode isolation and cached replay never redo writes. */
        irq_defaults(); gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = gmu_mem[0x23010/4] = 0;
        arc_run(); x=&gpu_boot_inventory.power; m=&x->irq_mask;
        assert(!m->error && m->masked == 2 && m->restored && irq_trace_n == 4);
        assert(x->irq_preflight_done == 6 && !x->irq_preflight_error && x->wake.state_restored && x->buf.inactive && x->clk_restored);
        assert(gmu_mem[0x14000/4] == 1 && strstr(output,"both sources masked and restored; CM3 stayed reset"));
        int writes = all_mmio_writes; sweet_gpu_replay(); assert(writes == all_mmio_writes);
        irq_defaults(); mode = 14; gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = gmu_mem[0x23010/4] = 0;
        arc_run(); assert(!gpu_boot_inventory.power.irq_mask.requested && !irq_trace_n);
        irq_defaults(); gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = gmu_mem[0x23010/4] = 0; wake_ack_stuck = 1;
        arc_run(); assert(gpu_boot_inventory.power.irq_mask.error && !irq_trace_n);
        puts("PASS: interrupt mask/restore, exact AO 0x3f tuple and 42 rejected alternatives, 20 zero-write refusals, all write failures, quarantine, mode and replay");
    }

    /* 0099: first-start CM3 release, bounded FW_INIT_RESULT poll and safe rollback */
    {
        struct gpu_power_experiment *x;
        struct gpu_first_start *s;
        uint32_t before[GPU_GMU_SIZE/4], sb[GPU_SMMU_SIZE/4];

        for (unsigned bad = 0; bad <= 9; bad++) {
            start_defaults(); x = &gpu_boot_inventory.power;
            if (bad == 1) x->irq_mask.error = "test error";
            if (bad == 2) x->irq_mask.attempted = 1;
            if (bad == 3) x->irq_mask.masked = 1;
            if (bad == 4) x->irq_mask.restored = 0;
            if (bad == 5) x->buf.error = "test error";
            if (bad == 6) x->buf.inactive = 0;
            if (bad == 7) gmu_mem[0x14000/4] = 0;
            if (bad == 8) gmu_mem[0x14068/4] = 1;
            if (bad == 9) gmu_mem[0x14070/4] = 1;
            memcpy(before, gmu_mem, sizeof(before)); memcpy(sb, smmu_mem, sizeof(sb));
            gpu_gmu_first_start((vm_offset_t)gmu_mem, (vm_offset_t)smmu_mem, (vm_offset_t)cc, x); s = &x->start;
            assert(s->requested);
            if (bad) {
                assert(s->error && !s->started && !memcmp(before, gmu_mem, sizeof(before)) && !memcmp(sb, smmu_mem, sizeof(sb)));
            } else {
                assert(!s->error && s->started && s->done && s->restored && !s->quarantined);
                assert(s->polls == 1 && s->init_result == 0xbabeface);
                assert(s->reset_after == 1 && gmu_mem[0x14000/4] == 1);
                assert(smmu_mem[0x00] == 0x00200626);
                assert(!gmu_mem[0x24c18/4] && !gmu_mem[0x1464c/4]);
            }
        }
        /* Test timeout (firmware never signals ready) */
        start_defaults(); x = &gpu_boot_inventory.power;
        start_model_timeout = 1;
        gpu_gmu_first_start((vm_offset_t)gmu_mem, (vm_offset_t)smmu_mem, (vm_offset_t)cc, x); s = &x->start;
        assert(s->started && !s->done && s->polls == 100);
        assert(s->restored && !s->quarantined && gmu_mem[0x14000/4] == 1);

        /* Test quarantine (reset refusal) */
        start_defaults(); x = &gpu_boot_inventory.power;
        start_fail_reset = 1;
        gpu_gmu_first_start((vm_offset_t)gmu_mem, (vm_offset_t)smmu_mem, (vm_offset_t)cc, x); s = &x->start;
        assert(s->started && s->quarantined && !s->restored && s->error);

        /* Full chain mode 16 */
        start_defaults(); gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = gmu_mem[0x23010/4] = 0;
        arc_run(); x = &gpu_boot_inventory.power; s = &x->start;
        assert(!s->error && s->done && s->restored && gmu_mem[0x14000/4] == 1);
        int writes = all_mmio_writes; sweet_gpu_replay(); assert(writes == all_mmio_writes);
        start_defaults(); mode = 15; gmu_mem[0x24c20/4] = gmu_mem[0x23404/4] = gmu_mem[0x23010/4] = 0;
        arc_run(); assert(!gpu_boot_inventory.power.start.requested);
        puts("PASS: first-start CM3 release, SMMU containment, bounded poll, reset preservation and rollback");
    }

    /* Mode 3 never runs the clock stage. */
    arc_reset(); mode = 3; cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; arc_run();
    assert(!gpu_boot_inventory.power.clk_requested);
    assert(cc[GPU_CC_CX_GMU / 4] == 0x80004220u && cc[GPU_GMU_RCG_CFG / 4] == 0x100u);
    /* Mode 2 never reaches the experiment. */
    arc_reset(); cc[GPU_CX_GDSCR / 4] = GPU_CX_IDLE_GDSCR; arc_run();
    assert(!gpu_boot_inventory.power.requested && vote_count == 0 && delay_calls == 0);
    puts("PASS: 14 clock/cache cases, 30 ARC cases + 512 mutations, 61 CX experiment cases");
    return 0;
}
'''


if __name__ == '__main__':
    unittest.main()
