#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr 22 23:27:15 2018
# Process ID: 9356
# Current directory: J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8992 J:\PROGRAMY\Vivado_projekty\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/vivado.log
# Journal file: J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'J:/VIVADOwindowsik/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 776.699 ; gain = 73.441
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_ip_repo J:/PROGRAMY/Vivado_projekty/vp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'j:/PROGRAMY/Vivado_projekty/vp'.
create_ip -name vp -vendor xilinx.com -library user -version 1.0 -module_name vp_0 -dir j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip
generate_target {instantiation_template} [get_files j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vp_0'...
generate_target all [get_files  j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vp_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vp_0'...
catch { config_ip_cache -export [get_ips -all vp_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vp_0, cache-ID = 0eed2cfb06fd0b2b; cache size = 1.279 MB.
export_ip_user_files -of_objects [get_files j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp_0.xci'
export_simulation -of_objects [get_files j:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp_0.xci] -directory J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'J:/VIVADOwindowsik/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/ip/LUT/sim/LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/sim/vp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_0
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: J:/VIVADOwindowsik/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dd2c1e7566934e1ab2d5685b211c22f3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.vp_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Apr 22 23:43:59 2018. For additional details about this file, please refer to the WebTalk help file at J:/VIVADOwindowsik/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 50.859 ; gain = 1.336
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 22 23:43:59 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 855.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 868.609 ; gain = 12.945
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 868.609 ; gain = 13.426
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 869.129 ; gain = 0.520
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'J:/VIVADOwindowsik/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: J:/VIVADOwindowsik/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dd2c1e7566934e1ab2d5685b211c22f3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 873.410 ; gain = 4.281
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'J:/VIVADOwindowsik/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/ip/LUT/sim/LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/sim/vp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_0
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: J:/VIVADOwindowsik/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dd2c1e7566934e1ab2d5685b211c22f3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.vp_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 888.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 888.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'J:/VIVADOwindowsik/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/ip/LUT/sim/LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/sim/vp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_0
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: J:/VIVADOwindowsik/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dd2c1e7566934e1ab2d5685b211c22f3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.vp_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 890.566 ; gain = 1.238
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'J:/VIVADOwindowsik/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/ip/LUT/sim/LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/sim/vp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_0
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: J:/VIVADOwindowsik/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dd2c1e7566934e1ab2d5685b211c22f3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.vp_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 894.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'J:/VIVADOwindowsik/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/ip/LUT/sim/LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/vp.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_1/sim/vp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_0
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: J:/VIVADOwindowsik/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dd2c1e7566934e1ab2d5685b211c22f3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.vp_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 894.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'J:/VIVADOwindowsik/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: J:/VIVADOwindowsik/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dd2c1e7566934e1ab2d5685b211c22f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 898.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'J:/PROGRAMY/Vivado_projekty/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 898.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 00:22:48 2018...
