V 000051 55 17289         1405543021425 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1405543021426 2014.07.16 16:37:01)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4a4f4d481a1c1f5f4a445c10124c4c4c1c4c4e4c4b)
	(_entity
		(_time 1405543021419)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000052 55 17510         1405543021631 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1405543021632 2014.07.16 16:37:01)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 24202421227379327573627e73222d222222722320)
	(_entity
		(_time 1405543021625)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000039 55 2267 1405543021832 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1405543021835 2014.07.16 16:37:01)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code efebefbcbdb8b8fabcbeffb5ece9e8e8ebe9ebe9ec)
	(_entity
		(_time 1405543021832)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
V 000051 55 5495          1405543022041 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1405543022042 2014.07.16 16:37:02)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code babebbeeefededafe5bface0e2bcbcbcecbdbebcbe)
	(_entity
		(_time 1405543022038)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
V 000051 55 6468          1405543022046 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1405543022047 2014.07.16 16:37:02)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code babebbeeefededafbebbace0e2bcbcbcecbdbebcbe)
	(_entity
		(_time 1405543022038)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
V 000051 55 5028          1405543022051 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1405543022052 2014.07.16 16:37:02)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c9cdc89cc49e9edc989adf9391cfcfcf9fcecdcfcd)
	(_entity
		(_time 1405543022037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
V 000049 55 5463          1405543022055 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1405543022056 2014.07.16 16:37:02)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c9cdc89cc49e9edc97cddf9391cfcfcf9fcecdcfcd)
	(_entity
		(_time 1405543022037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
V 000047 55 10455         1405543022388 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1405543022389 2014.07.16 16:37:02)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 111512161446460447161041094b411744174417141742)
	(_entity
		(_time 1405543022383)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
V 000047 55 8186          1405543022649 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1405543022650 2014.07.16 16:37:02)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 1a1e161d4f4d4d0d171c0e40481d1e1c1e1c191d1e)
	(_entity
		(_time 1405543022647)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
V 000046 55 5695 1405543022765 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1405543022768 2014.07.16 16:37:02)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 87838b8989d0879187d3c1dd808085818381828085)
	(_entity
		(_time 1405543022765)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
V 000047 55 3308          1405543022985 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1405543022986 2014.07.16 16:37:02)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 62666f62363562773c63703b656566643467346163)
	(_entity
		(_time 1405543022983)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
V 000047 55 7146          1405543023193 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1405543023194 2014.07.16 16:37:03)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c386939396b3c296c6d2f653b3b383a6a396a3f3d)
	(_entity
		(_time 1405543023191)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
V 000047 55 6415          1405543023405 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1405543023406 2014.07.16 16:37:03)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07035101565007125605135e000003015102510406)
	(_entity
		(_time 1405543023403)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
V 000047 55 10891         1405543023616 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1405543023617 2014.07.16 16:37:03)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e5b7b2b6b6e1f4beb1f0beb0e4b7e6e5e7b7e4b7)
	(_entity
		(_time 1405543023614)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
V 000047 55 10890         1405543023827 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1405543023828 2014.07.16 16:37:03)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code aca8fbfbf6fbacbaa0a9eaf6ababaeaaa8aaa9abae)
	(_entity
		(_time 1405543023825)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 95 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 116 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 117 (_architecture )))
			(_process
				(line__118(_architecture 0 0 118 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__119(_architecture 1 0 119 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__120(_architecture 2 0 120 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 84 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 117 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__123(_architecture 3 0 123 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__125(_architecture 4 0 125 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__127(_architecture 5 0 127 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__130(_architecture 6 0 130 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__133(_architecture 7 0 133 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__136(_architecture 8 0 136 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__137(_architecture 9 0 137 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)))))
			(line__138(_architecture 10 0 138 (_assignment (_simple)(_target(23))(_sensitivity(19)))))
			(line__140(_architecture 11 0 140 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(4)))))
			(io_regs_pcs(_architecture 12 0 151 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 160 (_process (_simple)(_target(17)(19)(21)(22)(25))(_sensitivity(0))(_read(16)(18)(20)(21)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 21 -1
	)
)
V 000046 55 2658 1405543024039 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1405543024042 2014.07.16 16:37:04)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 8683d188d6d187908683c0dcde80d3818280808085)
	(_entity
		(_time 1405543024039)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{7~downto~0}~15 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~158 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{7~downto~0}~158 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000047 55 13872         1405543024388 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1405543024389 2014.07.16 16:37:04)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code deda8f8d898983c88dd898848cd8d6d8dfd88bdb88)
	(_entity
		(_time 1405543024380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
V 000047 55 24439         1405543024660 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1405543024661 2014.07.16 16:37:04)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f6f3a3a6a6a1f7e0f5f1a6f3efacf2f1f2f0f0f0f5f0f5)
	(_entity
		(_time 1405543024512)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 234 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 252 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 269 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 289 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 307 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 171 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 178 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 182 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 194 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 196 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 199 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 200 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 208 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 208 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 213 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 214 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 216 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 216 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 217 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 217 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 218 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 218 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 219 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (49(16)))))
		(_process
			(line__328(_architecture 0 0 328 (_assignment (_simple)(_target(62))(_sensitivity(58(1))(18)(20)))))
			(b2tt_pcs(_architecture 1 0 342 (_process (_simple)(_target(8))(_sensitivity(0))(_read(59(0))(3)(6)))))
			(trg_wr_pcs(_architecture 2 0 359 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(74)))))
			(trg_rd_pcs(_architecture 3 0 380 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 4 0 390 (_process (_simple)(_target(46)(47)(58)(59)(60)(17))(_sensitivity(0))(_read(50)(58(d_1_1))(59(0))(59(1))(59(d_1_1))(60(0))(60(d_1_1))(62)(75)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 5 0 423 (_process (_simple)(_target(61))(_sensitivity(0))(_read(48)(61(d_2_1))))))
			(packet_pcs(_architecture 6 0 433 (_process (_simple)(_target(65)(66)(68)(69))(_sensitivity(0))(_read(64)(66)(67)(69)))))
			(ll_tx_fsm_a(_architecture 7 0 467 (_process (_simple)(_target(40)(48)(64)(67)(71)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(65)(68)(70)(76)(77)(78)(79)(22)))))
			(ll_tx_fsm_s(_architecture 8 0 597 (_process (_simple)(_target(70))(_sensitivity(0))(_read(71)(3)))))
			(ll_tx_pcs(_architecture 9 0 612 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(76)))))
			(ll_rx_pcs(_architecture 10 0 627 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 14 -1
	)
)
V 000047 55 3121          1405543024788 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1405543024789 2014.07.16 16:37:04)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 73707772712525657723662826747b747775727471)
	(_entity
		(_time 1405543024786)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
V 000047 55 2881          1405543025001 behave
(_unit VHDL (daq_stim 0 24 (behave 0 39 ))
	(_version va7)
	(_time 1405543025002 2014.07.16 16:37:05)
	(_source (\./../source/daq_stim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4e4c4b4c1a181b5b1e495d151b4847481a484a484f)
	(_entity
		(_time 1405543024999)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ((i 2))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(8))(_sensitivity(7(0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(6))(_sensitivity(9)))))
			(run_ctrl_pcs(_architecture 2 0 55 (_process (_wait_for)(_target(9)(3)(4)(5))(_sensitivity(1))(_read(8)(9)(0)(2)))))
			(empty_pcs(_architecture 3 0 103 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7(3))(7(15))(7(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
	)
	(_model . behave 4 -1
	)
)
V 000047 55 3856          1405543025208 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1405543025209 2014.07.16 16:37:05)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 181a1b1e154e4e0e491b0a42481d4e1e4c1e4e1e1c)
	(_entity
		(_time 1405543025206)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
V 000047 55 19920         1405543025428 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 0 33 ))
	(_version va7)
	(_time 1405543025429 2014.07.16 16:37:05)
	(_source (\./../source/conc_intfc_tb.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code f3f1f2a3a6a4f2e5f0f7a6fceaa9f7f4f7f5f5f5f0f6a5)
	(_entity
		(_time 1405543025421)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 43 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 51 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 66 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~134 0 79 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 0 87 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 0 90 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 0 93 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 96 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 97 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 99 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 0 105 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~138 0 111 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 118 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 124 (_entity (_out ))))
			)
		)
	)
	(_generate TARGET_GEN 0 184 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 0 186 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 0 185 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation dag_stim_ins 0 198 (_component daq_stim )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 16)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((tx_dst_rdy_n)(daq_dst_rdy_n))
			((tx_sof_n)(daq_sof_n))
			((tx_eof_n)(daq_eof_n))
			((tx_src_rdy_n)(daq_src_rdy_n))
			((tx_data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 16)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation aurora_model_ins 0 213 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 0 234 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 0 290 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 0 290 (_architecture )))
			(_process
				(line__291(_architecture 8 0 291 (_assignment (_simple)(_target(38(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 129 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 130 (_architecture (_code 12))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 131 (_architecture (_code 13))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 0 135 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 0 139 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 140 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 141 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 141 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 142 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 145 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 145 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 146 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 146 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1318 0 150 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1318 0 150 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1320 0 153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1320 0 153 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 159 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 164 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 165 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 167 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 168 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 169 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 171 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 173 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 174 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 175 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 176 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 177 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 185 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 284 (_process 3 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 0 290 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__280(_architecture 0 0 280 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__281(_architecture 1 0 281 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__283(_architecture 2 0 283 (_assignment (_simple)(_target(10)))))
			(line__284(_architecture 3 0 284 (_assignment (_simple)(_target(11))(_sensitivity(39)))))
			(line__285(_architecture 4 0 285 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__286(_architecture 5 0 286 (_assignment (_simple)(_target(9)))))
			(line__287(_architecture 6 0 287 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__288(_architecture 7 0 288 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(31))(_sensitivity(8(5))))))
			(full_pcs(_architecture 9 0 299 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 10 0 313 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 11 0 324 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 14 -1
	)
)
