Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/mhaya/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ee20c5929841466881be57b6d754f25d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1080]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/FPU/Cache/simulation/tb.sv" Line 1. Module tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/FPU/Cache/simulation/ddr2.v" Line 125. Module ddr2_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/FPU/Cache/ip/fifo_generator_0/sim/fifo_generator_0.v" Line 55. Module fifo_generator_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v" Line 1. Module fifo_generator_v13_2_5(C_DATA_COUNT_WIDTH=4,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=156,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=156,C_FAMILY="artix7",C_FULL_FLAGS_RST_VAL=0,C_HAS_RST=0,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_PROG_FULL_THRESH_NEGATE_VAL=14,C_RD_DATA_COUNT_WIDTH=4,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_WR_DATA_COUNT_WIDTH=4,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_LOCK_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_PRIM_FIFO_TYPE_WDCH="1kx36",C_PRIM_FIFO_TYPE_RDCH="1kx36",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WACH=1,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 98. Module fifo_generator_vlog_beh(C_DATA_COUNT_WIDTH=4,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=156,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=156,C_FAMILY="artix7",C_FULL_FLAGS_RST_VAL=0,C_HAS_RST=0,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_PROG_FULL_THRESH_NEGATE_VAL=14,C_RD_DATA_COUNT_WIDTH=4,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_WR_DATA_COUNT_WIDTH=4,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=64,C_AXI_LOCK_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_HAS_AXIS_TREADY=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TUSER_WIDTH=4,C_IMPLEMENTATION_TYPE_WACH=1,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=1,C_IMPLEMENTATION_TYPE_RACH=1,C_IMPLEMENTATION_TYPE_RDCH=1,C_IMPLEMENTATION_TYPE_AXIS=1,C_PRIM_FIFO_TYPE_WDCH="1kx36",C_PRIM_FIFO_TYPE_RDCH="1kx36",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_AXIS=1024,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_AXIS=10,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1022) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 3366. Module fifo_generator_v13_2_5_CONV_VER(C_DATA_COUNT_WIDTH=4,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=156,C_DOUT_RST_VAL=32'b0,C_DOUT_WIDTH=156,C_FAMILY="artix7",C_FULL_FLAGS_RST_VAL=0,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_PROG_FULL_THRESH_NEGATE_VAL=14,C_RD_DATA_COUNT_WIDTH=4,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_WR_DATA_COUNT_WIDTH=4,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_AXI_TYPE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4959. Module fifo_generator_v13_2_5_bhv_ver_as(C_FAMILY="artix7",C_DATA_COUNT_WIDTH=4,C_DIN_WIDTH=156,C_DOUT_RST_VAL=32'b0,C_DOUT_WIDTH=156,C_FULL_FLAGS_RST_VAL=0,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_PROG_FULL_THRESH_NEGATE_VAL=14,C_RD_DATA_COUNT_WIDTH=4,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_WR_DATA_COUNT_WIDTH=4,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 9206. Module fifo_generator_v13_2_5_bhv_ver_preload0(C_DOUT_RST_VAL=32'b0,C_DOUT_WIDTH=156,C_ENABLE_RST_SYNC=1,C_MEMORY_TYPE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/FPU/Cache/ip/fifo_generator_1/sim/fifo_generator_1.v" Line 55. Module fifo_generator_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v" Line 1. Module fifo_generator_v13_2_5(C_DATA_COUNT_WIDTH=4,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=128,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=128,C_FAMILY="artix7",C_FULL_FLAGS_RST_VAL=0,C_HAS_RST=0,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_PROG_FULL_THRESH_NEGATE_VAL=14,C_RD_DATA_COUNT_WIDTH=4,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_WR_DATA_COUNT_WIDTH=4,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_LOCK_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_PRIM_FIFO_TYPE_WDCH="1kx36",C_PRIM_FIFO_TYPE_RDCH="1kx36",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WACH=1,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 98. Module fifo_generator_vlog_beh(C_DATA_COUNT_WIDTH=4,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=128,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=128,C_FAMILY="artix7",C_FULL_FLAGS_RST_VAL=0,C_HAS_RST=0,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_PROG_FULL_THRESH_NEGATE_VAL=14,C_RD_DATA_COUNT_WIDTH=4,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_WR_DATA_COUNT_WIDTH=4,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=64,C_AXI_LOCK_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_HAS_AXIS_TREADY=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TUSER_WIDTH=4,C_IMPLEMENTATION_TYPE_WACH=1,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=1,C_IMPLEMENTATION_TYPE_RACH=1,C_IMPLEMENTATION_TYPE_RDCH=1,C_IMPLEMENTATION_TYPE_AXIS=1,C_PRIM_FIFO_TYPE_WDCH="1kx36",C_PRIM_FIFO_TYPE_RDCH="1kx36",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_AXIS=1024,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_AXIS=10,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1022) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 3366. Module fifo_generator_v13_2_5_CONV_VER(C_DATA_COUNT_WIDTH=4,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=128,C_DOUT_RST_VAL=32'b0,C_DOUT_WIDTH=128,C_FAMILY="artix7",C_FULL_FLAGS_RST_VAL=0,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_PROG_FULL_THRESH_NEGATE_VAL=14,C_RD_DATA_COUNT_WIDTH=4,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_WR_DATA_COUNT_WIDTH=4,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_AXI_TYPE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4959. Module fifo_generator_v13_2_5_bhv_ver_as(C_FAMILY="artix7",C_DATA_COUNT_WIDTH=4,C_DIN_WIDTH=128,C_DOUT_RST_VAL=32'b0,C_DOUT_WIDTH=128,C_FULL_FLAGS_RST_VAL=0,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_PROG_FULL_THRESH_NEGATE_VAL=14,C_RD_DATA_COUNT_WIDTH=4,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_WR_DATA_COUNT_WIDTH=4,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 9206. Module fifo_generator_v13_2_5_bhv_ver_preload0(C_DOUT_RST_VAL=32'b0,C_DOUT_WIDTH=128,C_ENABLE_RST_SYNC=1,C_MEMORY_TYPE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" Line 71. Module mig_7series_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" Line 74. Module mig_7series_0_mig_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" Line 80. Module mig_7series_v4_2_iodelay_ctrl(IODELAY_GRP0="MIG_7SERIES_0_IODELAY_MIG0",REFCLK_TYPE="USE_SYSTEM_CLOCK",SYSCLK_TYPE="NO_BUFFER") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/IDELAYCTRL.v" Line 27. Module IDELAYCTRL_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" Line 68. Module mig_7series_v4_2_clk_ibuf(SYSCLK_TYPE="NO_BUFFER") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" Line 69. Module mig_7series_v4_2_tempmon_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/XADC.v" Line 66. Module XADC(INIT_40=16'b01000000000000,INIT_41=16'b010111111111111,INIT_48=16'b0100000001,INIT_4A=16'b0100000000,INIT_50=16'b1011010111101101,INIT_51=16'b0101011111100100,INIT_52=16'b1010000101000111,INIT_53=16'b1100101000110011,INIT_54=16'b1010100100111010,INIT_55=16'b0101001011000110,INIT_56=16'b1001010101010101,INIT_57=16'b1010111001001110,INIT_58=16'b0101100110011001,INIT_5C=16'b0101000100010001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" Line 78. Module mig_7series_v4_2_infrastructure(CLKIN_PERIOD=4999,nCK_PER_CLK=4,SYSCLK_TYPE="NO_BUFFER",CLKFBOUT_MULT=6,CLKOUT0_PHASE=0.0,CLKOUT0_DIVIDE=2,MMCM_MULT_F=15,tCK=3333,MEM_TYPE="DDR2") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/PLLE2_ADV.v" Line 49. Module PLLE2_ADV(CLKFBOUT_MULT=6,CLKIN1_PERIOD=4.999,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=64,CLKOUT2_DUTY_CYCLE=0.0625,CLKOUT2_PHASE=9.84375,CLKOUT3_DIVIDE=16,CLKOUT4_DIVIDE=8,CLKOUT4_PHASE=168.75,COMPENSATION="INTERNAL") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/BUFH.v" Line 27. Module BUFH has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(BANDWIDTH="HIGH",CLKFBOUT_MULT_F=15.0,CLKIN1_PERIOD=13.328,CLKOUT0_DIVIDE_F=30.0,CLKOUT0_USE_FINE_PS="TRUE",CLKOUT1_DIVIDE=7,COMPENSATION="BUF_IN",REF_JITTER1=0.0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" Line 71. Module mig_7series_v4_2_memc_ui_top_std(PAYLOAD_WIDTH=16,ADDR_CMD_MODE="1T",COL_WIDTH=10,DATA_WIDTH=16,DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR2",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=27,nCK_PER_CLK=4,BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",IODELAY_GRP0="MIG_7SERIES_0_IODELAY_MIG0",RTT_NOM="50",tCK=3333,tCKE=7500,tFAW=45000,tRAS=40000,tRCD=15000,tRFC=127500,RANKS=1,ROW_WIDTH=13,ADDR_WIDTH=27,APP_MASK_WIDTH=16,APP_DATA_WIDTH=128,BYTE_LANES_B1=4'b0,BYTE_LANES_B2=4'b0,BYTE_LANES_B3=4'b0,BYTE_LANES_B4=4'b0,DATA_CTL_B0=4'b0101,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b0,PHY_0_BITLANES=48'b111111111100001111110111111111111111001111111110,CK_BYTE_MAP=144'b011,ADDR_MAP=192'b010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101,BANK_MAP=36'b010011000000010110000000011011,CAS_MAP=12'b0111001,CKE_MAP=96'b0111000,ODT_MAP=96'b0110101,CS_MAP=120'b0110111,RAS_MAP=12'b010100,WE_MAP=12'b0111011,DQS_BYTE_MAP=144'b01000000000,DATA0_MAP=96'b01000000000000100000000001001000000000111000000000101000000000001000000000110000000000011,DATA1_MAP=96'b0100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001,MASK0_MAP=108'b0101001000000000010,SIM_BYPASS_INIT_CAL="FAST",REFCLK_FREQ=200.0,IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" Line 70. Module mig_7series_v4_2_mem_intfc(PAYLOAD_WIDTH=16,DATA_CTL_B0=4'b0101,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b0,DATA_CTL_B3=4'b0,DATA_CTL_B4=4'b0,PHY_0_BITLANES=48'b111111111100001111110111111111111111001111111110,CK_BYTE_MAP=144'b011,ADDR_MAP=192'b010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101,BANK_MAP=36'b010011000000010110000000011011,CAS_MAP=12'b0111001,CKE_MAP=96'b0111000,ODT_MAP=96'b0110101,CS_MAP=120'b0110111,RAS_MAP=12'b010100,WE_MAP=12'b0111011,DQS_BYTE_MAP=144'b01000000000,DATA0_MAP=96'b01000000000000100000000001001000000000111000000000101000000000001000000000110000000000011,DATA1_MAP=96'b0100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001,MASK0_MAP=108'b0101001000000000010,COL_WIDTH=10,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR2",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=27,BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",IODELAY_GRP="MIG_7SERIES_0_IODELAY_MIG0",RTT_NOM="50",tCK=3333,tCKE=7500,tFAW=45000,tRAS=40000,tRCD=15000,tRFC=127500,RANKS=1,ROW_WIDTH=13,SIM_BYPASS_INIT_CAL="FAST",REFCLK_FREQ=200.0,IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" Line 73. Module mig_7series_v4_2_mc(COL_WIDTH=10,CS_WIDTH=1,CWL=4,DATA_BUF_ADDR_WIDTH=5,DATA_WIDTH=16,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_TYPE="DDR2",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=27,PAYLOAD_WIDTH=16,RANK_WIDTH=1,RANKS=1,REG_CTRL="OFF",ROW_WIDTH=13,RTT_NOM="50",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tCK=3333,tCKE=7500,tFAW=45000,tRAS=40000,tRCD=15000,tRFC=127500) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" Line 71. Module mig_7series_v4_2_rank_mach(CS_WIDTH=1,DRAM_TYPE="DDR2",MAINT_PRESCALER_DIV=15,nCK_PER_CLK=4,CWL=4,DQRD2DQWR_DLY=4,nFAW=14,nREFRESH_BANK=1,nWTR=3,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" Line 79. Module mig_7series_v4_2_rank_cntrl(DQRD2DQWR_DLY=4,CWL=4,nCK_PER_CLK=4,nFAW=14,nREFRESH_BANK=1,nWTR=3,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/SRLC32E.v" Line 30. Module SRLC32E_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" Line 72. Module mig_7series_v4_2_rank_common(DRAM_TYPE="DDR2",MAINT_PRESCALER_DIV=15,nCK_PER_CLK=4,PERIODIC_RD_TIMER_DIV=5,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" Line 121. Module mig_7series_v4_2_round_robin_arb_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" Line 121. Module mig_7series_v4_2_round_robin_arb(WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/gakka/3A/cpuex2024/proj.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" Line 72. Module mig_7series_v4_2_bank_mach(COL_WIDTH=10,CS_WIDTH=1,CWL=4,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR2",LOW_IDLE_CNT=0,nCK_PER_CLK=4,nRAS=13,nRFC=39,nRTP=3,nRP=4,nSLOTS=1,nWR=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=13,RTT_NOM="50",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package xil_defaultlib.master_fifo_slave
Compiling module xil_defaultlib.ddr2_default
Compiling module xil_defaultlib.master_fifo
Compiling module xil_defaultlib.slave_fifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.dram_buf
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=6,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.dram_controller
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
