EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Cyclone10_10CL025Y
#
DEF Cyclone10_10CL025Y U 0 40 Y Y 2 L N
F0 "U" 0 500 60 H V C CNN
F1 "Cyclone10_10CL025Y" 0 400 60 H V C CNN
F2 "" -900 500 50 H I C CNN
F3 "" -900 500 50 H I C CNN
ALIAS Cyclone10_10CL025Z
DRAW
T 0 -100 1550 60 0 1 0 "Bank 1" Normal 0 R C
T 0 -100 350 60 0 1 0 "Bank 2" Normal 0 R C
T 0 -100 -550 60 0 1 0 "Bank 3" Normal 0 R C
T 0 -100 -1750 60 0 1 0 "Bank 4" Normal 0 R C
T 0 100 1800 60 0 1 0 "Bank 5" Normal 0 L C
T 0 100 850 60 0 1 0 "Bank 6" Normal 0 L C
T 0 100 -600 60 0 1 0 "Bank 7" Normal 0 L C
T 0 100 -1800 60 0 1 0 "Bank 8" Normal 0 L C
T 0 0 2100 60 0 1 0 IOs Normal 0 C C
T 0 0 2000 60 0 1 0 "Unit 1/2" Normal 0 C C
T 0 0 300 60 0 2 0 Power Normal 0 C C
T 0 0 200 60 0 2 0 "Unit 2/2" Normal 0 C C
S -1400 2400 1400 -2400 1 1 12 f
S -800 600 800 -800 2 1 12 f
P 3 1 0 0 0 1900 0 700 0 -2350 N
P 2 1 1 0 -1350 -1100 -50 -1100 N
P 2 1 1 0 -1350 0 -50 0 N
P 2 1 1 0 -1350 700 -50 700 N
P 2 1 1 0 1350 -1200 50 -1200 N
P 2 1 1 0 1350 0 50 0 N
P 2 1 1 0 1350 1400 50 1400 N
X IO,DIFFIO_L6p 10 -1600 1900 200 R 50 50 1 1 B
X IO 100 1600 500 200 L 50 50 1 1 B
X IO,~CEO~,DIFFIO_R4n 101 1600 400 200 L 50 50 1 1 B
X IO,CLKUSR,DIFFIO_R4p 103 1600 300 200 L 50 50 1 1 B
X IO,VREFB6N0 105 1600 200 200 L 50 50 1 1 B
X IO,DIFFIO_R1n 106 1600 100 200 L 50 50 1 1 B
X IO,DIFFIO_L6n 11 -1600 1800 200 R 50 50 1 1 B
X IO,DIFFIO_T22p 111 1600 -100 200 L 50 50 1 1 B
X IO,PLL2_CLKOUTn 112 1600 -200 200 L 50 50 1 1 B
X IO,PLL2_CLKOUTp 113 1600 -300 200 L 50 50 1 1 B
X IO,RUP4 114 1600 -400 200 L 50 50 1 1 B
X IO,RDN4 115 1600 -500 200 L 50 50 1 1 B
X IO,VREFB7N0 119 1600 -600 200 L 50 50 1 1 B
X IO,DCLK 12 -1600 1700 200 R 50 50 1 1 B
X IO,DIFFIO_T19n 120 1600 -700 200 L 50 50 1 1 B
X IO,DIFFIO_T17p 121 1600 -800 200 L 50 50 1 1 B
X IO,DIFFIO_T13p 125 1600 -900 200 L 50 50 1 1 B
X CLK8,DIFFCLK_5n 126 1600 -1000 200 L 50 50 1 1 I
X CLK9,DIFFCLK_5p 127 1600 -1100 200 L 50 50 1 1 I
X CLK10,DIFFCLK_4n 128 1600 -1300 200 L 50 50 1 1 I
X CLK11,DIFFCLK_4p 129 1600 -1400 200 L 50 50 1 1 I
X IO,DATA0 13 -1600 1600 200 R 50 50 1 1 B
X IO,DATA2,DIFFIO_T10n 132 1600 -1500 200 L 50 50 1 1 B
X IO,DATA3,DIFFIO_T10p 133 1600 -1600 200 L 50 50 1 1 B
X IO,DATA4,DIFFIO_T9p 135 1600 -1700 200 L 50 50 1 1 B
X IO,VREFB8N0 136 1600 -1800 200 L 50 50 1 1 B
X IO,DATA5 137 1600 -1900 200 L 50 50 1 1 B
X ~CONFIG 14 -1600 1500 200 R 50 50 1 1 I
X IO,DIFFIO_T2p 141 1600 -2000 200 L 50 50 1 1 B
X IO 142 1600 -2100 200 L 50 50 1 1 B
X IO,PLL3_CLKOUTn 143 1600 -2200 200 L 50 50 1 1 B
X IO,PLL3_CLKOUTp 144 1600 -2300 200 L 50 50 1 1 B
X TDI 15 -1600 1400 200 R 50 50 1 1 I
X TCK 16 -1600 1300 200 R 50 50 1 1 I
X TMS 18 -1600 1200 200 R 50 50 1 1 I
X TDO 20 -1600 1100 200 R 50 50 1 1 O
X ~CE 21 -1600 1000 200 R 50 50 1 1 I
X CLK0,DIFFCLK_0p 22 -1600 900 200 R 50 50 1 1 I
X CLK1,DIFFCLK_0n 23 -1600 800 200 R 50 50 1 1 I
X CLK2,DIFFCLK_1p 24 -1600 600 200 R 50 50 1 1 I
X CLK3,DIFFCLK_1n 25 -1600 500 200 R 50 50 1 1 I
X IO,DIFFIO_L8p 28 -1600 400 200 R 50 50 1 1 B
X IO,VREFB2N0 31 -1600 300 200 R 50 50 1 1 B
X IO,RUP1 32 -1600 200 200 R 50 50 1 1 B
X IO,RDN1 33 -1600 100 200 R 50 50 1 1 B
X IO,DIFFIO_B2p 39 -1600 -100 200 R 50 50 1 1 B
X IO 42 -1600 -200 200 R 50 50 1 1 B
X IO,PLL1_CLKOUTp 43 -1600 -300 200 R 50 50 1 1 B
X IO,PLL1_CLKOUTn 44 -1600 -400 200 R 50 50 1 1 B
X IO,VREFB3N0 46 -1600 -500 200 R 50 50 1 1 B
X IO,DIFFIO_B9n 49 -1600 -600 200 R 50 50 1 1 B
X IO,DIFFIO_B10n 50 -1600 -700 200 R 50 50 1 1 B
X IO,DIFFIO_B10p 51 -1600 -800 200 R 50 50 1 1 B
X CLK15,DIFFCLK_6p 52 -1600 -900 200 R 50 50 1 1 I
X CLK14,DIFFCLK_6n 53 -1600 -1000 200 R 50 50 1 1 I
X CLK13,DIFFCLK_7p 54 -1600 -1200 200 R 50 50 1 1 I
X CLK12,DIFFCLK_7n 55 -1600 -1300 200 R 50 50 1 1 I
X IO,DIFFIO_B16p 58 -1600 -1400 200 R 50 50 1 1 B
X IO,DIFFIO_B17p 59 -1600 -1500 200 R 50 50 1 1 B
X IO,DATA1,ASDO,DIFFIO_L3n 6 -1600 2300 200 R 50 50 1 1 B
X IO,DIFFIO_B17n 60 -1600 -1600 200 R 50 50 1 1 B
X IO,VREFB4N0 65 -1600 -1700 200 R 50 50 1 1 B
X IO,RUP2 66 -1600 -1800 200 R 50 50 1 1 B
X IO,RDN2 67 -1600 -1900 200 R 50 50 1 1 B
X IO,DIFFIO_B23n 68 -1600 -2000 200 R 50 50 1 1 B
X IO,DIFFIO_B24p 69 -1600 -2100 200 R 50 50 1 1 B
X IO,VREFB1N0 7 -1600 2200 200 R 50 50 1 1 B
X IO,PLL4_CLKOUTp 71 -1600 -2200 200 R 50 50 1 1 B
X IO,PLL4_CLKOUTn 72 -1600 -2300 200 R 50 50 1 1 B
X IO,RUP3 76 1600 2300 200 L 50 50 1 1 B
X IO,RDN3 77 1600 2200 200 L 50 50 1 1 B
X IO,FLASH_~CE~,~CSO~,DIFFIO_L4p 8 -1600 2100 200 R 50 50 1 1 B
X IO,VREFB5N0 80 1600 2100 200 L 50 50 1 1 B
X IO,DIFFIO_R11p 83 1600 2000 200 L 50 50 1 1 B
X IO,DIFFIO_R10p 85 1600 1900 200 L 50 50 1 1 B
X IO,DEV_OE,DIFFIO_R9n 86 1600 1800 200 L 50 50 1 1 B
X IO,DEV_~CLR~,DIFFIO_R9p 87 1600 1700 200 L 50 50 1 1 B
X CLK7,DIFFCLK_3n 88 1600 1600 200 L 50 50 1 1 I
X CLK6,DIFFCLK_3p 89 1600 1500 200 L 50 50 1 1 I
X ~STATUS 9 -1600 2000 200 R 50 50 1 1 C
X CLK5,DIFFCLK_2n 90 1600 1300 200 L 50 50 1 1 I
X CLK4,DIFFCLK_2p 91 1600 1200 200 L 50 50 1 1 I
X CONF_DONE 92 1600 1100 200 L 50 50 1 1 C
X MSEL0 94 1600 1000 200 L 50 50 1 1 I
X MSEL1 96 1600 900 200 L 50 50 1 1 I
X MSEL2 97 1600 800 200 L 50 50 1 1 I
X IO,INIT_DONE,DIFFIO_R5n 98 1600 700 200 L 50 50 1 1 B
X IO,CRC_ERROR,DIFFIO_R5p 99 1600 600 200 L 50 50 1 1 B
X VCCD_PLL3 1 1000 300 200 L 50 50 2 1 W
X VCCINT[14] 102 -1000 -400 200 R 0 50 2 1 W
X GND[19] 104 -200 -1000 200 U 0 50 2 1 W
X VCCA2 107 1000 -100 200 L 50 50 2 1 W
X GNDA2 108 0 -1000 200 U 50 50 2 1 W
X VCCD_PLL2 109 1000 400 200 L 50 50 2 1 W
X GND[19] 110 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 116 -1000 -400 200 R 0 50 2 1 W
X VCCIO7[2] 117 -1000 -100 200 R 50 50 2 1 W
X GND[19] 118 -200 -1000 200 U 0 50 2 1 W
X VCCIO7[2] 122 -1000 -100 200 R 0 50 2 1 W
X GND[19] 123 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 124 -1000 -400 200 R 0 50 2 1 W
X VCCIO8[2] 130 -1000 -200 200 R 50 50 2 1 W
X GND[19] 131 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 134 -1000 -400 200 R 0 50 2 1 W
X VCCINT[14] 138 -1000 -400 200 R 0 50 2 1 W
X VCCIO8[2] 139 -1000 -200 200 R 0 50 2 1 W
X GND[19] 140 -200 -1000 200 U 0 50 2 1 W
X GND[19] 145 -200 -1000 200 U 0 50 2 1 W
X VCCIO1 17 -1000 500 200 R 50 50 2 1 W
X GND[19] 19 -200 -1000 200 U 50 50 2 1 W
X GNDA3 2 100 -1000 200 U 50 50 2 1 W
X VCCIO2 26 -1000 400 200 R 50 50 2 1 W
X GND[19] 27 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 29 -1000 -400 200 R 0 50 2 1 W
X VCCA3 3 1000 -200 200 L 50 50 2 1 W
X GND[19] 30 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 34 -1000 -400 200 R 0 50 2 1 W
X VCCA1 35 1000 0 200 L 50 50 2 1 W
X GNDA1 36 -100 -1000 200 U 50 50 2 1 W
X VCCD_PLL1 37 1000 500 200 L 50 50 2 1 W
X VCCINT[14] 38 -1000 -400 200 R 0 50 2 1 W
X GND[19] 4 -200 -1000 200 U 0 50 2 1 W
X VCCIO3[2] 40 -1000 300 200 R 50 50 2 1 W
X GND[19] 41 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 45 -1000 -400 200 R 0 50 2 1 W
X VCCIO3[2] 47 -1000 300 200 R 0 50 2 1 W
X GND[19] 48 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 5 -1000 -400 200 R 50 50 2 1 W
X VCCIO4[2] 56 -1000 200 200 R 50 50 2 1 W
X GND[19] 57 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 61 -1000 -400 200 R 0 50 2 1 W
X VCCIO4[2] 62 -1000 200 200 R 0 50 2 1 W
X GND[19] 63 -200 -1000 200 U 0 50 2 1 W
X GND[19] 64 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 70 -1000 -400 200 R 0 50 2 1 W
X VCCD_PLL4 73 1000 200 200 L 50 50 2 1 W
X GNDA4 74 200 -1000 200 U 50 50 2 1 W
X VCCA4 75 1000 -300 200 L 50 50 2 1 W
X VCCINT[14] 78 -1000 -400 200 R 0 50 2 1 W
X GND[19] 79 -200 -1000 200 U 0 50 2 1 W
X VCCIO5 81 -1000 100 200 R 50 50 2 1 W
X GND[19] 82 -200 -1000 200 U 0 50 2 1 W
X VCCINT[14] 84 -1000 -400 200 R 0 50 2 1 W
X VCCIO6 93 -1000 0 200 R 50 50 2 1 W
X GND[19] 95 -200 -1000 200 U 0 50 2 1 W
ENDDRAW
ENDDEF
#
#End Library
