#*****************************************************************************************
# Vivado (TM) v2024.2 (64-bit)
#
# MCC.tcl: Tcl script for re-creating project 'MCC'
#
# Generated by Vivado on Sat Apr 05 16:26:35 CEST 2025
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (MCC.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "top.xdc"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/files/top.xdc"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/files/ip_repo"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "MCC"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "MCC.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/MCC"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xczu6cg-ffvc900-1-i

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Reconstruct message rules
# None

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "customized_default_ip_location" -value "" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_dpi_simulation" -value "0" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip.user_files_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
set_property -name "local_ip_repo_leaf_dir_name" -value "ip_repo" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xczu6cg-ffvc900-1-i" -objects $obj
set_property -name "platform.default_output_type" -value "undefined" -objects $obj
set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
set_property -name "platform.rom.debug_type" -value "0" -objects $obj
set_property -name "platform.rom.prom_type" -value "0" -objects $obj
set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
set_property -name "preferred_sim_model" -value "rtl" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "segmented_configuration" -value "0" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.ipstatic.source_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files/ipstatic" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
set_property -name "simulator.activehdl_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "source_mgmt_mode" -value "All" -objects $obj
set_property -name "target_language" -value "VHDL" -objects $obj
set_property -name "target_simulator" -value "XSim" -objects $obj
set_property -name "tool_flow" -value "Vivado" -objects $obj
set_property -name "use_inline_hdl_ip" -value "1" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "16" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "16" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "16" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "16" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "16" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/files/ip_repo"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "define" -value "" -objects $obj
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "system_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "verilog_version" -value "verilog_2001" -objects $obj
set_property -name "vhdl_define" -value "" -objects $obj
set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/files/top.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "top.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "" -objects $obj
set_property -name "target_part" -value "xczu6cg-ffvc900-1-i" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "configure_for_gui_mode" -value "0" -objects $obj
set_property -name "define" -value "" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "force_no_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "hw_emu.debug_mode" -value "wdb" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_1" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "simmodel_value_check" -value "1" -objects $obj
set_property -name "simulator_launch_mode" -value "off" -objects $obj
set_property -name "sim_wrapper_top" -value "1" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "system_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "vhdl_define" -value "" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xsc.mt_level" -value "auto" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.coverage.celldefine" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.dir" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.library" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.name" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.type" -value "" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
set_property -name "xsim.elaborate.link.c" -value "" -objects $obj
set_property -name "xsim.elaborate.link.sysc" -value "" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj

# Adding sources referenced in BDs, if not already added


# Proc to create BD system
proc cr_bd_system { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name system

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:zynq_ultra_ps_e:3.5\
  xilinx.com:ip:oddr_clk:1.0\
  xilinx.com:ip:smartconnect:1.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:axi_ethernet:7.2\
  xilinx.com:ip:axi_intc:4.1\
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:user:axi_synctrigger:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: st
proc create_hier_cell_st { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_st() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 MPMT_TRIG

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 MPMT_SYNC

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 EXT_TRIG_O

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 SAS_TRIG_O

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 SAS_SYNC_O

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_io_rtl:1.0 EXT_TRIG_I

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_io_rtl:1.0 SAS_TRIG_I

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_io_rtl:1.0 SAS_SYNC_I

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir I peripheral_aresetn
  create_bd_pin -dir O INT_ST
  create_bd_pin -dir I CLK_25
  create_bd_pin -dir I CLK_100
  create_bd_pin -dir I CLK_10
  create_bd_pin -dir I -type rst interconnect_aresetn

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_GPIO_WIDTH {3} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
  ] $axi_gpio_0


  # Create instance: axi_intc_0, and set properties
  set axi_intc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 ]
  set_property CONFIG.C_IRQ_CONNECTION {1} $axi_intc_0


  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property CONFIG.NUM_PORTS {3} $xlconcat_0


  # Create instance: axi_synctrigger_0, and set properties
  set axi_synctrigger_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:axi_synctrigger:1.0 axi_synctrigger_0 ]

  # Create instance: xlconcat_1, and set properties
  set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]

  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
  set_property -dict [list \
    CONFIG.NUM_MI {3} \
    CONFIG.NUM_SI {1} \
  ] $smartconnect_0


  # Create interface connections
  connect_bd_intf_net -intf_net EXT_TRIG_I_1 [get_bd_intf_pins axi_synctrigger_0/EXT_TRIG_I] [get_bd_intf_pins EXT_TRIG_I]
  connect_bd_intf_net -intf_net SAS_SYNC_I_1 [get_bd_intf_pins axi_synctrigger_0/SAS_SYNC_I] [get_bd_intf_pins SAS_SYNC_I]
  connect_bd_intf_net -intf_net SAS_TRIG_I_1 [get_bd_intf_pins axi_synctrigger_0/SAS_TRIG_I] [get_bd_intf_pins SAS_TRIG_I]
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins smartconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_synctrigger_0_EXT_TRIG_O [get_bd_intf_pins axi_synctrigger_0/EXT_TRIG_O] [get_bd_intf_pins EXT_TRIG_O]
  connect_bd_intf_net -intf_net axi_synctrigger_0_MPMT_SYNC [get_bd_intf_pins axi_synctrigger_0/MPMT_SYNC] [get_bd_intf_pins MPMT_SYNC]
  connect_bd_intf_net -intf_net axi_synctrigger_0_MPMT_TRIG [get_bd_intf_pins axi_synctrigger_0/MPMT_TRIG] [get_bd_intf_pins MPMT_TRIG]
  connect_bd_intf_net -intf_net axi_synctrigger_0_SAS_SYNC_O [get_bd_intf_pins axi_synctrigger_0/SAS_SYNC_O] [get_bd_intf_pins SAS_SYNC_O]
  connect_bd_intf_net -intf_net axi_synctrigger_0_SAS_TRIG_O [get_bd_intf_pins axi_synctrigger_0/SAS_TRIG_O] [get_bd_intf_pins SAS_TRIG_O]
  connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M01_AXI [get_bd_intf_pins smartconnect_0/M01_AXI] [get_bd_intf_pins axi_intc_0/s_axi]
  connect_bd_intf_net -intf_net smartconnect_0_M02_AXI [get_bd_intf_pins smartconnect_0/M02_AXI] [get_bd_intf_pins axi_synctrigger_0/S_AXI]

  # Create port connections
  connect_bd_net -net ARESETN_1  [get_bd_pins peripheral_aresetn] \
  [get_bd_pins axi_gpio_0/s_axi_aresetn] \
  [get_bd_pins axi_intc_0/s_axi_aresetn] \
  [get_bd_pins axi_synctrigger_0/s_axi_aresetn]
  connect_bd_net -net CLK_1  [get_bd_pins CLK_25] \
  [get_bd_pins axi_synctrigger_0/CLK]
  connect_bd_net -net CLK_100_1  [get_bd_pins CLK_100] \
  [get_bd_pins axi_synctrigger_0/CLK_100] \
  [get_bd_pins smartconnect_0/aclk] \
  [get_bd_pins axi_gpio_0/s_axi_aclk] \
  [get_bd_pins axi_synctrigger_0/s_axi_aclk] \
  [get_bd_pins axi_intc_0/s_axi_aclk]
  connect_bd_net -net CLK_10_1  [get_bd_pins CLK_10] \
  [get_bd_pins axi_synctrigger_0/CLK_10]
  connect_bd_net -net aresetn_0_1  [get_bd_pins interconnect_aresetn] \
  [get_bd_pins smartconnect_0/aresetn]
  connect_bd_net -net axi_gpio_0_ip2intc_irpt  [get_bd_pins axi_gpio_0/ip2intc_irpt] \
  [get_bd_pins xlconcat_1/In0]
  connect_bd_net -net axi_intc_0_irq  [get_bd_pins axi_intc_0/irq] \
  [get_bd_pins INT_ST]
  connect_bd_net -net axi_synctrigger_0_EXT_TRIG_OUT  [get_bd_pins axi_synctrigger_0/EXT_TRIG_OUT] \
  [get_bd_pins xlconcat_0/In0] \
  [get_bd_pins xlconcat_1/In1]
  connect_bd_net -net axi_synctrigger_0_SAS_SYNC_OUT  [get_bd_pins axi_synctrigger_0/SAS_SYNC_OUT] \
  [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net axi_synctrigger_0_SAS_TRIG_OUT  [get_bd_pins axi_synctrigger_0/SAS_TRIG_OUT] \
  [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net xlconcat_0_dout  [get_bd_pins xlconcat_0/dout] \
  [get_bd_pins axi_gpio_0/gpio_io_i]
  connect_bd_net -net xlconcat_1_dout  [get_bd_pins xlconcat_1/dout] \
  [get_bd_pins axi_intc_0/intr]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: sc
proc create_hier_cell_sc { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_sc() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir I -from 7 -to 0 DS
  create_bd_pin -dir I -from 1 -to 0 PB
  create_bd_pin -dir O -from 1 -to 0 LED
  create_bd_pin -dir I -from 1 -to 0 PLL_INTR
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I peripheral_aresetn
  create_bd_pin -dir O INT_AUX
  create_bd_pin -dir O -from 1 -to 0 POE_RST
  create_bd_pin -dir O -from 1 -to 0 POE_OSS
  create_bd_pin -dir I -from 1 -to 0 POE_INT
  create_bd_pin -dir O -from 1 -to 0 SFP_TXD
  create_bd_pin -dir O -from 1 -to 0 SFP_MOD
  create_bd_pin -dir I -from 1 -to 0 SFP_LOS
  create_bd_pin -dir I -from 1 -to 0 SFP_TXF
  create_bd_pin -dir I -type rst interconnect_aresetn

  # Create instance: axi_gpio_ds, and set properties
  set axi_gpio_ds [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_ds ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_GPIO_WIDTH {8} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
  ] $axi_gpio_ds


  # Create instance: axi_gpio_sfp, and set properties
  set axi_gpio_sfp [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_sfp ]
  set_property -dict [list \
    CONFIG.C_GPIO_WIDTH {4} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
  ] $axi_gpio_sfp


  # Create instance: axi_gpio_poe, and set properties
  set axi_gpio_poe [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_poe ]
  set_property USER_COMMENTS.comment_1 "Enter Comments here" [get_bd_cells /sc/axi_gpio_poe]
  set_property USER_COMMENTS.comment_2 "POE_RST[1:0] set to 1 by default" [get_bd_cells /sc/axi_gpio_poe]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_DOUT_DEFAULT {0x00000003} \
    CONFIG.C_GPIO2_WIDTH {4} \
    CONFIG.C_GPIO_WIDTH {4} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_poe


  # Create instance: axi_gpio_pll, and set properties
  set axi_gpio_pll [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_pll ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_GPIO_WIDTH {2} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
  ] $axi_gpio_pll


  # Create instance: axi_gpio_pb, and set properties
  set axi_gpio_pb [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_pb ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_GPIO_WIDTH {2} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
  ] $axi_gpio_pb


  # Create instance: axi_gpio_led, and set properties
  set axi_gpio_led [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_led ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_GPIO_WIDTH {2} \
  ] $axi_gpio_led


  # Create instance: axi_intc_0, and set properties
  set axi_intc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 ]
  set_property CONFIG.C_IRQ_CONNECTION {1} $axi_intc_0


  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property CONFIG.NUM_PORTS {5} $xlconcat_0


  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {4} \
    CONFIG.DOUT_WIDTH {2} \
  ] $xlslice_1


  # Create instance: xlslice_2, and set properties
  set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {3} \
    CONFIG.DIN_TO {2} \
    CONFIG.DIN_WIDTH {4} \
    CONFIG.DOUT_WIDTH {2} \
  ] $xlslice_2


  # Create instance: xlconcat_1, and set properties
  set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {2} \
  ] $xlconstant_0


  # Create instance: xlslice_3, and set properties
  set xlslice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {4} \
    CONFIG.DOUT_WIDTH {2} \
  ] $xlslice_3


  # Create instance: xlslice_4, and set properties
  set xlslice_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_4 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {3} \
    CONFIG.DIN_TO {2} \
    CONFIG.DIN_WIDTH {4} \
    CONFIG.DOUT_WIDTH {2} \
  ] $xlslice_4


  # Create instance: xlconcat_2, and set properties
  set xlconcat_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_2 ]

  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
  set_property -dict [list \
    CONFIG.NUM_MI {7} \
    CONFIG.NUM_SI {1} \
  ] $smartconnect_0


  # Create interface connections
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins smartconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_gpio_pb/S_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M01_AXI [get_bd_intf_pins smartconnect_0/M01_AXI] [get_bd_intf_pins axi_gpio_pll/S_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M02_AXI [get_bd_intf_pins smartconnect_0/M02_AXI] [get_bd_intf_pins axi_gpio_led/S_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M03_AXI [get_bd_intf_pins smartconnect_0/M03_AXI] [get_bd_intf_pins axi_gpio_ds/S_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M04_AXI [get_bd_intf_pins smartconnect_0/M04_AXI] [get_bd_intf_pins axi_gpio_poe/S_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M05_AXI [get_bd_intf_pins axi_intc_0/s_axi] [get_bd_intf_pins smartconnect_0/M05_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M06_AXI [get_bd_intf_pins axi_gpio_sfp/S_AXI] [get_bd_intf_pins smartconnect_0/M06_AXI]

  # Create port connections
  connect_bd_net -net ACLK_1  [get_bd_pins ACLK] \
  [get_bd_pins axi_gpio_ds/s_axi_aclk] \
  [get_bd_pins axi_gpio_led/s_axi_aclk] \
  [get_bd_pins axi_gpio_pb/s_axi_aclk] \
  [get_bd_pins axi_gpio_pll/s_axi_aclk] \
  [get_bd_pins axi_gpio_poe/s_axi_aclk] \
  [get_bd_pins axi_gpio_sfp/s_axi_aclk] \
  [get_bd_pins axi_intc_0/s_axi_aclk] \
  [get_bd_pins smartconnect_0/aclk]
  connect_bd_net -net ARESETN_1  [get_bd_pins peripheral_aresetn] \
  [get_bd_pins axi_gpio_ds/s_axi_aresetn] \
  [get_bd_pins axi_gpio_led/s_axi_aresetn] \
  [get_bd_pins axi_gpio_pb/s_axi_aresetn] \
  [get_bd_pins axi_gpio_pll/s_axi_aresetn] \
  [get_bd_pins axi_gpio_poe/s_axi_aresetn] \
  [get_bd_pins axi_gpio_sfp/s_axi_aresetn] \
  [get_bd_pins axi_intc_0/s_axi_aresetn]
  connect_bd_net -net ARESETN_2  [get_bd_pins interconnect_aresetn] \
  [get_bd_pins smartconnect_0/aresetn]
  connect_bd_net -net PLL_INTR_1  [get_bd_pins PLL_INTR] \
  [get_bd_pins axi_gpio_pll/gpio_io_i]
  connect_bd_net -net POE_OSS_1  [get_bd_pins POE_INT] \
  [get_bd_pins xlconcat_1/In0]
  connect_bd_net -net SFP_LOS_1  [get_bd_pins SFP_LOS] \
  [get_bd_pins xlconcat_2/In0]
  connect_bd_net -net SFP_TXF_1  [get_bd_pins SFP_TXF] \
  [get_bd_pins xlconcat_2/In1]
  connect_bd_net -net axi_gpio_ds_ip2intc_irpt  [get_bd_pins axi_gpio_ds/ip2intc_irpt] \
  [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net axi_gpio_led_gpio_io_o  [get_bd_pins axi_gpio_led/gpio_io_o] \
  [get_bd_pins LED]
  connect_bd_net -net axi_gpio_pb_ip2intc_irpt  [get_bd_pins axi_gpio_pb/ip2intc_irpt] \
  [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net axi_gpio_pll_ip2intc_irpt  [get_bd_pins axi_gpio_pll/ip2intc_irpt] \
  [get_bd_pins xlconcat_0/In4]
  connect_bd_net -net axi_gpio_poe_gpio_io_o  [get_bd_pins axi_gpio_poe/gpio_io_o] \
  [get_bd_pins xlslice_1/Din] \
  [get_bd_pins xlslice_2/Din]
  connect_bd_net -net axi_gpio_poe_ip2intc_irpt  [get_bd_pins axi_gpio_poe/ip2intc_irpt] \
  [get_bd_pins xlconcat_0/In3]
  connect_bd_net -net axi_gpio_sfp_gpio_io_o  [get_bd_pins axi_gpio_sfp/gpio_io_o] \
  [get_bd_pins xlslice_3/Din] \
  [get_bd_pins xlslice_4/Din]
  connect_bd_net -net axi_gpio_sfp_ip2intc_irpt  [get_bd_pins axi_gpio_sfp/ip2intc_irpt] \
  [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net axi_intc_0_irq  [get_bd_pins axi_intc_0/irq] \
  [get_bd_pins INT_AUX]
  connect_bd_net -net gpio_io_i_1  [get_bd_pins DS] \
  [get_bd_pins axi_gpio_ds/gpio_io_i]
  connect_bd_net -net gpio_io_i_1_1  [get_bd_pins PB] \
  [get_bd_pins axi_gpio_pb/gpio_io_i]
  connect_bd_net -net xlconcat_0_dout  [get_bd_pins xlconcat_0/dout] \
  [get_bd_pins axi_intc_0/intr]
  connect_bd_net -net xlconcat_1_dout  [get_bd_pins xlconcat_1/dout] \
  [get_bd_pins axi_gpio_poe/gpio2_io_i]
  connect_bd_net -net xlconcat_2_dout  [get_bd_pins xlconcat_2/dout] \
  [get_bd_pins axi_gpio_sfp/gpio_io_i]
  connect_bd_net -net xlconstant_0_dout  [get_bd_pins xlconstant_0/dout] \
  [get_bd_pins xlconcat_1/In1]
  connect_bd_net -net xlslice_1_Dout  [get_bd_pins xlslice_1/Dout] \
  [get_bd_pins POE_RST]
  connect_bd_net -net xlslice_2_Dout  [get_bd_pins xlslice_2/Dout] \
  [get_bd_pins POE_OSS]
  connect_bd_net -net xlslice_3_Dout  [get_bd_pins xlslice_3/Dout] \
  [get_bd_pins SFP_TXD]
  connect_bd_net -net xlslice_4_Dout  [get_bd_pins xlslice_4/Dout] \
  [get_bd_pins SFP_MOD]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /sc] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.11413",
   "Default View_TopLeft":"-127,223",
   "ExpandedHierarchyInLayout":"",
   "HierExpandStatus_comment_0":"false",
   "comment_0":"POE_RST[1:0] set to 1 by default",
   "commentid":"comment_0|",
   "font_comment_0":"10",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port port-id_ACLK -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port port-id_peripheral_aresetn -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace port port-id_INT_AUX -pg 1 -lvl 5 -x 1130 -y 960 -defaultsOSRD
preplace port port-id_interconnect_aresetn -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace portBus DS -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace portBus PB -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 5 -x 1130 -y 250 -defaultsOSRD
preplace portBus PLL_INTR -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace portBus POE_RST -pg 1 -lvl 5 -x 1130 -y 730 -defaultsOSRD
preplace portBus POE_OSS -pg 1 -lvl 5 -x 1130 -y 630 -defaultsOSRD
preplace portBus POE_INT -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace portBus SFP_TXD -pg 1 -lvl 5 -x 1130 -y 1060 -defaultsOSRD
preplace portBus SFP_MOD -pg 1 -lvl 5 -x 1130 -y 1160 -defaultsOSRD
preplace portBus SFP_LOS -pg 1 -lvl 0 -x 0 -y 1110 -defaultsOSRD
preplace portBus SFP_TXF -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace inst axi_gpio_ds -pg 1 -lvl 3 -x 720 -y 80 -defaultsOSRD
preplace inst axi_gpio_sfp -pg 1 -lvl 3 -x 720 -y 1150 -defaultsOSRD
preplace inst axi_gpio_poe -pg 1 -lvl 3 -x 720 -y 750 -defaultsOSRD
preplace inst axi_gpio_pll -pg 1 -lvl 3 -x 720 -y 560 -defaultsOSRD
preplace inst axi_gpio_pb -pg 1 -lvl 3 -x 720 -y 400 -defaultsOSRD
preplace inst axi_gpio_led -pg 1 -lvl 3 -x 720 -y 240 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 3 -x 720 -y 960 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 350 -y 750 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 4 -x 1010 -y 730 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 4 -x 1010 -y 630 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 2 -x 350 -y 930 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 100 -y 980 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 4 -x 1010 -y 1060 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 4 -x 1010 -y 1160 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 2 -x 350 -y 1120 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 350 -y 510 -defaultsOSRD
preplace netloc ACLK_1 1 0 3 NJ 520 190 380 540
preplace netloc ARESETN_1 1 0 3 NJ 1190 NJ 1190 560
preplace netloc ARESETN_2 1 0 2 NJ 550 190J
preplace netloc PLL_INTR_1 1 0 4 NJ 390 NJ 390 580J 480 860
preplace netloc POE_OSS_1 1 0 2 NJ 920 NJ
preplace netloc SFP_LOS_1 1 0 2 NJ 1110 NJ
preplace netloc SFP_TXF_1 1 0 2 NJ 1140 210J
preplace netloc axi_gpio_ds_ip2intc_irpt 1 1 3 210 650 NJ 650 890
preplace netloc axi_gpio_led_gpio_io_o 1 3 2 NJ 250 NJ
preplace netloc axi_gpio_pb_ip2intc_irpt 1 1 3 190 640 NJ 640 880
preplace netloc axi_gpio_pll_ip2intc_irpt 1 1 3 210 850 NJ 850 870
preplace netloc axi_gpio_poe_gpio_io_o 1 3 1 910 630n
preplace netloc axi_gpio_poe_ip2intc_irpt 1 1 3 200 860 NJ 860 860
preplace netloc axi_gpio_sfp_gpio_io_o 1 3 1 910 1060n
preplace netloc axi_gpio_sfp_ip2intc_irpt 1 1 3 190 1050 NJ 1050 870
preplace netloc axi_intc_0_irq 1 3 2 NJ 960 NJ
preplace netloc gpio_io_i_1 1 0 4 NJ 160 NJ 160 NJ 160 860
preplace netloc gpio_io_i_1_1 1 0 4 NJ 320 NJ 320 NJ 320 860
preplace netloc xlconcat_0_dout 1 2 1 490 750n
preplace netloc xlconcat_1_dout 1 2 2 500J 870 880
preplace netloc xlconcat_2_dout 1 2 2 580 1060 860
preplace netloc xlconstant_0_dout 1 1 1 180J 940n
preplace netloc xlslice_1_Dout 1 4 1 NJ 730
preplace netloc xlslice_2_Dout 1 4 1 NJ 630
preplace netloc xlslice_3_Dout 1 4 1 NJ 1060
preplace netloc xlslice_4_Dout 1 4 1 NJ 1160
preplace netloc S_AXI_1 1 0 2 NJ 490 NJ
preplace netloc smartconnect_0_M00_AXI 1 2 1 550 380n
preplace netloc smartconnect_0_M01_AXI 1 2 1 570 470n
preplace netloc smartconnect_0_M02_AXI 1 2 1 530 220n
preplace netloc smartconnect_0_M03_AXI 1 2 1 520 60n
preplace netloc smartconnect_0_M04_AXI 1 2 1 530 530n
preplace netloc smartconnect_0_M05_AXI 1 2 1 520 550n
preplace netloc smartconnect_0_M06_AXI 1 2 1 510 570n
preplace cgraphic comment_0 place right 77 39 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 100 350 720 1010 1130
pagesize -pg 1 -db -bbox -sgen -200 0 1280 1240
",
   "linktoobj_comment_0":"/sc/axi_gpio_poe",
   "linktotype_comment_0":"bd_cell"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: rj45
proc create_hier_cell_rj45 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_rj45() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_3

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_3

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_4

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_4

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_5

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_5

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_6

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_6

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_7

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_7

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_1


  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I interconnect_aresetn
  create_bd_pin -dir O -from 0 -to 0 -type rst phy_rst_n_0
  create_bd_pin -dir I CLK_100
  create_bd_pin -dir O -from 0 -to 0 phy_rst_n_1
  create_bd_pin -dir O -from 0 -to 0 phy_rst_n_2
  create_bd_pin -dir O -from 0 -to 0 phy_rst_n_3
  create_bd_pin -dir O INT_RJ45
  create_bd_pin -dir O -from 0 -to 0 phy_rst_n_4
  create_bd_pin -dir O -from 0 -to 0 phy_rst_n_5
  create_bd_pin -dir O -from 0 -to 0 phy_rst_n_6
  create_bd_pin -dir O -from 0 -to 0 -type rst phy_rst_n_7
  create_bd_pin -dir I -type rst peripheral_aresetn
  create_bd_pin -dir I -type clk CLK_125
  create_bd_pin -dir I -type clk CLK_333

  # Create instance: axi_ethernet_0, and set properties
  set axi_ethernet_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_0 ]
  set_property -dict [list \
    CONFIG.PHY_TYPE {RGMII} \
    CONFIG.RXCSUM {Full} \
    CONFIG.Statistics_Reset {true} \
    CONFIG.SupportLevel {1} \
    CONFIG.TXCSUM {Full} \
    CONFIG.axisclkrate {125.0} \
  ] $axi_ethernet_0


  # Create instance: axi_ethernet_1, and set properties
  set axi_ethernet_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_1 ]
  set_property -dict [list \
    CONFIG.PHY_TYPE {RGMII} \
    CONFIG.RXCSUM {Full} \
    CONFIG.Statistics_Reset {true} \
    CONFIG.SupportLevel {0} \
    CONFIG.TXCSUM {Full} \
    CONFIG.axisclkrate {125.0} \
  ] $axi_ethernet_1


  # Create instance: axi_ethernet_2, and set properties
  set axi_ethernet_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_2 ]
  set_property -dict [list \
    CONFIG.PHY_TYPE {RGMII} \
    CONFIG.RXCSUM {Full} \
    CONFIG.Statistics_Reset {true} \
    CONFIG.SupportLevel {0} \
    CONFIG.TXCSUM {Full} \
    CONFIG.axisclkrate {125.0} \
  ] $axi_ethernet_2


  # Create instance: axi_ethernet_3, and set properties
  set axi_ethernet_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_3 ]
  set_property -dict [list \
    CONFIG.PHY_TYPE {RGMII} \
    CONFIG.RXCSUM {Full} \
    CONFIG.Statistics_Reset {true} \
    CONFIG.SupportLevel {0} \
    CONFIG.TXCSUM {Full} \
    CONFIG.axisclkrate {125.0} \
  ] $axi_ethernet_3


  # Create instance: axi_intc_0, and set properties
  set axi_intc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 ]
  set_property CONFIG.C_IRQ_CONNECTION {1} $axi_intc_0


  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property CONFIG.NUM_PORTS {32} $xlconcat_0


  # Create instance: axi_ethernet_4, and set properties
  set axi_ethernet_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_4 ]
  set_property -dict [list \
    CONFIG.PHY_TYPE {RGMII} \
    CONFIG.RXCSUM {Full} \
    CONFIG.Statistics_Reset {true} \
    CONFIG.SupportLevel {0} \
    CONFIG.TXCSUM {Full} \
    CONFIG.axisclkrate {125.0} \
  ] $axi_ethernet_4


  # Create instance: axi_ethernet_5, and set properties
  set axi_ethernet_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_5 ]
  set_property -dict [list \
    CONFIG.PHY_TYPE {RGMII} \
    CONFIG.RXCSUM {Full} \
    CONFIG.Statistics_Reset {true} \
    CONFIG.SupportLevel {0} \
    CONFIG.TXCSUM {Full} \
    CONFIG.axisclkrate {125.0} \
  ] $axi_ethernet_5


  # Create instance: axi_ethernet_6, and set properties
  set axi_ethernet_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_6 ]
  set_property -dict [list \
    CONFIG.PHY_TYPE {RGMII} \
    CONFIG.RXCSUM {Full} \
    CONFIG.Statistics_Reset {true} \
    CONFIG.SupportLevel {0} \
    CONFIG.TXCSUM {Full} \
    CONFIG.axisclkrate {125.0} \
  ] $axi_ethernet_6


  # Create instance: axi_ethernet_7, and set properties
  set axi_ethernet_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_7 ]
  set_property -dict [list \
    CONFIG.PHY_TYPE {RGMII} \
    CONFIG.RXCSUM {Full} \
    CONFIG.Statistics_Reset {true} \
    CONFIG.SupportLevel {0} \
    CONFIG.TXCSUM {Full} \
    CONFIG.axisclkrate {125} \
  ] $axi_ethernet_7


  # Create instance: axi_ethernet_0_dma, and set properties
  set axi_ethernet_0_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_ethernet_0_dma ]
  set_property -dict [list \
    CONFIG.c_include_mm2s_dre {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_sg_length_width {16} \
    CONFIG.c_sg_use_stsapp_length {1} \
  ] $axi_ethernet_0_dma


  # Create instance: axi_ethernet_1_dma, and set properties
  set axi_ethernet_1_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_ethernet_1_dma ]
  set_property -dict [list \
    CONFIG.c_include_mm2s_dre {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_sg_length_width {16} \
    CONFIG.c_sg_use_stsapp_length {1} \
  ] $axi_ethernet_1_dma


  # Create instance: axi_ethernet_2_dma, and set properties
  set axi_ethernet_2_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_ethernet_2_dma ]
  set_property -dict [list \
    CONFIG.c_include_mm2s_dre {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_sg_length_width {16} \
    CONFIG.c_sg_use_stsapp_length {1} \
  ] $axi_ethernet_2_dma


  # Create instance: axi_ethernet_3_dma, and set properties
  set axi_ethernet_3_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_ethernet_3_dma ]
  set_property -dict [list \
    CONFIG.c_include_mm2s_dre {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_sg_length_width {16} \
    CONFIG.c_sg_use_stsapp_length {1} \
  ] $axi_ethernet_3_dma


  # Create instance: axi_ethernet_4_dma, and set properties
  set axi_ethernet_4_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_ethernet_4_dma ]
  set_property -dict [list \
    CONFIG.c_include_mm2s_dre {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_sg_length_width {16} \
    CONFIG.c_sg_use_stsapp_length {1} \
  ] $axi_ethernet_4_dma


  # Create instance: axi_ethernet_5_dma, and set properties
  set axi_ethernet_5_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_ethernet_5_dma ]
  set_property -dict [list \
    CONFIG.c_include_mm2s_dre {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_sg_length_width {16} \
    CONFIG.c_sg_use_stsapp_length {1} \
  ] $axi_ethernet_5_dma


  # Create instance: axi_ethernet_6_dma, and set properties
  set axi_ethernet_6_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_ethernet_6_dma ]
  set_property -dict [list \
    CONFIG.c_include_mm2s_dre {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_sg_length_width {16} \
    CONFIG.c_sg_use_stsapp_length {1} \
  ] $axi_ethernet_6_dma


  # Create instance: axi_ethernet_7_dma, and set properties
  set axi_ethernet_7_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_ethernet_7_dma ]
  set_property -dict [list \
    CONFIG.c_include_mm2s_dre {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_sg_length_width {16} \
    CONFIG.c_sg_use_stsapp_length {1} \
  ] $axi_ethernet_7_dma


  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
  set_property CONFIG.NUM_SI {12} $smartconnect_0


  # Create instance: smartconnect_1, and set properties
  set smartconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_1 ]
  set_property CONFIG.NUM_SI {12} $smartconnect_1


  # Create instance: smartconnect_2, and set properties
  set smartconnect_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_2 ]
  set_property -dict [list \
    CONFIG.NUM_MI {17} \
    CONFIG.NUM_SI {1} \
  ] $smartconnect_2


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins axi_ethernet_0/mdio] [get_bd_intf_pins mdio_0]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins axi_ethernet_0/rgmii] [get_bd_intf_pins rgmii_0]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins M00_AXI_0]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins smartconnect_1/M00_AXI] [get_bd_intf_pins M00_AXI_1]
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins smartconnect_2/S00_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_ethernet_0_dma/M_AXIS_CNTRL] [get_bd_intf_pins axi_ethernet_0/s_axis_txc]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXIS_MM2S [get_bd_intf_pins axi_ethernet_0_dma/M_AXIS_MM2S] [get_bd_intf_pins axi_ethernet_0/s_axis_txd]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXI_MM2S [get_bd_intf_pins axi_ethernet_0_dma/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S01_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXI_S2MM [get_bd_intf_pins axi_ethernet_0_dma/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXI_SG [get_bd_intf_pins axi_ethernet_0_dma/M_AXI_SG] [get_bd_intf_pins smartconnect_0/S02_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_0_m_axis_rxd [get_bd_intf_pins axi_ethernet_0_dma/S_AXIS_S2MM] [get_bd_intf_pins axi_ethernet_0/m_axis_rxd]
  connect_bd_intf_net -intf_net axi_ethernet_0_m_axis_rxs [get_bd_intf_pins axi_ethernet_0_dma/S_AXIS_STS] [get_bd_intf_pins axi_ethernet_0/m_axis_rxs]
  connect_bd_intf_net -intf_net axi_ethernet_1_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_ethernet_1_dma/M_AXIS_CNTRL] [get_bd_intf_pins axi_ethernet_1/s_axis_txc]
  connect_bd_intf_net -intf_net axi_ethernet_1_dma_M_AXIS_MM2S [get_bd_intf_pins axi_ethernet_1_dma/M_AXIS_MM2S] [get_bd_intf_pins axi_ethernet_1/s_axis_txd]
  connect_bd_intf_net -intf_net axi_ethernet_1_dma_M_AXI_MM2S [get_bd_intf_pins axi_ethernet_1_dma/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S05_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_1_dma_M_AXI_S2MM [get_bd_intf_pins axi_ethernet_1_dma/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S06_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_1_dma_M_AXI_SG [get_bd_intf_pins axi_ethernet_1_dma/M_AXI_SG] [get_bd_intf_pins smartconnect_0/S03_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_1_m_axis_rxd [get_bd_intf_pins axi_ethernet_1_dma/S_AXIS_S2MM] [get_bd_intf_pins axi_ethernet_1/m_axis_rxd]
  connect_bd_intf_net -intf_net axi_ethernet_1_m_axis_rxs [get_bd_intf_pins axi_ethernet_1_dma/S_AXIS_STS] [get_bd_intf_pins axi_ethernet_1/m_axis_rxs]
  connect_bd_intf_net -intf_net axi_ethernet_1_mdio [get_bd_intf_pins mdio_1] [get_bd_intf_pins axi_ethernet_1/mdio]
  connect_bd_intf_net -intf_net axi_ethernet_1_rgmii [get_bd_intf_pins rgmii_1] [get_bd_intf_pins axi_ethernet_1/rgmii]
  connect_bd_intf_net -intf_net axi_ethernet_2_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_ethernet_2_dma/M_AXIS_CNTRL] [get_bd_intf_pins axi_ethernet_2/s_axis_txc]
  connect_bd_intf_net -intf_net axi_ethernet_2_dma_M_AXIS_MM2S [get_bd_intf_pins axi_ethernet_2_dma/M_AXIS_MM2S] [get_bd_intf_pins axi_ethernet_2/s_axis_txd]
  connect_bd_intf_net -intf_net axi_ethernet_2_dma_M_AXI_MM2S [get_bd_intf_pins axi_ethernet_2_dma/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S10_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_2_dma_M_AXI_S2MM [get_bd_intf_pins axi_ethernet_2_dma/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S04_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_2_dma_M_AXI_SG [get_bd_intf_pins axi_ethernet_2_dma/M_AXI_SG] [get_bd_intf_pins smartconnect_0/S07_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_2_m_axis_rxd [get_bd_intf_pins axi_ethernet_2_dma/S_AXIS_S2MM] [get_bd_intf_pins axi_ethernet_2/m_axis_rxd]
  connect_bd_intf_net -intf_net axi_ethernet_2_m_axis_rxs [get_bd_intf_pins axi_ethernet_2_dma/S_AXIS_STS] [get_bd_intf_pins axi_ethernet_2/m_axis_rxs]
  connect_bd_intf_net -intf_net axi_ethernet_2_mdio [get_bd_intf_pins mdio_2] [get_bd_intf_pins axi_ethernet_2/mdio]
  connect_bd_intf_net -intf_net axi_ethernet_2_rgmii [get_bd_intf_pins rgmii_2] [get_bd_intf_pins axi_ethernet_2/rgmii]
  connect_bd_intf_net -intf_net axi_ethernet_3_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_ethernet_3_dma/M_AXIS_CNTRL] [get_bd_intf_pins axi_ethernet_3/s_axis_txc]
  connect_bd_intf_net -intf_net axi_ethernet_3_dma_M_AXIS_MM2S [get_bd_intf_pins axi_ethernet_3_dma/M_AXIS_MM2S] [get_bd_intf_pins axi_ethernet_3/s_axis_txd]
  connect_bd_intf_net -intf_net axi_ethernet_3_dma_M_AXI_MM2S [get_bd_intf_pins axi_ethernet_3_dma/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S11_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_3_dma_M_AXI_S2MM [get_bd_intf_pins smartconnect_0/S09_AXI] [get_bd_intf_pins axi_ethernet_3_dma/M_AXI_S2MM]
  connect_bd_intf_net -intf_net axi_ethernet_3_dma_M_AXI_SG [get_bd_intf_pins axi_ethernet_3_dma/M_AXI_SG] [get_bd_intf_pins smartconnect_0/S08_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_3_m_axis_rxd [get_bd_intf_pins axi_ethernet_3_dma/S_AXIS_S2MM] [get_bd_intf_pins axi_ethernet_3/m_axis_rxd]
  connect_bd_intf_net -intf_net axi_ethernet_3_m_axis_rxs [get_bd_intf_pins axi_ethernet_3_dma/S_AXIS_STS] [get_bd_intf_pins axi_ethernet_3/m_axis_rxs]
  connect_bd_intf_net -intf_net axi_ethernet_3_mdio [get_bd_intf_pins mdio_3] [get_bd_intf_pins axi_ethernet_3/mdio]
  connect_bd_intf_net -intf_net axi_ethernet_3_rgmii [get_bd_intf_pins rgmii_3] [get_bd_intf_pins axi_ethernet_3/rgmii]
  connect_bd_intf_net -intf_net axi_ethernet_4_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_ethernet_4_dma/M_AXIS_CNTRL] [get_bd_intf_pins axi_ethernet_4/s_axis_txc]
  connect_bd_intf_net -intf_net axi_ethernet_4_dma_M_AXIS_MM2S [get_bd_intf_pins axi_ethernet_4_dma/M_AXIS_MM2S] [get_bd_intf_pins axi_ethernet_4/s_axis_txd]
  connect_bd_intf_net -intf_net axi_ethernet_4_dma_M_AXI_MM2S [get_bd_intf_pins smartconnect_1/S01_AXI] [get_bd_intf_pins axi_ethernet_4_dma/M_AXI_MM2S]
  connect_bd_intf_net -intf_net axi_ethernet_4_dma_M_AXI_S2MM [get_bd_intf_pins axi_ethernet_4_dma/M_AXI_S2MM] [get_bd_intf_pins smartconnect_1/S02_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_4_dma_M_AXI_SG [get_bd_intf_pins smartconnect_1/S00_AXI] [get_bd_intf_pins axi_ethernet_4_dma/M_AXI_SG]
  connect_bd_intf_net -intf_net axi_ethernet_4_m_axis_rxd [get_bd_intf_pins axi_ethernet_4_dma/S_AXIS_S2MM] [get_bd_intf_pins axi_ethernet_4/m_axis_rxd]
  connect_bd_intf_net -intf_net axi_ethernet_4_m_axis_rxs [get_bd_intf_pins axi_ethernet_4_dma/S_AXIS_STS] [get_bd_intf_pins axi_ethernet_4/m_axis_rxs]
  connect_bd_intf_net -intf_net axi_ethernet_4_mdio [get_bd_intf_pins mdio_4] [get_bd_intf_pins axi_ethernet_4/mdio]
  connect_bd_intf_net -intf_net axi_ethernet_4_rgmii [get_bd_intf_pins rgmii_4] [get_bd_intf_pins axi_ethernet_4/rgmii]
  connect_bd_intf_net -intf_net axi_ethernet_5_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_ethernet_5_dma/M_AXIS_CNTRL] [get_bd_intf_pins axi_ethernet_5/s_axis_txc]
  connect_bd_intf_net -intf_net axi_ethernet_5_dma_M_AXIS_MM2S [get_bd_intf_pins axi_ethernet_5_dma/M_AXIS_MM2S] [get_bd_intf_pins axi_ethernet_5/s_axis_txd]
  connect_bd_intf_net -intf_net axi_ethernet_5_dma_M_AXI_MM2S [get_bd_intf_pins axi_ethernet_5_dma/M_AXI_MM2S] [get_bd_intf_pins smartconnect_1/S06_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_5_dma_M_AXI_S2MM [get_bd_intf_pins smartconnect_1/S04_AXI] [get_bd_intf_pins axi_ethernet_5_dma/M_AXI_S2MM]
  connect_bd_intf_net -intf_net axi_ethernet_5_dma_M_AXI_SG [get_bd_intf_pins smartconnect_1/S05_AXI] [get_bd_intf_pins axi_ethernet_5_dma/M_AXI_SG]
  connect_bd_intf_net -intf_net axi_ethernet_5_m_axis_rxd [get_bd_intf_pins axi_ethernet_5_dma/S_AXIS_S2MM] [get_bd_intf_pins axi_ethernet_5/m_axis_rxd]
  connect_bd_intf_net -intf_net axi_ethernet_5_m_axis_rxs [get_bd_intf_pins axi_ethernet_5_dma/S_AXIS_STS] [get_bd_intf_pins axi_ethernet_5/m_axis_rxs]
  connect_bd_intf_net -intf_net axi_ethernet_5_mdio [get_bd_intf_pins mdio_5] [get_bd_intf_pins axi_ethernet_5/mdio]
  connect_bd_intf_net -intf_net axi_ethernet_5_rgmii [get_bd_intf_pins rgmii_5] [get_bd_intf_pins axi_ethernet_5/rgmii]
  connect_bd_intf_net -intf_net axi_ethernet_6_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_ethernet_6_dma/M_AXIS_CNTRL] [get_bd_intf_pins axi_ethernet_6/s_axis_txc]
  connect_bd_intf_net -intf_net axi_ethernet_6_dma_M_AXIS_MM2S [get_bd_intf_pins axi_ethernet_6_dma/M_AXIS_MM2S] [get_bd_intf_pins axi_ethernet_6/s_axis_txd]
  connect_bd_intf_net -intf_net axi_ethernet_6_dma_M_AXI_MM2S [get_bd_intf_pins axi_ethernet_6_dma/M_AXI_MM2S] [get_bd_intf_pins smartconnect_1/S09_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_6_dma_M_AXI_S2MM [get_bd_intf_pins axi_ethernet_6_dma/M_AXI_S2MM] [get_bd_intf_pins smartconnect_1/S07_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_6_dma_M_AXI_SG [get_bd_intf_pins axi_ethernet_6_dma/M_AXI_SG] [get_bd_intf_pins smartconnect_1/S03_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_6_m_axis_rxd [get_bd_intf_pins axi_ethernet_6_dma/S_AXIS_S2MM] [get_bd_intf_pins axi_ethernet_6/m_axis_rxd]
  connect_bd_intf_net -intf_net axi_ethernet_6_m_axis_rxs [get_bd_intf_pins axi_ethernet_6_dma/S_AXIS_STS] [get_bd_intf_pins axi_ethernet_6/m_axis_rxs]
  connect_bd_intf_net -intf_net axi_ethernet_6_mdio [get_bd_intf_pins mdio_6] [get_bd_intf_pins axi_ethernet_6/mdio]
  connect_bd_intf_net -intf_net axi_ethernet_6_rgmii [get_bd_intf_pins rgmii_6] [get_bd_intf_pins axi_ethernet_6/rgmii]
  connect_bd_intf_net -intf_net axi_ethernet_7_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_ethernet_7_dma/M_AXIS_CNTRL] [get_bd_intf_pins axi_ethernet_7/s_axis_txc]
  connect_bd_intf_net -intf_net axi_ethernet_7_dma_M_AXIS_MM2S [get_bd_intf_pins axi_ethernet_7_dma/M_AXIS_MM2S] [get_bd_intf_pins axi_ethernet_7/s_axis_txd]
  connect_bd_intf_net -intf_net axi_ethernet_7_dma_M_AXI_MM2S [get_bd_intf_pins axi_ethernet_7_dma/M_AXI_MM2S] [get_bd_intf_pins smartconnect_1/S10_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_7_dma_M_AXI_S2MM [get_bd_intf_pins axi_ethernet_7_dma/M_AXI_S2MM] [get_bd_intf_pins smartconnect_1/S08_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_7_dma_M_AXI_SG [get_bd_intf_pins axi_ethernet_7_dma/M_AXI_SG] [get_bd_intf_pins smartconnect_1/S11_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_7_m_axis_rxd [get_bd_intf_pins axi_ethernet_7_dma/S_AXIS_S2MM] [get_bd_intf_pins axi_ethernet_7/m_axis_rxd]
  connect_bd_intf_net -intf_net axi_ethernet_7_m_axis_rxs [get_bd_intf_pins axi_ethernet_7_dma/S_AXIS_STS] [get_bd_intf_pins axi_ethernet_7/m_axis_rxs]
  connect_bd_intf_net -intf_net axi_ethernet_7_mdio [get_bd_intf_pins mdio_7] [get_bd_intf_pins axi_ethernet_7/mdio]
  connect_bd_intf_net -intf_net axi_ethernet_7_rgmii [get_bd_intf_pins rgmii_7] [get_bd_intf_pins axi_ethernet_7/rgmii]
  connect_bd_intf_net -intf_net smartconnect_2_M00_AXI [get_bd_intf_pins smartconnect_2/M00_AXI] [get_bd_intf_pins axi_ethernet_0/s_axi]
  connect_bd_intf_net -intf_net smartconnect_2_M01_AXI [get_bd_intf_pins smartconnect_2/M01_AXI] [get_bd_intf_pins axi_ethernet_0_dma/S_AXI_LITE]
  connect_bd_intf_net -intf_net smartconnect_2_M02_AXI [get_bd_intf_pins smartconnect_2/M02_AXI] [get_bd_intf_pins axi_ethernet_1/s_axi]
  connect_bd_intf_net -intf_net smartconnect_2_M03_AXI [get_bd_intf_pins smartconnect_2/M03_AXI] [get_bd_intf_pins axi_ethernet_1_dma/S_AXI_LITE]
  connect_bd_intf_net -intf_net smartconnect_2_M04_AXI [get_bd_intf_pins axi_ethernet_2/s_axi] [get_bd_intf_pins smartconnect_2/M04_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M05_AXI [get_bd_intf_pins axi_ethernet_3/s_axi] [get_bd_intf_pins smartconnect_2/M05_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M06_AXI [get_bd_intf_pins axi_ethernet_3_dma/S_AXI_LITE] [get_bd_intf_pins smartconnect_2/M06_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M07_AXI [get_bd_intf_pins axi_ethernet_4/s_axi] [get_bd_intf_pins smartconnect_2/M07_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M08_AXI [get_bd_intf_pins axi_ethernet_4_dma/S_AXI_LITE] [get_bd_intf_pins smartconnect_2/M08_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M09_AXI [get_bd_intf_pins axi_ethernet_6/s_axi] [get_bd_intf_pins smartconnect_2/M09_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M10_AXI [get_bd_intf_pins axi_ethernet_7/s_axi] [get_bd_intf_pins smartconnect_2/M10_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M11_AXI [get_bd_intf_pins smartconnect_2/M11_AXI] [get_bd_intf_pins axi_intc_0/s_axi]
  connect_bd_intf_net -intf_net smartconnect_2_M12_AXI [get_bd_intf_pins axi_ethernet_5_dma/S_AXI_LITE] [get_bd_intf_pins smartconnect_2/M12_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M13_AXI [get_bd_intf_pins axi_ethernet_6_dma/S_AXI_LITE] [get_bd_intf_pins smartconnect_2/M13_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M14_AXI [get_bd_intf_pins axi_ethernet_2_dma/S_AXI_LITE] [get_bd_intf_pins smartconnect_2/M14_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M15_AXI [get_bd_intf_pins axi_ethernet_7_dma/S_AXI_LITE] [get_bd_intf_pins smartconnect_2/M15_AXI]
  connect_bd_intf_net -intf_net smartconnect_2_M16_AXI [get_bd_intf_pins axi_ethernet_5/s_axi] [get_bd_intf_pins smartconnect_2/M16_AXI]

  # Create port connections
  connect_bd_net -net ACLK_1  [get_bd_pins ACLK] \
  [get_bd_pins axi_ethernet_0/s_axi_lite_clk] \
  [get_bd_pins axi_ethernet_1/s_axi_lite_clk] \
  [get_bd_pins axi_ethernet_2/s_axi_lite_clk] \
  [get_bd_pins axi_ethernet_3/s_axi_lite_clk] \
  [get_bd_pins axi_ethernet_4/s_axi_lite_clk] \
  [get_bd_pins axi_ethernet_5/s_axi_lite_clk] \
  [get_bd_pins axi_ethernet_6/s_axi_lite_clk] \
  [get_bd_pins axi_ethernet_7/s_axi_lite_clk] \
  [get_bd_pins axi_intc_0/s_axi_aclk] \
  [get_bd_pins axi_ethernet_2_dma/s_axi_lite_aclk] \
  [get_bd_pins axi_ethernet_1_dma/s_axi_lite_aclk] \
  [get_bd_pins axi_ethernet_3_dma/s_axi_lite_aclk] \
  [get_bd_pins axi_ethernet_5_dma/s_axi_lite_aclk] \
  [get_bd_pins axi_ethernet_0_dma/s_axi_lite_aclk] \
  [get_bd_pins axi_ethernet_4_dma/s_axi_lite_aclk] \
  [get_bd_pins axi_ethernet_6_dma/s_axi_lite_aclk] \
  [get_bd_pins axi_ethernet_7_dma/s_axi_lite_aclk] \
  [get_bd_pins smartconnect_2/aclk]
  connect_bd_net -net ARESETN_1  [get_bd_pins interconnect_aresetn] \
  [get_bd_pins smartconnect_1/aresetn] \
  [get_bd_pins smartconnect_2/aresetn] \
  [get_bd_pins smartconnect_0/aresetn]
  connect_bd_net -net CLK_125_1  [get_bd_pins CLK_100] \
  [get_bd_pins axi_ethernet_0/axis_clk] \
  [get_bd_pins axi_ethernet_1/axis_clk] \
  [get_bd_pins axi_ethernet_2/axis_clk] \
  [get_bd_pins axi_ethernet_3/axis_clk] \
  [get_bd_pins axi_ethernet_4/axis_clk] \
  [get_bd_pins axi_ethernet_5/axis_clk] \
  [get_bd_pins axi_ethernet_6/axis_clk] \
  [get_bd_pins axi_ethernet_7/axis_clk] \
  [get_bd_pins axi_ethernet_0_dma/m_axi_mm2s_aclk] \
  [get_bd_pins axi_ethernet_0_dma/m_axi_s2mm_aclk] \
  [get_bd_pins axi_ethernet_1_dma/m_axi_mm2s_aclk] \
  [get_bd_pins axi_ethernet_1_dma/m_axi_s2mm_aclk] \
  [get_bd_pins axi_ethernet_2_dma/m_axi_mm2s_aclk] \
  [get_bd_pins axi_ethernet_2_dma/m_axi_s2mm_aclk] \
  [get_bd_pins axi_ethernet_3_dma/m_axi_mm2s_aclk] \
  [get_bd_pins axi_ethernet_3_dma/m_axi_s2mm_aclk] \
  [get_bd_pins axi_ethernet_4_dma/m_axi_mm2s_aclk] \
  [get_bd_pins axi_ethernet_4_dma/m_axi_s2mm_aclk] \
  [get_bd_pins axi_ethernet_5_dma/m_axi_mm2s_aclk] \
  [get_bd_pins axi_ethernet_5_dma/m_axi_s2mm_aclk] \
  [get_bd_pins axi_ethernet_6_dma/m_axi_mm2s_aclk] \
  [get_bd_pins axi_ethernet_6_dma/m_axi_s2mm_aclk] \
  [get_bd_pins axi_ethernet_7_dma/m_axi_mm2s_aclk] \
  [get_bd_pins axi_ethernet_7_dma/m_axi_s2mm_aclk] \
  [get_bd_pins axi_ethernet_1_dma/m_axi_sg_aclk] \
  [get_bd_pins axi_ethernet_2_dma/m_axi_sg_aclk] \
  [get_bd_pins axi_ethernet_3_dma/m_axi_sg_aclk] \
  [get_bd_pins axi_ethernet_5_dma/m_axi_sg_aclk] \
  [get_bd_pins axi_ethernet_0_dma/m_axi_sg_aclk] \
  [get_bd_pins axi_ethernet_4_dma/m_axi_sg_aclk] \
  [get_bd_pins axi_ethernet_6_dma/m_axi_sg_aclk] \
  [get_bd_pins axi_ethernet_7_dma/m_axi_sg_aclk] \
  [get_bd_pins smartconnect_0/aclk] \
  [get_bd_pins smartconnect_1/aclk]
  connect_bd_net -net axi_ethernet_0_dma_mm2s_cntrl_reset_out_n  [get_bd_pins axi_ethernet_0_dma/mm2s_cntrl_reset_out_n] \
  [get_bd_pins axi_ethernet_0/axi_txc_arstn]
  connect_bd_net -net axi_ethernet_0_dma_mm2s_introut  [get_bd_pins axi_ethernet_0_dma/mm2s_introut] \
  [get_bd_pins xlconcat_0/In18]
  connect_bd_net -net axi_ethernet_0_dma_mm2s_prmry_reset_out_n  [get_bd_pins axi_ethernet_0_dma/mm2s_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_0/axi_txd_arstn]
  connect_bd_net -net axi_ethernet_0_dma_s2mm_introut  [get_bd_pins axi_ethernet_0_dma/s2mm_introut] \
  [get_bd_pins xlconcat_0/In30]
  connect_bd_net -net axi_ethernet_0_dma_s2mm_prmry_reset_out_n  [get_bd_pins axi_ethernet_0_dma/s2mm_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_0/axi_rxd_arstn]
  connect_bd_net -net axi_ethernet_0_dma_s2mm_sts_reset_out_n  [get_bd_pins axi_ethernet_0_dma/s2mm_sts_reset_out_n] \
  [get_bd_pins axi_ethernet_0/axi_rxs_arstn]
  connect_bd_net -net axi_ethernet_0_interrupt  [get_bd_pins axi_ethernet_0/interrupt] \
  [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net axi_ethernet_0_mac_irq  [get_bd_pins axi_ethernet_0/mac_irq] \
  [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net axi_ethernet_0_phy_rst_n  [get_bd_pins axi_ethernet_0/phy_rst_n] \
  [get_bd_pins phy_rst_n_0]
  connect_bd_net -net axi_ethernet_1_dma_mm2s_cntrl_reset_out_n  [get_bd_pins axi_ethernet_1_dma/mm2s_cntrl_reset_out_n] \
  [get_bd_pins axi_ethernet_1/axi_txc_arstn]
  connect_bd_net -net axi_ethernet_1_dma_mm2s_introut  [get_bd_pins axi_ethernet_1_dma/mm2s_introut] \
  [get_bd_pins xlconcat_0/In16]
  connect_bd_net -net axi_ethernet_1_dma_mm2s_prmry_reset_out_n  [get_bd_pins axi_ethernet_1_dma/mm2s_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_1/axi_txd_arstn]
  connect_bd_net -net axi_ethernet_1_dma_s2mm_introut  [get_bd_pins axi_ethernet_1_dma/s2mm_introut] \
  [get_bd_pins xlconcat_0/In25]
  connect_bd_net -net axi_ethernet_1_dma_s2mm_prmry_reset_out_n  [get_bd_pins axi_ethernet_1_dma/s2mm_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_1/axi_rxd_arstn]
  connect_bd_net -net axi_ethernet_1_dma_s2mm_sts_reset_out_n  [get_bd_pins axi_ethernet_1_dma/s2mm_sts_reset_out_n] \
  [get_bd_pins axi_ethernet_1/axi_rxs_arstn]
  connect_bd_net -net axi_ethernet_1_interrupt  [get_bd_pins axi_ethernet_1/interrupt] \
  [get_bd_pins xlconcat_0/In3]
  connect_bd_net -net axi_ethernet_1_mac_irq  [get_bd_pins axi_ethernet_1/mac_irq] \
  [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net axi_ethernet_1_phy_rst_n  [get_bd_pins axi_ethernet_1/phy_rst_n] \
  [get_bd_pins phy_rst_n_1]
  connect_bd_net -net axi_ethernet_2_dma_mm2s_cntrl_reset_out_n  [get_bd_pins axi_ethernet_2_dma/mm2s_cntrl_reset_out_n] \
  [get_bd_pins axi_ethernet_2/axi_txc_arstn]
  connect_bd_net -net axi_ethernet_2_dma_mm2s_introut  [get_bd_pins axi_ethernet_2_dma/mm2s_introut] \
  [get_bd_pins xlconcat_0/In28]
  connect_bd_net -net axi_ethernet_2_dma_mm2s_prmry_reset_out_n  [get_bd_pins axi_ethernet_2_dma/mm2s_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_2/axi_txd_arstn]
  connect_bd_net -net axi_ethernet_2_dma_s2mm_introut  [get_bd_pins axi_ethernet_2_dma/s2mm_introut] \
  [get_bd_pins xlconcat_0/In26]
  connect_bd_net -net axi_ethernet_2_dma_s2mm_prmry_reset_out_n  [get_bd_pins axi_ethernet_2_dma/s2mm_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_2/axi_rxd_arstn]
  connect_bd_net -net axi_ethernet_2_dma_s2mm_sts_reset_out_n  [get_bd_pins axi_ethernet_2_dma/s2mm_sts_reset_out_n] \
  [get_bd_pins axi_ethernet_2/axi_rxs_arstn]
  connect_bd_net -net axi_ethernet_2_interrupt  [get_bd_pins axi_ethernet_2/interrupt] \
  [get_bd_pins xlconcat_0/In5]
  connect_bd_net -net axi_ethernet_2_mac_irq  [get_bd_pins axi_ethernet_2/mac_irq] \
  [get_bd_pins xlconcat_0/In4]
  connect_bd_net -net axi_ethernet_2_phy_rst_n  [get_bd_pins axi_ethernet_2/phy_rst_n] \
  [get_bd_pins phy_rst_n_2]
  connect_bd_net -net axi_ethernet_3_dma_mm2s_cntrl_reset_out_n  [get_bd_pins axi_ethernet_3_dma/mm2s_cntrl_reset_out_n] \
  [get_bd_pins axi_ethernet_3/axi_txc_arstn]
  connect_bd_net -net axi_ethernet_3_dma_mm2s_introut  [get_bd_pins axi_ethernet_3_dma/mm2s_introut] \
  [get_bd_pins xlconcat_0/In21]
  connect_bd_net -net axi_ethernet_3_dma_mm2s_prmry_reset_out_n  [get_bd_pins axi_ethernet_3_dma/mm2s_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_3/axi_txd_arstn]
  connect_bd_net -net axi_ethernet_3_dma_s2mm_introut  [get_bd_pins axi_ethernet_3_dma/s2mm_introut] \
  [get_bd_pins xlconcat_0/In20]
  connect_bd_net -net axi_ethernet_3_dma_s2mm_prmry_reset_out_n  [get_bd_pins axi_ethernet_3_dma/s2mm_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_3/axi_rxd_arstn]
  connect_bd_net -net axi_ethernet_3_dma_s2mm_sts_reset_out_n  [get_bd_pins axi_ethernet_3_dma/s2mm_sts_reset_out_n] \
  [get_bd_pins axi_ethernet_3/axi_rxs_arstn]
  connect_bd_net -net axi_ethernet_3_interrupt  [get_bd_pins axi_ethernet_3/interrupt] \
  [get_bd_pins xlconcat_0/In7]
  connect_bd_net -net axi_ethernet_3_mac_irq  [get_bd_pins axi_ethernet_3/mac_irq] \
  [get_bd_pins xlconcat_0/In6]
  connect_bd_net -net axi_ethernet_3_phy_rst_n  [get_bd_pins axi_ethernet_3/phy_rst_n] \
  [get_bd_pins phy_rst_n_3]
  connect_bd_net -net axi_ethernet_4_dma_mm2s_cntrl_reset_out_n  [get_bd_pins axi_ethernet_4_dma/mm2s_cntrl_reset_out_n] \
  [get_bd_pins axi_ethernet_4/axi_txc_arstn]
  connect_bd_net -net axi_ethernet_4_dma_mm2s_introut  [get_bd_pins axi_ethernet_4_dma/mm2s_introut] \
  [get_bd_pins xlconcat_0/In31]
  connect_bd_net -net axi_ethernet_4_dma_mm2s_prmry_reset_out_n  [get_bd_pins axi_ethernet_4_dma/mm2s_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_4/axi_txd_arstn]
  connect_bd_net -net axi_ethernet_4_dma_s2mm_introut  [get_bd_pins axi_ethernet_4_dma/s2mm_introut] \
  [get_bd_pins xlconcat_0/In24]
  connect_bd_net -net axi_ethernet_4_dma_s2mm_prmry_reset_out_n  [get_bd_pins axi_ethernet_4_dma/s2mm_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_4/axi_rxd_arstn]
  connect_bd_net -net axi_ethernet_4_dma_s2mm_sts_reset_out_n  [get_bd_pins axi_ethernet_4_dma/s2mm_sts_reset_out_n] \
  [get_bd_pins axi_ethernet_4/axi_rxs_arstn]
  connect_bd_net -net axi_ethernet_4_interrupt  [get_bd_pins axi_ethernet_4/interrupt] \
  [get_bd_pins xlconcat_0/In9]
  connect_bd_net -net axi_ethernet_4_mac_irq  [get_bd_pins axi_ethernet_4/mac_irq] \
  [get_bd_pins xlconcat_0/In8]
  connect_bd_net -net axi_ethernet_4_phy_rst_n  [get_bd_pins axi_ethernet_4/phy_rst_n] \
  [get_bd_pins phy_rst_n_4]
  connect_bd_net -net axi_ethernet_5_dma_mm2s_cntrl_reset_out_n  [get_bd_pins axi_ethernet_5_dma/mm2s_cntrl_reset_out_n] \
  [get_bd_pins axi_ethernet_5/axi_txc_arstn]
  connect_bd_net -net axi_ethernet_5_dma_mm2s_introut  [get_bd_pins axi_ethernet_5_dma/mm2s_introut] \
  [get_bd_pins xlconcat_0/In19]
  connect_bd_net -net axi_ethernet_5_dma_mm2s_prmry_reset_out_n  [get_bd_pins axi_ethernet_5_dma/mm2s_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_5/axi_txd_arstn]
  connect_bd_net -net axi_ethernet_5_dma_s2mm_introut  [get_bd_pins axi_ethernet_5_dma/s2mm_introut] \
  [get_bd_pins xlconcat_0/In17]
  connect_bd_net -net axi_ethernet_5_dma_s2mm_prmry_reset_out_n  [get_bd_pins axi_ethernet_5_dma/s2mm_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_5/axi_rxd_arstn]
  connect_bd_net -net axi_ethernet_5_dma_s2mm_sts_reset_out_n  [get_bd_pins axi_ethernet_5_dma/s2mm_sts_reset_out_n] \
  [get_bd_pins axi_ethernet_5/axi_rxs_arstn]
  connect_bd_net -net axi_ethernet_5_interrupt  [get_bd_pins axi_ethernet_5/interrupt] \
  [get_bd_pins xlconcat_0/In11]
  connect_bd_net -net axi_ethernet_5_mac_irq  [get_bd_pins axi_ethernet_5/mac_irq] \
  [get_bd_pins xlconcat_0/In10]
  connect_bd_net -net axi_ethernet_5_phy_rst_n  [get_bd_pins axi_ethernet_5/phy_rst_n] \
  [get_bd_pins phy_rst_n_5]
  connect_bd_net -net axi_ethernet_6_dma_mm2s_cntrl_reset_out_n  [get_bd_pins axi_ethernet_6_dma/mm2s_cntrl_reset_out_n] \
  [get_bd_pins axi_ethernet_6/axi_txc_arstn]
  connect_bd_net -net axi_ethernet_6_dma_mm2s_introut  [get_bd_pins axi_ethernet_6_dma/mm2s_introut] \
  [get_bd_pins xlconcat_0/In23]
  connect_bd_net -net axi_ethernet_6_dma_mm2s_prmry_reset_out_n  [get_bd_pins axi_ethernet_6_dma/mm2s_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_6/axi_txd_arstn]
  connect_bd_net -net axi_ethernet_6_dma_s2mm_introut  [get_bd_pins axi_ethernet_6_dma/s2mm_introut] \
  [get_bd_pins xlconcat_0/In27]
  connect_bd_net -net axi_ethernet_6_dma_s2mm_prmry_reset_out_n  [get_bd_pins axi_ethernet_6_dma/s2mm_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_6/axi_rxd_arstn]
  connect_bd_net -net axi_ethernet_6_dma_s2mm_sts_reset_out_n  [get_bd_pins axi_ethernet_6_dma/s2mm_sts_reset_out_n] \
  [get_bd_pins axi_ethernet_6/axi_rxs_arstn]
  connect_bd_net -net axi_ethernet_6_interrupt  [get_bd_pins axi_ethernet_6/interrupt] \
  [get_bd_pins xlconcat_0/In13]
  connect_bd_net -net axi_ethernet_6_mac_irq  [get_bd_pins axi_ethernet_6/mac_irq] \
  [get_bd_pins xlconcat_0/In12]
  connect_bd_net -net axi_ethernet_6_phy_rst_n  [get_bd_pins axi_ethernet_6/phy_rst_n] \
  [get_bd_pins phy_rst_n_6]
  connect_bd_net -net axi_ethernet_7_dma_mm2s_cntrl_reset_out_n  [get_bd_pins axi_ethernet_7_dma/mm2s_cntrl_reset_out_n] \
  [get_bd_pins axi_ethernet_7/axi_txc_arstn]
  connect_bd_net -net axi_ethernet_7_dma_mm2s_introut  [get_bd_pins axi_ethernet_7_dma/mm2s_introut] \
  [get_bd_pins xlconcat_0/In22]
  connect_bd_net -net axi_ethernet_7_dma_mm2s_prmry_reset_out_n  [get_bd_pins axi_ethernet_7_dma/mm2s_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_7/axi_txd_arstn]
  connect_bd_net -net axi_ethernet_7_dma_s2mm_introut  [get_bd_pins axi_ethernet_7_dma/s2mm_introut] \
  [get_bd_pins xlconcat_0/In29]
  connect_bd_net -net axi_ethernet_7_dma_s2mm_prmry_reset_out_n  [get_bd_pins axi_ethernet_7_dma/s2mm_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_7/axi_rxd_arstn]
  connect_bd_net -net axi_ethernet_7_dma_s2mm_sts_reset_out_n  [get_bd_pins axi_ethernet_7_dma/s2mm_sts_reset_out_n] \
  [get_bd_pins axi_ethernet_7/axi_rxs_arstn]
  connect_bd_net -net axi_ethernet_7_interrupt  [get_bd_pins axi_ethernet_7/interrupt] \
  [get_bd_pins xlconcat_0/In15]
  connect_bd_net -net axi_ethernet_7_mac_irq  [get_bd_pins axi_ethernet_7/mac_irq] \
  [get_bd_pins xlconcat_0/In14]
  connect_bd_net -net axi_ethernet_7_phy_rst_n  [get_bd_pins axi_ethernet_7/phy_rst_n] \
  [get_bd_pins phy_rst_n_7]
  connect_bd_net -net axi_intc_0_irq  [get_bd_pins axi_intc_0/irq] \
  [get_bd_pins INT_RJ45]
  connect_bd_net -net gtx_clk_0_1  [get_bd_pins CLK_125] \
  [get_bd_pins axi_ethernet_7/gtx_clk] \
  [get_bd_pins axi_ethernet_0/gtx_clk] \
  [get_bd_pins axi_ethernet_6/gtx_clk] \
  [get_bd_pins axi_ethernet_5/gtx_clk] \
  [get_bd_pins axi_ethernet_4/gtx_clk] \
  [get_bd_pins axi_ethernet_3/gtx_clk] \
  [get_bd_pins axi_ethernet_2/gtx_clk] \
  [get_bd_pins axi_ethernet_1/gtx_clk]
  connect_bd_net -net ref_clk_0_1  [get_bd_pins CLK_333] \
  [get_bd_pins axi_ethernet_0/ref_clk]
  connect_bd_net -net s_axi_lite_resetn_0_1  [get_bd_pins peripheral_aresetn] \
  [get_bd_pins axi_ethernet_7/s_axi_lite_resetn] \
  [get_bd_pins axi_intc_0/s_axi_aresetn] \
  [get_bd_pins axi_ethernet_4_dma/axi_resetn] \
  [get_bd_pins axi_ethernet_5_dma/axi_resetn] \
  [get_bd_pins axi_ethernet_6_dma/axi_resetn] \
  [get_bd_pins axi_ethernet_7_dma/axi_resetn] \
  [get_bd_pins axi_ethernet_3_dma/axi_resetn] \
  [get_bd_pins axi_ethernet_2_dma/axi_resetn] \
  [get_bd_pins axi_ethernet_1_dma/axi_resetn] \
  [get_bd_pins axi_ethernet_0_dma/axi_resetn] \
  [get_bd_pins axi_ethernet_0/s_axi_lite_resetn] \
  [get_bd_pins axi_ethernet_1/s_axi_lite_resetn] \
  [get_bd_pins axi_ethernet_2/s_axi_lite_resetn] \
  [get_bd_pins axi_ethernet_3/s_axi_lite_resetn] \
  [get_bd_pins axi_ethernet_4/s_axi_lite_resetn] \
  [get_bd_pins axi_ethernet_5/s_axi_lite_resetn] \
  [get_bd_pins axi_ethernet_6/s_axi_lite_resetn]
  connect_bd_net -net xlconcat_0_dout  [get_bd_pins xlconcat_0/dout] \
  [get_bd_pins axi_intc_0/intr]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: sfp
proc create_hier_cell_sfp { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_sfp() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:sfp_rtl:1.0 sfp_0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 MGT_CLK

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_0


  # Create pins
  create_bd_pin -dir I interconnect_aresetn
  create_bd_pin -dir I CLK_50
  create_bd_pin -dir I -from 1 -to 0 SFP_LOS
  create_bd_pin -dir O mac_irq
  create_bd_pin -dir O interrupt
  create_bd_pin -dir I CLK_100
  create_bd_pin -dir O -type intr mm2s_introut_0
  create_bd_pin -dir O -type intr s2mm_introut_0
  create_bd_pin -dir I -type rst peripheral_aresetn

  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {not} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_0


  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {2} \
  ] $xlslice_0


  # Create instance: axi_ethernet_0_dma, and set properties
  set axi_ethernet_0_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_ethernet_0_dma ]
  set_property -dict [list \
    CONFIG.c_include_mm2s_dre {1} \
    CONFIG.c_include_s2mm_dre {1} \
    CONFIG.c_sg_length_width {16} \
    CONFIG.c_sg_use_stsapp_length {1} \
  ] $axi_ethernet_0_dma


  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
  set_property CONFIG.NUM_SI {3} $smartconnect_0


  # Create instance: smartconnect_1, and set properties
  set smartconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_1 ]
  set_property -dict [list \
    CONFIG.NUM_MI {2} \
    CONFIG.NUM_SI {1} \
  ] $smartconnect_1


  # Create instance: axi_ethernet_0, and set properties
  set axi_ethernet_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.2 axi_ethernet_0 ]
  set_property -dict [list \
    CONFIG.PHY_TYPE {1000BaseX} \
    CONFIG.RXCSUM {Full} \
    CONFIG.RXMEM {32k} \
    CONFIG.Statistics_Reset {true} \
    CONFIG.SupportLevel {1} \
    CONFIG.TXCSUM {Full} \
    CONFIG.TXMEM {32k} \
    CONFIG.axisclkrate {125} \
    CONFIG.gtlocation {X1Y8} \
  ] $axi_ethernet_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins M00_AXI_0]
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins smartconnect_1/S00_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_ethernet_0/s_axis_txc] [get_bd_intf_pins axi_ethernet_0_dma/M_AXIS_CNTRL]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXIS_MM2S [get_bd_intf_pins axi_ethernet_0/s_axis_txd] [get_bd_intf_pins axi_ethernet_0_dma/M_AXIS_MM2S]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXI_MM2S [get_bd_intf_pins axi_ethernet_0_dma/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S02_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXI_S2MM [get_bd_intf_pins axi_ethernet_0_dma/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S01_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_0_dma_M_AXI_SG [get_bd_intf_pins axi_ethernet_0_dma/M_AXI_SG] [get_bd_intf_pins smartconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_ethernet_1_m_axis_rxd [get_bd_intf_pins axi_ethernet_0/m_axis_rxd] [get_bd_intf_pins axi_ethernet_0_dma/S_AXIS_S2MM]
  connect_bd_intf_net -intf_net axi_ethernet_1_m_axis_rxs [get_bd_intf_pins axi_ethernet_0/m_axis_rxs] [get_bd_intf_pins axi_ethernet_0_dma/S_AXIS_STS]
  connect_bd_intf_net -intf_net axi_ethernet_1_sfp [get_bd_intf_pins sfp_0] [get_bd_intf_pins axi_ethernet_0/sfp]
  connect_bd_intf_net -intf_net mgt_clk_0_1 [get_bd_intf_pins MGT_CLK] [get_bd_intf_pins axi_ethernet_0/mgt_clk]
  connect_bd_intf_net -intf_net smartconnect_1_M00_AXI [get_bd_intf_pins axi_ethernet_0/s_axi] [get_bd_intf_pins smartconnect_1/M00_AXI]
  connect_bd_intf_net -intf_net smartconnect_1_M01_AXI [get_bd_intf_pins smartconnect_1/M01_AXI] [get_bd_intf_pins axi_ethernet_0_dma/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ARESETN_1  [get_bd_pins interconnect_aresetn] \
  [get_bd_pins smartconnect_0/aresetn] \
  [get_bd_pins smartconnect_1/aresetn]
  connect_bd_net -net CLK_125_1  [get_bd_pins CLK_100] \
  [get_bd_pins axi_ethernet_0_dma/m_axi_mm2s_aclk] \
  [get_bd_pins axi_ethernet_0_dma/m_axi_s2mm_aclk] \
  [get_bd_pins axi_ethernet_0_dma/m_axi_sg_aclk] \
  [get_bd_pins smartconnect_0/aclk] \
  [get_bd_pins axi_ethernet_0_dma/s_axi_lite_aclk] \
  [get_bd_pins smartconnect_1/aclk] \
  [get_bd_pins axi_ethernet_0/axis_clk] \
  [get_bd_pins axi_ethernet_0/s_axi_lite_clk]
  connect_bd_net -net CLK_50_1  [get_bd_pins CLK_50] \
  [get_bd_pins axi_ethernet_0/ref_clk]
  connect_bd_net -net SFP_LOS_1  [get_bd_pins SFP_LOS] \
  [get_bd_pins xlslice_0/Din]
  connect_bd_net -net axi_ethernet_0_dma_mm2s_cntrl_reset_out_n  [get_bd_pins axi_ethernet_0_dma/mm2s_cntrl_reset_out_n] \
  [get_bd_pins axi_ethernet_0/axi_txc_arstn]
  connect_bd_net -net axi_ethernet_0_dma_mm2s_introut  [get_bd_pins axi_ethernet_0_dma/mm2s_introut] \
  [get_bd_pins mm2s_introut_0]
  connect_bd_net -net axi_ethernet_0_dma_mm2s_prmry_reset_out_n  [get_bd_pins axi_ethernet_0_dma/mm2s_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_0/axi_txd_arstn]
  connect_bd_net -net axi_ethernet_0_dma_s2mm_introut  [get_bd_pins axi_ethernet_0_dma/s2mm_introut] \
  [get_bd_pins s2mm_introut_0]
  connect_bd_net -net axi_ethernet_0_dma_s2mm_prmry_reset_out_n  [get_bd_pins axi_ethernet_0_dma/s2mm_prmry_reset_out_n] \
  [get_bd_pins axi_ethernet_0/axi_rxd_arstn]
  connect_bd_net -net axi_ethernet_0_dma_s2mm_sts_reset_out_n  [get_bd_pins axi_ethernet_0_dma/s2mm_sts_reset_out_n] \
  [get_bd_pins axi_ethernet_0/axi_rxs_arstn]
  connect_bd_net -net axi_ethernet_1_interrupt  [get_bd_pins axi_ethernet_0/interrupt] \
  [get_bd_pins interrupt]
  connect_bd_net -net axi_ethernet_1_mac_irq  [get_bd_pins axi_ethernet_0/mac_irq] \
  [get_bd_pins mac_irq]
  connect_bd_net -net s_axi_lite_resetn_0_1  [get_bd_pins peripheral_aresetn] \
  [get_bd_pins axi_ethernet_0_dma/axi_resetn] \
  [get_bd_pins axi_ethernet_0/s_axi_lite_resetn]
  connect_bd_net -net util_vector_logic_0_Res  [get_bd_pins util_vector_logic_0/Res] \
  [get_bd_pins axi_ethernet_0/signal_detect]
  connect_bd_net -net xlslice_0_Dout  [get_bd_pins xlslice_0/Dout] \
  [get_bd_pins util_vector_logic_0/Op1]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /sfp] -layout_string {
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-377,-69",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/sfp/axi_ethernet_0_dma_s2mm_prmry_reset_out_n:false|/sfp/CLK_125_1:false|/sfp/clk_100_1:false|/sfp/axi_ethernet_0_interrupt:false|/sfp/axi_ethernet_0_dma_mm2s_introut:false|/sfp/ARESETN_1:false|/sfp/axi_ethernet_0_mac_irq:false|/sfp/axi_ethernet_0_dma_mm2s_prmry_reset_out_n:false|/sfp/axi_ethernet_0_dma_s2mm_sts_reset_out_n:false|/sfp/axi_ethernet_0_dma_mm2s_cntrl_reset_out_n:false|/sfp/axi_ethernet_0_dma_s2mm_introut:false|/sfp/s_axi_lite_resetn_0_1:false|",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-549,-172",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/sfp/axi_ethernet_0_dma_s2mm_prmry_reset_out_n:true|/sfp/CLK_125_1:true|/sfp/clk_100_1:true|/sfp/axi_ethernet_0_interrupt:true|/sfp/axi_ethernet_0_dma_mm2s_introut:true|/sfp/ARESETN_1:true|/sfp/axi_ethernet_0_mac_irq:true|/sfp/axi_ethernet_0_dma_mm2s_prmry_reset_out_n:true|/sfp/axi_ethernet_0_dma_s2mm_sts_reset_out_n:true|/sfp/axi_ethernet_0_dma_mm2s_cntrl_reset_out_n:true|/sfp/axi_ethernet_0_dma_s2mm_introut:true|/sfp/s_axi_lite_resetn_0_1:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port sfp_0 -pg 1 -lvl 4 -x 1380 -y 130 -defaultsOSRD
preplace port MGT_CLK -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace port M00_AXI_0 -pg 1 -lvl 4 -x 1380 -y 710 -defaultsOSRD
preplace port port-id_interconnect_aresetn -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port port-id_CLK_50 -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port port-id_mac_irq -pg 1 -lvl 4 -x 1380 -y 160 -defaultsOSRD
preplace port port-id_interrupt -pg 1 -lvl 4 -x 1380 -y 190 -defaultsOSRD
preplace port port-id_CLK_100 -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port port-id_mm2s_introut_0 -pg 1 -lvl 4 -x 1380 -y 650 -defaultsOSRD
preplace port port-id_s2mm_introut_0 -pg 1 -lvl 4 -x 1380 -y 850 -defaultsOSRD
preplace port port-id_peripheral_aresetn -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus SFP_LOS -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 610 -y 570 -defaultsOSRD -pinBusY Op1 20L -pinBusY Res 20R
preplace inst xlslice_0 -pg 1 -lvl 1 -x 160 -y 480 -defaultsOSRD -pinBusY Din 20L -pinBusY Dout 20R
preplace inst axi_ethernet_0_dma -pg 1 -lvl 2 -x 610 -y 70 -swap {96 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 61 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 90 48 49 50 51 52 53 54 55 56 57 58 59 60 78 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 17 79 80 81 82 83 84 85 86 87 88 89 47 91 92 93 94 95 0 97 98 99 100 101 103 104 105 106 102 110 107 109 108 111 112} -defaultsOSRD -pinY S_AXI_LITE 60L -pinY M_AXI_SG 100R -pinY M_AXI_MM2S 140R -pinY M_AXI_S2MM 120R -pinY M_AXIS_MM2S 20R -pinY S_AXIS_S2MM 40L -pinY M_AXIS_CNTRL 40R -pinY S_AXIS_STS 20L -pinY s_axi_lite_aclk 200L -pinY m_axi_sg_aclk 220L -pinY m_axi_mm2s_aclk 240L -pinY m_axi_s2mm_aclk 260L -pinY axi_resetn 180L -pinY mm2s_prmry_reset_out_n 220R -pinY mm2s_cntrl_reset_out_n 160R -pinY s2mm_prmry_reset_out_n 200R -pinY s2mm_sts_reset_out_n 180R -pinY mm2s_introut 240R -pinY s2mm_introut 260R
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 1190 -y 690 -defaultsOSRD -pinY S00_AXI 20L -pinY S01_AXI 40L -pinY S02_AXI 60L -pinY M00_AXI 20R -pinY aclk 80L -pinY aresetn 100L
preplace inst smartconnect_1 -pg 1 -lvl 1 -x 160 -y 600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 62 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 42 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83} -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 40R -pinY M01_AXI 20R -pinY aclk 40L -pinY aresetn 130L
preplace inst axi_ethernet_0 -pg 1 -lvl 3 -x 1190 -y 70 -swap {24 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 22 23 18 25 26 27 28 29 36 31 32 33 34 35 30 37 38 39 40 41 42 43 44 45 46 47 48 49 55 56 52 57 54 50 53 51 58 67 61 62 63 64 65 66 60 59 68} -defaultsOSRD -pinY s_axi 320L -pinY s_axis_txd 20L -pinY s_axis_txc 40L -pinY m_axis_rxd 40R -pinY m_axis_rxs 20R -pinY sfp 60R -pinY mgt_clk 340L -pinY s_axi_lite_resetn 440L -pinY s_axi_lite_clk 460L -pinY mac_irq 90R -pinY axis_clk 480L -pinY axi_txd_arstn 420L -pinY axi_txc_arstn 360L -pinY axi_rxd_arstn 400L -pinY axi_rxs_arstn 380L -pinY interrupt 120R -pinY signal_detect 520L -pinY mmcm_locked_out 160R -pinY rxuserclk_out 180R -pinY rxuserclk2_out 200R -pinY userclk_out 220R -pinY userclk2_out 240R -pinY pma_reset_out 260R -pinY gtpowergood 140R -pinY ref_clk 500L -pinY gtref_clk_out 280R
preplace netloc ARESETN_1 1 0 3 30 790 NJ 790 N
preplace netloc CLK_125_1 1 0 3 30 560 390 510 840
preplace netloc CLK_50_1 1 0 3 NJ 440 410J 530 770J
preplace netloc SFP_LOS_1 1 0 1 NJ 500
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 2 1 1040 230n
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 2 2 900J 650 NJ
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 2 1 940 290n
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 2 2 860J 850 NJ
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 2 1 980 270n
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 2 1 1020 250n
preplace netloc axi_ethernet_1_interrupt 1 3 1 NJ 190
preplace netloc axi_ethernet_1_mac_irq 1 3 1 NJ 160
preplace netloc s_axi_lite_resetn_0_1 1 0 3 NJ 250 430 490 880J
preplace netloc util_vector_logic_0_Res 1 2 1 NJ 590
preplace netloc xlslice_0_Dout 1 1 1 290J 500n
preplace netloc Conn3 1 3 1 NJ 710
preplace netloc S_AXI_1 1 0 1 NJ 620
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 2 1 N 110
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 2 1 N 90
preplace netloc axi_ethernet_0_dma_M_AXI_MM2S 1 2 1 920 210n
preplace netloc axi_ethernet_0_dma_M_AXI_S2MM 1 2 1 960 190n
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 2 1 1000 170n
preplace netloc axi_ethernet_1_m_axis_rxd 1 1 3 350 10 NJ 10 1360
preplace netloc axi_ethernet_1_m_axis_rxs 1 1 3 450 30 NJ 30 1340
preplace netloc axi_ethernet_1_sfp 1 3 1 NJ 130
preplace netloc mgt_clk_0_1 1 0 3 NJ 410 NJ 410 NJ
preplace netloc smartconnect_1_M00_AXI 1 1 2 450 390 NJ
preplace netloc smartconnect_1_M01_AXI 1 1 1 310 130n
levelinfo -pg 1 0 160 610 1190 1380
pagesize -pg 1 -db -bbox -sgen -200 0 1540 870
",
   "Reduced Jogs_ScaleFactor":"0.973563",
   "Reduced Jogs_TopLeft":"-264,1",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port sfp_0 -pg 1 -lvl 4 -x 1100 -y 410 -defaultsOSRD
preplace port mgt_clk_0 -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace port M00_AXI_0 -pg 1 -lvl 4 -x 1100 -y 150 -defaultsOSRD
preplace port port-id_interconnect_aresetn -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port port-id_CLK_50 -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port port-id_mac_irq -pg 1 -lvl 4 -x 1100 -y 460 -defaultsOSRD
preplace port port-id_interrupt -pg 1 -lvl 4 -x 1100 -y 490 -defaultsOSRD
preplace port port-id_CLK_100 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_mm2s_introut_0 -pg 1 -lvl 4 -x 1100 -y 250 -defaultsOSRD
preplace port port-id_s2mm_introut_0 -pg 1 -lvl 4 -x 1100 -y 280 -defaultsOSRD
preplace port port-id_peripheral_aresetn -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus SFP_LOS -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 3 -x 920 -y 530 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 24 19 20 21 22 23 47 25 26 27 28 29 42 31 32 33 34 35 36 37 38 39 40 41 30 43 44 45 46 0 48 49 50 51 52 53 56 59 57 67 58 55 60 61 62 63 64 65 66 54 68} -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 530 -y 570 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 1 -x 170 -y 570 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 2 -x 530 -y 170 -swap {96 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 61 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 90 48 49 50 51 52 53 54 55 56 57 58 59 60 78 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 17 79 80 81 82 83 84 85 86 87 88 89 47 91 92 93 94 95 0 97 98 99 100 101 102 103 104 105 106 107 109 108 110 111 112} -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 920 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 113 112} -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 1 -x 170 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 62 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 42 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83} -defaultsOSRD
preplace netloc ARESETN_1 1 0 3 30 230 310J 10 770J
preplace netloc CLK_125_1 1 0 3 20 240 330 330 770
preplace netloc SFP_LOS_1 1 0 1 NJ 570
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 2 1 710 210n
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 2 2 NJ 250 NJ
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 2 1 740 170n
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 2 2 NJ 270 1070J
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 2 1 730 190n
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 2 1 700 230n
preplace netloc axi_ethernet_0_interrupt 1 3 1 NJ 490
preplace netloc axi_ethernet_0_mac_irq 1 3 1 1070J 460n
preplace netloc clk_100_1 1 0 3 NJ 510 NJ 510 720J
preplace netloc util_vector_logic_0_Res 1 2 1 NJ 570
preplace netloc xlslice_0_Dout 1 1 1 NJ 570
preplace netloc s_axi_lite_resetn_0_1 1 0 3 NJ 250 340 490 NJ
preplace netloc Conn1 1 0 3 NJ 410 NJ 410 NJ
preplace netloc Conn2 1 3 1 NJ 410
preplace netloc Conn3 1 3 1 NJ 150
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 2 1 750 90n
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 2 1 760 70n
preplace netloc axi_ethernet_0_dma_M_AXI_MM2S 1 2 1 N 150
preplace netloc axi_ethernet_0_dma_M_AXI_S2MM 1 2 1 N 130
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 2 1 N 110
preplace netloc axi_ethernet_0_m_axis_rxd 1 1 3 350 350 NJ 350 1080
preplace netloc axi_ethernet_0_m_axis_rxs 1 1 3 360 340 NJ 340 1070
preplace netloc S_AXI_1 1 0 1 NJ 130
preplace netloc smartconnect_1_M00_AXI 1 1 2 320 430 NJ
preplace netloc smartconnect_1_M01_AXI 1 1 1 N 140
levelinfo -pg 1 0 170 530 920 1100
pagesize -pg 1 -db -bbox -sgen -200 0 1260 710
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set mdio_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_0 ]

  set rgmii_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_0 ]

  set CLK_MGT [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_MGT ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {125000000} \
   ] $CLK_MGT

  set sfp_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:sfp_rtl:1.0 sfp_0 ]

  set CLK_SYS [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_SYS ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {25000000} \
   ] $CLK_SYS

  set MPMT_TRIG [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 MPMT_TRIG ]

  set MPMT_SYNC [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 MPMT_SYNC ]

  set EXT_TRIG_O [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 EXT_TRIG_O ]

  set SAS_TRIG_O [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 SAS_TRIG_O ]

  set SAS_SYNC_O [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_io_rtl:1.0 SAS_SYNC_O ]

  set EXT_TRIG_I [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_io_rtl:1.0 EXT_TRIG_I ]

  set SAS_TRIG_I [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_io_rtl:1.0 SAS_TRIG_I ]

  set SAS_SYNC_I [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_io_rtl:1.0 SAS_SYNC_I ]

  set mdio_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_1 ]

  set rgmii_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_1 ]

  set mdio_2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_2 ]

  set rgmii_2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_2 ]

  set mdio_3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_3 ]

  set rgmii_3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_3 ]

  set mdio_4 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_4 ]

  set rgmii_4 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_4 ]

  set mdio_5 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_5 ]

  set rgmii_5 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_5 ]

  set mdio_6 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_6 ]

  set rgmii_6 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_6 ]

  set mdio_7 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_7 ]

  set rgmii_7 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_7 ]


  # Create ports
  set phy_rst_n_0 [ create_bd_port -dir O -from 0 -to 0 -type rst phy_rst_n_0 ]
  set LED [ create_bd_port -dir O -from 1 -to 0 LED ]
  set POE_RST [ create_bd_port -dir O -from 1 -to 0 POE_RST ]
  set POE_OSS [ create_bd_port -dir O -from 1 -to 0 POE_OSS ]
  set SFP_TXD [ create_bd_port -dir O -from 1 -to 0 SFP_TXD ]
  set SFP_MOD [ create_bd_port -dir O -from 1 -to 0 SFP_MOD ]
  set DS [ create_bd_port -dir I -from 7 -to 0 DS ]
  set PB [ create_bd_port -dir I -from 1 -to 0 PB ]
  set PLL_INTR [ create_bd_port -dir I -from 1 -to 0 PLL_INTR ]
  set POE_INT [ create_bd_port -dir I -from 1 -to 0 POE_INT ]
  set SFP_LOS [ create_bd_port -dir I -from 1 -to 0 SFP_LOS ]
  set SFP_TXF [ create_bd_port -dir I -from 1 -to 0 SFP_TXF ]
  set CLK_REC_p [ create_bd_port -dir O CLK_REC_p ]
  set CLK_REC_n [ create_bd_port -dir O CLK_REC_n ]
  set phy_rst_n_1 [ create_bd_port -dir O -from 0 -to 0 phy_rst_n_1 ]
  set phy_rst_n_2 [ create_bd_port -dir O -from 0 -to 0 phy_rst_n_2 ]
  set phy_rst_n_3 [ create_bd_port -dir O -from 0 -to 0 phy_rst_n_3 ]
  set phy_rst_n_4 [ create_bd_port -dir O -from 0 -to 0 phy_rst_n_4 ]
  set phy_rst_n_5 [ create_bd_port -dir O -from 0 -to 0 phy_rst_n_5 ]
  set phy_rst_n_6 [ create_bd_port -dir O -from 0 -to 0 phy_rst_n_6 ]
  set phy_rst_n_7 [ create_bd_port -dir O -from 0 -to 0 phy_rst_n_7 ]

  # Create instance: sfp
  create_hier_cell_sfp [current_bd_instance .] sfp

  # Create instance: rj45
  create_hier_cell_rj45 [current_bd_instance .] rj45

  # Create instance: clk_wiz_0, and set properties
  set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
  set_property -dict [list \
    CONFIG.CLKIN1_JITTER_PS {400.0} \
    CONFIG.CLKIN2_JITTER_PS {100.0} \
    CONFIG.CLKOUT1_DRIVES {Buffer} \
    CONFIG.CLKOUT1_JITTER {220.126} \
    CONFIG.CLKOUT1_PHASE_ERROR {237.727} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} \
    CONFIG.CLKOUT2_DRIVES {Buffer} \
    CONFIG.CLKOUT2_JITTER {193.101} \
    CONFIG.CLKOUT2_PHASE_ERROR {237.727} \
    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {333.33333} \
    CONFIG.CLKOUT2_USED {true} \
    CONFIG.CLKOUT3_DRIVES {Buffer} \
    CONFIG.CLKOUT3_JITTER {272.280} \
    CONFIG.CLKOUT3_PHASE_ERROR {237.727} \
    CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {50.000} \
    CONFIG.CLKOUT3_USED {true} \
    CONFIG.CLKOUT4_DRIVES {Buffer} \
    CONFIG.CLKOUT4_JITTER {356.130} \
    CONFIG.CLKOUT4_PHASE_ERROR {237.727} \
    CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {25.000} \
    CONFIG.CLKOUT4_USED {true} \
    CONFIG.CLKOUT5_DRIVES {Buffer} \
    CONFIG.CLKOUT5_JITTER {226.966} \
    CONFIG.CLKOUT5_PHASE_ERROR {237.727} \
    CONFIG.CLKOUT5_USED {true} \
    CONFIG.CLKOUT6_DRIVES {Buffer} \
    CONFIG.CLKOUT6_JITTER {430.446} \
    CONFIG.CLKOUT6_PHASE_ERROR {237.727} \
    CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {10.000} \
    CONFIG.CLKOUT6_USED {true} \
    CONFIG.CLKOUT7_DRIVES {Buffer} \
    CONFIG.CLK_OUT1_PORT {clk_125} \
    CONFIG.CLK_OUT2_PORT {clk_333} \
    CONFIG.CLK_OUT3_PORT {clk_50} \
    CONFIG.CLK_OUT4_PORT {clk_25} \
    CONFIG.CLK_OUT5_PORT {clk_100} \
    CONFIG.CLK_OUT6_PORT {clk_10} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {40.000} \
    CONFIG.MMCM_CLKIN1_PERIOD {40.000} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} \
    CONFIG.MMCM_CLKOUT1_DIVIDE {3} \
    CONFIG.MMCM_CLKOUT2_DIVIDE {20} \
    CONFIG.MMCM_CLKOUT3_DIVIDE {40} \
    CONFIG.MMCM_CLKOUT4_DIVIDE {10} \
    CONFIG.MMCM_CLKOUT5_DIVIDE {100} \
    CONFIG.MMCM_DIVCLK_DIVIDE {1} \
    CONFIG.NUM_OUT_CLKS {6} \
    CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
    CONFIG.RESET_PORT {reset} \
    CONFIG.RESET_TYPE {ACTIVE_HIGH} \
    CONFIG.SECONDARY_IN_FREQ {100.000} \
    CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
    CONFIG.USE_INCLK_SWITCHOVER {false} \
    CONFIG.USE_LOCKED {true} \
    CONFIG.USE_PHASE_ALIGNMENT {true} \
    CONFIG.USE_RESET {false} \
  ] $clk_wiz_0


  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property CONFIG.NUM_PORTS {2} $xlconcat_0


  # Create instance: zynq_ultra_ps_e_0, and set properties
  set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0 ]
  set_property -dict [list \
    CONFIG.CAN0_BOARD_INTERFACE {custom} \
    CONFIG.CAN1_BOARD_INTERFACE {custom} \
    CONFIG.CSU_BOARD_INTERFACE {custom} \
    CONFIG.DP_BOARD_INTERFACE {custom} \
    CONFIG.GEM0_BOARD_INTERFACE {custom} \
    CONFIG.GEM1_BOARD_INTERFACE {custom} \
    CONFIG.GEM2_BOARD_INTERFACE {custom} \
    CONFIG.GEM3_BOARD_INTERFACE {custom} \
    CONFIG.GPIO_BOARD_INTERFACE {custom} \
    CONFIG.IIC0_BOARD_INTERFACE {custom} \
    CONFIG.IIC1_BOARD_INTERFACE {custom} \
    CONFIG.NAND_BOARD_INTERFACE {custom} \
    CONFIG.PCIE_BOARD_INTERFACE {custom} \
    CONFIG.PJTAG_BOARD_INTERFACE {custom} \
    CONFIG.PMU_BOARD_INTERFACE {custom} \
    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
    CONFIG.PSU_DDR_RAM_HIGHADDR {0x7FFFFFFF} \
    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x00000002} \
    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
    CONFIG.PSU_IMPORT_BOARD_PRESET {} \
    CONFIG.PSU_MIO_0_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_0_SLEW {fast} \
    CONFIG.PSU_MIO_10_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_10_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_10_SLEW {slow} \
    CONFIG.PSU_MIO_11_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_11_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_11_SLEW {slow} \
    CONFIG.PSU_MIO_12_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_12_SLEW {slow} \
    CONFIG.PSU_MIO_13_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_13_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_13_SLEW {fast} \
    CONFIG.PSU_MIO_14_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_14_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_14_SLEW {fast} \
    CONFIG.PSU_MIO_15_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_15_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_15_SLEW {fast} \
    CONFIG.PSU_MIO_16_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_16_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_16_SLEW {fast} \
    CONFIG.PSU_MIO_17_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_17_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_17_SLEW {fast} \
    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_18_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_18_SLEW {fast} \
    CONFIG.PSU_MIO_19_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_19_SLEW {fast} \
    CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_1_INPUT_TYPE {cmos} \
    CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_1_SLEW {fast} \
    CONFIG.PSU_MIO_20_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_20_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_20_SLEW {fast} \
    CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_21_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_21_SLEW {fast} \
    CONFIG.PSU_MIO_22_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_22_SLEW {fast} \
    CONFIG.PSU_MIO_23_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_23_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_23_SLEW {slow} \
    CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_24_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_24_SLEW {slow} \
    CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_25_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_25_SLEW {slow} \
    CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_26_SLEW {slow} \
    CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_27_SLEW {slow} \
    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_28_SLEW {slow} \
    CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_29_SLEW {slow} \
    CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_2_INPUT_TYPE {cmos} \
    CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_2_SLEW {fast} \
    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_30_SLEW {slow} \
    CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_31_SLEW {slow} \
    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_38_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_39_SLEW {slow} \
    CONFIG.PSU_MIO_3_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_3_INPUT_TYPE {cmos} \
    CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_3_SLEW {fast} \
    CONFIG.PSU_MIO_40_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_40_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_40_SLEW {slow} \
    CONFIG.PSU_MIO_41_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_41_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_41_SLEW {slow} \
    CONFIG.PSU_MIO_42_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_42_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_42_SLEW {slow} \
    CONFIG.PSU_MIO_43_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_43_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_43_SLEW {slow} \
    CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_44_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_44_SLEW {slow} \
    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_45_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_45_SLEW {slow} \
    CONFIG.PSU_MIO_46_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_46_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_46_SLEW {slow} \
    CONFIG.PSU_MIO_47_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_47_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_47_SLEW {slow} \
    CONFIG.PSU_MIO_48_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_48_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_48_SLEW {slow} \
    CONFIG.PSU_MIO_49_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_49_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_49_SLEW {slow} \
    CONFIG.PSU_MIO_4_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_4_INPUT_TYPE {cmos} \
    CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_4_SLEW {fast} \
    CONFIG.PSU_MIO_50_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_50_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_50_SLEW {slow} \
    CONFIG.PSU_MIO_51_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_51_SLEW {slow} \
    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_52_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_52_SLEW {slow} \
    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_53_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_53_SLEW {slow} \
    CONFIG.PSU_MIO_54_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_54_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_54_SLEW {slow} \
    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_55_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_55_SLEW {slow} \
    CONFIG.PSU_MIO_56_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_56_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_56_SLEW {slow} \
    CONFIG.PSU_MIO_57_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_57_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_57_SLEW {slow} \
    CONFIG.PSU_MIO_58_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_58_SLEW {slow} \
    CONFIG.PSU_MIO_59_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_59_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_59_SLEW {slow} \
    CONFIG.PSU_MIO_5_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_5_SLEW {fast} \
    CONFIG.PSU_MIO_60_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_60_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_60_SLEW {slow} \
    CONFIG.PSU_MIO_61_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_61_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_61_SLEW {slow} \
    CONFIG.PSU_MIO_62_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_62_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_62_SLEW {slow} \
    CONFIG.PSU_MIO_63_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_63_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_63_SLEW {slow} \
    CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_64_SLEW {slow} \
    CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_65_SLEW {slow} \
    CONFIG.PSU_MIO_66_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_66_SLEW {slow} \
    CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_67_SLEW {slow} \
    CONFIG.PSU_MIO_68_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_68_SLEW {slow} \
    CONFIG.PSU_MIO_69_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_69_SLEW {slow} \
    CONFIG.PSU_MIO_6_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_6_SLEW {fast} \
    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_70_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_70_SLEW {slow} \
    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_71_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_71_SLEW {slow} \
    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_72_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_72_SLEW {slow} \
    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_73_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_73_SLEW {slow} \
    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_74_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_74_SLEW {slow} \
    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_75_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_75_SLEW {slow} \
    CONFIG.PSU_MIO_76_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_76_SLEW {slow} \
    CONFIG.PSU_MIO_77_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_77_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_77_SLEW {slow} \
    CONFIG.PSU_MIO_7_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_7_SLEW {slow} \
    CONFIG.PSU_MIO_8_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_8_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_8_SLEW {slow} \
    CONFIG.PSU_MIO_9_DRIVE_STRENGTH {12} \
    CONFIG.PSU_MIO_9_INPUT_TYPE {schmitt} \
    CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} \
    CONFIG.PSU_MIO_9_SLEW {slow} \
    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk####I2C 0#I2C 0##SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD\
0####Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#UART 0#UART 0#####################################MDIO 0#MDIO 0} \
    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk####scl_out#sda_out##sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out####rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rxd#txd#####################################gem0_mdc#gem0_mdio_out}\
\
    CONFIG.PSU_PERIPHERAL_BOARD_PRESET {} \
    CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {8} \
    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
    CONFIG.PSU_SMC_CYCLE_T0 {NA} \
    CONFIG.PSU_SMC_CYCLE_T1 {NA} \
    CONFIG.PSU_SMC_CYCLE_T2 {NA} \
    CONFIG.PSU_SMC_CYCLE_T3 {NA} \
    CONFIG.PSU_SMC_CYCLE_T4 {NA} \
    CONFIG.PSU_SMC_CYCLE_T5 {NA} \
    CONFIG.PSU_SMC_CYCLE_T6 {NA} \
    CONFIG.PSU_VALUE_SILVERSION {3} \
    CONFIG.PSU__ACPU0__POWER__ON {1} \
    CONFIG.PSU__ACPU1__POWER__ON {1} \
    CONFIG.PSU__ACPU2__POWER__ON {0} \
    CONFIG.PSU__ACPU3__POWER__ON {0} \
    CONFIG.PSU__ACTUAL__IP {1} \
    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1199.988037} \
    CONFIG.PSU__AUX_REF_CLK__FREQMHZ {33.333} \
    CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} \
    CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
    CONFIG.PSU__CRF_APB__ACPU__FRAC_ENABLED {0} \
    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0 {2} \
    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__AFI0_REF__ENABLE {0} \
    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0 {2} \
    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__AFI1_REF__ENABLE {0} \
    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0 {2} \
    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__AFI2_REF__ENABLE {0} \
    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0 {2} \
    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__AFI3_REF__ENABLE {0} \
    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0 {2} \
    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__AFI4_REF__ENABLE {0} \
    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0 {2} \
    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ {667} \
    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__AFI5_REF__ENABLE {0} \
    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ {27.138} \
    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ {1} \
    CONFIG.PSU__CRF_APB__APM_CTRL__DIVISOR0 {1} \
    CONFIG.PSU__CRF_APB__APM_CTRL__FREQMHZ {1} \
    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {599.994019} \
    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1200} \
    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ {27.138} \
    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {25} \
    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ {25} \
    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {VPLL} \
    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {27} \
    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ {27} \
    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {VPLL} \
    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {320} \
    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ {300} \
    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {0} \
    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {600} \
    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {DPLL} \
    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ {-1} \
    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0 {-1} \
    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ {-1} \
    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL {NA} \
    CONFIG.PSU__CRF_APB__GTGREF0__ENABLE {NA} \
    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {250} \
    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.333} \
    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {VPLL} \
    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {27.138} \
    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__AFI6__ENABLE {0} \
    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {50} \
    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {180} \
    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {3} \
    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {SysOsc} \
    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ {1000} \
    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0 {6} \
    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ {1000} \
    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ {1500} \
    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ {124.998749} \
    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ {124.998750} \
    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACFREQ {27.138} \
    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {266.664001} \
    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {267} \
    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0 {3} \
    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ {500} \
    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {49.999500} \
    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {199.998001} \
    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {27.138} \
    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {199.998001} \
    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {214} \
    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {214} \
    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ {200} \
    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {RPLL} \
    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {33.333000} \
    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {PSS_REF_CLK} \
    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250} \
    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {20} \
    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
    CONFIG.PSU__CRL_APB__USB3__ENABLE {0} \
    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_0__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_10__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_11__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_12__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_1__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_2__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_3__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_4__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_5__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_6__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_7__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_8__ENABLE {0} \
    CONFIG.PSU__CSU__CSU_TAMPER_9__ENABLE {0} \
    CONFIG.PSU__CSU__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__DDRC__AL {0} \
    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
    CONFIG.PSU__DDRC__CL {17} \
    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
    CONFIG.PSU__DDRC__COMPONENTS {Components} \
    CONFIG.PSU__DDRC__CWL {12} \
    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {1} \
    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
    CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {0} \
    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
    CONFIG.PSU__DDRC__DEVICE_CAPACITY {4096 MBits} \
    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
    CONFIG.PSU__DDRC__ECC {Enabled} \
    CONFIG.PSU__DDRC__ECC_SCRUB {0} \
    CONFIG.PSU__DDRC__ENABLE {1} \
    CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
    CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {0} \
    CONFIG.PSU__DDRC__EN_2ND_CLK {0} \
    CONFIG.PSU__DDRC__FGRM {1X} \
    CONFIG.PSU__DDRC__FREQ_MHZ {1} \
    CONFIG.PSU__DDRC__LPDDR3_DUALRANK_SDP {0} \
    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
    CONFIG.PSU__DDRC__PARITY_ENABLE {1} \
    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
    CONFIG.PSU__DDRC__PLL_BYPASS {0} \
    CONFIG.PSU__DDRC__PWR_DOWN_EN {0} \
    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
    CONFIG.PSU__DDRC__RD_DQS_CENTER {0} \
    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {15} \
    CONFIG.PSU__DDRC__SB_TARGET {<Select>} \
    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2400T} \
    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
    CONFIG.PSU__DDRC__T_FAW {30.0} \
    CONFIG.PSU__DDRC__T_RAS_MIN {32.0} \
    CONFIG.PSU__DDRC__T_RC {46.16} \
    CONFIG.PSU__DDRC__T_RCD {17} \
    CONFIG.PSU__DDRC__T_RP {17} \
    CONFIG.PSU__DDRC__VIDEO_BUFFER_SIZE {0} \
    CONFIG.PSU__DDRC__VREF {1} \
    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {0} \
    CONFIG.PSU__DDR_QOS_ENABLE {0} \
    CONFIG.PSU__DDR_QOS_HP0_RDQOS {} \
    CONFIG.PSU__DDR_QOS_HP0_WRQOS {} \
    CONFIG.PSU__DDR_QOS_HP1_RDQOS {} \
    CONFIG.PSU__DDR_QOS_HP1_WRQOS {} \
    CONFIG.PSU__DDR_QOS_HP2_RDQOS {} \
    CONFIG.PSU__DDR_QOS_HP2_WRQOS {} \
    CONFIG.PSU__DDR_QOS_HP3_RDQOS {} \
    CONFIG.PSU__DDR_QOS_HP3_WRQOS {} \
    CONFIG.PSU__DDR_SW_REFRESH_ENABLED {1} \
    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {600.000} \
    CONFIG.PSU__DEVICE_TYPE {CG} \
    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__DLL__ISUSED {1} \
    CONFIG.PSU__ENABLE__DDR__REFRESH__SIGNALS {0} \
    CONFIG.PSU__ENET0__FIFO__ENABLE {0} \
    CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {1} \
    CONFIG.PSU__ENET0__GRP_MDIO__IO {MIO 76 .. 77} \
    CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__ENET0__PERIPHERAL__IO {MIO 26 .. 37} \
    CONFIG.PSU__ENET0__PTP__ENABLE {0} \
    CONFIG.PSU__ENET0__TSU__ENABLE {0} \
    CONFIG.PSU__ENET1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__ENET2__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__EN_AXI_STATUS_PORTS {0} \
    CONFIG.PSU__EN_EMIO_TRACE {0} \
    CONFIG.PSU__EP__IP {0} \
    CONFIG.PSU__EXPAND__CORESIGHT {0} \
    CONFIG.PSU__EXPAND__FPD_SLAVES {0} \
    CONFIG.PSU__EXPAND__GIC {0} \
    CONFIG.PSU__EXPAND__LOWER_LPS_SLAVES {0} \
    CONFIG.PSU__EXPAND__UPPER_LPS_SLAVES {0} \
    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {100} \
    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {100} \
    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
    CONFIG.PSU__FPGA_PL1_ENABLE {0} \
    CONFIG.PSU__FPGA_PL2_ENABLE {0} \
    CONFIG.PSU__FPGA_PL3_ENABLE {0} \
    CONFIG.PSU__FP__POWER__ON {1} \
    CONFIG.PSU__FTM__CTI_IN_0 {0} \
    CONFIG.PSU__FTM__CTI_IN_1 {0} \
    CONFIG.PSU__FTM__CTI_IN_2 {0} \
    CONFIG.PSU__FTM__CTI_IN_3 {0} \
    CONFIG.PSU__FTM__CTI_OUT_0 {0} \
    CONFIG.PSU__FTM__CTI_OUT_1 {0} \
    CONFIG.PSU__FTM__CTI_OUT_2 {0} \
    CONFIG.PSU__FTM__CTI_OUT_3 {0} \
    CONFIG.PSU__FTM__GPI {0} \
    CONFIG.PSU__FTM__GPO {0} \
    CONFIG.PSU__GEM0_COHERENCY {0} \
    CONFIG.PSU__GEM0_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__GEM__TSU__ENABLE {0} \
    CONFIG.PSU__GEN_IPI_0__MASTER {APU} \
    CONFIG.PSU__GEN_IPI_10__MASTER {NONE} \
    CONFIG.PSU__GEN_IPI_1__MASTER {RPU0} \
    CONFIG.PSU__GEN_IPI_2__MASTER {RPU1} \
    CONFIG.PSU__GEN_IPI_3__MASTER {PMU} \
    CONFIG.PSU__GEN_IPI_4__MASTER {PMU} \
    CONFIG.PSU__GEN_IPI_5__MASTER {PMU} \
    CONFIG.PSU__GEN_IPI_6__MASTER {PMU} \
    CONFIG.PSU__GEN_IPI_7__MASTER {NONE} \
    CONFIG.PSU__GEN_IPI_8__MASTER {NONE} \
    CONFIG.PSU__GEN_IPI_9__MASTER {NONE} \
    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__GPIO_EMIO_WIDTH {95} \
    CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__GPIO_EMIO__WIDTH {[94:0]} \
    CONFIG.PSU__GPU_PP0__POWER__ON {0} \
    CONFIG.PSU__GPU_PP1__POWER__ON {0} \
    CONFIG.PSU__GT_REF_CLK__FREQMHZ {33.333} \
    CONFIG.PSU__HPM0_FPD__NUM_READ_THREADS {4} \
    CONFIG.PSU__HPM0_FPD__NUM_WRITE_THREADS {4} \
    CONFIG.PSU__HPM0_LPD__NUM_READ_THREADS {4} \
    CONFIG.PSU__HPM0_LPD__NUM_WRITE_THREADS {4} \
    CONFIG.PSU__HPM1_FPD__NUM_READ_THREADS {4} \
    CONFIG.PSU__HPM1_FPD__NUM_WRITE_THREADS {4} \
    CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0} \
    CONFIG.PSU__I2C0__GRP_INT__ENABLE {0} \
    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 10 .. 11} \
    CONFIG.PSU__I2C1__GRP_INT__ENABLE {0} \
    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {100} \
    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {100} \
    CONFIG.PSU__IRQ_P2F_ADMA_CHAN__INT {0} \
    CONFIG.PSU__IRQ_P2F_AIB_AXI__INT {0} \
    CONFIG.PSU__IRQ_P2F_AMS__INT {0} \
    CONFIG.PSU__IRQ_P2F_APM_FPD__INT {0} \
    CONFIG.PSU__IRQ_P2F_APU_COMM__INT {0} \
    CONFIG.PSU__IRQ_P2F_APU_CPUMNT__INT {0} \
    CONFIG.PSU__IRQ_P2F_APU_CTI__INT {0} \
    CONFIG.PSU__IRQ_P2F_APU_EXTERR__INT {0} \
    CONFIG.PSU__IRQ_P2F_APU_IPI__INT {0} \
    CONFIG.PSU__IRQ_P2F_APU_L2ERR__INT {0} \
    CONFIG.PSU__IRQ_P2F_APU_PMU__INT {0} \
    CONFIG.PSU__IRQ_P2F_APU_REGS__INT {0} \
    CONFIG.PSU__IRQ_P2F_ATB_LPD__INT {0} \
    CONFIG.PSU__IRQ_P2F_CLKMON__INT {0} \
    CONFIG.PSU__IRQ_P2F_DDR_SS__INT {0} \
    CONFIG.PSU__IRQ_P2F_DPDMA__INT {0} \
    CONFIG.PSU__IRQ_P2F_EFUSE__INT {0} \
    CONFIG.PSU__IRQ_P2F_ENT0_WAKEUP__INT {0} \
    CONFIG.PSU__IRQ_P2F_ENT0__INT {0} \
    CONFIG.PSU__IRQ_P2F_FPD_APB__INT {0} \
    CONFIG.PSU__IRQ_P2F_FPD_ATB_ERR__INT {0} \
    CONFIG.PSU__IRQ_P2F_FP_WDT__INT {0} \
    CONFIG.PSU__IRQ_P2F_GDMA_CHAN__INT {0} \
    CONFIG.PSU__IRQ_P2F_GPIO__INT {0} \
    CONFIG.PSU__IRQ_P2F_GPU__INT {0} \
    CONFIG.PSU__IRQ_P2F_I2C0__INT {0} \
    CONFIG.PSU__IRQ_P2F_LPD_APB__INT {0} \
    CONFIG.PSU__IRQ_P2F_LPD_APM__INT {0} \
    CONFIG.PSU__IRQ_P2F_LP_WDT__INT {0} \
    CONFIG.PSU__IRQ_P2F_OCM_ERR__INT {0} \
    CONFIG.PSU__IRQ_P2F_PCIE_DMA__INT {0} \
    CONFIG.PSU__IRQ_P2F_PCIE_LEGACY__INT {0} \
    CONFIG.PSU__IRQ_P2F_PCIE_MSC__INT {0} \
    CONFIG.PSU__IRQ_P2F_PCIE_MSI__INT {0} \
    CONFIG.PSU__IRQ_P2F_PL_IPI__INT {0} \
    CONFIG.PSU__IRQ_P2F_QSPI__INT {0} \
    CONFIG.PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT {0} \
    CONFIG.PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT {0} \
    CONFIG.PSU__IRQ_P2F_RPU_IPI__INT {0} \
    CONFIG.PSU__IRQ_P2F_RPU_PERMON__INT {0} \
    CONFIG.PSU__IRQ_P2F_RTC_ALARM__INT {0} \
    CONFIG.PSU__IRQ_P2F_RTC_SECONDS__INT {0} \
    CONFIG.PSU__IRQ_P2F_SATA__INT {0} \
    CONFIG.PSU__IRQ_P2F_SDIO0_WAKE__INT {0} \
    CONFIG.PSU__IRQ_P2F_SDIO0__INT {0} \
    CONFIG.PSU__IRQ_P2F_TTC0__INT0 {0} \
    CONFIG.PSU__IRQ_P2F_TTC0__INT1 {0} \
    CONFIG.PSU__IRQ_P2F_TTC0__INT2 {0} \
    CONFIG.PSU__IRQ_P2F_TTC1__INT0 {0} \
    CONFIG.PSU__IRQ_P2F_TTC1__INT1 {0} \
    CONFIG.PSU__IRQ_P2F_TTC1__INT2 {0} \
    CONFIG.PSU__IRQ_P2F_TTC2__INT0 {0} \
    CONFIG.PSU__IRQ_P2F_TTC2__INT1 {0} \
    CONFIG.PSU__IRQ_P2F_TTC2__INT2 {0} \
    CONFIG.PSU__IRQ_P2F_TTC3__INT0 {0} \
    CONFIG.PSU__IRQ_P2F_TTC3__INT1 {0} \
    CONFIG.PSU__IRQ_P2F_TTC3__INT2 {0} \
    CONFIG.PSU__IRQ_P2F_UART0__INT {0} \
    CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT0 {0} \
    CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT1 {0} \
    CONFIG.PSU__IRQ_P2F_USB3_OTG__INT0 {0} \
    CONFIG.PSU__IRQ_P2F_USB3_OTG__INT1 {0} \
    CONFIG.PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT {0} \
    CONFIG.PSU__IRQ_P2F_XMPU_FPD__INT {0} \
    CONFIG.PSU__IRQ_P2F_XMPU_LPD__INT {0} \
    CONFIG.PSU__IRQ_P2F__INTF_FPD_SMMU__INT {0} \
    CONFIG.PSU__IRQ_P2F__INTF_PPD_CCI__INT {0} \
    CONFIG.PSU__L2_BANK0__POWER__ON {1} \
    CONFIG.PSU__LPDMA0_COHERENCY {0} \
    CONFIG.PSU__LPDMA1_COHERENCY {0} \
    CONFIG.PSU__LPDMA2_COHERENCY {0} \
    CONFIG.PSU__LPDMA3_COHERENCY {0} \
    CONFIG.PSU__LPDMA4_COHERENCY {0} \
    CONFIG.PSU__LPDMA5_COHERENCY {0} \
    CONFIG.PSU__LPDMA6_COHERENCY {0} \
    CONFIG.PSU__LPDMA7_COHERENCY {0} \
    CONFIG.PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT {APB} \
    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100} \
    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100} \
    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
    CONFIG.PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST {1} \
    CONFIG.PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST {1} \
    CONFIG.PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST {1} \
    CONFIG.PSU__NAND__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__NAND__READY_BUSY__ENABLE {0} \
    CONFIG.PSU__NUM_FABRIC_RESETS {1} \
    CONFIG.PSU__OCM_BANK0__POWER__ON {1} \
    CONFIG.PSU__OCM_BANK1__POWER__ON {1} \
    CONFIG.PSU__OCM_BANK2__POWER__ON {1} \
    CONFIG.PSU__OCM_BANK3__POWER__ON {1} \
    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
    CONFIG.PSU__PCIE__ACS_VIOLAION {0} \
    CONFIG.PSU__PCIE__AER_CAPABILITY {0} \
    CONFIG.PSU__PCIE__CLASS_CODE_BASE {} \
    CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {} \
    CONFIG.PSU__PCIE__CLASS_CODE_SUB {} \
    CONFIG.PSU__PCIE__DEVICE_ID {} \
    CONFIG.PSU__PCIE__INTX_GENERATION {0} \
    CONFIG.PSU__PCIE__MSIX_CAPABILITY {0} \
    CONFIG.PSU__PCIE__MSI_CAPABILITY {0} \
    CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {1} \
    CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {0} \
    CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \
    CONFIG.PSU__PCIE__REVISION_ID {} \
    CONFIG.PSU__PCIE__SUBSYSTEM_ID {} \
    CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {} \
    CONFIG.PSU__PCIE__VENDOR_ID {} \
    CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__PL_CLK0_BUF {FALSE} \
    CONFIG.PSU__PL__POWER__ON {1} \
    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__PRESET_APPLIED {0} \
    CONFIG.PSU__PROTECTION__DDR_SEGMENTS {NONE} \
    CONFIG.PSU__PROTECTION__ENABLE {0} \
    CONFIG.PSU__PROTECTION__FPD_SEGMENTS {SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU\
Firmware  |  SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware\
|  SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  | SA:0xFD050000\
;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD5D0000 ;SIZE:64;UNIT:KB\
;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware} \
    CONFIG.PSU__PROTECTION__LPD_SEGMENTS {SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU\
Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000\
;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB\
;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware} \
    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}\
\
    CONFIG.PSU__PROTECTION__MASTERS_TZ {GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure}\
\
    CONFIG.PSU__PROTECTION__OCM_SEGMENTS {NONE} \
    CONFIG.PSU__PROTECTION__PRESUBSYSTEMS {NONE} \
    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display\
Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1}\
\
    CONFIG.PSU__PROTECTION__SUBSYSTEMS {PMU Firmware:PMU} \
    CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE {0} \
    CONFIG.PSU__PSS_ALT_REF_CLK__FREQMHZ {33.333} \
    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
    CONFIG.PSU__QSPI_COHERENCY {0} \
    CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 5} \
    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Single} \
    CONFIG.PSU__REPORT__DBGLOG {0} \
    CONFIG.PSU__RPU_COHERENCY {0} \
    CONFIG.PSU__RPU__POWER__ON {1} \
    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} \
    CONFIG.PSU__SD0_COHERENCY {0} \
    CONFIG.PSU__SD0_ROUTE_THROUGH_FPD {0} \
    CONFIG.PSU__SD0__CLK_200_SDR_OTAP_DLY {0x3} \
    CONFIG.PSU__SD0__CLK_50_DDR_ITAP_DLY {0x12} \
    CONFIG.PSU__SD0__CLK_50_DDR_OTAP_DLY {0x6} \
    CONFIG.PSU__SD0__CLK_50_SDR_ITAP_DLY {0x15} \
    CONFIG.PSU__SD0__CLK_50_SDR_OTAP_DLY {0x6} \
    CONFIG.PSU__SD0__DATA_TRANSFER_MODE {8Bit} \
    CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
    CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__SD0__PERIPHERAL__IO {MIO 13 .. 22} \
    CONFIG.PSU__SD0__RESET__ENABLE {0} \
    CONFIG.PSU__SD0__SLOT_TYPE {eMMC} \
    CONFIG.PSU__SD1__CLK_100_SDR_OTAP_DLY {0x3} \
    CONFIG.PSU__SD1__CLK_200_SDR_OTAP_DLY {0x3} \
    CONFIG.PSU__SD1__CLK_50_DDR_ITAP_DLY {0x3D} \
    CONFIG.PSU__SD1__CLK_50_DDR_OTAP_DLY {0x4} \
    CONFIG.PSU__SD1__CLK_50_SDR_ITAP_DLY {0x15} \
    CONFIG.PSU__SD1__CLK_50_SDR_OTAP_DLY {0x5} \
    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__SD1__RESET__ENABLE {0} \
    CONFIG.PSU__SPI0_LOOP_SPI1__ENABLE {0} \
    CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__SWDT0__PERIPHERAL__IO {NA} \
    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__SWDT1__PERIPHERAL__IO {NA} \
    CONFIG.PSU__TCM0A__POWER__ON {1} \
    CONFIG.PSU__TCM0B__POWER__ON {1} \
    CONFIG.PSU__TCM1A__POWER__ON {1} \
    CONFIG.PSU__TCM1B__POWER__ON {1} \
    CONFIG.PSU__TESTSCAN__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__TRACE__INTERNAL_WIDTH {32} \
    CONFIG.PSU__TRACE__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__TRISTATE__INVERTED {1} \
    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC0__PERIPHERAL__IO {NA} \
    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC1__PERIPHERAL__IO {NA} \
    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC2__PERIPHERAL__IO {NA} \
    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__TTC3__PERIPHERAL__IO {NA} \
    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
    CONFIG.PSU__UART0_LOOP_UART1__ENABLE {0} \
    CONFIG.PSU__UART0__BAUD_RATE {115200} \
    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 38 .. 39} \
    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} \
    CONFIG.PSU__USE__ADMA {0} \
    CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0} \
    CONFIG.PSU__USE__AUDIO {0} \
    CONFIG.PSU__USE__CLK {0} \
    CONFIG.PSU__USE__CLK0 {0} \
    CONFIG.PSU__USE__CLK1 {0} \
    CONFIG.PSU__USE__CLK2 {0} \
    CONFIG.PSU__USE__CLK3 {0} \
    CONFIG.PSU__USE__CROSS_TRIGGER {0} \
    CONFIG.PSU__USE__DDR_INTF_REQUESTED {0} \
    CONFIG.PSU__USE__DEBUG__TEST {0} \
    CONFIG.PSU__USE__EVENT_RPU {0} \
    CONFIG.PSU__USE__FABRIC__RST {1} \
    CONFIG.PSU__USE__FTM {0} \
    CONFIG.PSU__USE__GDMA {0} \
    CONFIG.PSU__USE__IRQ {0} \
    CONFIG.PSU__USE__IRQ0 {1} \
    CONFIG.PSU__USE__IRQ1 {1} \
    CONFIG.PSU__USE__M_AXI_GP0 {1} \
    CONFIG.PSU__USE__M_AXI_GP1 {0} \
    CONFIG.PSU__USE__M_AXI_GP2 {0} \
    CONFIG.PSU__USE__PROC_EVENT_BUS {0} \
    CONFIG.PSU__USE__RPU_LEGACY_INTERRUPT {0} \
    CONFIG.PSU__USE__RST0 {0} \
    CONFIG.PSU__USE__RST1 {0} \
    CONFIG.PSU__USE__RST2 {0} \
    CONFIG.PSU__USE__RST3 {0} \
    CONFIG.PSU__USE__RTC {0} \
    CONFIG.PSU__USE__STM {0} \
    CONFIG.PSU__USE__S_AXI_ACE {0} \
    CONFIG.PSU__USE__S_AXI_ACP {0} \
    CONFIG.PSU__USE__S_AXI_GP0 {0} \
    CONFIG.PSU__USE__S_AXI_GP1 {0} \
    CONFIG.PSU__USE__S_AXI_GP2 {1} \
    CONFIG.PSU__USE__S_AXI_GP3 {0} \
    CONFIG.PSU__USE__S_AXI_GP4 {0} \
    CONFIG.PSU__USE__S_AXI_GP5 {0} \
    CONFIG.PSU__USE__S_AXI_GP6 {0} \
    CONFIG.PSU__USE__USB3_0_HUB {0} \
    CONFIG.PSU__USE__USB3_1_HUB {0} \
    CONFIG.PSU__USE__VIDEO {0} \
    CONFIG.PSU__VIDEO_REF_CLK__ENABLE {0} \
    CONFIG.PSU__VIDEO_REF_CLK__FREQMHZ {33.333} \
    CONFIG.QSPI_BOARD_INTERFACE {custom} \
    CONFIG.SATA_BOARD_INTERFACE {custom} \
    CONFIG.SD0_BOARD_INTERFACE {custom} \
    CONFIG.SD1_BOARD_INTERFACE {custom} \
    CONFIG.SPI0_BOARD_INTERFACE {custom} \
    CONFIG.SPI1_BOARD_INTERFACE {custom} \
    CONFIG.SUBPRESET1 {Custom} \
    CONFIG.SUBPRESET2 {Custom} \
    CONFIG.SWDT0_BOARD_INTERFACE {custom} \
    CONFIG.SWDT1_BOARD_INTERFACE {custom} \
    CONFIG.TRACE_BOARD_INTERFACE {custom} \
    CONFIG.TTC0_BOARD_INTERFACE {custom} \
    CONFIG.TTC1_BOARD_INTERFACE {custom} \
    CONFIG.TTC2_BOARD_INTERFACE {custom} \
    CONFIG.TTC3_BOARD_INTERFACE {custom} \
    CONFIG.UART0_BOARD_INTERFACE {custom} \
    CONFIG.UART1_BOARD_INTERFACE {custom} \
    CONFIG.USB0_BOARD_INTERFACE {custom} \
    CONFIG.USB1_BOARD_INTERFACE {custom} \
  ] $zynq_ultra_ps_e_0


  # Create instance: sc
  create_hier_cell_sc [current_bd_instance .] sc

  # Create instance: st
  create_hier_cell_st [current_bd_instance .] st

  # Create instance: oddr_clk_0, and set properties
  set oddr_clk_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:oddr_clk:1.0 oddr_clk_0 ]

  # Create instance: xlconcat_1, and set properties
  set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]
  set_property CONFIG.NUM_PORTS {5} $xlconcat_1


  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
  set_property CONFIG.NUM_SI {3} $smartconnect_0


  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create instance: smartconnect_1, and set properties
  set smartconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_1 ]
  set_property -dict [list \
    CONFIG.NUM_MI {4} \
    CONFIG.NUM_SI {1} \
  ] $smartconnect_1


  # Create instance: proc_sys_reset_1, and set properties
  set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net CLK_IN1_D_0_1 [get_bd_intf_pins clk_wiz_0/CLK_IN1_D] [get_bd_intf_ports CLK_SYS]
  connect_bd_intf_net -intf_net EXT_TRIG_I_1 [get_bd_intf_pins st/EXT_TRIG_I] [get_bd_intf_ports EXT_TRIG_I]
  connect_bd_intf_net -intf_net SAS_SYNC_I_1 [get_bd_intf_pins st/SAS_SYNC_I] [get_bd_intf_ports SAS_SYNC_I]
  connect_bd_intf_net -intf_net SAS_TRIG_I_1 [get_bd_intf_pins st/SAS_TRIG_I] [get_bd_intf_ports SAS_TRIG_I]
  connect_bd_intf_net -intf_net mgt_clk_0_1 [get_bd_intf_pins sfp/MGT_CLK] [get_bd_intf_ports CLK_MGT]
  connect_bd_intf_net -intf_net rj45_M00_AXI_0 [get_bd_intf_pins rj45/M00_AXI_0] [get_bd_intf_pins smartconnect_0/S01_AXI]
  connect_bd_intf_net -intf_net rj45_M00_AXI_1 [get_bd_intf_pins smartconnect_0/S02_AXI] [get_bd_intf_pins rj45/M00_AXI_1]
  connect_bd_intf_net -intf_net rj45_mdio_0 [get_bd_intf_pins rj45/mdio_0] [get_bd_intf_ports mdio_0]
  connect_bd_intf_net -intf_net rj45_mdio_1 [get_bd_intf_pins rj45/mdio_1] [get_bd_intf_ports mdio_1]
  connect_bd_intf_net -intf_net rj45_mdio_2 [get_bd_intf_pins rj45/mdio_2] [get_bd_intf_ports mdio_2]
  connect_bd_intf_net -intf_net rj45_mdio_3 [get_bd_intf_pins rj45/mdio_3] [get_bd_intf_ports mdio_3]
  connect_bd_intf_net -intf_net rj45_mdio_4 [get_bd_intf_pins rj45/mdio_4] [get_bd_intf_ports mdio_4]
  connect_bd_intf_net -intf_net rj45_mdio_5 [get_bd_intf_pins rj45/mdio_5] [get_bd_intf_ports mdio_5]
  connect_bd_intf_net -intf_net rj45_mdio_6 [get_bd_intf_pins rj45/mdio_6] [get_bd_intf_ports mdio_6]
  connect_bd_intf_net -intf_net rj45_mdio_7 [get_bd_intf_pins rj45/mdio_7] [get_bd_intf_ports mdio_7]
  connect_bd_intf_net -intf_net rj45_rgmii_0 [get_bd_intf_pins rj45/rgmii_0] [get_bd_intf_ports rgmii_0]
  connect_bd_intf_net -intf_net rj45_rgmii_1 [get_bd_intf_pins rj45/rgmii_1] [get_bd_intf_ports rgmii_1]
  connect_bd_intf_net -intf_net rj45_rgmii_2 [get_bd_intf_pins rj45/rgmii_2] [get_bd_intf_ports rgmii_2]
  connect_bd_intf_net -intf_net rj45_rgmii_3 [get_bd_intf_pins rj45/rgmii_3] [get_bd_intf_ports rgmii_3]
  connect_bd_intf_net -intf_net rj45_rgmii_4 [get_bd_intf_pins rj45/rgmii_4] [get_bd_intf_ports rgmii_4]
  connect_bd_intf_net -intf_net rj45_rgmii_5 [get_bd_intf_pins rj45/rgmii_5] [get_bd_intf_ports rgmii_5]
  connect_bd_intf_net -intf_net rj45_rgmii_6 [get_bd_intf_pins rj45/rgmii_6] [get_bd_intf_ports rgmii_6]
  connect_bd_intf_net -intf_net rj45_rgmii_7 [get_bd_intf_pins rj45/rgmii_7] [get_bd_intf_ports rgmii_7]
  connect_bd_intf_net -intf_net sfp_M00_AXI_0 [get_bd_intf_pins smartconnect_0/S00_AXI] [get_bd_intf_pins sfp/M00_AXI_0]
  connect_bd_intf_net -intf_net sfp_sfp_0 [get_bd_intf_pins sfp/sfp_0] [get_bd_intf_ports sfp_0]
  connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
  connect_bd_intf_net -intf_net smartconnect_1_M00_AXI [get_bd_intf_pins smartconnect_1/M00_AXI] [get_bd_intf_pins sc/S_AXI]
  connect_bd_intf_net -intf_net smartconnect_1_M01_AXI [get_bd_intf_pins smartconnect_1/M01_AXI] [get_bd_intf_pins rj45/S_AXI]
  connect_bd_intf_net -intf_net smartconnect_1_M02_AXI [get_bd_intf_pins smartconnect_1/M02_AXI] [get_bd_intf_pins st/S_AXI]
  connect_bd_intf_net -intf_net smartconnect_1_M03_AXI [get_bd_intf_pins smartconnect_1/M03_AXI] [get_bd_intf_pins sfp/S_AXI]
  connect_bd_intf_net -intf_net st_EXT_TRIG_O [get_bd_intf_pins st/EXT_TRIG_O] [get_bd_intf_ports EXT_TRIG_O]
  connect_bd_intf_net -intf_net st_MPMT_SYNC [get_bd_intf_pins st/MPMT_SYNC] [get_bd_intf_ports MPMT_SYNC]
  connect_bd_intf_net -intf_net st_MPMT_TRIG [get_bd_intf_pins st/MPMT_TRIG] [get_bd_intf_ports MPMT_TRIG]
  connect_bd_intf_net -intf_net st_SAS_SYNC_O [get_bd_intf_pins st/SAS_SYNC_O] [get_bd_intf_ports SAS_SYNC_O]
  connect_bd_intf_net -intf_net st_SAS_TRIG_O [get_bd_intf_pins st/SAS_TRIG_O] [get_bd_intf_ports SAS_TRIG_O]
  connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins smartconnect_1/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]

  # Create port connections
  connect_bd_net -net CLK_1  [get_bd_pins clk_wiz_0/clk_25] \
  [get_bd_pins st/CLK_25]
  connect_bd_net -net CLK_125_1  [get_bd_pins clk_wiz_0/clk_125] \
  [get_bd_pins rj45/CLK_125]
  connect_bd_net -net CLK_333_1  [get_bd_pins clk_wiz_0/clk_333] \
  [get_bd_pins rj45/CLK_333]
  connect_bd_net -net DS_1  [get_bd_ports DS] \
  [get_bd_pins sc/DS]
  connect_bd_net -net PB_1  [get_bd_ports PB] \
  [get_bd_pins sc/PB]
  connect_bd_net -net PLL_INTR_1  [get_bd_ports PLL_INTR] \
  [get_bd_pins sc/PLL_INTR]
  connect_bd_net -net POE_INT_1  [get_bd_ports POE_INT] \
  [get_bd_pins sc/POE_INT]
  connect_bd_net -net SFP_LOS_1  [get_bd_ports SFP_LOS] \
  [get_bd_pins sc/SFP_LOS] \
  [get_bd_pins sfp/SFP_LOS]
  connect_bd_net -net SFP_TXF_1  [get_bd_ports SFP_TXF] \
  [get_bd_pins sc/SFP_TXF]
  connect_bd_net -net clk_wiz_0_clk_10  [get_bd_pins clk_wiz_0/clk_10] \
  [get_bd_pins st/CLK_10]
  connect_bd_net -net clk_wiz_0_clk_50  [get_bd_pins clk_wiz_0/clk_50] \
  [get_bd_pins sfp/CLK_50]
  connect_bd_net -net clk_wiz_0_locked  [get_bd_pins clk_wiz_0/locked] \
  [get_bd_pins proc_sys_reset_0/dcm_locked]
  connect_bd_net -net oddr_clk_0_DATA_OUT_N  [get_bd_pins oddr_clk_0/DATA_OUT_N] \
  [get_bd_ports CLK_REC_n]
  connect_bd_net -net oddr_clk_0_DATA_OUT_P  [get_bd_pins oddr_clk_0/DATA_OUT_P] \
  [get_bd_ports CLK_REC_p]
  connect_bd_net -net peripheral_aresetn_1  [get_bd_pins proc_sys_reset_1/peripheral_aresetn] \
  [get_bd_pins sc/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_0_interconnect_aresetn  [get_bd_pins proc_sys_reset_0/peripheral_aresetn] \
  [get_bd_pins st/peripheral_aresetn] \
  [get_bd_pins rj45/peripheral_aresetn] \
  [get_bd_pins sfp/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_0_interconnect_aresetn1  [get_bd_pins proc_sys_reset_1/interconnect_aresetn] \
  [get_bd_pins st/interconnect_aresetn] \
  [get_bd_pins rj45/interconnect_aresetn] \
  [get_bd_pins smartconnect_1/aresetn] \
  [get_bd_pins smartconnect_0/aresetn] \
  [get_bd_pins sfp/interconnect_aresetn] \
  [get_bd_pins sc/interconnect_aresetn]
  connect_bd_net -net rj45_INT_RJ45  [get_bd_pins rj45/INT_RJ45] \
  [get_bd_pins xlconcat_1/In0]
  connect_bd_net -net rj45_phy_rst_n_0  [get_bd_pins rj45/phy_rst_n_0] \
  [get_bd_ports phy_rst_n_0]
  connect_bd_net -net rj45_phy_rst_n_1  [get_bd_pins rj45/phy_rst_n_1] \
  [get_bd_ports phy_rst_n_1]
  connect_bd_net -net rj45_phy_rst_n_2  [get_bd_pins rj45/phy_rst_n_2] \
  [get_bd_ports phy_rst_n_2]
  connect_bd_net -net rj45_phy_rst_n_3  [get_bd_pins rj45/phy_rst_n_3] \
  [get_bd_ports phy_rst_n_3]
  connect_bd_net -net rj45_phy_rst_n_4  [get_bd_pins rj45/phy_rst_n_4] \
  [get_bd_ports phy_rst_n_4]
  connect_bd_net -net rj45_phy_rst_n_5  [get_bd_pins rj45/phy_rst_n_5] \
  [get_bd_ports phy_rst_n_5]
  connect_bd_net -net rj45_phy_rst_n_6  [get_bd_pins rj45/phy_rst_n_6] \
  [get_bd_ports phy_rst_n_6]
  connect_bd_net -net rj45_phy_rst_n_7  [get_bd_pins rj45/phy_rst_n_7] \
  [get_bd_ports phy_rst_n_7]
  connect_bd_net -net sc_INT_AUX  [get_bd_pins sc/INT_AUX] \
  [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net sc_LED  [get_bd_pins sc/LED] \
  [get_bd_ports LED]
  connect_bd_net -net sc_POE_INT  [get_bd_pins sc/POE_OSS] \
  [get_bd_ports POE_OSS]
  connect_bd_net -net sc_POE_RST  [get_bd_pins sc/POE_RST] \
  [get_bd_ports POE_RST]
  connect_bd_net -net sc_SFP_MOD  [get_bd_pins sc/SFP_MOD] \
  [get_bd_ports SFP_MOD]
  connect_bd_net -net sc_SFP_TXD  [get_bd_pins sc/SFP_TXD] \
  [get_bd_ports SFP_TXD]
  connect_bd_net -net sfp_interrupt  [get_bd_pins sfp/interrupt] \
  [get_bd_pins xlconcat_1/In1]
  connect_bd_net -net sfp_mac_irq  [get_bd_pins sfp/mac_irq] \
  [get_bd_pins xlconcat_1/In2]
  connect_bd_net -net sfp_mm2s_introut_0  [get_bd_pins sfp/mm2s_introut_0] \
  [get_bd_pins xlconcat_1/In3]
  connect_bd_net -net sfp_s2mm_introut_0  [get_bd_pins sfp/s2mm_introut_0] \
  [get_bd_pins xlconcat_1/In4]
  connect_bd_net -net st_INT_ST  [get_bd_pins st/INT_ST] \
  [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net xlconcat_0_dout  [get_bd_pins xlconcat_0/dout] \
  [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
  connect_bd_net -net xlconcat_1_dout  [get_bd_pins xlconcat_1/dout] \
  [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq1]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0  [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] \
  [get_bd_pins proc_sys_reset_0/slowest_sync_clk] \
  [get_bd_pins sc/ACLK] \
  [get_bd_pins rj45/ACLK] \
  [get_bd_pins oddr_clk_0/CLK_IN] \
  [get_bd_pins smartconnect_0/aclk] \
  [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk] \
  [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] \
  [get_bd_pins sfp/CLK_100] \
  [get_bd_pins rj45/CLK_100] \
  [get_bd_pins smartconnect_1/aclk] \
  [get_bd_pins st/CLK_100] \
  [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0  [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] \
  [get_bd_pins proc_sys_reset_0/ext_reset_in] \
  [get_bd_pins proc_sys_reset_1/ext_reset_in]

  # Create address segments
  assign_bd_address -offset 0xA0000000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_0/s_axi/Reg0] -force
  assign_bd_address -offset 0xA00C0000 -range 0x00040000 -with_name SEG_axi_ethernet_0_Reg0_1 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs sfp/axi_ethernet_0/s_axi/Reg0] -force
  assign_bd_address -offset 0xA0100000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs sfp/axi_ethernet_0_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0040000 -range 0x00010000 -with_name SEG_axi_ethernet_0_dma_Reg_1 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_0_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0140000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_1/s_axi/Reg0] -force
  assign_bd_address -offset 0xA0180000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_1_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA01C0000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_2/s_axi/Reg0] -force
  assign_bd_address -offset 0xA0190000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_2_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0200000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_3/s_axi/Reg0] -force
  assign_bd_address -offset 0xA01A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_3_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0240000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_4/s_axi/Reg0] -force
  assign_bd_address -offset 0xA01B0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_4_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0280000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_5/s_axi/Reg0] -force
  assign_bd_address -offset 0xA02C0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_5_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0340000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_6/s_axi/Reg0] -force
  assign_bd_address -offset 0xA02D0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_6_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0300000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_7/s_axi/Reg0] -force
  assign_bd_address -offset 0xA02E0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_ethernet_7_dma/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0xA0110000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs st/axi_gpio_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xA0050000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs sc/axi_gpio_ds/S_AXI/Reg] -force
  assign_bd_address -offset 0xA0060000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs sc/axi_gpio_led/S_AXI/Reg] -force
  assign_bd_address -offset 0xA0070000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs sc/axi_gpio_pb/S_AXI/Reg] -force
  assign_bd_address -offset 0xA0080000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs sc/axi_gpio_pll/S_AXI/Reg] -force
  assign_bd_address -offset 0xA0090000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs sc/axi_gpio_poe/S_AXI/Reg] -force
  assign_bd_address -offset 0xA00A0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs sc/axi_gpio_sfp/S_AXI/Reg] -force
  assign_bd_address -offset 0xA00B0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs sc/axi_intc_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xA0120000 -range 0x00010000 -with_name SEG_axi_intc_0_Reg_1 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs st/axi_intc_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xA02F0000 -range 0x00010000 -with_name SEG_axi_intc_0_Reg_2 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs rj45/axi_intc_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xA0130000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs st/axi_synctrigger_0/S_AXI/S_AXI_reg] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces sfp/axi_ethernet_0_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces sfp/axi_ethernet_0_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces sfp/axi_ethernet_0_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces sfp/axi_ethernet_0_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces sfp/axi_ethernet_0_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces sfp/axi_ethernet_0_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_0_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_0_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_0_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_0_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_0_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_0_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_1_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_1_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_1_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_1_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_1_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_1_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_2_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_2_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_2_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_2_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_2_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_2_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_3_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_3_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_3_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_3_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_3_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_3_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_4_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_4_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_4_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_4_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_4_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_4_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_5_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_5_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_5_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_5_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_5_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_5_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_6_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_6_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_6_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_6_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_6_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_6_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_7_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_7_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_7_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_7_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_7_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_7_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force

  # Exclude Address Segments
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_0_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_0_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_0_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_1_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_1_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_1_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_2_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_2_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_2_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_3_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_3_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_3_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_4_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_4_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_4_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_5_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_5_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_5_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_6_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_6_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_6_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_7_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_7_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces rj45/axi_ethernet_7_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces sfp/axi_ethernet_0_dma/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces sfp/axi_ethernet_0_dma/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]
  exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces sfp/axi_ethernet_0_dma/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM]

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"0.186649",
   "Default View_TopLeft":"-145,-1575",
   "ExpandedHierarchyInLayout":"",
   "HierExpandStatus_comment_0":"false",
   "HierExpandStatus_comment_1":"false",
   "PinnedBlocks":"/rj45|/sfp|",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port mdio_0 -pg 1 -lvl 8 -x 3300 -y 1400 -defaultsOSRD
preplace port rgmii_0 -pg 1 -lvl 8 -x 3300 -y 1850 -defaultsOSRD
preplace port CLK_MGT -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace port sfp_0 -pg 1 -lvl 8 -x 3300 -y 1120 -defaultsOSRD
preplace port CLK_SYS -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port MPMT_TRIG -pg 1 -lvl 8 -x 3300 -y 140 -defaultsOSRD
preplace port MPMT_SYNC -pg 1 -lvl 8 -x 3300 -y 170 -defaultsOSRD
preplace port EXT_TRIG_O -pg 1 -lvl 8 -x 3300 -y 200 -defaultsOSRD
preplace port SAS_TRIG_O -pg 1 -lvl 8 -x 3300 -y 230 -defaultsOSRD
preplace port SAS_SYNC_O -pg 1 -lvl 8 -x 3300 -y 330 -defaultsOSRD
preplace port EXT_TRIG_I -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port SAS_TRIG_I -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port SAS_SYNC_I -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port mdio_1 -pg 1 -lvl 8 -x 3300 -y 1430 -defaultsOSRD
preplace port rgmii_1 -pg 1 -lvl 8 -x 3300 -y 1490 -defaultsOSRD
preplace port mdio_2 -pg 1 -lvl 8 -x 3300 -y 1460 -defaultsOSRD
preplace port rgmii_2 -pg 1 -lvl 8 -x 3300 -y 1520 -defaultsOSRD
preplace port mdio_3 -pg 1 -lvl 8 -x 3300 -y 1550 -defaultsOSRD
preplace port rgmii_3 -pg 1 -lvl 8 -x 3300 -y 1580 -defaultsOSRD
preplace port mdio_4 -pg 1 -lvl 8 -x 3300 -y 1610 -defaultsOSRD
preplace port rgmii_4 -pg 1 -lvl 8 -x 3300 -y 1640 -defaultsOSRD
preplace port mdio_5 -pg 1 -lvl 8 -x 3300 -y 1670 -defaultsOSRD
preplace port rgmii_5 -pg 1 -lvl 8 -x 3300 -y 1700 -defaultsOSRD
preplace port mdio_6 -pg 1 -lvl 8 -x 3300 -y 1730 -defaultsOSRD
preplace port rgmii_6 -pg 1 -lvl 8 -x 3300 -y 1760 -defaultsOSRD
preplace port mdio_7 -pg 1 -lvl 8 -x 3300 -y 1790 -defaultsOSRD
preplace port rgmii_7 -pg 1 -lvl 8 -x 3300 -y 1820 -defaultsOSRD
preplace port port-id_CLK_REC_p -pg 1 -lvl 8 -x 3300 -y 1170 -defaultsOSRD
preplace port port-id_CLK_REC_n -pg 1 -lvl 8 -x 3300 -y 1200 -defaultsOSRD
preplace portBus phy_rst_n_0 -pg 1 -lvl 8 -x 3300 -y 1890 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 8 -x 3300 -y 500 -defaultsOSRD
preplace portBus POE_RST -pg 1 -lvl 8 -x 3300 -y 560 -defaultsOSRD
preplace portBus POE_OSS -pg 1 -lvl 8 -x 3300 -y 590 -defaultsOSRD
preplace portBus SFP_TXD -pg 1 -lvl 8 -x 3300 -y 620 -defaultsOSRD
preplace portBus SFP_MOD -pg 1 -lvl 8 -x 3300 -y 530 -defaultsOSRD
preplace portBus DS -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace portBus PB -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace portBus PLL_INTR -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace portBus POE_INT -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace portBus SFP_LOS -pg 1 -lvl 0 -x 0 -y 850 -defaultsOSRD
preplace portBus SFP_TXF -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace portBus phy_rst_n_1 -pg 1 -lvl 8 -x 3300 -y 1920 -defaultsOSRD
preplace portBus phy_rst_n_2 -pg 1 -lvl 8 -x 3300 -y 1950 -defaultsOSRD
preplace portBus phy_rst_n_3 -pg 1 -lvl 8 -x 3300 -y 1980 -defaultsOSRD
preplace portBus phy_rst_n_4 -pg 1 -lvl 8 -x 3300 -y 2010 -defaultsOSRD
preplace portBus phy_rst_n_5 -pg 1 -lvl 8 -x 3300 -y 2040 -defaultsOSRD
preplace portBus phy_rst_n_6 -pg 1 -lvl 8 -x 3300 -y 2070 -defaultsOSRD
preplace portBus phy_rst_n_7 -pg 1 -lvl 8 -x 3300 -y 2100 -defaultsOSRD
preplace inst sfp -pg 1 -lvl 3 -x 920 -y 840 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 50 43 44 45 46 47 48 49 42 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 95 94 97 96 98 99 100 101} -defaultsOSRD -pinY S_AXI 20L -pinY sfp_0 280R -pinY MGT_CLK 40L -pinY M00_AXI_0 140R -pinY interconnect_aresetn 60L -pinY CLK_50 160L -pinBusY SFP_LOS 80L -pinY mac_irq 320R -pinY interrupt 300R -pinY CLK_100 180L -pinY mm2s_introut_0 340R -pinY s2mm_introut_0 360R -pinY peripheral_aresetn 360L
preplace inst rj45 -pg 1 -lvl 7 -x 3080 -y 1340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 54 43 44 45 46 181 48 49 50 51 52 53 59 55 56 57 58 71 60 61 62 63 64 65 66 67 68 69 70 78 72 73 74 75 76 77 83 79 80 81 82 90 84 85 86 87 88 89 95 91 92 93 94 102 96 97 98 99 100 101 107 103 104 105 106 114 108 109 110 111 112 113 119 115 116 117 118 126 120 121 122 123 124 125 131 127 128 129 130 138 132 133 134 135 136 137 42 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 47 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 227 224 228 236 229 230 231 226 232 233 234 235 237 238 225} -defaultsOSRD -pinY S_AXI 20L -pinY mdio_0 60R -pinY rgmii_0 510R -pinY mdio_1 90R -pinY rgmii_1 150R -pinY mdio_2 120R -pinY rgmii_2 180R -pinY mdio_3 210R -pinY rgmii_3 240R -pinY mdio_4 270R -pinY rgmii_4 300R -pinY mdio_5 330R -pinY rgmii_5 360R -pinY mdio_6 390R -pinY rgmii_6 420R -pinY mdio_7 450R -pinY rgmii_7 480R -pinY M00_AXI_0 20R -pinY M00_AXI_1 40R -pinY ACLK 80L -pinY interconnect_aresetn 40L -pinBusY phy_rst_n_0 550R -pinY CLK_100 100L -pinBusY phy_rst_n_1 580R -pinBusY phy_rst_n_2 610R -pinBusY phy_rst_n_3 640R -pinY INT_RJ45 530R -pinBusY phy_rst_n_4 670R -pinBusY phy_rst_n_5 700R -pinBusY phy_rst_n_6 730R -pinBusY phy_rst_n_7 760R -pinY peripheral_aresetn 120L -pinY CLK_125 140L -pinY CLK_333 60L
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 130 -y 920 -swap {0 1 2 9 5 6 3 7 4 8} -defaultsOSRD -pinY CLK_IN1_D 20L -pinY clk_125 370R -pinY clk_333 60R -pinY clk_50 80R -pinY clk_25 20R -pinY clk_100 100R -pinY clk_10 40R -pinY locked 200R
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1460 -y 40 -defaultsOSRD -pinBusY In0 20L -pinBusY In1 40L -pinBusY dout 40R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 2030 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 83 84 82 80 81 86 85} -defaultsOSRD -pinY M_AXI_HPM0_FPD 20R -pinY S_AXI_HP0_FPD 20L -pinY maxihpm0_fpd_aclk 80L -pinY saxihp0_fpd_aclk 100L -pinBusY emio_enet0_enet_tsu_timer_cnt 40R -pinBusY pl_ps_irq0 40L -pinBusY pl_ps_irq1 60L -pinY pl_resetn0 100R -pinY pl_clk0 80R
preplace inst sc -pg 1 -lvl 7 -x 3080 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 45 48 46 54 55 44 50 52 47 53 49 56 51 43} -defaultsOSRD -pinY S_AXI 20L -pinBusY DS 40L -pinBusY PB 120L -pinBusY LED 40R -pinBusY PLL_INTR 140L -pinY ACLK 200L -pinY peripheral_aresetn 420L -pinY INT_AUX 20R -pinBusY POE_RST 100R -pinBusY POE_OSS 130R -pinBusY POE_INT 160L -pinBusY SFP_TXD 160R -pinBusY SFP_MOD 70R -pinBusY SFP_LOS 440L -pinBusY SFP_TXF 180L -pinY interconnect_aresetn 60L
preplace inst st -pg 1 -lvl 7 -x 3080 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 21 19 20 18 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 71 67 68 70 69 66} -defaultsOSRD -pinY MPMT_TRIG 20R -pinY MPMT_SYNC 50R -pinY EXT_TRIG_O 80R -pinY SAS_TRIG_O 110R -pinY SAS_SYNC_O 210R -pinY EXT_TRIG_I 20L -pinY SAS_TRIG_I 80L -pinY SAS_SYNC_I 50L -pinY S_AXI 130L -pinY peripheral_aresetn 230L -pinY INT_ST 230R -pinY CLK_25 170L -pinY CLK_100 210L -pinY CLK_10 190L -pinY interconnect_aresetn 150L
preplace inst oddr_clk_0 -pg 1 -lvl 7 -x 3080 -y 1160 -defaultsOSRD -pinY CLK_IN 20L -pinY DATA_OUT_P 20R -pinY DATA_OUT_N 40R
preplace inst xlconcat_1 -pg 1 -lvl 4 -x 1460 -y 720 -swap {4 0 1 2 3 5} -defaultsOSRD -pinBusY In0 100L -pinBusY In1 20L -pinBusY In2 40L -pinBusY In3 60L -pinBusY In4 80L -pinBusY dout 20R
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1460 -y 960 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 164 163} -defaultsOSRD -pinY S00_AXI 20L -pinY S01_AXI 40L -pinY S02_AXI 60L -pinY M00_AXI 20R -pinY aclk 100L -pinY aresetn 80L
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 540 -y 1060 -swap {0 1 3 4 2 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 40L -pinY aux_reset_in 80L -pinY mb_debug_sys_rst 100L -pinY dcm_locked 60L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 140R
preplace inst smartconnect_1 -pg 1 -lvl 6 -x 2560 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 82 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 124 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 40 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 209 208} -defaultsOSRD -pinY S00_AXI 40L -pinY M00_AXI 100R -pinY M01_AXI 120R -pinY M02_AXI 20R -pinY M03_AXI 140R -pinY aclk 100L -pinY aresetn 60L
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -x 540 -y 700 -swap {4 3 0 1 2 5 6 7 9 8} -defaultsOSRD -pinY slowest_sync_clk 100L -pinY ext_reset_in 80L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 40L -pinY dcm_locked 60L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 100R -pinBusY peripheral_aresetn 80R
preplace netloc CLK_1 1 1 6 240J 300 NJ 300 NJ 300 NJ 300 NJ 300 2840
preplace netloc CLK_125_1 1 1 6 NJ 1290 NJ 1290 1260J 1240 NJ 1240 NJ 1240 2700
preplace netloc CLK_333_1 1 1 6 320J 340 NJ 340 NJ 340 NJ 340 NJ 340 2720
preplace netloc DS_1 1 0 7 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 2760J
preplace netloc PB_1 1 0 7 NJ 560 NJ 560 NJ 560 NJ 560 1640J 580 NJ 580 NJ
preplace netloc PLL_INTR_1 1 0 7 NJ 590 NJ 590 NJ 590 NJ 590 1600J 600 NJ 600 NJ
preplace netloc POE_INT_1 1 0 7 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ
preplace netloc SFP_LOS_1 1 0 7 NJ 850 260J 860 740 800 1180J 900 NJ 900 NJ 900 N
preplace netloc SFP_TXF_1 1 0 7 NJ 650 300J 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ
preplace netloc clk_wiz_0_clk_10 1 1 6 280J 320 NJ 320 NJ 320 NJ 320 NJ 320 2860
preplace netloc clk_wiz_0_clk_50 1 1 2 NJ 1000 N
preplace netloc clk_wiz_0_locked 1 1 1 N 1120
preplace netloc oddr_clk_0_DATA_OUT_N 1 7 1 NJ 1200
preplace netloc oddr_clk_0_DATA_OUT_P 1 7 1 3280J 1170n
preplace netloc peripheral_aresetn_1 1 2 5 NJ 780 1120J 880 NJ 880 NJ 880 N
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 5 720 1270 1240J 1220 NJ 1220 NJ 1220 2900
preplace netloc proc_sys_reset_0_interconnect_aresetn1 1 2 5 720 760 1100 360 NJ 360 2420 280 2820
preplace netloc rj45_INT_RJ45 1 3 5 1280 1300 NJ 1300 NJ 1300 NJ 1300 3240
preplace netloc rj45_phy_rst_n_0 1 7 1 NJ 1890
preplace netloc rj45_phy_rst_n_1 1 7 1 NJ 1920
preplace netloc rj45_phy_rst_n_2 1 7 1 NJ 1950
preplace netloc rj45_phy_rst_n_3 1 7 1 NJ 1980
preplace netloc rj45_phy_rst_n_4 1 7 1 NJ 2010
preplace netloc rj45_phy_rst_n_5 1 7 1 NJ 2040
preplace netloc rj45_phy_rst_n_6 1 7 1 NJ 2070
preplace netloc rj45_phy_rst_n_7 1 7 1 NJ 2100
preplace netloc sc_INT_AUX 1 3 5 1080 240 NJ 240 NJ 240 2780J 420 3280
preplace netloc sc_LED 1 7 1 NJ 500
preplace netloc sc_POE_INT 1 7 1 NJ 590
preplace netloc sc_POE_RST 1 7 1 NJ 560
preplace netloc sc_SFP_MOD 1 7 1 NJ 530
preplace netloc sc_SFP_TXD 1 7 1 NJ 620
preplace netloc sfp_interrupt 1 3 1 1080 740n
preplace netloc sfp_mac_irq 1 3 1 1140 760n
preplace netloc sfp_mm2s_introut_0 1 3 1 1160 780n
preplace netloc sfp_s2mm_introut_0 1 3 1 1200 800n
preplace netloc st_INT_ST 1 3 5 1320 220 NJ 220 NJ 220 2920J 400 3280
preplace netloc xlconcat_0_dout 1 4 1 1680 80n
preplace netloc xlconcat_1_dout 1 4 1 1620 460n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 6 360 1020 760 1250 1220 920 1680 560 2420 660 2880
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 5 340 660 720J 680 NJ 680 NJ 680 2380
preplace netloc CLK_IN1_D_0_1 1 0 1 NJ 940
preplace netloc EXT_TRIG_I_1 1 0 7 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc SAS_SYNC_I_1 1 0 7 NJ 170 NJ 170 NJ 170 NJ 170 NJ 170 NJ 170 NJ
preplace netloc SAS_TRIG_I_1 1 0 7 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ
preplace netloc mgt_clk_0_1 1 0 3 NJ 880 NJ 880 NJ
preplace netloc rj45_M00_AXI_0 1 3 5 1300 1280 NJ 1280 NJ 1280 NJ 1280 3260
preplace netloc rj45_M00_AXI_1 1 3 5 1320 1260 NJ 1260 NJ 1260 NJ 1260 3280
preplace netloc rj45_mdio_0 1 7 1 NJ 1400
preplace netloc rj45_mdio_1 1 7 1 NJ 1430
preplace netloc rj45_mdio_2 1 7 1 NJ 1460
preplace netloc rj45_mdio_3 1 7 1 NJ 1550
preplace netloc rj45_mdio_4 1 7 1 NJ 1610
preplace netloc rj45_mdio_5 1 7 1 NJ 1670
preplace netloc rj45_mdio_6 1 7 1 NJ 1730
preplace netloc rj45_mdio_7 1 7 1 NJ 1790
preplace netloc rj45_rgmii_0 1 7 1 NJ 1850
preplace netloc rj45_rgmii_1 1 7 1 NJ 1490
preplace netloc rj45_rgmii_2 1 7 1 NJ 1520
preplace netloc rj45_rgmii_3 1 7 1 NJ 1580
preplace netloc rj45_rgmii_4 1 7 1 NJ 1640
preplace netloc rj45_rgmii_5 1 7 1 NJ 1700
preplace netloc rj45_rgmii_6 1 7 1 NJ 1760
preplace netloc rj45_rgmii_7 1 7 1 NJ 1820
preplace netloc sfp_M00_AXI_0 1 3 1 N 980
preplace netloc sfp_sfp_0 1 3 5 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ
preplace netloc smartconnect_0_M00_AXI 1 4 1 1660 420n
preplace netloc smartconnect_1_M00_AXI 1 6 1 N 480
preplace netloc smartconnect_1_M01_AXI 1 6 1 2740 500n
preplace netloc smartconnect_1_M02_AXI 1 6 1 2800 250n
preplace netloc smartconnect_1_M03_AXI 1 2 5 760 660 NJ 660 NJ 660 2400J 680 2700
preplace netloc st_EXT_TRIG_O 1 7 1 NJ 200
preplace netloc st_MPMT_SYNC 1 7 1 NJ 170
preplace netloc st_MPMT_TRIG 1 7 1 NJ 140
preplace netloc st_SAS_SYNC_O 1 7 1 NJ 330
preplace netloc st_SAS_TRIG_O 1 7 1 NJ 230
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 5 1 N 420
preplace cgraphic comment_0 place top 0 0 textcolor 4 linecolor 3
levelinfo -pg 1 0 130 540 920 1460 2030 2560 3080 3300
pagesize -pg 1 -db -bbox -sgen -150 0 3470 2150
",
   "Reduced Jogs_PinnedBlocks":"",
   "Reduced Jogs_PinnedPorts":"",
   "Reduced Jogs_ScaleFactor":"0.867917",
   "Reduced Jogs_TopLeft":"1576,425",
   "comment_0":"Enter Comments here",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port mdio_0 -pg 1 -lvl 6 -x 2710 -y 140 -defaultsOSRD
preplace port rgmii_0 -pg 1 -lvl 6 -x 2710 -y 170 -defaultsOSRD
preplace port CLK_MGT -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port sfp_0 -pg 1 -lvl 6 -x 2710 -y 110 -defaultsOSRD
preplace port CLK_SYS -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port MPMT_TRIG -pg 1 -lvl 6 -x 2710 -y 1160 -defaultsOSRD
preplace port MPMT_SYNC -pg 1 -lvl 6 -x 2710 -y 1190 -defaultsOSRD
preplace port EXT_TRIG_O -pg 1 -lvl 6 -x 2710 -y 1220 -defaultsOSRD
preplace port SAS_TRIG_O -pg 1 -lvl 6 -x 2710 -y 1250 -defaultsOSRD
preplace port SAS_SYNC_O -pg 1 -lvl 6 -x 2710 -y 1280 -defaultsOSRD
preplace port EXT_TRIG_I -pg 1 -lvl 0 -x 0 -y 1150 -defaultsOSRD
preplace port SAS_TRIG_I -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace port SAS_SYNC_I -pg 1 -lvl 0 -x 0 -y 1210 -defaultsOSRD
preplace port mdio_1 -pg 1 -lvl 6 -x 2710 -y 200 -defaultsOSRD
preplace port rgmii_1 -pg 1 -lvl 6 -x 2710 -y 230 -defaultsOSRD
preplace port mdio_2 -pg 1 -lvl 6 -x 2710 -y 260 -defaultsOSRD
preplace port rgmii_2 -pg 1 -lvl 6 -x 2710 -y 290 -defaultsOSRD
preplace port mdio_3 -pg 1 -lvl 6 -x 2710 -y 320 -defaultsOSRD
preplace port rgmii_3 -pg 1 -lvl 6 -x 2710 -y 350 -defaultsOSRD
preplace port mdio_4 -pg 1 -lvl 6 -x 2710 -y 380 -defaultsOSRD
preplace port rgmii_4 -pg 1 -lvl 6 -x 2710 -y 410 -defaultsOSRD
preplace port mdio_5 -pg 1 -lvl 6 -x 2710 -y 440 -defaultsOSRD
preplace port rgmii_5 -pg 1 -lvl 6 -x 2710 -y 470 -defaultsOSRD
preplace port mdio_6 -pg 1 -lvl 6 -x 2710 -y 500 -defaultsOSRD
preplace port rgmii_6 -pg 1 -lvl 6 -x 2710 -y 530 -defaultsOSRD
preplace port mdio_7 -pg 1 -lvl 6 -x 2710 -y 560 -defaultsOSRD
preplace port rgmii_7 -pg 1 -lvl 6 -x 2710 -y 590 -defaultsOSRD
preplace port port-id_CLK_REC_p -pg 1 -lvl 6 -x 2710 -y 1310 -defaultsOSRD
preplace port port-id_CLK_REC_n -pg 1 -lvl 6 -x 2710 -y 1340 -defaultsOSRD
preplace portBus phy_rst_n_0 -pg 1 -lvl 6 -x 2710 -y 620 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 6 -x 2710 -y 740 -defaultsOSRD
preplace portBus POE_RST -pg 1 -lvl 6 -x 2710 -y 1370 -defaultsOSRD
preplace portBus POE_OSS -pg 1 -lvl 6 -x 2710 -y 1400 -defaultsOSRD
preplace portBus SFP_TXD -pg 1 -lvl 6 -x 2710 -y 1430 -defaultsOSRD
preplace portBus SFP_MOD -pg 1 -lvl 6 -x 2710 -y 1080 -defaultsOSRD
preplace portBus DS -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace portBus PB -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace portBus PLL_INTR -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace portBus POE_INT -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace portBus SFP_LOS -pg 1 -lvl 0 -x 0 -y 1270 -defaultsOSRD
preplace portBus SFP_TXF -pg 1 -lvl 0 -x 0 -y 1300 -defaultsOSRD
preplace portBus phy_rst_n_1 -pg 1 -lvl 6 -x 2710 -y 650 -defaultsOSRD
preplace portBus phy_rst_n_2 -pg 1 -lvl 6 -x 2710 -y 680 -defaultsOSRD
preplace portBus phy_rst_n_3 -pg 1 -lvl 6 -x 2710 -y 710 -defaultsOSRD
preplace portBus phy_rst_n_4 -pg 1 -lvl 6 -x 2710 -y 770 -defaultsOSRD
preplace portBus phy_rst_n_5 -pg 1 -lvl 6 -x 2710 -y 800 -defaultsOSRD
preplace portBus phy_rst_n_6 -pg 1 -lvl 6 -x 2710 -y 830 -defaultsOSRD
preplace portBus phy_rst_n_7 -pg 1 -lvl 6 -x 2710 -y 860 -defaultsOSRD
preplace inst sfp -pg 1 -lvl 4 -x 1820 -y 190 -defaultsOSRD
preplace inst rj45 -pg 1 -lvl 4 -x 1820 -y 680 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 740 -y 820 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 200 -y 220 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 740 -y 230 -defaultsOSRD
preplace inst sc -pg 1 -lvl 4 -x 1820 -y 1120 -defaultsOSRD
preplace inst st -pg 1 -lvl 4 -x 1820 -y 1380 -defaultsOSRD
preplace inst oddr_clk_0 -pg 1 -lvl 3 -x 1340 -y 1320 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 1 -x 200 -y 370 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 5 -x 2430 -y 250 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 740 -y 440 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 3 -x 1340 -y 630 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -x 740 -y 620 -defaultsOSRD
preplace netloc CLK_1 1 2 2 1100J 870 1520J
preplace netloc CLK_125_1 1 2 2 1120J 730 1570
preplace netloc CLK_333_1 1 2 2 1200 740 NJ
preplace netloc DS_1 1 0 4 20J 120 NJ 120 NJ 120 1650
preplace netloc PB_1 1 0 4 NJ 1120 NJ 1120 NJ 1120 1600
preplace netloc PLL_INTR_1 1 0 4 30J 130 NJ 130 NJ 130 1490
preplace netloc POE_INT_1 1 0 4 20J 1160 NJ 1160 NJ 1160 1610
preplace netloc SFP_LOS_1 1 0 4 50J 1170 NJ 1170 NJ 1170 1580
preplace netloc SFP_TXF_1 1 0 4 100J 1200 NJ 1200 NJ 1200 1610
preplace netloc clk_wiz_0_clk_10 1 2 2 NJ 880 1500
preplace netloc clk_wiz_0_clk_50 1 2 2 1190 190 NJ
preplace netloc clk_wiz_0_locked 1 1 2 370 940 1090
preplace netloc oddr_clk_0_DATA_OUT_N 1 3 3 1480 1510 2240J 1430 2570J
preplace netloc oddr_clk_0_DATA_OUT_P 1 3 3 1490J 1520 2130J 1420 2660J
preplace netloc peripheral_aresetn_1 1 2 2 1110 860 1610J
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 2 N 480 1640
preplace netloc proc_sys_reset_0_interconnect_aresetn1 1 2 3 1200 720 1550 300 2090J
preplace netloc rj45_INT_RJ45 1 0 5 60 0 NJ 0 NJ 0 NJ 0 2010
preplace netloc rj45_phy_rst_n_0 1 4 2 2160J 760 2600
preplace netloc rj45_phy_rst_n_1 1 4 2 2170J 770 2610
preplace netloc rj45_phy_rst_n_2 1 4 2 2180J 780 2620
preplace netloc rj45_phy_rst_n_3 1 4 2 2190J 790 2630
preplace netloc rj45_phy_rst_n_4 1 4 2 2200 810 2650J
preplace netloc rj45_phy_rst_n_5 1 4 2 2210 820 2660J
preplace netloc rj45_phy_rst_n_6 1 4 2 2230 830 NJ
preplace netloc rj45_phy_rst_n_7 1 4 2 2240 860 NJ
preplace netloc sc_INT_AUX 1 0 5 70 10 NJ 10 NJ 10 NJ 10 2040
preplace netloc sc_LED 1 4 2 2220 800 2640J
preplace netloc sc_POE_INT 1 4 2 2040 1140 2610J
preplace netloc sc_POE_RST 1 4 2 2070 1130 2630J
preplace netloc sc_SFP_MOD 1 4 2 2130 1080 NJ
preplace netloc sc_SFP_TXD 1 4 2 N 1150 2590J
preplace netloc sfp_interrupt 1 0 5 80 20 NJ 20 NJ 20 NJ 20 2020
preplace netloc sfp_mac_irq 1 0 5 90 30 NJ 30 NJ 30 NJ 30 1980
preplace netloc sfp_mm2s_introut_0 1 0 5 40 50 NJ 50 NJ 50 NJ 50 1990
preplace netloc sfp_s2mm_introut_0 1 0 5 50 60 NJ 60 NJ 60 NJ 60 2030
preplace netloc st_INT_ST 1 0 5 100 70 NJ 70 NJ 70 NJ 70 2000
preplace netloc xlconcat_0_dout 1 1 1 300 220n
preplace netloc xlconcat_1_dout 1 1 1 320 270n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 4 390 340 1180 260 1620 310 2080
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 380 330 1090
preplace netloc CLK_IN1_D_0_1 1 0 2 NJ 140 310
preplace netloc EXT_TRIG_I_1 1 0 4 NJ 1150 NJ 1150 NJ 1150 1570
preplace netloc SAS_SYNC_I_1 1 0 4 NJ 1210 NJ 1210 NJ 1210 1510
preplace netloc SAS_TRIG_I_1 1 0 4 NJ 1180 NJ 1180 NJ 1180 1560
preplace netloc mgt_clk_0_1 1 0 4 NJ 110 NJ 110 NJ 110 1660J
preplace netloc rj45_M00_AXI_0 1 4 1 2110 230n
preplace netloc rj45_M00_AXI_1 1 4 1 2150 250n
preplace netloc rj45_mdio_0 1 4 2 2060J 140 NJ
preplace netloc rj45_mdio_1 1 4 2 N 460 2580J
preplace netloc rj45_mdio_2 1 4 2 2100 390 2570J
preplace netloc rj45_mdio_3 1 4 2 2090 360 2600J
preplace netloc rj45_mdio_4 1 4 2 2130 380 NJ
preplace netloc rj45_mdio_5 1 4 2 2170 440 NJ
preplace netloc rj45_mdio_6 1 4 2 2190 500 NJ
preplace netloc rj45_mdio_7 1 4 2 NJ 700 2580
preplace netloc rj45_rgmii_0 1 4 2 2070J 150 2580J
preplace netloc rj45_rgmii_1 1 4 2 2140 450 2590J
preplace netloc rj45_rgmii_2 1 4 2 2120 400 2610J
preplace netloc rj45_rgmii_3 1 4 2 2080 350 NJ
preplace netloc rj45_rgmii_4 1 4 2 2160 410 NJ
preplace netloc rj45_rgmii_5 1 4 2 2180 470 NJ
preplace netloc rj45_rgmii_6 1 4 2 NJ 680 2570
preplace netloc rj45_rgmii_7 1 4 2 NJ 720 2590
preplace netloc sfp_M00_AXI_0 1 4 1 2110 160n
preplace netloc sfp_sfp_0 1 4 2 2050 110 NJ
preplace netloc smartconnect_0_M00_AXI 1 1 5 390 40 NJ 40 NJ 40 NJ 40 2570
preplace netloc smartconnect_1_M00_AXI 1 3 1 1630 600n
preplace netloc smartconnect_1_M01_AXI 1 3 1 N 620
preplace netloc smartconnect_1_M02_AXI 1 3 1 1590 640n
preplace netloc smartconnect_1_M03_AXI 1 3 1 1500 130n
preplace netloc st_EXT_TRIG_O 1 4 2 2240 1220 NJ
preplace netloc st_MPMT_SYNC 1 4 2 2230 1190 NJ
preplace netloc st_MPMT_TRIG 1 4 2 2200 1160 NJ
preplace netloc st_SAS_SYNC_O 1 4 2 NJ 1410 2650
preplace netloc st_SAS_TRIG_O 1 4 2 NJ 1390 2640
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 1200 200n
levelinfo -pg 1 0 200 740 1340 1820 2430 2710
pagesize -pg 1 -db -bbox -sgen -190 -100 4850 4540
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/sc/axi_gpio_poe",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_system()

cr_bd_system ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files system.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files system.bd ] 
set_property IS_ENABLED "1" [get_files system.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files system.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files system.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files system.bd ] 
set_property PFM_NAME "" [get_files system.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files system.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files system.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files system.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files system.bd ] 
set_property USED_IN_SIMULATION "1" [get_files system.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files system.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse [list system.bd]] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/MCC/MCC.gen/sources_1/bd/system/hdl/system_wrapper.vhd" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse [list system.bd]] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xczu6cg-ffvc900-1-i -flow {Vivado Synthesis 2018} -strategy "Flow_PerfOptimized_high" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Synth Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2018" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "part" -value "xczu6cg-ffvc900-1-i" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
#set_property -name "incremental_checkpoint" -value "$proj_dir/${_xil_proj_name_}.srcs/utils_1/imports/Vivado/synth_1/system_wrapper.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "gen_reports_parallel" -value "1" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "auto_rqs.suggestion_run" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/${_xil_proj_name_}.srcs/utils_1/imports/Vivado/synth_1" -objects $obj
set_property -name "min_rqa_score" -value "0" -objects $obj
set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.fanout_limit" -value "400" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.more options" -value {} -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xczu6cg-ffvc900-1-i -flow {Vivado Implementation 2018} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2018" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Design Initialization" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Opt Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "IO - Place Design" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Place Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Control Sets - Place Design" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Place Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Route Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Methodology - Route Design" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Power - Route Design" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Route Status - Route Design" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Route Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Route Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Clock Utilization - Route Design" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Route Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Default settings for Implementation." -objects $obj
set_property -name "flow" -value "Vivado Implementation 2018" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "part" -value "xczu6cg-ffvc900-1-i" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "dfx_mode" -value "STANDARD" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "gen_reports_parallel" -value "1" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "ml_strategy_runs" -value "" -objects $obj
set_property -name "auto_rqs" -value "0" -objects $obj
set_property -name "auto_rqs.directory" -value "./${_xil_proj_name_}/${_xil_proj_name_}.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "./${_xil_proj_name_}/${_xil_proj_name_}.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "min_rqa_score" -value "0" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
set_property -name "steps.init_design.args.more options" -value {} -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.opt_design.args.more options" -value {} -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value {} -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.place_design.args.more options" -value {} -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value {} -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "AggressiveExplore" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value {} -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.route_design.args.more options" -value {} -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "AggressiveExplore" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value {} -objects $obj
set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.more options" -value {} -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.clocks" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.gth" -value "1" -objects $obj
set_property -name "statistics.gtp" -value "1" -objects $obj
set_property -name "statistics.gtx" -value "1" -objects $obj
set_property -name "statistics.gtz" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.logic" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.phaser" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.pl_static" -value "1" -objects $obj
set_property -name "statistics.ps7" -value "1" -objects $obj
set_property -name "statistics.ps" -value "1" -objects $obj
set_property -name "statistics.ps_static" -value "1" -objects $obj
set_property -name "statistics.signals" -value "1" -objects $obj
set_property -name "statistics.total_power" -value "1" -objects $obj
set_property -name "statistics.transceiver" -value "1" -objects $obj
set_property -name "statistics.xadc" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.ths" -value "1" -objects $obj
set_property -name "statistics.tns" -value "1" -objects $obj
set_property -name "statistics.tpws" -value "1" -objects $obj
set_property -name "statistics.wbss" -value "1" -objects $obj
set_property -name "statistics.whs" -value "1" -objects $obj
set_property -name "statistics.wns" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Table" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
set_property -name "run.step" -value "place_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
