
TimeBox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004940  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08004ad0  08004ad0  00014ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c48  08004c48  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  08004c48  08004c48  00014c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c50  08004c50  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c50  08004c50  00014c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c54  08004c54  00014c54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08004c58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  200001ec  08004e44  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08004e44  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b72f  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c77  00000000  00000000  0002b94b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000948  00000000  00000000  0002d5c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000878  00000000  00000000  0002df10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000214fa  00000000  00000000  0002e788  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008887  00000000  00000000  0004fc82  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c98c0  00000000  00000000  00058509  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00121dc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a04  00000000  00000000  00121e44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ab8 	.word	0x08004ab8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	08004ab8 	.word	0x08004ab8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_d2uiz>:
 80005f8:	004a      	lsls	r2, r1, #1
 80005fa:	d211      	bcs.n	8000620 <__aeabi_d2uiz+0x28>
 80005fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000600:	d211      	bcs.n	8000626 <__aeabi_d2uiz+0x2e>
 8000602:	d50d      	bpl.n	8000620 <__aeabi_d2uiz+0x28>
 8000604:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000608:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800060c:	d40e      	bmi.n	800062c <__aeabi_d2uiz+0x34>
 800060e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000612:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000616:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800061a:	fa23 f002 	lsr.w	r0, r3, r2
 800061e:	4770      	bx	lr
 8000620:	f04f 0000 	mov.w	r0, #0
 8000624:	4770      	bx	lr
 8000626:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800062a:	d102      	bne.n	8000632 <__aeabi_d2uiz+0x3a>
 800062c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000630:	4770      	bx	lr
 8000632:	f04f 0000 	mov.w	r0, #0
 8000636:	4770      	bx	lr

08000638 <__aeabi_uldivmod>:
 8000638:	b953      	cbnz	r3, 8000650 <__aeabi_uldivmod+0x18>
 800063a:	b94a      	cbnz	r2, 8000650 <__aeabi_uldivmod+0x18>
 800063c:	2900      	cmp	r1, #0
 800063e:	bf08      	it	eq
 8000640:	2800      	cmpeq	r0, #0
 8000642:	bf1c      	itt	ne
 8000644:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000648:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800064c:	f000 b972 	b.w	8000934 <__aeabi_idiv0>
 8000650:	f1ad 0c08 	sub.w	ip, sp, #8
 8000654:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000658:	f000 f806 	bl	8000668 <__udivmoddi4>
 800065c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000664:	b004      	add	sp, #16
 8000666:	4770      	bx	lr

08000668 <__udivmoddi4>:
 8000668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800066c:	9e08      	ldr	r6, [sp, #32]
 800066e:	4604      	mov	r4, r0
 8000670:	4688      	mov	r8, r1
 8000672:	2b00      	cmp	r3, #0
 8000674:	d14b      	bne.n	800070e <__udivmoddi4+0xa6>
 8000676:	428a      	cmp	r2, r1
 8000678:	4615      	mov	r5, r2
 800067a:	d967      	bls.n	800074c <__udivmoddi4+0xe4>
 800067c:	fab2 f282 	clz	r2, r2
 8000680:	b14a      	cbz	r2, 8000696 <__udivmoddi4+0x2e>
 8000682:	f1c2 0720 	rsb	r7, r2, #32
 8000686:	fa01 f302 	lsl.w	r3, r1, r2
 800068a:	fa20 f707 	lsr.w	r7, r0, r7
 800068e:	4095      	lsls	r5, r2
 8000690:	ea47 0803 	orr.w	r8, r7, r3
 8000694:	4094      	lsls	r4, r2
 8000696:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800069a:	0c23      	lsrs	r3, r4, #16
 800069c:	fbb8 f7fe 	udiv	r7, r8, lr
 80006a0:	fa1f fc85 	uxth.w	ip, r5
 80006a4:	fb0e 8817 	mls	r8, lr, r7, r8
 80006a8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006ac:	fb07 f10c 	mul.w	r1, r7, ip
 80006b0:	4299      	cmp	r1, r3
 80006b2:	d909      	bls.n	80006c8 <__udivmoddi4+0x60>
 80006b4:	18eb      	adds	r3, r5, r3
 80006b6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80006ba:	f080 811b 	bcs.w	80008f4 <__udivmoddi4+0x28c>
 80006be:	4299      	cmp	r1, r3
 80006c0:	f240 8118 	bls.w	80008f4 <__udivmoddi4+0x28c>
 80006c4:	3f02      	subs	r7, #2
 80006c6:	442b      	add	r3, r5
 80006c8:	1a5b      	subs	r3, r3, r1
 80006ca:	b2a4      	uxth	r4, r4
 80006cc:	fbb3 f0fe 	udiv	r0, r3, lr
 80006d0:	fb0e 3310 	mls	r3, lr, r0, r3
 80006d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006d8:	fb00 fc0c 	mul.w	ip, r0, ip
 80006dc:	45a4      	cmp	ip, r4
 80006de:	d909      	bls.n	80006f4 <__udivmoddi4+0x8c>
 80006e0:	192c      	adds	r4, r5, r4
 80006e2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80006e6:	f080 8107 	bcs.w	80008f8 <__udivmoddi4+0x290>
 80006ea:	45a4      	cmp	ip, r4
 80006ec:	f240 8104 	bls.w	80008f8 <__udivmoddi4+0x290>
 80006f0:	3802      	subs	r0, #2
 80006f2:	442c      	add	r4, r5
 80006f4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80006f8:	eba4 040c 	sub.w	r4, r4, ip
 80006fc:	2700      	movs	r7, #0
 80006fe:	b11e      	cbz	r6, 8000708 <__udivmoddi4+0xa0>
 8000700:	40d4      	lsrs	r4, r2
 8000702:	2300      	movs	r3, #0
 8000704:	e9c6 4300 	strd	r4, r3, [r6]
 8000708:	4639      	mov	r1, r7
 800070a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800070e:	428b      	cmp	r3, r1
 8000710:	d909      	bls.n	8000726 <__udivmoddi4+0xbe>
 8000712:	2e00      	cmp	r6, #0
 8000714:	f000 80eb 	beq.w	80008ee <__udivmoddi4+0x286>
 8000718:	2700      	movs	r7, #0
 800071a:	e9c6 0100 	strd	r0, r1, [r6]
 800071e:	4638      	mov	r0, r7
 8000720:	4639      	mov	r1, r7
 8000722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000726:	fab3 f783 	clz	r7, r3
 800072a:	2f00      	cmp	r7, #0
 800072c:	d147      	bne.n	80007be <__udivmoddi4+0x156>
 800072e:	428b      	cmp	r3, r1
 8000730:	d302      	bcc.n	8000738 <__udivmoddi4+0xd0>
 8000732:	4282      	cmp	r2, r0
 8000734:	f200 80fa 	bhi.w	800092c <__udivmoddi4+0x2c4>
 8000738:	1a84      	subs	r4, r0, r2
 800073a:	eb61 0303 	sbc.w	r3, r1, r3
 800073e:	2001      	movs	r0, #1
 8000740:	4698      	mov	r8, r3
 8000742:	2e00      	cmp	r6, #0
 8000744:	d0e0      	beq.n	8000708 <__udivmoddi4+0xa0>
 8000746:	e9c6 4800 	strd	r4, r8, [r6]
 800074a:	e7dd      	b.n	8000708 <__udivmoddi4+0xa0>
 800074c:	b902      	cbnz	r2, 8000750 <__udivmoddi4+0xe8>
 800074e:	deff      	udf	#255	; 0xff
 8000750:	fab2 f282 	clz	r2, r2
 8000754:	2a00      	cmp	r2, #0
 8000756:	f040 808f 	bne.w	8000878 <__udivmoddi4+0x210>
 800075a:	1b49      	subs	r1, r1, r5
 800075c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000760:	fa1f f885 	uxth.w	r8, r5
 8000764:	2701      	movs	r7, #1
 8000766:	fbb1 fcfe 	udiv	ip, r1, lr
 800076a:	0c23      	lsrs	r3, r4, #16
 800076c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000770:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000774:	fb08 f10c 	mul.w	r1, r8, ip
 8000778:	4299      	cmp	r1, r3
 800077a:	d907      	bls.n	800078c <__udivmoddi4+0x124>
 800077c:	18eb      	adds	r3, r5, r3
 800077e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000782:	d202      	bcs.n	800078a <__udivmoddi4+0x122>
 8000784:	4299      	cmp	r1, r3
 8000786:	f200 80cd 	bhi.w	8000924 <__udivmoddi4+0x2bc>
 800078a:	4684      	mov	ip, r0
 800078c:	1a59      	subs	r1, r3, r1
 800078e:	b2a3      	uxth	r3, r4
 8000790:	fbb1 f0fe 	udiv	r0, r1, lr
 8000794:	fb0e 1410 	mls	r4, lr, r0, r1
 8000798:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800079c:	fb08 f800 	mul.w	r8, r8, r0
 80007a0:	45a0      	cmp	r8, r4
 80007a2:	d907      	bls.n	80007b4 <__udivmoddi4+0x14c>
 80007a4:	192c      	adds	r4, r5, r4
 80007a6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80007aa:	d202      	bcs.n	80007b2 <__udivmoddi4+0x14a>
 80007ac:	45a0      	cmp	r8, r4
 80007ae:	f200 80b6 	bhi.w	800091e <__udivmoddi4+0x2b6>
 80007b2:	4618      	mov	r0, r3
 80007b4:	eba4 0408 	sub.w	r4, r4, r8
 80007b8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80007bc:	e79f      	b.n	80006fe <__udivmoddi4+0x96>
 80007be:	f1c7 0c20 	rsb	ip, r7, #32
 80007c2:	40bb      	lsls	r3, r7
 80007c4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80007c8:	ea4e 0e03 	orr.w	lr, lr, r3
 80007cc:	fa01 f407 	lsl.w	r4, r1, r7
 80007d0:	fa20 f50c 	lsr.w	r5, r0, ip
 80007d4:	fa21 f30c 	lsr.w	r3, r1, ip
 80007d8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80007dc:	4325      	orrs	r5, r4
 80007de:	fbb3 f9f8 	udiv	r9, r3, r8
 80007e2:	0c2c      	lsrs	r4, r5, #16
 80007e4:	fb08 3319 	mls	r3, r8, r9, r3
 80007e8:	fa1f fa8e 	uxth.w	sl, lr
 80007ec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80007f0:	fb09 f40a 	mul.w	r4, r9, sl
 80007f4:	429c      	cmp	r4, r3
 80007f6:	fa02 f207 	lsl.w	r2, r2, r7
 80007fa:	fa00 f107 	lsl.w	r1, r0, r7
 80007fe:	d90b      	bls.n	8000818 <__udivmoddi4+0x1b0>
 8000800:	eb1e 0303 	adds.w	r3, lr, r3
 8000804:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000808:	f080 8087 	bcs.w	800091a <__udivmoddi4+0x2b2>
 800080c:	429c      	cmp	r4, r3
 800080e:	f240 8084 	bls.w	800091a <__udivmoddi4+0x2b2>
 8000812:	f1a9 0902 	sub.w	r9, r9, #2
 8000816:	4473      	add	r3, lr
 8000818:	1b1b      	subs	r3, r3, r4
 800081a:	b2ad      	uxth	r5, r5
 800081c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000820:	fb08 3310 	mls	r3, r8, r0, r3
 8000824:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000828:	fb00 fa0a 	mul.w	sl, r0, sl
 800082c:	45a2      	cmp	sl, r4
 800082e:	d908      	bls.n	8000842 <__udivmoddi4+0x1da>
 8000830:	eb1e 0404 	adds.w	r4, lr, r4
 8000834:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000838:	d26b      	bcs.n	8000912 <__udivmoddi4+0x2aa>
 800083a:	45a2      	cmp	sl, r4
 800083c:	d969      	bls.n	8000912 <__udivmoddi4+0x2aa>
 800083e:	3802      	subs	r0, #2
 8000840:	4474      	add	r4, lr
 8000842:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000846:	fba0 8902 	umull	r8, r9, r0, r2
 800084a:	eba4 040a 	sub.w	r4, r4, sl
 800084e:	454c      	cmp	r4, r9
 8000850:	46c2      	mov	sl, r8
 8000852:	464b      	mov	r3, r9
 8000854:	d354      	bcc.n	8000900 <__udivmoddi4+0x298>
 8000856:	d051      	beq.n	80008fc <__udivmoddi4+0x294>
 8000858:	2e00      	cmp	r6, #0
 800085a:	d069      	beq.n	8000930 <__udivmoddi4+0x2c8>
 800085c:	ebb1 050a 	subs.w	r5, r1, sl
 8000860:	eb64 0403 	sbc.w	r4, r4, r3
 8000864:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000868:	40fd      	lsrs	r5, r7
 800086a:	40fc      	lsrs	r4, r7
 800086c:	ea4c 0505 	orr.w	r5, ip, r5
 8000870:	e9c6 5400 	strd	r5, r4, [r6]
 8000874:	2700      	movs	r7, #0
 8000876:	e747      	b.n	8000708 <__udivmoddi4+0xa0>
 8000878:	f1c2 0320 	rsb	r3, r2, #32
 800087c:	fa20 f703 	lsr.w	r7, r0, r3
 8000880:	4095      	lsls	r5, r2
 8000882:	fa01 f002 	lsl.w	r0, r1, r2
 8000886:	fa21 f303 	lsr.w	r3, r1, r3
 800088a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800088e:	4338      	orrs	r0, r7
 8000890:	0c01      	lsrs	r1, r0, #16
 8000892:	fbb3 f7fe 	udiv	r7, r3, lr
 8000896:	fa1f f885 	uxth.w	r8, r5
 800089a:	fb0e 3317 	mls	r3, lr, r7, r3
 800089e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008a2:	fb07 f308 	mul.w	r3, r7, r8
 80008a6:	428b      	cmp	r3, r1
 80008a8:	fa04 f402 	lsl.w	r4, r4, r2
 80008ac:	d907      	bls.n	80008be <__udivmoddi4+0x256>
 80008ae:	1869      	adds	r1, r5, r1
 80008b0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80008b4:	d22f      	bcs.n	8000916 <__udivmoddi4+0x2ae>
 80008b6:	428b      	cmp	r3, r1
 80008b8:	d92d      	bls.n	8000916 <__udivmoddi4+0x2ae>
 80008ba:	3f02      	subs	r7, #2
 80008bc:	4429      	add	r1, r5
 80008be:	1acb      	subs	r3, r1, r3
 80008c0:	b281      	uxth	r1, r0
 80008c2:	fbb3 f0fe 	udiv	r0, r3, lr
 80008c6:	fb0e 3310 	mls	r3, lr, r0, r3
 80008ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008ce:	fb00 f308 	mul.w	r3, r0, r8
 80008d2:	428b      	cmp	r3, r1
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x27e>
 80008d6:	1869      	adds	r1, r5, r1
 80008d8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80008dc:	d217      	bcs.n	800090e <__udivmoddi4+0x2a6>
 80008de:	428b      	cmp	r3, r1
 80008e0:	d915      	bls.n	800090e <__udivmoddi4+0x2a6>
 80008e2:	3802      	subs	r0, #2
 80008e4:	4429      	add	r1, r5
 80008e6:	1ac9      	subs	r1, r1, r3
 80008e8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80008ec:	e73b      	b.n	8000766 <__udivmoddi4+0xfe>
 80008ee:	4637      	mov	r7, r6
 80008f0:	4630      	mov	r0, r6
 80008f2:	e709      	b.n	8000708 <__udivmoddi4+0xa0>
 80008f4:	4607      	mov	r7, r0
 80008f6:	e6e7      	b.n	80006c8 <__udivmoddi4+0x60>
 80008f8:	4618      	mov	r0, r3
 80008fa:	e6fb      	b.n	80006f4 <__udivmoddi4+0x8c>
 80008fc:	4541      	cmp	r1, r8
 80008fe:	d2ab      	bcs.n	8000858 <__udivmoddi4+0x1f0>
 8000900:	ebb8 0a02 	subs.w	sl, r8, r2
 8000904:	eb69 020e 	sbc.w	r2, r9, lr
 8000908:	3801      	subs	r0, #1
 800090a:	4613      	mov	r3, r2
 800090c:	e7a4      	b.n	8000858 <__udivmoddi4+0x1f0>
 800090e:	4660      	mov	r0, ip
 8000910:	e7e9      	b.n	80008e6 <__udivmoddi4+0x27e>
 8000912:	4618      	mov	r0, r3
 8000914:	e795      	b.n	8000842 <__udivmoddi4+0x1da>
 8000916:	4667      	mov	r7, ip
 8000918:	e7d1      	b.n	80008be <__udivmoddi4+0x256>
 800091a:	4681      	mov	r9, r0
 800091c:	e77c      	b.n	8000818 <__udivmoddi4+0x1b0>
 800091e:	3802      	subs	r0, #2
 8000920:	442c      	add	r4, r5
 8000922:	e747      	b.n	80007b4 <__udivmoddi4+0x14c>
 8000924:	f1ac 0c02 	sub.w	ip, ip, #2
 8000928:	442b      	add	r3, r5
 800092a:	e72f      	b.n	800078c <__udivmoddi4+0x124>
 800092c:	4638      	mov	r0, r7
 800092e:	e708      	b.n	8000742 <__udivmoddi4+0xda>
 8000930:	4637      	mov	r7, r6
 8000932:	e6e9      	b.n	8000708 <__udivmoddi4+0xa0>

08000934 <__aeabi_idiv0>:
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <TurnHexIntoDec>:
/* USER CODE BEGIN 0 */

//Time is storing in format that being in Hex visually looks like the real time in decimals
//So this function translate this format into real decimal number of time digits
uint8_t TurnHexIntoDec(uint8_t hex)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	4603      	mov	r3, r0
 8000940:	71fb      	strb	r3, [r7, #7]
	return ((hex & 0x000F) + ((hex >> 4) & 0x000F)*10);
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	f003 030f 	and.w	r3, r3, #15
 8000948:	b2da      	uxtb	r2, r3
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	091b      	lsrs	r3, r3, #4
 800094e:	b2db      	uxtb	r3, r3
 8000950:	4619      	mov	r1, r3
 8000952:	0089      	lsls	r1, r1, #2
 8000954:	440b      	add	r3, r1
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	b2db      	uxtb	r3, r3
 800095a:	4413      	add	r3, r2
 800095c:	b2db      	uxtb	r3, r3
}
 800095e:	4618      	mov	r0, r3
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
	...

0800096c <TurnDecIntoHex>:

uint8_t TurnDecIntoHex(uint8_t dec)
{
 800096c:	b590      	push	{r4, r7, lr}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	71fb      	strb	r3, [r7, #7]
	return ((((uint8_t)(floor(dec/10))) << 4) + dec%10);
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	4a11      	ldr	r2, [pc, #68]	; (80009c0 <TurnDecIntoHex+0x54>)
 800097a:	fba2 2303 	umull	r2, r3, r2, r3
 800097e:	08db      	lsrs	r3, r3, #3
 8000980:	b2db      	uxtb	r3, r3
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff fdce 	bl	8000524 <__aeabi_i2d>
 8000988:	4603      	mov	r3, r0
 800098a:	460c      	mov	r4, r1
 800098c:	4618      	mov	r0, r3
 800098e:	4621      	mov	r1, r4
 8000990:	f7ff fe32 	bl	80005f8 <__aeabi_d2uiz>
 8000994:	4603      	mov	r3, r0
 8000996:	b2db      	uxtb	r3, r3
 8000998:	011b      	lsls	r3, r3, #4
 800099a:	b2d8      	uxtb	r0, r3
 800099c:	79fa      	ldrb	r2, [r7, #7]
 800099e:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <TurnDecIntoHex+0x54>)
 80009a0:	fba3 1302 	umull	r1, r3, r3, r2
 80009a4:	08d9      	lsrs	r1, r3, #3
 80009a6:	460b      	mov	r3, r1
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	440b      	add	r3, r1
 80009ac:	005b      	lsls	r3, r3, #1
 80009ae:	1ad3      	subs	r3, r2, r3
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	4403      	add	r3, r0
 80009b4:	b2db      	uxtb	r3, r3
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd90      	pop	{r4, r7, pc}
 80009be:	bf00      	nop
 80009c0:	cccccccd 	.word	0xcccccccd

080009c4 <HappyToggling>:

void HappyToggling()
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
	uint8_t TogglingDelay = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	71fb      	strb	r3, [r7, #7]
	for (TogglingDelay = 0; TogglingDelay < 50; TogglingDelay++)
 80009ce:	2300      	movs	r3, #0
 80009d0:	71fb      	strb	r3, [r7, #7]
 80009d2:	e00b      	b.n	80009ec <HappyToggling+0x28>
	{
	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 80009d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009d8:	4808      	ldr	r0, [pc, #32]	; (80009fc <HappyToggling+0x38>)
 80009da:	f001 f91a 	bl	8001c12 <HAL_GPIO_TogglePin>
	  HAL_Delay(TogglingDelay);
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f000 fddd 	bl	80015a0 <HAL_Delay>
	for (TogglingDelay = 0; TogglingDelay < 50; TogglingDelay++)
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	3301      	adds	r3, #1
 80009ea:	71fb      	strb	r3, [r7, #7]
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	2b31      	cmp	r3, #49	; 0x31
 80009f0:	d9f0      	bls.n	80009d4 <HappyToggling+0x10>
	}
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40021400 	.word	0x40021400

08000a00 <SetTime>:

void SetTime(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	/** Initialize RTC and set the Time and Date*/
	sTime.Hours = 0x22;
 8000a06:	2322      	movs	r3, #34	; 0x22
 8000a08:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x14;
 8000a0a:	2314      	movs	r3, #20
 8000a0c:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a12:	2300      	movs	r3, #0
 8000a14:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4812      	ldr	r0, [pc, #72]	; (8000a6c <SetTime+0x6c>)
 8000a22:	f001 ff3b 	bl	800289c <HAL_RTC_SetTime>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <SetTime+0x30>
	{
		Error_Handler();
 8000a2c:	f000 fae2 	bl	8000ff4 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8000a30:	2302      	movs	r3, #2
 8000a32:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_FEBRUARY;
 8000a34:	2302      	movs	r3, #2
 8000a36:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x23;
 8000a38:	2323      	movs	r3, #35	; 0x23
 8000a3a:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x21;
 8000a3c:	2321      	movs	r3, #33	; 0x21
 8000a3e:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000a40:	463b      	mov	r3, r7
 8000a42:	2201      	movs	r2, #1
 8000a44:	4619      	mov	r1, r3
 8000a46:	4809      	ldr	r0, [pc, #36]	; (8000a6c <SetTime+0x6c>)
 8000a48:	f002 f843 	bl	8002ad2 <HAL_RTC_SetDate>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <SetTime+0x56>
	{
		Error_Handler();
 8000a52:	f000 facf 	bl	8000ff4 <Error_Handler>
	}

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8000a56:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	4803      	ldr	r0, [pc, #12]	; (8000a6c <SetTime+0x6c>)
 8000a5e:	f002 fbf7 	bl	8003250 <HAL_RTCEx_BKUPWrite>
}
 8000a62:	bf00      	nop
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	2000026c 	.word	0x2000026c

08000a70 <SetAlarm>:

void SetAlarm(uint8_t SetInHours, uint8_t SetInMinutes, uint8_t SetInDate)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08c      	sub	sp, #48	; 0x30
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	71fb      	strb	r3, [r7, #7]
 8000a7a:	460b      	mov	r3, r1
 8000a7c:	71bb      	strb	r3, [r7, #6]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	717b      	strb	r3, [r7, #5]
	RTC_AlarmTypeDef sAlarm;

	sAlarm.AlarmTime.Hours = TurnDecIntoHex(SetInHours);
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff ff71 	bl	800096c <TurnDecIntoHex>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	723b      	strb	r3, [r7, #8]
	sAlarm.AlarmTime.Minutes = TurnDecIntoHex(SetInMinutes);
 8000a8e:	79bb      	ldrb	r3, [r7, #6]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff ff6b 	bl	800096c <TurnDecIntoHex>
 8000a96:	4603      	mov	r3, r0
 8000a98:	727b      	strb	r3, [r7, #9]
	sAlarm.AlarmTime.Seconds = 0x0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	72bb      	strb	r3, [r7, #10]
	sAlarm.AlarmTime.SubSeconds = 0x0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	623b      	str	r3, [r7, #32]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
	sAlarm.AlarmDateWeekDay = TurnDecIntoHex(SetInDate);
 8000ab6:	797b      	ldrb	r3, [r7, #5]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff ff57 	bl	800096c <TurnDecIntoHex>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	sAlarm.Alarm = RTC_ALARM_A;
 8000ac4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ac8:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000aca:	f107 0308 	add.w	r3, r7, #8
 8000ace:	2201      	movs	r2, #1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4806      	ldr	r0, [pc, #24]	; (8000aec <SetAlarm+0x7c>)
 8000ad4:	f002 f8f4 	bl	8002cc0 <HAL_RTC_SetAlarm_IT>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <SetAlarm+0x72>
	{
	Error_Handler();
 8000ade:	f000 fa89 	bl	8000ff4 <Error_Handler>
	}
}
 8000ae2:	bf00      	nop
 8000ae4:	3730      	adds	r7, #48	; 0x30
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	2000026c 	.word	0x2000026c

08000af0 <GetTimeDate>:

void GetTimeDate (void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b088      	sub	sp, #32
 8000af4:	af02      	add	r7, sp, #8
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	/* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8000af6:	463b      	mov	r3, r7
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	4811      	ldr	r0, [pc, #68]	; (8000b44 <GetTimeDate+0x54>)
 8000afe:	f001 ff8a 	bl	8002a16 <HAL_RTC_GetTime>
	/* Get the RTC Curret Date */
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BCD);
 8000b02:	f107 0314 	add.w	r3, r7, #20
 8000b06:	2201      	movs	r2, #1
 8000b08:	4619      	mov	r1, r3
 8000b0a:	480e      	ldr	r0, [pc, #56]	; (8000b44 <GetTimeDate+0x54>)
 8000b0c:	f002 f888 	bl	8002c20 <HAL_RTC_GetDate>

	/* Display time Format: hh:mm:ss */
	sprintf((char*)time,"%02x:%02x:%02x",gTime.Hours, gTime.Minutes, gTime.Seconds);
 8000b10:	783b      	ldrb	r3, [r7, #0]
 8000b12:	461a      	mov	r2, r3
 8000b14:	787b      	ldrb	r3, [r7, #1]
 8000b16:	4619      	mov	r1, r3
 8000b18:	78bb      	ldrb	r3, [r7, #2]
 8000b1a:	9300      	str	r3, [sp, #0]
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	490a      	ldr	r1, [pc, #40]	; (8000b48 <GetTimeDate+0x58>)
 8000b20:	480a      	ldr	r0, [pc, #40]	; (8000b4c <GetTimeDate+0x5c>)
 8000b22:	f003 fbb5 	bl	8004290 <siprintf>

	/* Display date Format: yy-mm-dd */
	sprintf((char*)date,"%02x-%02x-%02x",gDate.Year, gDate.Month, gDate.Date);
 8000b26:	7dfb      	ldrb	r3, [r7, #23]
 8000b28:	461a      	mov	r2, r3
 8000b2a:	7d7b      	ldrb	r3, [r7, #21]
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	7dbb      	ldrb	r3, [r7, #22]
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	460b      	mov	r3, r1
 8000b34:	4906      	ldr	r1, [pc, #24]	; (8000b50 <GetTimeDate+0x60>)
 8000b36:	4807      	ldr	r0, [pc, #28]	; (8000b54 <GetTimeDate+0x64>)
 8000b38:	f003 fbaa 	bl	8004290 <siprintf>
}
 8000b3c:	bf00      	nop
 8000b3e:	3718      	adds	r7, #24
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	2000026c 	.word	0x2000026c
 8000b48:	08004ad0 	.word	0x08004ad0
 8000b4c:	200002b0 	.word	0x200002b0
 8000b50:	08004ae0 	.word	0x08004ae0
 8000b54:	200002c4 	.word	0x200002c4

08000b58 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	alarm = 1;
 8000b60:	4b04      	ldr	r3, [pc, #16]	; (8000b74 <HAL_RTC_AlarmAEventCallback+0x1c>)
 8000b62:	2201      	movs	r2, #1
 8000b64:	701a      	strb	r2, [r3, #0]
}
 8000b66:	bf00      	nop
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	20000208 	.word	0x20000208

08000b78 <ToDoOnAlarm>:

void ToDoOnAlarm (void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000b7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b80:	4803      	ldr	r0, [pc, #12]	; (8000b90 <ToDoOnAlarm+0x18>)
 8000b82:	f001 f846 	bl	8001c12 <HAL_GPIO_TogglePin>
	Alarmed = 1;
 8000b86:	4b03      	ldr	r3, [pc, #12]	; (8000b94 <ToDoOnAlarm+0x1c>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	701a      	strb	r2, [r3, #0]
}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40021400 	.word	0x40021400
 8000b94:	20000209 	.word	0x20000209

08000b98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08c      	sub	sp, #48	; 0x30
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b9e:	f000 fc8d 	bl	80014bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba2:	f000 f8d3 	bl	8000d4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba6:	f000 f997 	bl	8000ed8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000baa:	f000 f945 	bl	8000e38 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000bae:	f000 f969 	bl	8000e84 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	4851      	ldr	r0, [pc, #324]	; (8000cfc <main+0x164>)
 8000bb6:	f002 fb65 	bl	8003284 <HAL_RTCEx_BKUPRead>
 8000bba:	4602      	mov	r2, r0
 8000bbc:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d001      	beq.n	8000bc8 <main+0x30>
  {
	  SetTime();
 8000bc4:	f7ff ff1c 	bl	8000a00 <SetTime>
  }

  RTC_AlarmTypeDef gAlarm;

  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8000bc8:	4b4d      	ldr	r3, [pc, #308]	; (8000d00 <main+0x168>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	68da      	ldr	r2, [r3, #12]
 8000bce:	4b4c      	ldr	r3, [pc, #304]	; (8000d00 <main+0x168>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f042 0220 	orr.w	r2, r2, #32
 8000bd6:	60da      	str	r2, [r3, #12]

//	!!
//	if I upload confifugartion from CubeMX Configurator I need to delete set time from MX_RTC_Init()!
//	!!

	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000bd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bdc:	4849      	ldr	r0, [pc, #292]	; (8000d04 <main+0x16c>)
 8000bde:	f001 f818 	bl	8001c12 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8000be2:	20c8      	movs	r0, #200	; 0xc8
 8000be4:	f000 fcdc 	bl	80015a0 <HAL_Delay>

	  if (SetTheAlarm)
 8000be8:	4b47      	ldr	r3, [pc, #284]	; (8000d08 <main+0x170>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d020      	beq.n	8000c34 <main+0x9c>
	  {
		  SetAlarm(SetHours, SetMinutes, SetDate);
 8000bf2:	4b46      	ldr	r3, [pc, #280]	; (8000d0c <main+0x174>)
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	b2d8      	uxtb	r0, r3
 8000bf8:	4b45      	ldr	r3, [pc, #276]	; (8000d10 <main+0x178>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	b2d9      	uxtb	r1, r3
 8000bfe:	4b45      	ldr	r3, [pc, #276]	; (8000d14 <main+0x17c>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	461a      	mov	r2, r3
 8000c06:	f7ff ff33 	bl	8000a70 <SetAlarm>
		  ShowMeHours = SetHours;
 8000c0a:	4b40      	ldr	r3, [pc, #256]	; (8000d0c <main+0x174>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	b2da      	uxtb	r2, r3
 8000c10:	4b41      	ldr	r3, [pc, #260]	; (8000d18 <main+0x180>)
 8000c12:	701a      	strb	r2, [r3, #0]
		  ShowMeMin = SetMinutes;
 8000c14:	4b3e      	ldr	r3, [pc, #248]	; (8000d10 <main+0x178>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	4b40      	ldr	r3, [pc, #256]	; (8000d1c <main+0x184>)
 8000c1c:	701a      	strb	r2, [r3, #0]
		  ShowMeDate = SetDate;
 8000c1e:	4b3d      	ldr	r3, [pc, #244]	; (8000d14 <main+0x17c>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	b2da      	uxtb	r2, r3
 8000c24:	4b3e      	ldr	r3, [pc, #248]	; (8000d20 <main+0x188>)
 8000c26:	701a      	strb	r2, [r3, #0]
		  AlarmSet = 1;
 8000c28:	4b3e      	ldr	r3, [pc, #248]	; (8000d24 <main+0x18c>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	701a      	strb	r2, [r3, #0]
		  SetTheAlarm = 0;
 8000c2e:	4b36      	ldr	r3, [pc, #216]	; (8000d08 <main+0x170>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	701a      	strb	r2, [r3, #0]
	  }

	  GetTimeDate();
 8000c34:	f7ff ff5c 	bl	8000af0 <GetTimeDate>

	  if (Toggle)
 8000c38:	4b3b      	ldr	r3, [pc, #236]	; (8000d28 <main+0x190>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d022      	beq.n	8000c88 <main+0xf0>
	  {
		  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8000c42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c46:	482f      	ldr	r0, [pc, #188]	; (8000d04 <main+0x16c>)
 8000c48:	f000 ffe3 	bl	8001c12 <HAL_GPIO_TogglePin>
		  Toggle = 0;
 8000c4c:	4b36      	ldr	r3, [pc, #216]	; (8000d28 <main+0x190>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	701a      	strb	r2, [r3, #0]
		  Alarmed = 0;
 8000c52:	4b36      	ldr	r3, [pc, #216]	; (8000d2c <main+0x194>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]
		  HAL_RTC_GetAlarm(&hrtc, &gAlarm, RTC_ALARM_A, RTC_FORMAT_BCD);
 8000c58:	f107 0108 	add.w	r1, r7, #8
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c62:	4826      	ldr	r0, [pc, #152]	; (8000cfc <main+0x164>)
 8000c64:	f002 f964 	bl	8002f30 <HAL_RTC_GetAlarm>
		  GetHours = TurnHexIntoDec(gAlarm.AlarmTime.Hours);
 8000c68:	7a3b      	ldrb	r3, [r7, #8]
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f7ff fe64 	bl	8000938 <TurnHexIntoDec>
 8000c70:	4603      	mov	r3, r0
 8000c72:	461a      	mov	r2, r3
 8000c74:	4b2e      	ldr	r3, [pc, #184]	; (8000d30 <main+0x198>)
 8000c76:	701a      	strb	r2, [r3, #0]
		  GetMinutes = TurnHexIntoDec(gAlarm.AlarmTime.Minutes);
 8000c78:	7a7b      	ldrb	r3, [r7, #9]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff fe5c 	bl	8000938 <TurnHexIntoDec>
 8000c80:	4603      	mov	r3, r0
 8000c82:	461a      	mov	r2, r3
 8000c84:	4b2b      	ldr	r3, [pc, #172]	; (8000d34 <main+0x19c>)
 8000c86:	701a      	strb	r2, [r3, #0]
	  }

	  if (alarm)
 8000c88:	4b2b      	ldr	r3, [pc, #172]	; (8000d38 <main+0x1a0>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d007      	beq.n	8000ca0 <main+0x108>
	  {
		  ToDoOnAlarm();
 8000c90:	f7ff ff72 	bl	8000b78 <ToDoOnAlarm>
		  alarm = 0;
 8000c94:	4b28      	ldr	r3, [pc, #160]	; (8000d38 <main+0x1a0>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
		  AlarmSet = 0;
 8000c9a:	4b22      	ldr	r3, [pc, #136]	; (8000d24 <main+0x18c>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	701a      	strb	r2, [r3, #0]
	  }

//	  1000 milliseconds is just a time, taken from nothing, during that RX interrupts will be disabled
	  NowTime = HAL_GetTick();
 8000ca0:	f000 fc72 	bl	8001588 <HAL_GetTick>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	4b25      	ldr	r3, [pc, #148]	; (8000d3c <main+0x1a4>)
 8000ca8:	601a      	str	r2, [r3, #0]
	  if ((IgnoringFlag == 1) && ((NowTime - StartIgnoringTimer) > 1000))
 8000caa:	4b25      	ldr	r3, [pc, #148]	; (8000d40 <main+0x1a8>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d192      	bne.n	8000bd8 <main+0x40>
 8000cb2:	4b22      	ldr	r3, [pc, #136]	; (8000d3c <main+0x1a4>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	4b23      	ldr	r3, [pc, #140]	; (8000d44 <main+0x1ac>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000cc0:	d98a      	bls.n	8000bd8 <main+0x40>
	  {
		  CharCounter = 0;
 8000cc2:	4b21      	ldr	r3, [pc, #132]	; (8000d48 <main+0x1b0>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
		  IgnoringFlag = 0;
 8000cc8:	4b1d      	ldr	r3, [pc, #116]	; (8000d40 <main+0x1a8>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
		  __HAL_UART_CLEAR_OREFLAG(&huart1);
 8000cce:	2300      	movs	r3, #0
 8000cd0:	607b      	str	r3, [r7, #4]
 8000cd2:	4b0b      	ldr	r3, [pc, #44]	; (8000d00 <main+0x168>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	607b      	str	r3, [r7, #4]
 8000cda:	4b09      	ldr	r3, [pc, #36]	; (8000d00 <main+0x168>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	607b      	str	r3, [r7, #4]
 8000ce2:	687b      	ldr	r3, [r7, #4]
		  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8000ce4:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <main+0x168>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	68da      	ldr	r2, [r3, #12]
 8000cea:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <main+0x168>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f042 0220 	orr.w	r2, r2, #32
 8000cf2:	60da      	str	r2, [r3, #12]

//		  happy toggling after starting receive again
		  HappyToggling();
 8000cf4:	f7ff fe66 	bl	80009c4 <HappyToggling>
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000cf8:	e76e      	b.n	8000bd8 <main+0x40>
 8000cfa:	bf00      	nop
 8000cfc:	2000026c 	.word	0x2000026c
 8000d00:	20000228 	.word	0x20000228
 8000d04:	40021400 	.word	0x40021400
 8000d08:	2000020b 	.word	0x2000020b
 8000d0c:	200002ce 	.word	0x200002ce
 8000d10:	20000225 	.word	0x20000225
 8000d14:	2000020c 	.word	0x2000020c
 8000d18:	200002ac 	.word	0x200002ac
 8000d1c:	20000227 	.word	0x20000227
 8000d20:	20000224 	.word	0x20000224
 8000d24:	2000020d 	.word	0x2000020d
 8000d28:	2000020a 	.word	0x2000020a
 8000d2c:	20000209 	.word	0x20000209
 8000d30:	200002cd 	.word	0x200002cd
 8000d34:	2000020e 	.word	0x2000020e
 8000d38:	20000208 	.word	0x20000208
 8000d3c:	200002c0 	.word	0x200002c0
 8000d40:	20000226 	.word	0x20000226
 8000d44:	200002bc 	.word	0x200002bc
 8000d48:	2000020f 	.word	0x2000020f

08000d4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b098      	sub	sp, #96	; 0x60
 8000d50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d52:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d56:	2230      	movs	r2, #48	; 0x30
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f003 fa90 	bl	8004280 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d60:	f107 031c 	add.w	r3, r7, #28
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d70:	f107 030c 	add.w	r3, r7, #12
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	4b2b      	ldr	r3, [pc, #172]	; (8000e30 <SystemClock_Config+0xe4>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	4a2a      	ldr	r2, [pc, #168]	; (8000e30 <SystemClock_Config+0xe4>)
 8000d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d8e:	4b28      	ldr	r3, [pc, #160]	; (8000e30 <SystemClock_Config+0xe4>)
 8000d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	4b25      	ldr	r3, [pc, #148]	; (8000e34 <SystemClock_Config+0xe8>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a24      	ldr	r2, [pc, #144]	; (8000e34 <SystemClock_Config+0xe8>)
 8000da4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000da8:	6013      	str	r3, [r2, #0]
 8000daa:	4b22      	ldr	r3, [pc, #136]	; (8000e34 <SystemClock_Config+0xe8>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000db6:	2306      	movs	r3, #6
 8000db8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc2:	2310      	movs	r3, #16
 8000dc4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 ff5e 	bl	8001c90 <HAL_RCC_OscConfig>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000dda:	f000 f90b 	bl	8000ff4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dde:	230f      	movs	r3, #15
 8000de0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000de2:	2300      	movs	r3, #0
 8000de4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000de6:	2300      	movs	r3, #0
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dea:	2300      	movs	r3, #0
 8000dec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dee:	2300      	movs	r3, #0
 8000df0:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000df2:	f107 031c 	add.w	r3, r7, #28
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f001 f9b9 	bl	8002170 <HAL_RCC_ClockConfig>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000e04:	f000 f8f6 	bl	8000ff4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000e0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e10:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e12:	f107 030c 	add.w	r3, r7, #12
 8000e16:	4618      	mov	r0, r3
 8000e18:	f001 fb9c 	bl	8002554 <HAL_RCCEx_PeriphCLKConfig>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000e22:	f000 f8e7 	bl	8000ff4 <Error_Handler>
  }
}
 8000e26:	bf00      	nop
 8000e28:	3760      	adds	r7, #96	; 0x60
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40023800 	.word	0x40023800
 8000e34:	40007000 	.word	0x40007000

08000e38 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <MX_RTC_Init+0x44>)
 8000e3e:	4a10      	ldr	r2, [pc, #64]	; (8000e80 <MX_RTC_Init+0x48>)
 8000e40:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e42:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <MX_RTC_Init+0x44>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e48:	4b0c      	ldr	r3, [pc, #48]	; (8000e7c <MX_RTC_Init+0x44>)
 8000e4a:	227f      	movs	r2, #127	; 0x7f
 8000e4c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <MX_RTC_Init+0x44>)
 8000e50:	22ff      	movs	r2, #255	; 0xff
 8000e52:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e54:	4b09      	ldr	r3, [pc, #36]	; (8000e7c <MX_RTC_Init+0x44>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e5a:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <MX_RTC_Init+0x44>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <MX_RTC_Init+0x44>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e66:	4805      	ldr	r0, [pc, #20]	; (8000e7c <MX_RTC_Init+0x44>)
 8000e68:	f001 fc56 	bl	8002718 <HAL_RTC_Init>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000e72:	f000 f8bf 	bl	8000ff4 <Error_Handler>
//  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	2000026c 	.word	0x2000026c
 8000e80:	40002800 	.word	0x40002800

08000e84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e88:	4b11      	ldr	r3, [pc, #68]	; (8000ed0 <MX_USART1_UART_Init+0x4c>)
 8000e8a:	4a12      	ldr	r2, [pc, #72]	; (8000ed4 <MX_USART1_UART_Init+0x50>)
 8000e8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000e8e:	4b10      	ldr	r3, [pc, #64]	; (8000ed0 <MX_USART1_UART_Init+0x4c>)
 8000e90:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000e94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e96:	4b0e      	ldr	r3, [pc, #56]	; (8000ed0 <MX_USART1_UART_Init+0x4c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ed0 <MX_USART1_UART_Init+0x4c>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ea2:	4b0b      	ldr	r3, [pc, #44]	; (8000ed0 <MX_USART1_UART_Init+0x4c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ea8:	4b09      	ldr	r3, [pc, #36]	; (8000ed0 <MX_USART1_UART_Init+0x4c>)
 8000eaa:	220c      	movs	r2, #12
 8000eac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eae:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <MX_USART1_UART_Init+0x4c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb4:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <MX_USART1_UART_Init+0x4c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eba:	4805      	ldr	r0, [pc, #20]	; (8000ed0 <MX_USART1_UART_Init+0x4c>)
 8000ebc:	f002 fa04 	bl	80032c8 <HAL_UART_Init>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ec6:	f000 f895 	bl	8000ff4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000228 	.word	0x20000228
 8000ed4:	40011000 	.word	0x40011000

08000ed8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08a      	sub	sp, #40	; 0x28
 8000edc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	605a      	str	r2, [r3, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	60da      	str	r2, [r3, #12]
 8000eec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	4b3c      	ldr	r3, [pc, #240]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef6:	4a3b      	ldr	r2, [pc, #236]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000ef8:	f043 0310 	orr.w	r3, r3, #16
 8000efc:	6313      	str	r3, [r2, #48]	; 0x30
 8000efe:	4b39      	ldr	r3, [pc, #228]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	f003 0310 	and.w	r3, r3, #16
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	4b35      	ldr	r3, [pc, #212]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	4a34      	ldr	r2, [pc, #208]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f14:	f043 0304 	orr.w	r3, r3, #4
 8000f18:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1a:	4b32      	ldr	r3, [pc, #200]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	f003 0304 	and.w	r3, r3, #4
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	4b2e      	ldr	r3, [pc, #184]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2e:	4a2d      	ldr	r2, [pc, #180]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f30:	f043 0320 	orr.w	r3, r3, #32
 8000f34:	6313      	str	r3, [r2, #48]	; 0x30
 8000f36:	4b2b      	ldr	r3, [pc, #172]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	f003 0320 	and.w	r3, r3, #32
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	4b27      	ldr	r3, [pc, #156]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	4a26      	ldr	r2, [pc, #152]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f50:	6313      	str	r3, [r2, #48]	; 0x30
 8000f52:	4b24      	ldr	r3, [pc, #144]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	603b      	str	r3, [r7, #0]
 8000f62:	4b20      	ldr	r3, [pc, #128]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	4a1f      	ldr	r2, [pc, #124]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6e:	4b1d      	ldr	r3, [pc, #116]	; (8000fe4 <MX_GPIO_Init+0x10c>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	603b      	str	r3, [r7, #0]
 8000f78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000f80:	4819      	ldr	r0, [pc, #100]	; (8000fe8 <MX_GPIO_Init+0x110>)
 8000f82:	f000 fe2d 	bl	8001be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY1_Pin KEY0_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 8000f86:	2318      	movs	r3, #24
 8000f88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f8a:	4b18      	ldr	r3, [pc, #96]	; (8000fec <MX_GPIO_Init+0x114>)
 8000f8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	4619      	mov	r1, r3
 8000f98:	4815      	ldr	r0, [pc, #84]	; (8000ff0 <MX_GPIO_Init+0x118>)
 8000f9a:	f000 fc87 	bl	80018ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 8000f9e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000fa4:	2311      	movs	r3, #17
 8000fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fac:	2300      	movs	r3, #0
 8000fae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	480c      	ldr	r0, [pc, #48]	; (8000fe8 <MX_GPIO_Init+0x110>)
 8000fb8:	f000 fc78 	bl	80018ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2102      	movs	r1, #2
 8000fc0:	2009      	movs	r0, #9
 8000fc2:	f000 fc0c 	bl	80017de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000fc6:	2009      	movs	r0, #9
 8000fc8:	f000 fc25 	bl	8001816 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2102      	movs	r1, #2
 8000fd0:	200a      	movs	r0, #10
 8000fd2:	f000 fc04 	bl	80017de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000fd6:	200a      	movs	r0, #10
 8000fd8:	f000 fc1d 	bl	8001816 <HAL_NVIC_EnableIRQ>

}
 8000fdc:	bf00      	nop
 8000fde:	3728      	adds	r7, #40	; 0x28
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40023800 	.word	0x40023800
 8000fe8:	40021400 	.word	0x40021400
 8000fec:	10110000 	.word	0x10110000
 8000ff0:	40021000 	.word	0x40021000

08000ff4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ffa:	e7fe      	b.n	8000ffa <Error_Handler+0x6>

08000ffc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	4b13      	ldr	r3, [pc, #76]	; (8001054 <HAL_MspInit+0x58>)
 8001008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800100a:	4a12      	ldr	r2, [pc, #72]	; (8001054 <HAL_MspInit+0x58>)
 800100c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001010:	6453      	str	r3, [r2, #68]	; 0x44
 8001012:	4b10      	ldr	r3, [pc, #64]	; (8001054 <HAL_MspInit+0x58>)
 8001014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001016:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	603b      	str	r3, [r7, #0]
 8001022:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <HAL_MspInit+0x58>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <HAL_MspInit+0x58>)
 8001028:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800102c:	6413      	str	r3, [r2, #64]	; 0x40
 800102e:	4b09      	ldr	r3, [pc, #36]	; (8001054 <HAL_MspInit+0x58>)
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001036:	603b      	str	r3, [r7, #0]
 8001038:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	2005      	movs	r0, #5
 8001040:	f000 fbcd 	bl	80017de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001044:	2005      	movs	r0, #5
 8001046:	f000 fbe6 	bl	8001816 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40023800 	.word	0x40023800

08001058 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a08      	ldr	r2, [pc, #32]	; (8001088 <HAL_RTC_MspInit+0x30>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d10a      	bne.n	8001080 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800106a:	4b08      	ldr	r3, [pc, #32]	; (800108c <HAL_RTC_MspInit+0x34>)
 800106c:	2201      	movs	r2, #1
 800106e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001070:	2200      	movs	r2, #0
 8001072:	2100      	movs	r1, #0
 8001074:	2029      	movs	r0, #41	; 0x29
 8001076:	f000 fbb2 	bl	80017de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800107a:	2029      	movs	r0, #41	; 0x29
 800107c:	f000 fbcb 	bl	8001816 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40002800 	.word	0x40002800
 800108c:	42470e3c 	.word	0x42470e3c

08001090 <HAL_RTC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a06      	ldr	r2, [pc, #24]	; (80010b8 <HAL_RTC_MspDeInit+0x28>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d105      	bne.n	80010ae <HAL_RTC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspDeInit 0 */

  /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 80010a2:	4b06      	ldr	r3, [pc, #24]	; (80010bc <HAL_RTC_MspDeInit+0x2c>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]

    /* RTC interrupt DeInit */
    HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 80010a8:	2029      	movs	r0, #41	; 0x29
 80010aa:	f000 fbc2 	bl	8001832 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN RTC_MspDeInit 1 */

  /* USER CODE END RTC_MspDeInit 1 */
  }

}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40002800 	.word	0x40002800
 80010bc:	42470e3c 	.word	0x42470e3c

080010c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08a      	sub	sp, #40	; 0x28
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 0314 	add.w	r3, r7, #20
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a1d      	ldr	r2, [pc, #116]	; (8001154 <HAL_UART_MspInit+0x94>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d134      	bne.n	800114c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	4b1c      	ldr	r3, [pc, #112]	; (8001158 <HAL_UART_MspInit+0x98>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	4a1b      	ldr	r2, [pc, #108]	; (8001158 <HAL_UART_MspInit+0x98>)
 80010ec:	f043 0310 	orr.w	r3, r3, #16
 80010f0:	6453      	str	r3, [r2, #68]	; 0x44
 80010f2:	4b19      	ldr	r3, [pc, #100]	; (8001158 <HAL_UART_MspInit+0x98>)
 80010f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f6:	f003 0310 	and.w	r3, r3, #16
 80010fa:	613b      	str	r3, [r7, #16]
 80010fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <HAL_UART_MspInit+0x98>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a14      	ldr	r2, [pc, #80]	; (8001158 <HAL_UART_MspInit+0x98>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b12      	ldr	r3, [pc, #72]	; (8001158 <HAL_UART_MspInit+0x98>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800111a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800111e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001120:	2302      	movs	r3, #2
 8001122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001128:	2303      	movs	r3, #3
 800112a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800112c:	2307      	movs	r3, #7
 800112e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	4619      	mov	r1, r3
 8001136:	4809      	ldr	r0, [pc, #36]	; (800115c <HAL_UART_MspInit+0x9c>)
 8001138:	f000 fbb8 	bl	80018ac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800113c:	2200      	movs	r2, #0
 800113e:	2100      	movs	r1, #0
 8001140:	2025      	movs	r0, #37	; 0x25
 8001142:	f000 fb4c 	bl	80017de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001146:	2025      	movs	r0, #37	; 0x25
 8001148:	f000 fb65 	bl	8001816 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800114c:	bf00      	nop
 800114e:	3728      	adds	r7, #40	; 0x28
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40011000 	.word	0x40011000
 8001158:	40023800 	.word	0x40023800
 800115c:	40020000 	.word	0x40020000

08001160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001164:	e7fe      	b.n	8001164 <NMI_Handler+0x4>

08001166 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116a:	e7fe      	b.n	800116a <HardFault_Handler+0x4>

0800116c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001170:	e7fe      	b.n	8001170 <MemManage_Handler+0x4>

08001172 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001176:	e7fe      	b.n	8001176 <BusFault_Handler+0x4>

08001178 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800117c:	e7fe      	b.n	800117c <UsageFault_Handler+0x4>

0800117e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr

0800118c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ac:	f000 f9d8 	bl	8001560 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
	...

080011c4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

	if (HAL_GetTick() - JitterButtonK1 > 300)
 80011ca:	f000 f9dd 	bl	8001588 <HAL_GetTick>
 80011ce:	4602      	mov	r2, r0
 80011d0:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <EXTI3_IRQHandler+0x44>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80011da:	d90d      	bls.n	80011f8 <EXTI3_IRQHandler+0x34>
	{
		JitterButtonK1 = HAL_GetTick();
 80011dc:	f000 f9d4 	bl	8001588 <HAL_GetTick>
 80011e0:	4603      	mov	r3, r0
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	4b08      	ldr	r3, [pc, #32]	; (8001208 <EXTI3_IRQHandler+0x44>)
 80011e6:	701a      	strb	r2, [r3, #0]

//		here is our action on KEY1 button
		RTC_TimeTypeDef gTime;
//		RTC_TimeTypeDef sTime;

		HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 80011e8:	1d3b      	adds	r3, r7, #4
 80011ea:	2201      	movs	r2, #1
 80011ec:	4619      	mov	r1, r3
 80011ee:	4807      	ldr	r0, [pc, #28]	; (800120c <EXTI3_IRQHandler+0x48>)
 80011f0:	f001 fc11 	bl	8002a16 <HAL_RTC_GetTime>
//		sTime.Hours = gTime.Hours;
//		sTime.Minutes = gTime.Minutes;
		gTime.Seconds = 0x30;
 80011f4:	2330      	movs	r3, #48	; 0x30
 80011f6:	71bb      	strb	r3, [r7, #6]
//		HAL_Delay(1000);
//		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	}

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80011f8:	2008      	movs	r0, #8
 80011fa:	f000 fd25 	bl	8001c48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000215 	.word	0x20000215
 800120c:	2000026c 	.word	0x2000026c

08001210 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

	if (HAL_GetTick() - JitterButtonK0 > 300)
 8001216:	f000 f9b7 	bl	8001588 <HAL_GetTick>
 800121a:	4602      	mov	r2, r0
 800121c:	4b10      	ldr	r3, [pc, #64]	; (8001260 <EXTI4_IRQHandler+0x50>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001226:	d913      	bls.n	8001250 <EXTI4_IRQHandler+0x40>
	{
		JitterButtonK0 = HAL_GetTick();
 8001228:	f000 f9ae 	bl	8001588 <HAL_GetTick>
 800122c:	4603      	mov	r3, r0
 800122e:	b2da      	uxtb	r2, r3
 8001230:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <EXTI4_IRQHandler+0x50>)
 8001232:	701a      	strb	r2, [r3, #0]

//		here is our action on KEY1 button
		RTC_TimeTypeDef gTime;
//		RTC_TimeTypeDef sTime;

		HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8001234:	1d3b      	adds	r3, r7, #4
 8001236:	2201      	movs	r2, #1
 8001238:	4619      	mov	r1, r3
 800123a:	480a      	ldr	r0, [pc, #40]	; (8001264 <EXTI4_IRQHandler+0x54>)
 800123c:	f001 fbeb 	bl	8002a16 <HAL_RTC_GetTime>
//		sTime.Hours = gTime.Hours;
//		sTime.Minutes = gTime.Minutes;
		gTime.Seconds = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	71bb      	strb	r3, [r7, #6]
		ShowMeHours = gTime.Hours;
 8001244:	793a      	ldrb	r2, [r7, #4]
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <EXTI4_IRQHandler+0x58>)
 8001248:	701a      	strb	r2, [r3, #0]
		ShowMeMin = gTime.Minutes;
 800124a:	797a      	ldrb	r2, [r7, #5]
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <EXTI4_IRQHandler+0x5c>)
 800124e:	701a      	strb	r2, [r3, #0]
//		HAL_Delay(1000);
//		HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
	}

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001250:	2010      	movs	r0, #16
 8001252:	f000 fcf9 	bl	8001c48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	3718      	adds	r7, #24
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000214 	.word	0x20000214
 8001264:	2000026c 	.word	0x2000026c
 8001268:	200002ac 	.word	0x200002ac
 800126c:	20000227 	.word	0x20000227

08001270 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001270:	b590      	push	{r4, r7, lr}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001276:	4849      	ldr	r0, [pc, #292]	; (800139c <USART1_IRQHandler+0x12c>)
 8001278:	f002 f9b2 	bl	80035e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  HAL_UART_Receive(&huart1, RxData, 1, 10);
 800127c:	230a      	movs	r3, #10
 800127e:	2201      	movs	r2, #1
 8001280:	4947      	ldr	r1, [pc, #284]	; (80013a0 <USART1_IRQHandler+0x130>)
 8001282:	4846      	ldr	r0, [pc, #280]	; (800139c <USART1_IRQHandler+0x12c>)
 8001284:	f002 f906 	bl	8003494 <HAL_UART_Receive>
  Buffer[CharCounter] = *RxData;
 8001288:	4b46      	ldr	r3, [pc, #280]	; (80013a4 <USART1_IRQHandler+0x134>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	461a      	mov	r2, r3
 800128e:	4b44      	ldr	r3, [pc, #272]	; (80013a0 <USART1_IRQHandler+0x130>)
 8001290:	7819      	ldrb	r1, [r3, #0]
 8001292:	4b45      	ldr	r3, [pc, #276]	; (80013a8 <USART1_IRQHandler+0x138>)
 8001294:	5499      	strb	r1, [r3, r2]
  CharCounter++;
 8001296:	4b43      	ldr	r3, [pc, #268]	; (80013a4 <USART1_IRQHandler+0x134>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	3301      	adds	r3, #1
 800129c:	b2da      	uxtb	r2, r3
 800129e:	4b41      	ldr	r3, [pc, #260]	; (80013a4 <USART1_IRQHandler+0x134>)
 80012a0:	701a      	strb	r2, [r3, #0]

  if (CharCounter == strlen(OpenMessage))
 80012a2:	4b40      	ldr	r3, [pc, #256]	; (80013a4 <USART1_IRQHandler+0x134>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	461c      	mov	r4, r3
 80012a8:	4840      	ldr	r0, [pc, #256]	; (80013ac <USART1_IRQHandler+0x13c>)
 80012aa:	f7fe ff91 	bl	80001d0 <strlen>
 80012ae:	4603      	mov	r3, r0
 80012b0:	429c      	cmp	r4, r3
 80012b2:	d132      	bne.n	800131a <USART1_IRQHandler+0xaa>
  {
	  StartIgnoringTimer = HAL_GetTick();
 80012b4:	f000 f968 	bl	8001588 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	4b3d      	ldr	r3, [pc, #244]	; (80013b0 <USART1_IRQHandler+0x140>)
 80012bc:	601a      	str	r2, [r3, #0]
	  uint8_t loop;
	  for (loop = 0; loop < CharCounter; loop++)
 80012be:	2300      	movs	r3, #0
 80012c0:	71fb      	strb	r3, [r7, #7]
 80012c2:	e023      	b.n	800130c <USART1_IRQHandler+0x9c>
	  {
		  if (Buffer[loop] == OpenMessage[loop])
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	4a38      	ldr	r2, [pc, #224]	; (80013a8 <USART1_IRQHandler+0x138>)
 80012c8:	5cd2      	ldrb	r2, [r2, r3]
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	4937      	ldr	r1, [pc, #220]	; (80013ac <USART1_IRQHandler+0x13c>)
 80012ce:	5ccb      	ldrb	r3, [r1, r3]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d121      	bne.n	8001318 <USART1_IRQHandler+0xa8>
		  {
			  if (loop == CharCounter-1)
 80012d4:	79fa      	ldrb	r2, [r7, #7]
 80012d6:	4b33      	ldr	r3, [pc, #204]	; (80013a4 <USART1_IRQHandler+0x134>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	3b01      	subs	r3, #1
 80012dc:	429a      	cmp	r2, r3
 80012de:	d112      	bne.n	8001306 <USART1_IRQHandler+0x96>
			  {
				  IgnoringFlag = 1;
 80012e0:	4b34      	ldr	r3, [pc, #208]	; (80013b4 <USART1_IRQHandler+0x144>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	701a      	strb	r2, [r3, #0]
				  __HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);
 80012e6:	4b2d      	ldr	r3, [pc, #180]	; (800139c <USART1_IRQHandler+0x12c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	68da      	ldr	r2, [r3, #12]
 80012ec:	4b2b      	ldr	r3, [pc, #172]	; (800139c <USART1_IRQHandler+0x12c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f022 0220 	bic.w	r2, r2, #32
 80012f4:	60da      	str	r2, [r3, #12]
				  HAL_UART_Transmit(&huart1, Buffer, CharCounter, 10);
 80012f6:	4b2b      	ldr	r3, [pc, #172]	; (80013a4 <USART1_IRQHandler+0x134>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	230a      	movs	r3, #10
 80012fe:	492a      	ldr	r1, [pc, #168]	; (80013a8 <USART1_IRQHandler+0x138>)
 8001300:	4826      	ldr	r0, [pc, #152]	; (800139c <USART1_IRQHandler+0x12c>)
 8001302:	f002 f82e 	bl	8003362 <HAL_UART_Transmit>
	  for (loop = 0; loop < CharCounter; loop++)
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	3301      	adds	r3, #1
 800130a:	71fb      	strb	r3, [r7, #7]
 800130c:	4b25      	ldr	r3, [pc, #148]	; (80013a4 <USART1_IRQHandler+0x134>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	79fa      	ldrb	r2, [r7, #7]
 8001312:	429a      	cmp	r2, r3
 8001314:	d3d6      	bcc.n	80012c4 <USART1_IRQHandler+0x54>
 8001316:	e000      	b.n	800131a <USART1_IRQHandler+0xaa>
			  }
			  continue;
		  }
		  else
			  break;
 8001318:	bf00      	nop
	  }
  }

  if (CharCounter == strlen(SetMessage))
 800131a:	4b22      	ldr	r3, [pc, #136]	; (80013a4 <USART1_IRQHandler+0x134>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	461c      	mov	r4, r3
 8001320:	4825      	ldr	r0, [pc, #148]	; (80013b8 <USART1_IRQHandler+0x148>)
 8001322:	f7fe ff55 	bl	80001d0 <strlen>
 8001326:	4603      	mov	r3, r0
 8001328:	429c      	cmp	r4, r3
 800132a:	d132      	bne.n	8001392 <USART1_IRQHandler+0x122>
  {
	  uint8_t loop;
	  for (loop = 0; loop < CharCounter; loop++)
 800132c:	2300      	movs	r3, #0
 800132e:	71bb      	strb	r3, [r7, #6]
 8001330:	e028      	b.n	8001384 <USART1_IRQHandler+0x114>
	  {
		  if isdigit((unsigned char)Buffer[loop])
 8001332:	f002 ff85 	bl	8004240 <__locale_ctype_ptr>
 8001336:	4601      	mov	r1, r0
 8001338:	79bb      	ldrb	r3, [r7, #6]
 800133a:	4a1b      	ldr	r2, [pc, #108]	; (80013a8 <USART1_IRQHandler+0x138>)
 800133c:	5cd3      	ldrb	r3, [r2, r3]
 800133e:	3301      	adds	r3, #1
 8001340:	440b      	add	r3, r1
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	2b00      	cmp	r3, #0
 800134a:	d021      	beq.n	8001390 <USART1_IRQHandler+0x120>
		  {
			  if (loop == CharCounter-1)
 800134c:	79ba      	ldrb	r2, [r7, #6]
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <USART1_IRQHandler+0x134>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	3b01      	subs	r3, #1
 8001354:	429a      	cmp	r2, r3
 8001356:	d112      	bne.n	800137e <USART1_IRQHandler+0x10e>
			  {
				  IgnoringFlag = 1;
 8001358:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <USART1_IRQHandler+0x144>)
 800135a:	2201      	movs	r2, #1
 800135c:	701a      	strb	r2, [r3, #0]
				  __HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);
 800135e:	4b0f      	ldr	r3, [pc, #60]	; (800139c <USART1_IRQHandler+0x12c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68da      	ldr	r2, [r3, #12]
 8001364:	4b0d      	ldr	r3, [pc, #52]	; (800139c <USART1_IRQHandler+0x12c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f022 0220 	bic.w	r2, r2, #32
 800136c:	60da      	str	r2, [r3, #12]
				  HAL_UART_Transmit(&huart1, Buffer, CharCounter, 10);
 800136e:	4b0d      	ldr	r3, [pc, #52]	; (80013a4 <USART1_IRQHandler+0x134>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	b29a      	uxth	r2, r3
 8001374:	230a      	movs	r3, #10
 8001376:	490c      	ldr	r1, [pc, #48]	; (80013a8 <USART1_IRQHandler+0x138>)
 8001378:	4808      	ldr	r0, [pc, #32]	; (800139c <USART1_IRQHandler+0x12c>)
 800137a:	f001 fff2 	bl	8003362 <HAL_UART_Transmit>
	  for (loop = 0; loop < CharCounter; loop++)
 800137e:	79bb      	ldrb	r3, [r7, #6]
 8001380:	3301      	adds	r3, #1
 8001382:	71bb      	strb	r3, [r7, #6]
 8001384:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <USART1_IRQHandler+0x134>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	79ba      	ldrb	r2, [r7, #6]
 800138a:	429a      	cmp	r2, r3
 800138c:	d3d1      	bcc.n	8001332 <USART1_IRQHandler+0xc2>
			  break;
	  }
  }

  /* USER CODE END USART1_IRQn 1 */
}
 800138e:	e000      	b.n	8001392 <USART1_IRQHandler+0x122>
			  break;
 8001390:	bf00      	nop
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	bd90      	pop	{r4, r7, pc}
 800139a:	bf00      	nop
 800139c:	20000228 	.word	0x20000228
 80013a0:	200002d0 	.word	0x200002d0
 80013a4:	2000020f 	.word	0x2000020f
 80013a8:	20000210 	.word	0x20000210
 80013ac:	20000000 	.word	0x20000000
 80013b0:	200002bc 	.word	0x200002bc
 80013b4:	20000226 	.word	0x20000226
 80013b8:	20000008 	.word	0x20000008

080013bc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80013c0:	4802      	ldr	r0, [pc, #8]	; (80013cc <RTC_Alarm_IRQHandler+0x10>)
 80013c2:	f001 fe45 	bl	8003050 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	2000026c 	.word	0x2000026c

080013d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d8:	4a14      	ldr	r2, [pc, #80]	; (800142c <_sbrk+0x5c>)
 80013da:	4b15      	ldr	r3, [pc, #84]	; (8001430 <_sbrk+0x60>)
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e4:	4b13      	ldr	r3, [pc, #76]	; (8001434 <_sbrk+0x64>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d102      	bne.n	80013f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013ec:	4b11      	ldr	r3, [pc, #68]	; (8001434 <_sbrk+0x64>)
 80013ee:	4a12      	ldr	r2, [pc, #72]	; (8001438 <_sbrk+0x68>)
 80013f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013f2:	4b10      	ldr	r3, [pc, #64]	; (8001434 <_sbrk+0x64>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d207      	bcs.n	8001410 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001400:	f002 fef4 	bl	80041ec <__errno>
 8001404:	4602      	mov	r2, r0
 8001406:	230c      	movs	r3, #12
 8001408:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800140a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800140e:	e009      	b.n	8001424 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001410:	4b08      	ldr	r3, [pc, #32]	; (8001434 <_sbrk+0x64>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001416:	4b07      	ldr	r3, [pc, #28]	; (8001434 <_sbrk+0x64>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4413      	add	r3, r2
 800141e:	4a05      	ldr	r2, [pc, #20]	; (8001434 <_sbrk+0x64>)
 8001420:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001422:	68fb      	ldr	r3, [r7, #12]
}
 8001424:	4618      	mov	r0, r3
 8001426:	3718      	adds	r7, #24
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20020000 	.word	0x20020000
 8001430:	00000400 	.word	0x00000400
 8001434:	20000218 	.word	0x20000218
 8001438:	200002e0 	.word	0x200002e0

0800143c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001440:	4b08      	ldr	r3, [pc, #32]	; (8001464 <SystemInit+0x28>)
 8001442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001446:	4a07      	ldr	r2, [pc, #28]	; (8001464 <SystemInit+0x28>)
 8001448:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800144c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001450:	4b04      	ldr	r3, [pc, #16]	; (8001464 <SystemInit+0x28>)
 8001452:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001456:	609a      	str	r2, [r3, #8]
#endif
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	e000ed00 	.word	0xe000ed00

08001468 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001468:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800146c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800146e:	e003      	b.n	8001478 <LoopCopyDataInit>

08001470 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001470:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001472:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001474:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001476:	3104      	adds	r1, #4

08001478 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001478:	480b      	ldr	r0, [pc, #44]	; (80014a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800147a:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800147c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800147e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001480:	d3f6      	bcc.n	8001470 <CopyDataInit>
  ldr  r2, =_sbss
 8001482:	4a0b      	ldr	r2, [pc, #44]	; (80014b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001484:	e002      	b.n	800148c <LoopFillZerobss>

08001486 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001486:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001488:	f842 3b04 	str.w	r3, [r2], #4

0800148c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800148c:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800148e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001490:	d3f9      	bcc.n	8001486 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001492:	f7ff ffd3 	bl	800143c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001496:	f002 feaf 	bl	80041f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800149a:	f7ff fb7d 	bl	8000b98 <main>
  bx  lr    
 800149e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80014a0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80014a4:	08004c58 	.word	0x08004c58
  ldr  r0, =_sdata
 80014a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80014ac:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 80014b0:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 80014b4:	200002dc 	.word	0x200002dc

080014b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b8:	e7fe      	b.n	80014b8 <ADC_IRQHandler>
	...

080014bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014c0:	4b0e      	ldr	r3, [pc, #56]	; (80014fc <HAL_Init+0x40>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a0d      	ldr	r2, [pc, #52]	; (80014fc <HAL_Init+0x40>)
 80014c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014cc:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <HAL_Init+0x40>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <HAL_Init+0x40>)
 80014d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d8:	4b08      	ldr	r3, [pc, #32]	; (80014fc <HAL_Init+0x40>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a07      	ldr	r2, [pc, #28]	; (80014fc <HAL_Init+0x40>)
 80014de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e4:	2003      	movs	r0, #3
 80014e6:	f000 f96f 	bl	80017c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f000 f808 	bl	8001500 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014f0:	f7ff fd84 	bl	8000ffc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40023c00 	.word	0x40023c00

08001500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001508:	4b12      	ldr	r3, [pc, #72]	; (8001554 <HAL_InitTick+0x54>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4b12      	ldr	r3, [pc, #72]	; (8001558 <HAL_InitTick+0x58>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	4619      	mov	r1, r3
 8001512:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001516:	fbb3 f3f1 	udiv	r3, r3, r1
 800151a:	fbb2 f3f3 	udiv	r3, r2, r3
 800151e:	4618      	mov	r0, r3
 8001520:	f000 f995 	bl	800184e <HAL_SYSTICK_Config>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e00e      	b.n	800154c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b0f      	cmp	r3, #15
 8001532:	d80a      	bhi.n	800154a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001534:	2200      	movs	r2, #0
 8001536:	6879      	ldr	r1, [r7, #4]
 8001538:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800153c:	f000 f94f 	bl	80017de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001540:	4a06      	ldr	r2, [pc, #24]	; (800155c <HAL_InitTick+0x5c>)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001546:	2300      	movs	r3, #0
 8001548:	e000      	b.n	800154c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000010 	.word	0x20000010
 8001558:	20000018 	.word	0x20000018
 800155c:	20000014 	.word	0x20000014

08001560 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <HAL_IncTick+0x20>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	461a      	mov	r2, r3
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <HAL_IncTick+0x24>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4413      	add	r3, r2
 8001570:	4a04      	ldr	r2, [pc, #16]	; (8001584 <HAL_IncTick+0x24>)
 8001572:	6013      	str	r3, [r2, #0]
}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	20000018 	.word	0x20000018
 8001584:	200002d4 	.word	0x200002d4

08001588 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return uwTick;
 800158c:	4b03      	ldr	r3, [pc, #12]	; (800159c <HAL_GetTick+0x14>)
 800158e:	681b      	ldr	r3, [r3, #0]
}
 8001590:	4618      	mov	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	200002d4 	.word	0x200002d4

080015a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015a8:	f7ff ffee 	bl	8001588 <HAL_GetTick>
 80015ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80015b8:	d005      	beq.n	80015c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015ba:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <HAL_Delay+0x40>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	461a      	mov	r2, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	4413      	add	r3, r2
 80015c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015c6:	bf00      	nop
 80015c8:	f7ff ffde 	bl	8001588 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d8f7      	bhi.n	80015c8 <HAL_Delay+0x28>
  {
  }
}
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20000018 	.word	0x20000018

080015e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015f4:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <__NVIC_SetPriorityGrouping+0x44>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001600:	4013      	ands	r3, r2
 8001602:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800160c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001610:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001614:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001616:	4a04      	ldr	r2, [pc, #16]	; (8001628 <__NVIC_SetPriorityGrouping+0x44>)
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	60d3      	str	r3, [r2, #12]
}
 800161c:	bf00      	nop
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	e000ed00 	.word	0xe000ed00

0800162c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001630:	4b04      	ldr	r3, [pc, #16]	; (8001644 <__NVIC_GetPriorityGrouping+0x18>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	0a1b      	lsrs	r3, r3, #8
 8001636:	f003 0307 	and.w	r3, r3, #7
}
 800163a:	4618      	mov	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001656:	2b00      	cmp	r3, #0
 8001658:	db0b      	blt.n	8001672 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	f003 021f 	and.w	r2, r3, #31
 8001660:	4907      	ldr	r1, [pc, #28]	; (8001680 <__NVIC_EnableIRQ+0x38>)
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	095b      	lsrs	r3, r3, #5
 8001668:	2001      	movs	r0, #1
 800166a:	fa00 f202 	lsl.w	r2, r0, r2
 800166e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	e000e100 	.word	0xe000e100

08001684 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800168e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001692:	2b00      	cmp	r3, #0
 8001694:	db10      	blt.n	80016b8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	f003 021f 	and.w	r2, r3, #31
 800169c:	4909      	ldr	r1, [pc, #36]	; (80016c4 <__NVIC_DisableIRQ+0x40>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	095b      	lsrs	r3, r3, #5
 80016a4:	2001      	movs	r0, #1
 80016a6:	fa00 f202 	lsl.w	r2, r0, r2
 80016aa:	3320      	adds	r3, #32
 80016ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80016b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80016b4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000e100 	.word	0xe000e100

080016c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	6039      	str	r1, [r7, #0]
 80016d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	db0a      	blt.n	80016f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	490c      	ldr	r1, [pc, #48]	; (8001714 <__NVIC_SetPriority+0x4c>)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	0112      	lsls	r2, r2, #4
 80016e8:	b2d2      	uxtb	r2, r2
 80016ea:	440b      	add	r3, r1
 80016ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016f0:	e00a      	b.n	8001708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4908      	ldr	r1, [pc, #32]	; (8001718 <__NVIC_SetPriority+0x50>)
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	3b04      	subs	r3, #4
 8001700:	0112      	lsls	r2, r2, #4
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	440b      	add	r3, r1
 8001706:	761a      	strb	r2, [r3, #24]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	e000e100 	.word	0xe000e100
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800171c:	b480      	push	{r7}
 800171e:	b089      	sub	sp, #36	; 0x24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f1c3 0307 	rsb	r3, r3, #7
 8001736:	2b04      	cmp	r3, #4
 8001738:	bf28      	it	cs
 800173a:	2304      	movcs	r3, #4
 800173c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3304      	adds	r3, #4
 8001742:	2b06      	cmp	r3, #6
 8001744:	d902      	bls.n	800174c <NVIC_EncodePriority+0x30>
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	3b03      	subs	r3, #3
 800174a:	e000      	b.n	800174e <NVIC_EncodePriority+0x32>
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43da      	mvns	r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	401a      	ands	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001764:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	43d9      	mvns	r1, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	4313      	orrs	r3, r2
         );
}
 8001776:	4618      	mov	r0, r3
 8001778:	3724      	adds	r7, #36	; 0x24
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
	...

08001784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3b01      	subs	r3, #1
 8001790:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001794:	d301      	bcc.n	800179a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001796:	2301      	movs	r3, #1
 8001798:	e00f      	b.n	80017ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800179a:	4a0a      	ldr	r2, [pc, #40]	; (80017c4 <SysTick_Config+0x40>)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3b01      	subs	r3, #1
 80017a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017a2:	210f      	movs	r1, #15
 80017a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017a8:	f7ff ff8e 	bl	80016c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ac:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <SysTick_Config+0x40>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b2:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <SysTick_Config+0x40>)
 80017b4:	2207      	movs	r2, #7
 80017b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	e000e010 	.word	0xe000e010

080017c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff ff07 	bl	80015e4 <__NVIC_SetPriorityGrouping>
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017de:	b580      	push	{r7, lr}
 80017e0:	b086      	sub	sp, #24
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	4603      	mov	r3, r0
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
 80017ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017f0:	f7ff ff1c 	bl	800162c <__NVIC_GetPriorityGrouping>
 80017f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68b9      	ldr	r1, [r7, #8]
 80017fa:	6978      	ldr	r0, [r7, #20]
 80017fc:	f7ff ff8e 	bl	800171c <NVIC_EncodePriority>
 8001800:	4602      	mov	r2, r0
 8001802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001806:	4611      	mov	r1, r2
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ff5d 	bl	80016c8 <__NVIC_SetPriority>
}
 800180e:	bf00      	nop
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	4603      	mov	r3, r0
 800181e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff ff0f 	bl	8001648 <__NVIC_EnableIRQ>
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	4603      	mov	r3, r0
 800183a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800183c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff1f 	bl	8001684 <__NVIC_DisableIRQ>
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff ff94 	bl	8001784 <SysTick_Config>
 800185c:	4603      	mov	r3, r0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001866:	b480      	push	{r7}
 8001868:	b083      	sub	sp, #12
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001874:	b2db      	uxtb	r3, r3
 8001876:	2b02      	cmp	r3, #2
 8001878:	d004      	beq.n	8001884 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2280      	movs	r2, #128	; 0x80
 800187e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e00c      	b.n	800189e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2205      	movs	r2, #5
 8001888:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 0201 	bic.w	r2, r2, #1
 800189a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
	...

080018ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b089      	sub	sp, #36	; 0x24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018ba:	2300      	movs	r3, #0
 80018bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018be:	2300      	movs	r3, #0
 80018c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
 80018c6:	e16b      	b.n	8001ba0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018c8:	2201      	movs	r2, #1
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	4013      	ands	r3, r2
 80018da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	f040 815a 	bne.w	8001b9a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d00b      	beq.n	8001906 <HAL_GPIO_Init+0x5a>
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d007      	beq.n	8001906 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018fa:	2b11      	cmp	r3, #17
 80018fc:	d003      	beq.n	8001906 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b12      	cmp	r3, #18
 8001904:	d130      	bne.n	8001968 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	2203      	movs	r2, #3
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4013      	ands	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	68da      	ldr	r2, [r3, #12]
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4313      	orrs	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800193c:	2201      	movs	r2, #1
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4013      	ands	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	091b      	lsrs	r3, r3, #4
 8001952:	f003 0201 	and.w	r2, r3, #1
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4313      	orrs	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	2203      	movs	r2, #3
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	43db      	mvns	r3, r3
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	4013      	ands	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	689a      	ldr	r2, [r3, #8]
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	4313      	orrs	r3, r2
 8001990:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b02      	cmp	r3, #2
 800199e:	d003      	beq.n	80019a8 <HAL_GPIO_Init+0xfc>
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	2b12      	cmp	r3, #18
 80019a6:	d123      	bne.n	80019f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	08da      	lsrs	r2, r3, #3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3208      	adds	r2, #8
 80019b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	f003 0307 	and.w	r3, r3, #7
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	220f      	movs	r2, #15
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	43db      	mvns	r3, r3
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	4013      	ands	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	691a      	ldr	r2, [r3, #16]
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4313      	orrs	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	08da      	lsrs	r2, r3, #3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	3208      	adds	r2, #8
 80019ea:	69b9      	ldr	r1, [r7, #24]
 80019ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	2203      	movs	r2, #3
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	43db      	mvns	r3, r3
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	4013      	ands	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f003 0203 	and.w	r2, r3, #3
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f000 80b4 	beq.w	8001b9a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	4b5f      	ldr	r3, [pc, #380]	; (8001bb4 <HAL_GPIO_Init+0x308>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3a:	4a5e      	ldr	r2, [pc, #376]	; (8001bb4 <HAL_GPIO_Init+0x308>)
 8001a3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a40:	6453      	str	r3, [r2, #68]	; 0x44
 8001a42:	4b5c      	ldr	r3, [pc, #368]	; (8001bb4 <HAL_GPIO_Init+0x308>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a4e:	4a5a      	ldr	r2, [pc, #360]	; (8001bb8 <HAL_GPIO_Init+0x30c>)
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	089b      	lsrs	r3, r3, #2
 8001a54:	3302      	adds	r3, #2
 8001a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	220f      	movs	r2, #15
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a51      	ldr	r2, [pc, #324]	; (8001bbc <HAL_GPIO_Init+0x310>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d02b      	beq.n	8001ad2 <HAL_GPIO_Init+0x226>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a50      	ldr	r2, [pc, #320]	; (8001bc0 <HAL_GPIO_Init+0x314>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d025      	beq.n	8001ace <HAL_GPIO_Init+0x222>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a4f      	ldr	r2, [pc, #316]	; (8001bc4 <HAL_GPIO_Init+0x318>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d01f      	beq.n	8001aca <HAL_GPIO_Init+0x21e>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a4e      	ldr	r2, [pc, #312]	; (8001bc8 <HAL_GPIO_Init+0x31c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d019      	beq.n	8001ac6 <HAL_GPIO_Init+0x21a>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a4d      	ldr	r2, [pc, #308]	; (8001bcc <HAL_GPIO_Init+0x320>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d013      	beq.n	8001ac2 <HAL_GPIO_Init+0x216>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a4c      	ldr	r2, [pc, #304]	; (8001bd0 <HAL_GPIO_Init+0x324>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d00d      	beq.n	8001abe <HAL_GPIO_Init+0x212>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a4b      	ldr	r2, [pc, #300]	; (8001bd4 <HAL_GPIO_Init+0x328>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d007      	beq.n	8001aba <HAL_GPIO_Init+0x20e>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a4a      	ldr	r2, [pc, #296]	; (8001bd8 <HAL_GPIO_Init+0x32c>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d101      	bne.n	8001ab6 <HAL_GPIO_Init+0x20a>
 8001ab2:	2307      	movs	r3, #7
 8001ab4:	e00e      	b.n	8001ad4 <HAL_GPIO_Init+0x228>
 8001ab6:	2308      	movs	r3, #8
 8001ab8:	e00c      	b.n	8001ad4 <HAL_GPIO_Init+0x228>
 8001aba:	2306      	movs	r3, #6
 8001abc:	e00a      	b.n	8001ad4 <HAL_GPIO_Init+0x228>
 8001abe:	2305      	movs	r3, #5
 8001ac0:	e008      	b.n	8001ad4 <HAL_GPIO_Init+0x228>
 8001ac2:	2304      	movs	r3, #4
 8001ac4:	e006      	b.n	8001ad4 <HAL_GPIO_Init+0x228>
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e004      	b.n	8001ad4 <HAL_GPIO_Init+0x228>
 8001aca:	2302      	movs	r3, #2
 8001acc:	e002      	b.n	8001ad4 <HAL_GPIO_Init+0x228>
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e000      	b.n	8001ad4 <HAL_GPIO_Init+0x228>
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	69fa      	ldr	r2, [r7, #28]
 8001ad6:	f002 0203 	and.w	r2, r2, #3
 8001ada:	0092      	lsls	r2, r2, #2
 8001adc:	4093      	lsls	r3, r2
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ae4:	4934      	ldr	r1, [pc, #208]	; (8001bb8 <HAL_GPIO_Init+0x30c>)
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	089b      	lsrs	r3, r3, #2
 8001aea:	3302      	adds	r3, #2
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001af2:	4b3a      	ldr	r3, [pc, #232]	; (8001bdc <HAL_GPIO_Init+0x330>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	43db      	mvns	r3, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4013      	ands	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d003      	beq.n	8001b16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b16:	4a31      	ldr	r2, [pc, #196]	; (8001bdc <HAL_GPIO_Init+0x330>)
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b1c:	4b2f      	ldr	r3, [pc, #188]	; (8001bdc <HAL_GPIO_Init+0x330>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b40:	4a26      	ldr	r2, [pc, #152]	; (8001bdc <HAL_GPIO_Init+0x330>)
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b46:	4b25      	ldr	r3, [pc, #148]	; (8001bdc <HAL_GPIO_Init+0x330>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	4013      	ands	r3, r2
 8001b54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b62:	69ba      	ldr	r2, [r7, #24]
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b6a:	4a1c      	ldr	r2, [pc, #112]	; (8001bdc <HAL_GPIO_Init+0x330>)
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b70:	4b1a      	ldr	r3, [pc, #104]	; (8001bdc <HAL_GPIO_Init+0x330>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d003      	beq.n	8001b94 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b94:	4a11      	ldr	r2, [pc, #68]	; (8001bdc <HAL_GPIO_Init+0x330>)
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	61fb      	str	r3, [r7, #28]
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	2b0f      	cmp	r3, #15
 8001ba4:	f67f ae90 	bls.w	80018c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ba8:	bf00      	nop
 8001baa:	3724      	adds	r7, #36	; 0x24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40013800 	.word	0x40013800
 8001bbc:	40020000 	.word	0x40020000
 8001bc0:	40020400 	.word	0x40020400
 8001bc4:	40020800 	.word	0x40020800
 8001bc8:	40020c00 	.word	0x40020c00
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40021400 	.word	0x40021400
 8001bd4:	40021800 	.word	0x40021800
 8001bd8:	40021c00 	.word	0x40021c00
 8001bdc:	40013c00 	.word	0x40013c00

08001be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	807b      	strh	r3, [r7, #2]
 8001bec:	4613      	mov	r3, r2
 8001bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bf0:	787b      	ldrb	r3, [r7, #1]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d003      	beq.n	8001bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bf6:	887a      	ldrh	r2, [r7, #2]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bfc:	e003      	b.n	8001c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bfe:	887b      	ldrh	r3, [r7, #2]
 8001c00:	041a      	lsls	r2, r3, #16
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	619a      	str	r2, [r3, #24]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	695a      	ldr	r2, [r3, #20]
 8001c22:	887b      	ldrh	r3, [r7, #2]
 8001c24:	401a      	ands	r2, r3
 8001c26:	887b      	ldrh	r3, [r7, #2]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d104      	bne.n	8001c36 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001c2c:	887b      	ldrh	r3, [r7, #2]
 8001c2e:	041a      	lsls	r2, r3, #16
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001c34:	e002      	b.n	8001c3c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001c36:	887a      	ldrh	r2, [r7, #2]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	619a      	str	r2, [r3, #24]
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001c52:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c54:	695a      	ldr	r2, [r3, #20]
 8001c56:	88fb      	ldrh	r3, [r7, #6]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d006      	beq.n	8001c6c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c5e:	4a05      	ldr	r2, [pc, #20]	; (8001c74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c60:	88fb      	ldrh	r3, [r7, #6]
 8001c62:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f806 	bl	8001c78 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c6c:	bf00      	nop
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40013c00 	.word	0x40013c00

08001c78 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
	...

08001c90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d101      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e25b      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d075      	beq.n	8001d9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cae:	4ba3      	ldr	r3, [pc, #652]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 030c 	and.w	r3, r3, #12
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	d00c      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cba:	4ba0      	ldr	r3, [pc, #640]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cc2:	2b08      	cmp	r3, #8
 8001cc4:	d112      	bne.n	8001cec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cc6:	4b9d      	ldr	r3, [pc, #628]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cd2:	d10b      	bne.n	8001cec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cd4:	4b99      	ldr	r3, [pc, #612]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d05b      	beq.n	8001d98 <HAL_RCC_OscConfig+0x108>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d157      	bne.n	8001d98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e236      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf4:	d106      	bne.n	8001d04 <HAL_RCC_OscConfig+0x74>
 8001cf6:	4b91      	ldr	r3, [pc, #580]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a90      	ldr	r2, [pc, #576]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d00:	6013      	str	r3, [r2, #0]
 8001d02:	e01d      	b.n	8001d40 <HAL_RCC_OscConfig+0xb0>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d0c:	d10c      	bne.n	8001d28 <HAL_RCC_OscConfig+0x98>
 8001d0e:	4b8b      	ldr	r3, [pc, #556]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a8a      	ldr	r2, [pc, #552]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	4b88      	ldr	r3, [pc, #544]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a87      	ldr	r2, [pc, #540]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	e00b      	b.n	8001d40 <HAL_RCC_OscConfig+0xb0>
 8001d28:	4b84      	ldr	r3, [pc, #528]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a83      	ldr	r2, [pc, #524]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d32:	6013      	str	r3, [r2, #0]
 8001d34:	4b81      	ldr	r3, [pc, #516]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a80      	ldr	r2, [pc, #512]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d013      	beq.n	8001d70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d48:	f7ff fc1e 	bl	8001588 <HAL_GetTick>
 8001d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d50:	f7ff fc1a 	bl	8001588 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b64      	cmp	r3, #100	; 0x64
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e1fb      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d62:	4b76      	ldr	r3, [pc, #472]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d0f0      	beq.n	8001d50 <HAL_RCC_OscConfig+0xc0>
 8001d6e:	e014      	b.n	8001d9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d70:	f7ff fc0a 	bl	8001588 <HAL_GetTick>
 8001d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d78:	f7ff fc06 	bl	8001588 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b64      	cmp	r3, #100	; 0x64
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e1e7      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d8a:	4b6c      	ldr	r3, [pc, #432]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1f0      	bne.n	8001d78 <HAL_RCC_OscConfig+0xe8>
 8001d96:	e000      	b.n	8001d9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d063      	beq.n	8001e6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001da6:	4b65      	ldr	r3, [pc, #404]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f003 030c 	and.w	r3, r3, #12
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00b      	beq.n	8001dca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001db2:	4b62      	ldr	r3, [pc, #392]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dba:	2b08      	cmp	r3, #8
 8001dbc:	d11c      	bne.n	8001df8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dbe:	4b5f      	ldr	r3, [pc, #380]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d116      	bne.n	8001df8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dca:	4b5c      	ldr	r3, [pc, #368]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d005      	beq.n	8001de2 <HAL_RCC_OscConfig+0x152>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d001      	beq.n	8001de2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e1bb      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001de2:	4b56      	ldr	r3, [pc, #344]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	691b      	ldr	r3, [r3, #16]
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	4952      	ldr	r1, [pc, #328]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001df2:	4313      	orrs	r3, r2
 8001df4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001df6:	e03a      	b.n	8001e6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d020      	beq.n	8001e42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e00:	4b4f      	ldr	r3, [pc, #316]	; (8001f40 <HAL_RCC_OscConfig+0x2b0>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e06:	f7ff fbbf 	bl	8001588 <HAL_GetTick>
 8001e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e0e:	f7ff fbbb 	bl	8001588 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e19c      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e20:	4b46      	ldr	r3, [pc, #280]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0302 	and.w	r3, r3, #2
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d0f0      	beq.n	8001e0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e2c:	4b43      	ldr	r3, [pc, #268]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	00db      	lsls	r3, r3, #3
 8001e3a:	4940      	ldr	r1, [pc, #256]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	600b      	str	r3, [r1, #0]
 8001e40:	e015      	b.n	8001e6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e42:	4b3f      	ldr	r3, [pc, #252]	; (8001f40 <HAL_RCC_OscConfig+0x2b0>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e48:	f7ff fb9e 	bl	8001588 <HAL_GetTick>
 8001e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e50:	f7ff fb9a 	bl	8001588 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e17b      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e62:	4b36      	ldr	r3, [pc, #216]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1f0      	bne.n	8001e50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d030      	beq.n	8001edc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	695b      	ldr	r3, [r3, #20]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d016      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e82:	4b30      	ldr	r3, [pc, #192]	; (8001f44 <HAL_RCC_OscConfig+0x2b4>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e88:	f7ff fb7e 	bl	8001588 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e90:	f7ff fb7a 	bl	8001588 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e15b      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ea2:	4b26      	ldr	r3, [pc, #152]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001ea4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d0f0      	beq.n	8001e90 <HAL_RCC_OscConfig+0x200>
 8001eae:	e015      	b.n	8001edc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eb0:	4b24      	ldr	r3, [pc, #144]	; (8001f44 <HAL_RCC_OscConfig+0x2b4>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb6:	f7ff fb67 	bl	8001588 <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ebe:	f7ff fb63 	bl	8001588 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e144      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ed0:	4b1a      	ldr	r3, [pc, #104]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001ed2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1f0      	bne.n	8001ebe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 80a0 	beq.w	800202a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eea:	2300      	movs	r3, #0
 8001eec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eee:	4b13      	ldr	r3, [pc, #76]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d10f      	bne.n	8001f1a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f02:	4a0e      	ldr	r2, [pc, #56]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001f04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f08:	6413      	str	r3, [r2, #64]	; 0x40
 8001f0a:	4b0c      	ldr	r3, [pc, #48]	; (8001f3c <HAL_RCC_OscConfig+0x2ac>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f12:	60bb      	str	r3, [r7, #8]
 8001f14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f16:	2301      	movs	r3, #1
 8001f18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <HAL_RCC_OscConfig+0x2b8>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d121      	bne.n	8001f6a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f26:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <HAL_RCC_OscConfig+0x2b8>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a07      	ldr	r2, [pc, #28]	; (8001f48 <HAL_RCC_OscConfig+0x2b8>)
 8001f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f32:	f7ff fb29 	bl	8001588 <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f38:	e011      	b.n	8001f5e <HAL_RCC_OscConfig+0x2ce>
 8001f3a:	bf00      	nop
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	42470000 	.word	0x42470000
 8001f44:	42470e80 	.word	0x42470e80
 8001f48:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f4c:	f7ff fb1c 	bl	8001588 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e0fd      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f5e:	4b81      	ldr	r3, [pc, #516]	; (8002164 <HAL_RCC_OscConfig+0x4d4>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0f0      	beq.n	8001f4c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d106      	bne.n	8001f80 <HAL_RCC_OscConfig+0x2f0>
 8001f72:	4b7d      	ldr	r3, [pc, #500]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f76:	4a7c      	ldr	r2, [pc, #496]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f7e:	e01c      	b.n	8001fba <HAL_RCC_OscConfig+0x32a>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	2b05      	cmp	r3, #5
 8001f86:	d10c      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x312>
 8001f88:	4b77      	ldr	r3, [pc, #476]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001f8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f8c:	4a76      	ldr	r2, [pc, #472]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001f8e:	f043 0304 	orr.w	r3, r3, #4
 8001f92:	6713      	str	r3, [r2, #112]	; 0x70
 8001f94:	4b74      	ldr	r3, [pc, #464]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001f96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f98:	4a73      	ldr	r2, [pc, #460]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	6713      	str	r3, [r2, #112]	; 0x70
 8001fa0:	e00b      	b.n	8001fba <HAL_RCC_OscConfig+0x32a>
 8001fa2:	4b71      	ldr	r3, [pc, #452]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fa6:	4a70      	ldr	r2, [pc, #448]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001fa8:	f023 0301 	bic.w	r3, r3, #1
 8001fac:	6713      	str	r3, [r2, #112]	; 0x70
 8001fae:	4b6e      	ldr	r3, [pc, #440]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fb2:	4a6d      	ldr	r2, [pc, #436]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001fb4:	f023 0304 	bic.w	r3, r3, #4
 8001fb8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d015      	beq.n	8001fee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc2:	f7ff fae1 	bl	8001588 <HAL_GetTick>
 8001fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fc8:	e00a      	b.n	8001fe0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fca:	f7ff fadd 	bl	8001588 <HAL_GetTick>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d901      	bls.n	8001fe0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e0bc      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe0:	4b61      	ldr	r3, [pc, #388]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8001fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fe4:	f003 0302 	and.w	r3, r3, #2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d0ee      	beq.n	8001fca <HAL_RCC_OscConfig+0x33a>
 8001fec:	e014      	b.n	8002018 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fee:	f7ff facb 	bl	8001588 <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ff4:	e00a      	b.n	800200c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ff6:	f7ff fac7 	bl	8001588 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	f241 3288 	movw	r2, #5000	; 0x1388
 8002004:	4293      	cmp	r3, r2
 8002006:	d901      	bls.n	800200c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e0a6      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800200c:	4b56      	ldr	r3, [pc, #344]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 800200e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1ee      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002018:	7dfb      	ldrb	r3, [r7, #23]
 800201a:	2b01      	cmp	r3, #1
 800201c:	d105      	bne.n	800202a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800201e:	4b52      	ldr	r3, [pc, #328]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	4a51      	ldr	r2, [pc, #324]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8002024:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002028:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	699b      	ldr	r3, [r3, #24]
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 8092 	beq.w	8002158 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002034:	4b4c      	ldr	r3, [pc, #304]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f003 030c 	and.w	r3, r3, #12
 800203c:	2b08      	cmp	r3, #8
 800203e:	d05c      	beq.n	80020fa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	2b02      	cmp	r3, #2
 8002046:	d141      	bne.n	80020cc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002048:	4b48      	ldr	r3, [pc, #288]	; (800216c <HAL_RCC_OscConfig+0x4dc>)
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204e:	f7ff fa9b 	bl	8001588 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002054:	e008      	b.n	8002068 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002056:	f7ff fa97 	bl	8001588 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e078      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002068:	4b3f      	ldr	r3, [pc, #252]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d1f0      	bne.n	8002056 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69da      	ldr	r2, [r3, #28]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	431a      	orrs	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002082:	019b      	lsls	r3, r3, #6
 8002084:	431a      	orrs	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208a:	085b      	lsrs	r3, r3, #1
 800208c:	3b01      	subs	r3, #1
 800208e:	041b      	lsls	r3, r3, #16
 8002090:	431a      	orrs	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002096:	061b      	lsls	r3, r3, #24
 8002098:	4933      	ldr	r1, [pc, #204]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 800209a:	4313      	orrs	r3, r2
 800209c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800209e:	4b33      	ldr	r3, [pc, #204]	; (800216c <HAL_RCC_OscConfig+0x4dc>)
 80020a0:	2201      	movs	r2, #1
 80020a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a4:	f7ff fa70 	bl	8001588 <HAL_GetTick>
 80020a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020ac:	f7ff fa6c 	bl	8001588 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e04d      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020be:	4b2a      	ldr	r3, [pc, #168]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d0f0      	beq.n	80020ac <HAL_RCC_OscConfig+0x41c>
 80020ca:	e045      	b.n	8002158 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020cc:	4b27      	ldr	r3, [pc, #156]	; (800216c <HAL_RCC_OscConfig+0x4dc>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d2:	f7ff fa59 	bl	8001588 <HAL_GetTick>
 80020d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020d8:	e008      	b.n	80020ec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020da:	f7ff fa55 	bl	8001588 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e036      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ec:	4b1e      	ldr	r3, [pc, #120]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1f0      	bne.n	80020da <HAL_RCC_OscConfig+0x44a>
 80020f8:	e02e      	b.n	8002158 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d101      	bne.n	8002106 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e029      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002106:	4b18      	ldr	r3, [pc, #96]	; (8002168 <HAL_RCC_OscConfig+0x4d8>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	429a      	cmp	r2, r3
 8002118:	d11c      	bne.n	8002154 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002124:	429a      	cmp	r2, r3
 8002126:	d115      	bne.n	8002154 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800212e:	4013      	ands	r3, r2
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002134:	4293      	cmp	r3, r2
 8002136:	d10d      	bne.n	8002154 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002142:	429a      	cmp	r2, r3
 8002144:	d106      	bne.n	8002154 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002150:	429a      	cmp	r2, r3
 8002152:	d001      	beq.n	8002158 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40007000 	.word	0x40007000
 8002168:	40023800 	.word	0x40023800
 800216c:	42470060 	.word	0x42470060

08002170 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d101      	bne.n	8002184 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e0cc      	b.n	800231e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002184:	4b68      	ldr	r3, [pc, #416]	; (8002328 <HAL_RCC_ClockConfig+0x1b8>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 030f 	and.w	r3, r3, #15
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	429a      	cmp	r2, r3
 8002190:	d90c      	bls.n	80021ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002192:	4b65      	ldr	r3, [pc, #404]	; (8002328 <HAL_RCC_ClockConfig+0x1b8>)
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800219a:	4b63      	ldr	r3, [pc, #396]	; (8002328 <HAL_RCC_ClockConfig+0x1b8>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d001      	beq.n	80021ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e0b8      	b.n	800231e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d020      	beq.n	80021fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d005      	beq.n	80021d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021c4:	4b59      	ldr	r3, [pc, #356]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	4a58      	ldr	r2, [pc, #352]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80021ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80021ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0308 	and.w	r3, r3, #8
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d005      	beq.n	80021e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021dc:	4b53      	ldr	r3, [pc, #332]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	4a52      	ldr	r2, [pc, #328]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80021e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80021e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021e8:	4b50      	ldr	r3, [pc, #320]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	494d      	ldr	r1, [pc, #308]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	d044      	beq.n	8002290 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d107      	bne.n	800221e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800220e:	4b47      	ldr	r3, [pc, #284]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d119      	bne.n	800224e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e07f      	b.n	800231e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	2b02      	cmp	r3, #2
 8002224:	d003      	beq.n	800222e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800222a:	2b03      	cmp	r3, #3
 800222c:	d107      	bne.n	800223e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800222e:	4b3f      	ldr	r3, [pc, #252]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d109      	bne.n	800224e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e06f      	b.n	800231e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800223e:	4b3b      	ldr	r3, [pc, #236]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d101      	bne.n	800224e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e067      	b.n	800231e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800224e:	4b37      	ldr	r3, [pc, #220]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f023 0203 	bic.w	r2, r3, #3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	4934      	ldr	r1, [pc, #208]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 800225c:	4313      	orrs	r3, r2
 800225e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002260:	f7ff f992 	bl	8001588 <HAL_GetTick>
 8002264:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002266:	e00a      	b.n	800227e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002268:	f7ff f98e 	bl	8001588 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	f241 3288 	movw	r2, #5000	; 0x1388
 8002276:	4293      	cmp	r3, r2
 8002278:	d901      	bls.n	800227e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e04f      	b.n	800231e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800227e:	4b2b      	ldr	r3, [pc, #172]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 020c 	and.w	r2, r3, #12
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	429a      	cmp	r2, r3
 800228e:	d1eb      	bne.n	8002268 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002290:	4b25      	ldr	r3, [pc, #148]	; (8002328 <HAL_RCC_ClockConfig+0x1b8>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 030f 	and.w	r3, r3, #15
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	429a      	cmp	r2, r3
 800229c:	d20c      	bcs.n	80022b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800229e:	4b22      	ldr	r3, [pc, #136]	; (8002328 <HAL_RCC_ClockConfig+0x1b8>)
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022a6:	4b20      	ldr	r3, [pc, #128]	; (8002328 <HAL_RCC_ClockConfig+0x1b8>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d001      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e032      	b.n	800231e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0304 	and.w	r3, r3, #4
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d008      	beq.n	80022d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022c4:	4b19      	ldr	r3, [pc, #100]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	4916      	ldr	r1, [pc, #88]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d009      	beq.n	80022f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022e2:	4b12      	ldr	r3, [pc, #72]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	490e      	ldr	r1, [pc, #56]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022f6:	f000 f821 	bl	800233c <HAL_RCC_GetSysClockFreq>
 80022fa:	4601      	mov	r1, r0
 80022fc:	4b0b      	ldr	r3, [pc, #44]	; (800232c <HAL_RCC_ClockConfig+0x1bc>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	091b      	lsrs	r3, r3, #4
 8002302:	f003 030f 	and.w	r3, r3, #15
 8002306:	4a0a      	ldr	r2, [pc, #40]	; (8002330 <HAL_RCC_ClockConfig+0x1c0>)
 8002308:	5cd3      	ldrb	r3, [r2, r3]
 800230a:	fa21 f303 	lsr.w	r3, r1, r3
 800230e:	4a09      	ldr	r2, [pc, #36]	; (8002334 <HAL_RCC_ClockConfig+0x1c4>)
 8002310:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002312:	4b09      	ldr	r3, [pc, #36]	; (8002338 <HAL_RCC_ClockConfig+0x1c8>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff f8f2 	bl	8001500 <HAL_InitTick>

  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40023c00 	.word	0x40023c00
 800232c:	40023800 	.word	0x40023800
 8002330:	08004af0 	.word	0x08004af0
 8002334:	20000010 	.word	0x20000010
 8002338:	20000014 	.word	0x20000014

0800233c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800233c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002342:	2300      	movs	r3, #0
 8002344:	607b      	str	r3, [r7, #4]
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	2300      	movs	r3, #0
 800234c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800234e:	2300      	movs	r3, #0
 8002350:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002352:	4b63      	ldr	r3, [pc, #396]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f003 030c 	and.w	r3, r3, #12
 800235a:	2b04      	cmp	r3, #4
 800235c:	d007      	beq.n	800236e <HAL_RCC_GetSysClockFreq+0x32>
 800235e:	2b08      	cmp	r3, #8
 8002360:	d008      	beq.n	8002374 <HAL_RCC_GetSysClockFreq+0x38>
 8002362:	2b00      	cmp	r3, #0
 8002364:	f040 80b4 	bne.w	80024d0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002368:	4b5e      	ldr	r3, [pc, #376]	; (80024e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800236a:	60bb      	str	r3, [r7, #8]
       break;
 800236c:	e0b3      	b.n	80024d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800236e:	4b5e      	ldr	r3, [pc, #376]	; (80024e8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002370:	60bb      	str	r3, [r7, #8]
      break;
 8002372:	e0b0      	b.n	80024d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002374:	4b5a      	ldr	r3, [pc, #360]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800237c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800237e:	4b58      	ldr	r3, [pc, #352]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d04a      	beq.n	8002420 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800238a:	4b55      	ldr	r3, [pc, #340]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	099b      	lsrs	r3, r3, #6
 8002390:	f04f 0400 	mov.w	r4, #0
 8002394:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002398:	f04f 0200 	mov.w	r2, #0
 800239c:	ea03 0501 	and.w	r5, r3, r1
 80023a0:	ea04 0602 	and.w	r6, r4, r2
 80023a4:	4629      	mov	r1, r5
 80023a6:	4632      	mov	r2, r6
 80023a8:	f04f 0300 	mov.w	r3, #0
 80023ac:	f04f 0400 	mov.w	r4, #0
 80023b0:	0154      	lsls	r4, r2, #5
 80023b2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80023b6:	014b      	lsls	r3, r1, #5
 80023b8:	4619      	mov	r1, r3
 80023ba:	4622      	mov	r2, r4
 80023bc:	1b49      	subs	r1, r1, r5
 80023be:	eb62 0206 	sbc.w	r2, r2, r6
 80023c2:	f04f 0300 	mov.w	r3, #0
 80023c6:	f04f 0400 	mov.w	r4, #0
 80023ca:	0194      	lsls	r4, r2, #6
 80023cc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80023d0:	018b      	lsls	r3, r1, #6
 80023d2:	1a5b      	subs	r3, r3, r1
 80023d4:	eb64 0402 	sbc.w	r4, r4, r2
 80023d8:	f04f 0100 	mov.w	r1, #0
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	00e2      	lsls	r2, r4, #3
 80023e2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80023e6:	00d9      	lsls	r1, r3, #3
 80023e8:	460b      	mov	r3, r1
 80023ea:	4614      	mov	r4, r2
 80023ec:	195b      	adds	r3, r3, r5
 80023ee:	eb44 0406 	adc.w	r4, r4, r6
 80023f2:	f04f 0100 	mov.w	r1, #0
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	0262      	lsls	r2, r4, #9
 80023fc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002400:	0259      	lsls	r1, r3, #9
 8002402:	460b      	mov	r3, r1
 8002404:	4614      	mov	r4, r2
 8002406:	4618      	mov	r0, r3
 8002408:	4621      	mov	r1, r4
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f04f 0400 	mov.w	r4, #0
 8002410:	461a      	mov	r2, r3
 8002412:	4623      	mov	r3, r4
 8002414:	f7fe f910 	bl	8000638 <__aeabi_uldivmod>
 8002418:	4603      	mov	r3, r0
 800241a:	460c      	mov	r4, r1
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	e049      	b.n	80024b4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002420:	4b2f      	ldr	r3, [pc, #188]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	099b      	lsrs	r3, r3, #6
 8002426:	f04f 0400 	mov.w	r4, #0
 800242a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	ea03 0501 	and.w	r5, r3, r1
 8002436:	ea04 0602 	and.w	r6, r4, r2
 800243a:	4629      	mov	r1, r5
 800243c:	4632      	mov	r2, r6
 800243e:	f04f 0300 	mov.w	r3, #0
 8002442:	f04f 0400 	mov.w	r4, #0
 8002446:	0154      	lsls	r4, r2, #5
 8002448:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800244c:	014b      	lsls	r3, r1, #5
 800244e:	4619      	mov	r1, r3
 8002450:	4622      	mov	r2, r4
 8002452:	1b49      	subs	r1, r1, r5
 8002454:	eb62 0206 	sbc.w	r2, r2, r6
 8002458:	f04f 0300 	mov.w	r3, #0
 800245c:	f04f 0400 	mov.w	r4, #0
 8002460:	0194      	lsls	r4, r2, #6
 8002462:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002466:	018b      	lsls	r3, r1, #6
 8002468:	1a5b      	subs	r3, r3, r1
 800246a:	eb64 0402 	sbc.w	r4, r4, r2
 800246e:	f04f 0100 	mov.w	r1, #0
 8002472:	f04f 0200 	mov.w	r2, #0
 8002476:	00e2      	lsls	r2, r4, #3
 8002478:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800247c:	00d9      	lsls	r1, r3, #3
 800247e:	460b      	mov	r3, r1
 8002480:	4614      	mov	r4, r2
 8002482:	195b      	adds	r3, r3, r5
 8002484:	eb44 0406 	adc.w	r4, r4, r6
 8002488:	f04f 0100 	mov.w	r1, #0
 800248c:	f04f 0200 	mov.w	r2, #0
 8002490:	02a2      	lsls	r2, r4, #10
 8002492:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002496:	0299      	lsls	r1, r3, #10
 8002498:	460b      	mov	r3, r1
 800249a:	4614      	mov	r4, r2
 800249c:	4618      	mov	r0, r3
 800249e:	4621      	mov	r1, r4
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f04f 0400 	mov.w	r4, #0
 80024a6:	461a      	mov	r2, r3
 80024a8:	4623      	mov	r3, r4
 80024aa:	f7fe f8c5 	bl	8000638 <__aeabi_uldivmod>
 80024ae:	4603      	mov	r3, r0
 80024b0:	460c      	mov	r4, r1
 80024b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80024b4:	4b0a      	ldr	r3, [pc, #40]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	0c1b      	lsrs	r3, r3, #16
 80024ba:	f003 0303 	and.w	r3, r3, #3
 80024be:	3301      	adds	r3, #1
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80024c4:	68fa      	ldr	r2, [r7, #12]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024cc:	60bb      	str	r3, [r7, #8]
      break;
 80024ce:	e002      	b.n	80024d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024d0:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80024d2:	60bb      	str	r3, [r7, #8]
      break;
 80024d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024d6:	68bb      	ldr	r3, [r7, #8]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024e0:	40023800 	.word	0x40023800
 80024e4:	00f42400 	.word	0x00f42400
 80024e8:	007a1200 	.word	0x007a1200

080024ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024f0:	4b03      	ldr	r3, [pc, #12]	; (8002500 <HAL_RCC_GetHCLKFreq+0x14>)
 80024f2:	681b      	ldr	r3, [r3, #0]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	20000010 	.word	0x20000010

08002504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002508:	f7ff fff0 	bl	80024ec <HAL_RCC_GetHCLKFreq>
 800250c:	4601      	mov	r1, r0
 800250e:	4b05      	ldr	r3, [pc, #20]	; (8002524 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	0a9b      	lsrs	r3, r3, #10
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	4a03      	ldr	r2, [pc, #12]	; (8002528 <HAL_RCC_GetPCLK1Freq+0x24>)
 800251a:	5cd3      	ldrb	r3, [r2, r3]
 800251c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002520:	4618      	mov	r0, r3
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40023800 	.word	0x40023800
 8002528:	08004b00 	.word	0x08004b00

0800252c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002530:	f7ff ffdc 	bl	80024ec <HAL_RCC_GetHCLKFreq>
 8002534:	4601      	mov	r1, r0
 8002536:	4b05      	ldr	r3, [pc, #20]	; (800254c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	0b5b      	lsrs	r3, r3, #13
 800253c:	f003 0307 	and.w	r3, r3, #7
 8002540:	4a03      	ldr	r2, [pc, #12]	; (8002550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002542:	5cd3      	ldrb	r3, [r2, r3]
 8002544:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002548:	4618      	mov	r0, r3
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40023800 	.word	0x40023800
 8002550:	08004b00 	.word	0x08004b00

08002554 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002560:	2300      	movs	r3, #0
 8002562:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0301 	and.w	r3, r3, #1
 800256c:	2b00      	cmp	r3, #0
 800256e:	d105      	bne.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002578:	2b00      	cmp	r3, #0
 800257a:	d035      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800257c:	4b62      	ldr	r3, [pc, #392]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800257e:	2200      	movs	r2, #0
 8002580:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002582:	f7ff f801 	bl	8001588 <HAL_GetTick>
 8002586:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002588:	e008      	b.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800258a:	f7fe fffd 	bl	8001588 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e0b0      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800259c:	4b5b      	ldr	r3, [pc, #364]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d1f0      	bne.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	019a      	lsls	r2, r3, #6
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	071b      	lsls	r3, r3, #28
 80025b4:	4955      	ldr	r1, [pc, #340]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80025bc:	4b52      	ldr	r3, [pc, #328]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80025be:	2201      	movs	r2, #1
 80025c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80025c2:	f7fe ffe1 	bl	8001588 <HAL_GetTick>
 80025c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80025c8:	e008      	b.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80025ca:	f7fe ffdd 	bl	8001588 <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d901      	bls.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e090      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80025dc:	4b4b      	ldr	r3, [pc, #300]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d0f0      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 8083 	beq.w	80026fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	4b44      	ldr	r3, [pc, #272]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fe:	4a43      	ldr	r2, [pc, #268]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002604:	6413      	str	r3, [r2, #64]	; 0x40
 8002606:	4b41      	ldr	r3, [pc, #260]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002612:	4b3f      	ldr	r3, [pc, #252]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a3e      	ldr	r2, [pc, #248]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800261c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800261e:	f7fe ffb3 	bl	8001588 <HAL_GetTick>
 8002622:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002624:	e008      	b.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002626:	f7fe ffaf 	bl	8001588 <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e062      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002638:	4b35      	ldr	r3, [pc, #212]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0f0      	beq.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002644:	4b31      	ldr	r3, [pc, #196]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002648:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800264c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d02f      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	429a      	cmp	r2, r3
 8002660:	d028      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002662:	4b2a      	ldr	r3, [pc, #168]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002666:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800266a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800266c:	4b29      	ldr	r3, [pc, #164]	; (8002714 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800266e:	2201      	movs	r2, #1
 8002670:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002672:	4b28      	ldr	r3, [pc, #160]	; (8002714 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002678:	4a24      	ldr	r2, [pc, #144]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800267e:	4b23      	ldr	r3, [pc, #140]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	2b01      	cmp	r3, #1
 8002688:	d114      	bne.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800268a:	f7fe ff7d 	bl	8001588 <HAL_GetTick>
 800268e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002690:	e00a      	b.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002692:	f7fe ff79 	bl	8001588 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	f241 3288 	movw	r2, #5000	; 0x1388
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e02a      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a8:	4b18      	ldr	r3, [pc, #96]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80026aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0ee      	beq.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80026c0:	d10d      	bne.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80026c2:	4b12      	ldr	r3, [pc, #72]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80026d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026d6:	490d      	ldr	r1, [pc, #52]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	608b      	str	r3, [r1, #8]
 80026dc:	e005      	b.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 80026de:	4b0b      	ldr	r3, [pc, #44]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	4a0a      	ldr	r2, [pc, #40]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80026e4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80026e8:	6093      	str	r3, [r2, #8]
 80026ea:	4b08      	ldr	r3, [pc, #32]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80026ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f6:	4905      	ldr	r1, [pc, #20]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3718      	adds	r7, #24
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	42470068 	.word	0x42470068
 800270c:	40023800 	.word	0x40023800
 8002710:	40007000 	.word	0x40007000
 8002714:	42470e40 	.word	0x42470e40

08002718 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e0a4      	b.n	8002874 <HAL_RTC_Init+0x15c>
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	7f5b      	ldrb	r3, [r3, #29]
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b00      	cmp	r3, #0
 8002732:	d126      	bne.n	8002782 <HAL_RTC_Init+0x6a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	771a      	strb	r2, [r3, #28]

    hrtc->AlarmAEventCallback          =  HAL_RTC_AlarmAEventCallback;        /* Legacy weak AlarmAEventCallback      */
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a4f      	ldr	r2, [pc, #316]	; (800287c <HAL_RTC_Init+0x164>)
 800273e:	621a      	str	r2, [r3, #32]
    hrtc->AlarmBEventCallback          =  HAL_RTCEx_AlarmBEventCallback;      /* Legacy weak AlarmBEventCallback      */
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a4f      	ldr	r2, [pc, #316]	; (8002880 <HAL_RTC_Init+0x168>)
 8002744:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->TimeStampEventCallback       =  HAL_RTCEx_TimeStampEventCallback;   /* Legacy weak TimeStampEventCallback   */
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a4e      	ldr	r2, [pc, #312]	; (8002884 <HAL_RTC_Init+0x16c>)
 800274a:	629a      	str	r2, [r3, #40]	; 0x28
    hrtc->WakeUpTimerEventCallback     =  HAL_RTCEx_WakeUpTimerEventCallback; /* Legacy weak WakeUpTimerEventCallback */
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a4e      	ldr	r2, [pc, #312]	; (8002888 <HAL_RTC_Init+0x170>)
 8002750:	62da      	str	r2, [r3, #44]	; 0x2c
    hrtc->Tamper1EventCallback         =  HAL_RTCEx_Tamper1EventCallback;     /* Legacy weak Tamper1EventCallback     */
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a4d      	ldr	r2, [pc, #308]	; (800288c <HAL_RTC_Init+0x174>)
 8002756:	631a      	str	r2, [r3, #48]	; 0x30
    hrtc->Tamper2EventCallback         =  HAL_RTCEx_Tamper2EventCallback;     /* Legacy weak Tamper2EventCallback     */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a4d      	ldr	r2, [pc, #308]	; (8002890 <HAL_RTC_Init+0x178>)
 800275c:	635a      	str	r2, [r3, #52]	; 0x34

    if(hrtc->MspInitCallback == NULL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002762:	2b00      	cmp	r3, #0
 8002764:	d102      	bne.n	800276c <HAL_RTC_Init+0x54>
    {
      hrtc->MspInitCallback = HAL_RTC_MspInit;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a4a      	ldr	r2, [pc, #296]	; (8002894 <HAL_RTC_Init+0x17c>)
 800276a:	639a      	str	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware */
    hrtc->MspInitCallback(hrtc);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	4798      	blx	r3

    if(hrtc->MspDeInitCallback == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002778:	2b00      	cmp	r3, #0
 800277a:	d102      	bne.n	8002782 <HAL_RTC_Init+0x6a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a46      	ldr	r2, [pc, #280]	; (8002898 <HAL_RTC_Init+0x180>)
 8002780:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_RTC_MspInit(hrtc);
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2202      	movs	r2, #2
 8002786:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	22ca      	movs	r2, #202	; 0xca
 800278e:	625a      	str	r2, [r3, #36]	; 0x24
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2253      	movs	r2, #83	; 0x53
 8002796:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 fcc9 	bl	8003130 <RTC_EnterInitMode>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d008      	beq.n	80027b6 <HAL_RTC_Init+0x9e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	22ff      	movs	r2, #255	; 0xff
 80027aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2204      	movs	r2, #4
 80027b0:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e05e      	b.n	8002874 <HAL_RTC_Init+0x15c>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6812      	ldr	r2, [r2, #0]
 80027c0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80027c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027c8:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6899      	ldr	r1, [r3, #8]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685a      	ldr	r2, [r3, #4]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	431a      	orrs	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	430a      	orrs	r2, r1
 80027e6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	68d2      	ldr	r2, [r2, #12]
 80027f0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6919      	ldr	r1, [r3, #16]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	041a      	lsls	r2, r3, #16
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68da      	ldr	r2, [r3, #12]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002814:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 0320 	and.w	r3, r3, #32
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10e      	bne.n	8002842 <HAL_RTC_Init+0x12a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 fc5b 	bl	80030e0 <HAL_RTC_WaitForSynchro>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d008      	beq.n	8002842 <HAL_RTC_Init+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	22ff      	movs	r2, #255	; 0xff
 8002836:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2204      	movs	r2, #4
 800283c:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e018      	b.n	8002874 <HAL_RTC_Init+0x15c>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002850:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	699a      	ldr	r2, [r3, #24]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	22ff      	movs	r2, #255	; 0xff
 800286a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002872:	2300      	movs	r3, #0
  }
}
 8002874:	4618      	mov	r0, r3
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	08000b59 	.word	0x08000b59
 8002880:	080032b5 	.word	0x080032b5
 8002884:	08003201 	.word	0x08003201
 8002888:	0800323d 	.word	0x0800323d
 800288c:	08003215 	.word	0x08003215
 8002890:	08003229 	.word	0x08003229
 8002894:	08001059 	.word	0x08001059
 8002898:	08001091 	.word	0x08001091

0800289c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800289c:	b590      	push	{r4, r7, lr}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	7f1b      	ldrb	r3, [r3, #28]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d101      	bne.n	80028b8 <HAL_RTC_SetTime+0x1c>
 80028b4:	2302      	movs	r3, #2
 80028b6:	e0aa      	b.n	8002a0e <HAL_RTC_SetTime+0x172>
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2201      	movs	r2, #1
 80028bc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2202      	movs	r2, #2
 80028c2:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d126      	bne.n	8002918 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d102      	bne.n	80028de <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	2200      	movs	r2, #0
 80028dc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 fc50 	bl	8003188 <RTC_ByteToBcd2>
 80028e8:	4603      	mov	r3, r0
 80028ea:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	785b      	ldrb	r3, [r3, #1]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f000 fc49 	bl	8003188 <RTC_ByteToBcd2>
 80028f6:	4603      	mov	r3, r0
 80028f8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80028fa:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	789b      	ldrb	r3, [r3, #2]
 8002900:	4618      	mov	r0, r3
 8002902:	f000 fc41 	bl	8003188 <RTC_ByteToBcd2>
 8002906:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002908:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	78db      	ldrb	r3, [r3, #3]
 8002910:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002912:	4313      	orrs	r3, r2
 8002914:	617b      	str	r3, [r7, #20]
 8002916:	e018      	b.n	800294a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002922:	2b00      	cmp	r3, #0
 8002924:	d102      	bne.n	800292c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	2200      	movs	r2, #0
 800292a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	785b      	ldrb	r3, [r3, #1]
 8002936:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002938:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800293e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	78db      	ldrb	r3, [r3, #3]
 8002944:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002946:	4313      	orrs	r3, r2
 8002948:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	22ca      	movs	r2, #202	; 0xca
 8002950:	625a      	str	r2, [r3, #36]	; 0x24
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2253      	movs	r2, #83	; 0x53
 8002958:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f000 fbe8 	bl	8003130 <RTC_EnterInitMode>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00b      	beq.n	800297e <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	22ff      	movs	r2, #255	; 0xff
 800296c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2204      	movs	r2, #4
 8002972:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e047      	b.n	8002a0e <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002988:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800298c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800299c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	6899      	ldr	r1, [r3, #8]
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	68da      	ldr	r2, [r3, #12]
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	431a      	orrs	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68da      	ldr	r2, [r3, #12]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029c4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 0320 	and.w	r3, r3, #32
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d111      	bne.n	80029f8 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f000 fb83 	bl	80030e0 <HAL_RTC_WaitForSynchro>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00b      	beq.n	80029f8 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	22ff      	movs	r2, #255	; 0xff
 80029e6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2204      	movs	r2, #4
 80029ec:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e00a      	b.n	8002a0e <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	22ff      	movs	r2, #255	; 0xff
 80029fe:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2201      	movs	r2, #1
 8002a04:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
  }
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	371c      	adds	r7, #28
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd90      	pop	{r4, r7, pc}

08002a16 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b086      	sub	sp, #24
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	60f8      	str	r0, [r7, #12]
 8002a1e:	60b9      	str	r1, [r7, #8]
 8002a20:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002a22:	2300      	movs	r3, #0
 8002a24:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002a48:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002a4c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	0c1b      	lsrs	r3, r3, #16
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	0a1b      	lsrs	r3, r3, #8
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a76:	b2da      	uxtb	r2, r3
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	0c1b      	lsrs	r3, r3, #16
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a86:	b2da      	uxtb	r2, r3
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d11a      	bne.n	8002ac8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 fb94 	bl	80031c4 <RTC_Bcd2ToByte>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	785b      	ldrb	r3, [r3, #1]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 fb8b 	bl	80031c4 <RTC_Bcd2ToByte>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	789b      	ldrb	r3, [r3, #2]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f000 fb82 	bl	80031c4 <RTC_Bcd2ToByte>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002ad2:	b590      	push	{r4, r7, lr}
 8002ad4:	b087      	sub	sp, #28
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	60f8      	str	r0, [r7, #12]
 8002ada:	60b9      	str	r1, [r7, #8]
 8002adc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	7f1b      	ldrb	r3, [r3, #28]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d101      	bne.n	8002aee <HAL_RTC_SetDate+0x1c>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e094      	b.n	8002c18 <HAL_RTC_SetDate+0x146>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2201      	movs	r2, #1
 8002af2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2202      	movs	r2, #2
 8002af8:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d10e      	bne.n	8002b1e <HAL_RTC_SetDate+0x4c>
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	785b      	ldrb	r3, [r3, #1]
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d008      	beq.n	8002b1e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	785b      	ldrb	r3, [r3, #1]
 8002b10:	f023 0310 	bic.w	r3, r3, #16
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	330a      	adds	r3, #10
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d11c      	bne.n	8002b5e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	78db      	ldrb	r3, [r3, #3]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f000 fb2d 	bl	8003188 <RTC_ByteToBcd2>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	785b      	ldrb	r3, [r3, #1]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 fb26 	bl	8003188 <RTC_ByteToBcd2>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002b40:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	789b      	ldrb	r3, [r3, #2]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f000 fb1e 	bl	8003188 <RTC_ByteToBcd2>
 8002b4c:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002b4e:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	617b      	str	r3, [r7, #20]
 8002b5c:	e00e      	b.n	8002b7c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	78db      	ldrb	r3, [r3, #3]
 8002b62:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	785b      	ldrb	r3, [r3, #1]
 8002b68:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002b6a:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8002b70:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	22ca      	movs	r2, #202	; 0xca
 8002b82:	625a      	str	r2, [r3, #36]	; 0x24
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2253      	movs	r2, #83	; 0x53
 8002b8a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f000 facf 	bl	8003130 <RTC_EnterInitMode>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d00b      	beq.n	8002bb0 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	22ff      	movs	r2, #255	; 0xff
 8002b9e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2204      	movs	r2, #4
 8002ba4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e033      	b.n	8002c18 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002bba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002bbe:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	68da      	ldr	r2, [r3, #12]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bce:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 0320 	and.w	r3, r3, #32
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d111      	bne.n	8002c02 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002bde:	68f8      	ldr	r0, [r7, #12]
 8002be0:	f000 fa7e 	bl	80030e0 <HAL_RTC_WaitForSynchro>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00b      	beq.n	8002c02 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	22ff      	movs	r2, #255	; 0xff
 8002bf0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2204      	movs	r2, #4
 8002bf6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e00a      	b.n	8002c18 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	22ff      	movs	r2, #255	; 0xff
 8002c08:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002c16:	2300      	movs	r3, #0
  }
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	371c      	adds	r7, #28
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd90      	pop	{r4, r7, pc}

08002c20 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002c3a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002c3e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	0c1b      	lsrs	r3, r3, #16
 8002c44:	b2da      	uxtb	r2, r3
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	0a1b      	lsrs	r3, r3, #8
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	f003 031f 	and.w	r3, r3, #31
 8002c54:	b2da      	uxtb	r2, r3
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c62:	b2da      	uxtb	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	0b5b      	lsrs	r3, r3, #13
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	b2da      	uxtb	r2, r3
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d11a      	bne.n	8002cb4 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	78db      	ldrb	r3, [r3, #3]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f000 fa9e 	bl	80031c4 <RTC_Bcd2ToByte>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	785b      	ldrb	r3, [r3, #1]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f000 fa95 	bl	80031c4 <RTC_Bcd2ToByte>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	789b      	ldrb	r3, [r3, #2]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f000 fa8c 	bl	80031c4 <RTC_Bcd2ToByte>
 8002cac:	4603      	mov	r3, r0
 8002cae:	461a      	mov	r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
	...

08002cc0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b089      	sub	sp, #36	; 0x24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	61fb      	str	r3, [r7, #28]
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8002cd4:	4b93      	ldr	r3, [pc, #588]	; (8002f24 <HAL_RTC_SetAlarm_IT+0x264>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a93      	ldr	r2, [pc, #588]	; (8002f28 <HAL_RTC_SetAlarm_IT+0x268>)
 8002cda:	fba2 2303 	umull	r2, r3, r2, r3
 8002cde:	0adb      	lsrs	r3, r3, #11
 8002ce0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ce4:	fb02 f303 	mul.w	r3, r2, r3
 8002ce8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	7f1b      	ldrb	r3, [r3, #28]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d101      	bne.n	8002cf6 <HAL_RTC_SetAlarm_IT+0x36>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e111      	b.n	8002f1a <HAL_RTC_SetAlarm_IT+0x25a>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2202      	movs	r2, #2
 8002d00:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d137      	bne.n	8002d78 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d102      	bne.n	8002d1c <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f000 fa31 	bl	8003188 <RTC_ByteToBcd2>
 8002d26:	4603      	mov	r3, r0
 8002d28:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	785b      	ldrb	r3, [r3, #1]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f000 fa2a 	bl	8003188 <RTC_ByteToBcd2>
 8002d34:	4603      	mov	r3, r0
 8002d36:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002d38:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	789b      	ldrb	r3, [r3, #2]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f000 fa22 	bl	8003188 <RTC_ByteToBcd2>
 8002d44:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002d46:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	78db      	ldrb	r3, [r3, #3]
 8002d4e:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002d50:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 fa14 	bl	8003188 <RTC_ByteToBcd2>
 8002d60:	4603      	mov	r3, r0
 8002d62:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002d64:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002d6c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002d72:	4313      	orrs	r3, r2
 8002d74:	61fb      	str	r3, [r7, #28]
 8002d76:	e023      	b.n	8002dc0 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d102      	bne.n	8002d8c <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	785b      	ldrb	r3, [r3, #1]
 8002d96:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002d98:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002d9e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	78db      	ldrb	r3, [r3, #3]
 8002da4:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002da6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dae:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002db0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002db6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	22ca      	movs	r2, #202	; 0xca
 8002dd2:	625a      	str	r2, [r3, #36]	; 0x24
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2253      	movs	r2, #83	; 0x53
 8002dda:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002de4:	d141      	bne.n	8002e6a <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002df4:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002e06:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	1e5a      	subs	r2, r3, #1
 8002e0c:	617a      	str	r2, [r7, #20]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10b      	bne.n	8002e2a <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	22ff      	movs	r2, #255	; 0xff
 8002e18:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e077      	b.n	8002f1a <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d0e7      	beq.n	8002e08 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	69fa      	ldr	r2, [r7, #28]
 8002e3e:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689a      	ldr	r2, [r3, #8]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e56:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e66:	609a      	str	r2, [r3, #8]
 8002e68:	e040      	b.n	8002eec <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002e78:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002e8a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	1e5a      	subs	r2, r3, #1
 8002e90:	617a      	str	r2, [r7, #20]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d10b      	bne.n	8002eae <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	22ff      	movs	r2, #255	; 0xff
 8002e9c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2203      	movs	r2, #3
 8002ea2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e035      	b.n	8002f1a <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0e7      	beq.n	8002e8c <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	69fa      	ldr	r2, [r7, #28]
 8002ec2:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	689a      	ldr	r2, [r3, #8]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eda:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002eea:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002eec:	4b0f      	ldr	r3, [pc, #60]	; (8002f2c <HAL_RTC_SetAlarm_IT+0x26c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a0e      	ldr	r2, [pc, #56]	; (8002f2c <HAL_RTC_SetAlarm_IT+0x26c>)
 8002ef2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ef6:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8002ef8:	4b0c      	ldr	r3, [pc, #48]	; (8002f2c <HAL_RTC_SetAlarm_IT+0x26c>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	4a0b      	ldr	r2, [pc, #44]	; (8002f2c <HAL_RTC_SetAlarm_IT+0x26c>)
 8002efe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f02:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	22ff      	movs	r2, #255	; 0xff
 8002f0a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2200      	movs	r2, #0
 8002f16:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3724      	adds	r7, #36	; 0x24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd90      	pop	{r4, r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000010 	.word	0x20000010
 8002f28:	10624dd3 	.word	0x10624dd3
 8002f2c:	40013c00 	.word	0x40013c00

08002f30 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
 8002f3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	2300      	movs	r3, #0
 8002f44:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f4c:	d10e      	bne.n	8002f6c <HAL_RTC_GetAlarm+0x3c>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f54:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f64:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	e00d      	b.n	8002f88 <HAL_RTC_GetAlarm+0x58>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f72:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f82:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002f86:	613b      	str	r3, [r7, #16]
  }

  /* Fill the structure with the read parameters */
  sAlarm->AlarmTime.Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> 16U);
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	0c1b      	lsrs	r3, r3, #16
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f92:	b2da      	uxtb	r2, r3
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	701a      	strb	r2, [r3, #0]
  sAlarm->AlarmTime.Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> 8U);
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	0a1b      	lsrs	r3, r3, #8
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	705a      	strb	r2, [r3, #1]
  sAlarm->AlarmTime.Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU));
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fb0:	b2da      	uxtb	r2, r3
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	709a      	strb	r2, [r3, #2]
  sAlarm->AlarmTime.TimeFormat = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16U);
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	0c1b      	lsrs	r3, r3, #16
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	70da      	strb	r2, [r3, #3]
  sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	605a      	str	r2, [r3, #4]
  sAlarm->AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24U);
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	0e1b      	lsrs	r3, r3, #24
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	f883 2020 	strb.w	r2, [r3, #32]
  sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	61da      	str	r2, [r3, #28]
  sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f003 3280 	and.w	r2, r3, #2155905152	; 0x80808080
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	615a      	str	r2, [r3, #20]

  if(Format == RTC_FORMAT_BIN)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d125      	bne.n	8003044 <HAL_RTC_GetAlarm+0x114>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f000 f8e1 	bl	80031c4 <RTC_Bcd2ToByte>
 8003002:	4603      	mov	r3, r0
 8003004:	461a      	mov	r2, r3
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	785b      	ldrb	r3, [r3, #1]
 800300e:	4618      	mov	r0, r3
 8003010:	f000 f8d8 	bl	80031c4 <RTC_Bcd2ToByte>
 8003014:	4603      	mov	r3, r0
 8003016:	461a      	mov	r2, r3
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	789b      	ldrb	r3, [r3, #2]
 8003020:	4618      	mov	r0, r3
 8003022:	f000 f8cf 	bl	80031c4 <RTC_Bcd2ToByte>
 8003026:	4603      	mov	r3, r0
 8003028:	461a      	mov	r2, r3
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003034:	4618      	mov	r0, r3
 8003036:	f000 f8c5 	bl	80031c4 <RTC_Bcd2ToByte>
 800303a:	4603      	mov	r3, r0
 800303c:	461a      	mov	r2, r3
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	f883 2020 	strb.w	r2, [r3, #32]
  }

  return HAL_OK;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3718      	adds	r7, #24
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
	...

08003050 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d013      	beq.n	800308e <HAL_RTC_AlarmIRQHandler+0x3e>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00c      	beq.n	800308e <HAL_RTC_AlarmIRQHandler+0x3e>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	4798      	blx	r3
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	b2da      	uxtb	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800308c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d013      	beq.n	80030c4 <HAL_RTC_AlarmIRQHandler+0x74>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00c      	beq.n	80030c4 <HAL_RTC_AlarmIRQHandler+0x74>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	4798      	blx	r3
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f462 7220 	orn	r2, r2, #640	; 0x280
 80030c2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80030c4:	4b05      	ldr	r3, [pc, #20]	; (80030dc <HAL_RTC_AlarmIRQHandler+0x8c>)
 80030c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80030ca:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	775a      	strb	r2, [r3, #29]
}
 80030d2:	bf00      	nop
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	40013c00 	.word	0x40013c00

080030e0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030e8:	2300      	movs	r3, #0
 80030ea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68da      	ldr	r2, [r3, #12]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80030fa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80030fc:	f7fe fa44 	bl	8001588 <HAL_GetTick>
 8003100:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003102:	e009      	b.n	8003118 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003104:	f7fe fa40 	bl	8001588 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003112:	d901      	bls.n	8003118 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e007      	b.n	8003128 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	f003 0320 	and.w	r3, r3, #32
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0ee      	beq.n	8003104 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003146:	2b00      	cmp	r3, #0
 8003148:	d119      	bne.n	800317e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003152:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003154:	f7fe fa18 	bl	8001588 <HAL_GetTick>
 8003158:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800315a:	e009      	b.n	8003170 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800315c:	f7fe fa14 	bl	8001588 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800316a:	d901      	bls.n	8003170 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e007      	b.n	8003180 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0ee      	beq.n	800315c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003192:	2300      	movs	r3, #0
 8003194:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8003196:	e005      	b.n	80031a4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	3301      	adds	r3, #1
 800319c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	3b0a      	subs	r3, #10
 80031a2:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80031a4:	79fb      	ldrb	r3, [r7, #7]
 80031a6:	2b09      	cmp	r3, #9
 80031a8:	d8f6      	bhi.n	8003198 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	011b      	lsls	r3, r3, #4
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	79fb      	ldrb	r3, [r7, #7]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	b2db      	uxtb	r3, r3
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80031d2:	79fb      	ldrb	r3, [r7, #7]
 80031d4:	091b      	lsrs	r3, r3, #4
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	461a      	mov	r2, r3
 80031da:	4613      	mov	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	4413      	add	r3, r2
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80031e4:	79fb      	ldrb	r3, [r7, #7]
 80031e6:	f003 030f 	and.w	r3, r3, #15
 80031ea:	b2da      	uxtb	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	4413      	add	r3, r2
 80031f2:	b2db      	uxtb	r3, r3
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3714      	adds	r7, #20
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_RTCEx_TimeStampEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_TimeStampEventCallback could be implemented in the user file
  */
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <HAL_RTCEx_Tamper1EventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_Tamper1EventCallback could be implemented in the user file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <HAL_RTCEx_Tamper2EventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_Tamper2EventCallback could be implemented in the user file
   */
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8003250:	b480      	push	{r7}
 8003252:	b087      	sub	sp, #28
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800325c:	2300      	movs	r3, #0
 800325e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	3350      	adds	r3, #80	; 0x50
 8003266:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	4413      	add	r3, r2
 8003270:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	601a      	str	r2, [r3, #0]
}
 8003278:	bf00      	nop
 800327a:	371c      	adds	r7, #28
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800328e:	2300      	movs	r3, #0
 8003290:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	3350      	adds	r3, #80	; 0x50
 8003298:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	4413      	add	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3714      	adds	r7, #20
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e03f      	b.n	800335a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d106      	bne.n	80032f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7fd fee6 	bl	80010c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2224      	movs	r2, #36	; 0x24
 80032f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68da      	ldr	r2, [r3, #12]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800330a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 fbf1 	bl	8003af4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003320:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	695a      	ldr	r2, [r3, #20]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003330:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68da      	ldr	r2, [r3, #12]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003340:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2220      	movs	r2, #32
 800334c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2220      	movs	r2, #32
 8003354:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b088      	sub	sp, #32
 8003366:	af02      	add	r7, sp, #8
 8003368:	60f8      	str	r0, [r7, #12]
 800336a:	60b9      	str	r1, [r7, #8]
 800336c:	603b      	str	r3, [r7, #0]
 800336e:	4613      	mov	r3, r2
 8003370:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003372:	2300      	movs	r3, #0
 8003374:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b20      	cmp	r3, #32
 8003380:	f040 8083 	bne.w	800348a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d002      	beq.n	8003390 <HAL_UART_Transmit+0x2e>
 800338a:	88fb      	ldrh	r3, [r7, #6]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e07b      	b.n	800348c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800339a:	2b01      	cmp	r3, #1
 800339c:	d101      	bne.n	80033a2 <HAL_UART_Transmit+0x40>
 800339e:	2302      	movs	r3, #2
 80033a0:	e074      	b.n	800348c <HAL_UART_Transmit+0x12a>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2221      	movs	r2, #33	; 0x21
 80033b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80033b8:	f7fe f8e6 	bl	8001588 <HAL_GetTick>
 80033bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	88fa      	ldrh	r2, [r7, #6]
 80033c2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	88fa      	ldrh	r2, [r7, #6]
 80033c8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80033d2:	e042      	b.n	800345a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033d8:	b29b      	uxth	r3, r3
 80033da:	3b01      	subs	r3, #1
 80033dc:	b29a      	uxth	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033ea:	d122      	bne.n	8003432 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	2200      	movs	r2, #0
 80033f4:	2180      	movs	r1, #128	; 0x80
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 fa10 	bl	800381c <UART_WaitOnFlagUntilTimeout>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e042      	b.n	800348c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	461a      	mov	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003418:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d103      	bne.n	800342a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	3302      	adds	r3, #2
 8003426:	60bb      	str	r3, [r7, #8]
 8003428:	e017      	b.n	800345a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	3301      	adds	r3, #1
 800342e:	60bb      	str	r3, [r7, #8]
 8003430:	e013      	b.n	800345a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	2200      	movs	r2, #0
 800343a:	2180      	movs	r1, #128	; 0x80
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 f9ed 	bl	800381c <UART_WaitOnFlagUntilTimeout>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e01f      	b.n	800348c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	1c5a      	adds	r2, r3, #1
 8003450:	60ba      	str	r2, [r7, #8]
 8003452:	781a      	ldrb	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800345e:	b29b      	uxth	r3, r3
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1b7      	bne.n	80033d4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	2200      	movs	r2, #0
 800346c:	2140      	movs	r1, #64	; 0x40
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 f9d4 	bl	800381c <UART_WaitOnFlagUntilTimeout>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e006      	b.n	800348c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2220      	movs	r2, #32
 8003482:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003486:	2300      	movs	r3, #0
 8003488:	e000      	b.n	800348c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800348a:	2302      	movs	r3, #2
  }
}
 800348c:	4618      	mov	r0, r3
 800348e:	3718      	adds	r7, #24
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b088      	sub	sp, #32
 8003498:	af02      	add	r7, sp, #8
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	603b      	str	r3, [r7, #0]
 80034a0:	4613      	mov	r3, r2
 80034a2:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b20      	cmp	r3, #32
 80034b2:	f040 8090 	bne.w	80035d6 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d002      	beq.n	80034c2 <HAL_UART_Receive+0x2e>
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e088      	b.n	80035d8 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d101      	bne.n	80034d4 <HAL_UART_Receive+0x40>
 80034d0:	2302      	movs	r3, #2
 80034d2:	e081      	b.n	80035d8 <HAL_UART_Receive+0x144>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2201      	movs	r2, #1
 80034d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2222      	movs	r2, #34	; 0x22
 80034e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80034ea:	f7fe f84d 	bl	8001588 <HAL_GetTick>
 80034ee:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	88fa      	ldrh	r2, [r7, #6]
 80034f4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	88fa      	ldrh	r2, [r7, #6]
 80034fa:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003504:	e05c      	b.n	80035c0 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800350a:	b29b      	uxth	r3, r3
 800350c:	3b01      	subs	r3, #1
 800350e:	b29a      	uxth	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800351c:	d12b      	bne.n	8003576 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	2200      	movs	r2, #0
 8003526:	2120      	movs	r1, #32
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 f977 	bl	800381c <UART_WaitOnFlagUntilTimeout>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e04f      	b.n	80035d8 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	691b      	ldr	r3, [r3, #16]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10c      	bne.n	800355e <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	b29b      	uxth	r3, r3
 800354c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003550:	b29a      	uxth	r2, r3
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	3302      	adds	r3, #2
 800355a:	60bb      	str	r3, [r7, #8]
 800355c:	e030      	b.n	80035c0 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	b29b      	uxth	r3, r3
 8003566:	b2db      	uxtb	r3, r3
 8003568:	b29a      	uxth	r2, r3
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	3301      	adds	r3, #1
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	e024      	b.n	80035c0 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	2200      	movs	r2, #0
 800357e:	2120      	movs	r1, #32
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f000 f94b 	bl	800381c <UART_WaitOnFlagUntilTimeout>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e023      	b.n	80035d8 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d108      	bne.n	80035aa <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6859      	ldr	r1, [r3, #4]
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	1c5a      	adds	r2, r3, #1
 80035a2:	60ba      	str	r2, [r7, #8]
 80035a4:	b2ca      	uxtb	r2, r1
 80035a6:	701a      	strb	r2, [r3, #0]
 80035a8:	e00a      	b.n	80035c0 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	1c59      	adds	r1, r3, #1
 80035b6:	60b9      	str	r1, [r7, #8]
 80035b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80035bc:	b2d2      	uxtb	r2, r2
 80035be:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d19d      	bne.n	8003506 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2220      	movs	r2, #32
 80035ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80035d2:	2300      	movs	r3, #0
 80035d4:	e000      	b.n	80035d8 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80035d6:	2302      	movs	r3, #2
  }
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b088      	sub	sp, #32
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003600:	2300      	movs	r3, #0
 8003602:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003604:	2300      	movs	r3, #0
 8003606:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f003 030f 	and.w	r3, r3, #15
 800360e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d10d      	bne.n	8003632 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	f003 0320 	and.w	r3, r3, #32
 800361c:	2b00      	cmp	r3, #0
 800361e:	d008      	beq.n	8003632 <HAL_UART_IRQHandler+0x52>
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	f003 0320 	and.w	r3, r3, #32
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f9e0 	bl	80039f0 <UART_Receive_IT>
      return;
 8003630:	e0d1      	b.n	80037d6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	2b00      	cmp	r3, #0
 8003636:	f000 80b0 	beq.w	800379a <HAL_UART_IRQHandler+0x1ba>
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b00      	cmp	r3, #0
 8003642:	d105      	bne.n	8003650 <HAL_UART_IRQHandler+0x70>
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 80a5 	beq.w	800379a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <HAL_UART_IRQHandler+0x90>
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003660:	2b00      	cmp	r3, #0
 8003662:	d005      	beq.n	8003670 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003668:	f043 0201 	orr.w	r2, r3, #1
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	f003 0304 	and.w	r3, r3, #4
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00a      	beq.n	8003690 <HAL_UART_IRQHandler+0xb0>
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	f003 0301 	and.w	r3, r3, #1
 8003680:	2b00      	cmp	r3, #0
 8003682:	d005      	beq.n	8003690 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003688:	f043 0202 	orr.w	r2, r3, #2
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00a      	beq.n	80036b0 <HAL_UART_IRQHandler+0xd0>
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d005      	beq.n	80036b0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a8:	f043 0204 	orr.w	r2, r3, #4
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00f      	beq.n	80036da <HAL_UART_IRQHandler+0xfa>
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	f003 0320 	and.w	r3, r3, #32
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d104      	bne.n	80036ce <HAL_UART_IRQHandler+0xee>
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d005      	beq.n	80036da <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d2:	f043 0208 	orr.w	r2, r3, #8
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d078      	beq.n	80037d4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	f003 0320 	and.w	r3, r3, #32
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d007      	beq.n	80036fc <HAL_UART_IRQHandler+0x11c>
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	f003 0320 	and.w	r3, r3, #32
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d002      	beq.n	80036fc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f97a 	bl	80039f0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003706:	2b40      	cmp	r3, #64	; 0x40
 8003708:	bf0c      	ite	eq
 800370a:	2301      	moveq	r3, #1
 800370c:	2300      	movne	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b00      	cmp	r3, #0
 800371c:	d102      	bne.n	8003724 <HAL_UART_IRQHandler+0x144>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d031      	beq.n	8003788 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 f8c3 	bl	80038b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003734:	2b40      	cmp	r3, #64	; 0x40
 8003736:	d123      	bne.n	8003780 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	695a      	ldr	r2, [r3, #20]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003746:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800374c:	2b00      	cmp	r3, #0
 800374e:	d013      	beq.n	8003778 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003754:	4a21      	ldr	r2, [pc, #132]	; (80037dc <HAL_UART_IRQHandler+0x1fc>)
 8003756:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800375c:	4618      	mov	r0, r3
 800375e:	f7fe f882 	bl	8001866 <HAL_DMA_Abort_IT>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d016      	beq.n	8003796 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800376c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003772:	4610      	mov	r0, r2
 8003774:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003776:	e00e      	b.n	8003796 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 f845 	bl	8003808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800377e:	e00a      	b.n	8003796 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f000 f841 	bl	8003808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003786:	e006      	b.n	8003796 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f83d 	bl	8003808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003794:	e01e      	b.n	80037d4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003796:	bf00      	nop
    return;
 8003798:	e01c      	b.n	80037d4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d008      	beq.n	80037b6 <HAL_UART_IRQHandler+0x1d6>
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d003      	beq.n	80037b6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 f8b0 	bl	8003914 <UART_Transmit_IT>
    return;
 80037b4:	e00f      	b.n	80037d6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d00a      	beq.n	80037d6 <HAL_UART_IRQHandler+0x1f6>
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d005      	beq.n	80037d6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f8f8 	bl	80039c0 <UART_EndTransmit_IT>
    return;
 80037d0:	bf00      	nop
 80037d2:	e000      	b.n	80037d6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80037d4:	bf00      	nop
  }
}
 80037d6:	3720      	adds	r7, #32
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	080038ed 	.word	0x080038ed

080037e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	4613      	mov	r3, r2
 800382a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800382c:	e02c      	b.n	8003888 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003834:	d028      	beq.n	8003888 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d007      	beq.n	800384c <UART_WaitOnFlagUntilTimeout+0x30>
 800383c:	f7fd fea4 	bl	8001588 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	429a      	cmp	r2, r3
 800384a:	d21d      	bcs.n	8003888 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68da      	ldr	r2, [r3, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800385a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695a      	ldr	r2, [r3, #20]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0201 	bic.w	r2, r2, #1
 800386a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2220      	movs	r2, #32
 8003878:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e00f      	b.n	80038a8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	4013      	ands	r3, r2
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	429a      	cmp	r2, r3
 8003896:	bf0c      	ite	eq
 8003898:	2301      	moveq	r3, #1
 800389a:	2300      	movne	r3, #0
 800389c:	b2db      	uxtb	r3, r3
 800389e:	461a      	mov	r2, r3
 80038a0:	79fb      	ldrb	r3, [r7, #7]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d0c3      	beq.n	800382e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80038c6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	695a      	ldr	r2, [r3, #20]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f022 0201 	bic.w	r2, r2, #1
 80038d6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2220      	movs	r2, #32
 80038dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2200      	movs	r2, #0
 8003904:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f7ff ff7e 	bl	8003808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800390c:	bf00      	nop
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b21      	cmp	r3, #33	; 0x21
 8003926:	d144      	bne.n	80039b2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003930:	d11a      	bne.n	8003968 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	881b      	ldrh	r3, [r3, #0]
 800393c:	461a      	mov	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003946:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d105      	bne.n	800395c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	1c9a      	adds	r2, r3, #2
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	621a      	str	r2, [r3, #32]
 800395a:	e00e      	b.n	800397a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	621a      	str	r2, [r3, #32]
 8003966:	e008      	b.n	800397a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	1c59      	adds	r1, r3, #1
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6211      	str	r1, [r2, #32]
 8003972:	781a      	ldrb	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800397e:	b29b      	uxth	r3, r3
 8003980:	3b01      	subs	r3, #1
 8003982:	b29b      	uxth	r3, r3
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	4619      	mov	r1, r3
 8003988:	84d1      	strh	r1, [r2, #38]	; 0x26
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10f      	bne.n	80039ae <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800399c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68da      	ldr	r2, [r3, #12]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	e000      	b.n	80039b4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80039b2:	2302      	movs	r3, #2
  }
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68da      	ldr	r2, [r3, #12]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039d6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2220      	movs	r2, #32
 80039dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7ff fefd 	bl	80037e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3708      	adds	r7, #8
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b22      	cmp	r3, #34	; 0x22
 8003a02:	d171      	bne.n	8003ae8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a0c:	d123      	bne.n	8003a56 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a12:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10e      	bne.n	8003a3a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a32:	1c9a      	adds	r2, r3, #2
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	629a      	str	r2, [r3, #40]	; 0x28
 8003a38:	e029      	b.n	8003a8e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a4e:	1c5a      	adds	r2, r3, #1
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	629a      	str	r2, [r3, #40]	; 0x28
 8003a54:	e01b      	b.n	8003a8e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10a      	bne.n	8003a74 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	6858      	ldr	r0, [r3, #4]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a68:	1c59      	adds	r1, r3, #1
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	6291      	str	r1, [r2, #40]	; 0x28
 8003a6e:	b2c2      	uxtb	r2, r0
 8003a70:	701a      	strb	r2, [r3, #0]
 8003a72:	e00c      	b.n	8003a8e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	b2da      	uxtb	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a80:	1c58      	adds	r0, r3, #1
 8003a82:	6879      	ldr	r1, [r7, #4]
 8003a84:	6288      	str	r0, [r1, #40]	; 0x28
 8003a86:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a8a:	b2d2      	uxtb	r2, r2
 8003a8c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d120      	bne.n	8003ae4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68da      	ldr	r2, [r3, #12]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0220 	bic.w	r2, r2, #32
 8003ab0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ac0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695a      	ldr	r2, [r3, #20]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0201 	bic.w	r2, r2, #1
 8003ad0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2220      	movs	r2, #32
 8003ad6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7ff fe8a 	bl	80037f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	e002      	b.n	8003aea <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	e000      	b.n	8003aea <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003ae8:	2302      	movs	r3, #2
  }
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
	...

08003af4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003af8:	b085      	sub	sp, #20
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68da      	ldr	r2, [r3, #12]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	430a      	orrs	r2, r1
 8003b12:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	431a      	orrs	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	431a      	orrs	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	69db      	ldr	r3, [r3, #28]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003b36:	f023 030c 	bic.w	r3, r3, #12
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	6812      	ldr	r2, [r2, #0]
 8003b3e:	68f9      	ldr	r1, [r7, #12]
 8003b40:	430b      	orrs	r3, r1
 8003b42:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	699a      	ldr	r2, [r3, #24]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	69db      	ldr	r3, [r3, #28]
 8003b5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b62:	f040 818b 	bne.w	8003e7c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4ac1      	ldr	r2, [pc, #772]	; (8003e70 <UART_SetConfig+0x37c>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d005      	beq.n	8003b7c <UART_SetConfig+0x88>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4abf      	ldr	r2, [pc, #764]	; (8003e74 <UART_SetConfig+0x380>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	f040 80bd 	bne.w	8003cf6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b7c:	f7fe fcd6 	bl	800252c <HAL_RCC_GetPCLK2Freq>
 8003b80:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	461d      	mov	r5, r3
 8003b86:	f04f 0600 	mov.w	r6, #0
 8003b8a:	46a8      	mov	r8, r5
 8003b8c:	46b1      	mov	r9, r6
 8003b8e:	eb18 0308 	adds.w	r3, r8, r8
 8003b92:	eb49 0409 	adc.w	r4, r9, r9
 8003b96:	4698      	mov	r8, r3
 8003b98:	46a1      	mov	r9, r4
 8003b9a:	eb18 0805 	adds.w	r8, r8, r5
 8003b9e:	eb49 0906 	adc.w	r9, r9, r6
 8003ba2:	f04f 0100 	mov.w	r1, #0
 8003ba6:	f04f 0200 	mov.w	r2, #0
 8003baa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003bae:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003bb2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003bb6:	4688      	mov	r8, r1
 8003bb8:	4691      	mov	r9, r2
 8003bba:	eb18 0005 	adds.w	r0, r8, r5
 8003bbe:	eb49 0106 	adc.w	r1, r9, r6
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	461d      	mov	r5, r3
 8003bc8:	f04f 0600 	mov.w	r6, #0
 8003bcc:	196b      	adds	r3, r5, r5
 8003bce:	eb46 0406 	adc.w	r4, r6, r6
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	4623      	mov	r3, r4
 8003bd6:	f7fc fd2f 	bl	8000638 <__aeabi_uldivmod>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	460c      	mov	r4, r1
 8003bde:	461a      	mov	r2, r3
 8003be0:	4ba5      	ldr	r3, [pc, #660]	; (8003e78 <UART_SetConfig+0x384>)
 8003be2:	fba3 2302 	umull	r2, r3, r3, r2
 8003be6:	095b      	lsrs	r3, r3, #5
 8003be8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	461d      	mov	r5, r3
 8003bf0:	f04f 0600 	mov.w	r6, #0
 8003bf4:	46a9      	mov	r9, r5
 8003bf6:	46b2      	mov	sl, r6
 8003bf8:	eb19 0309 	adds.w	r3, r9, r9
 8003bfc:	eb4a 040a 	adc.w	r4, sl, sl
 8003c00:	4699      	mov	r9, r3
 8003c02:	46a2      	mov	sl, r4
 8003c04:	eb19 0905 	adds.w	r9, r9, r5
 8003c08:	eb4a 0a06 	adc.w	sl, sl, r6
 8003c0c:	f04f 0100 	mov.w	r1, #0
 8003c10:	f04f 0200 	mov.w	r2, #0
 8003c14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c18:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003c1c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003c20:	4689      	mov	r9, r1
 8003c22:	4692      	mov	sl, r2
 8003c24:	eb19 0005 	adds.w	r0, r9, r5
 8003c28:	eb4a 0106 	adc.w	r1, sl, r6
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	461d      	mov	r5, r3
 8003c32:	f04f 0600 	mov.w	r6, #0
 8003c36:	196b      	adds	r3, r5, r5
 8003c38:	eb46 0406 	adc.w	r4, r6, r6
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	4623      	mov	r3, r4
 8003c40:	f7fc fcfa 	bl	8000638 <__aeabi_uldivmod>
 8003c44:	4603      	mov	r3, r0
 8003c46:	460c      	mov	r4, r1
 8003c48:	461a      	mov	r2, r3
 8003c4a:	4b8b      	ldr	r3, [pc, #556]	; (8003e78 <UART_SetConfig+0x384>)
 8003c4c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c50:	095b      	lsrs	r3, r3, #5
 8003c52:	2164      	movs	r1, #100	; 0x64
 8003c54:	fb01 f303 	mul.w	r3, r1, r3
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	3332      	adds	r3, #50	; 0x32
 8003c5e:	4a86      	ldr	r2, [pc, #536]	; (8003e78 <UART_SetConfig+0x384>)
 8003c60:	fba2 2303 	umull	r2, r3, r2, r3
 8003c64:	095b      	lsrs	r3, r3, #5
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003c6c:	4498      	add	r8, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	461d      	mov	r5, r3
 8003c72:	f04f 0600 	mov.w	r6, #0
 8003c76:	46a9      	mov	r9, r5
 8003c78:	46b2      	mov	sl, r6
 8003c7a:	eb19 0309 	adds.w	r3, r9, r9
 8003c7e:	eb4a 040a 	adc.w	r4, sl, sl
 8003c82:	4699      	mov	r9, r3
 8003c84:	46a2      	mov	sl, r4
 8003c86:	eb19 0905 	adds.w	r9, r9, r5
 8003c8a:	eb4a 0a06 	adc.w	sl, sl, r6
 8003c8e:	f04f 0100 	mov.w	r1, #0
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c9a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003c9e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003ca2:	4689      	mov	r9, r1
 8003ca4:	4692      	mov	sl, r2
 8003ca6:	eb19 0005 	adds.w	r0, r9, r5
 8003caa:	eb4a 0106 	adc.w	r1, sl, r6
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	461d      	mov	r5, r3
 8003cb4:	f04f 0600 	mov.w	r6, #0
 8003cb8:	196b      	adds	r3, r5, r5
 8003cba:	eb46 0406 	adc.w	r4, r6, r6
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	4623      	mov	r3, r4
 8003cc2:	f7fc fcb9 	bl	8000638 <__aeabi_uldivmod>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	460c      	mov	r4, r1
 8003cca:	461a      	mov	r2, r3
 8003ccc:	4b6a      	ldr	r3, [pc, #424]	; (8003e78 <UART_SetConfig+0x384>)
 8003cce:	fba3 1302 	umull	r1, r3, r3, r2
 8003cd2:	095b      	lsrs	r3, r3, #5
 8003cd4:	2164      	movs	r1, #100	; 0x64
 8003cd6:	fb01 f303 	mul.w	r3, r1, r3
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	3332      	adds	r3, #50	; 0x32
 8003ce0:	4a65      	ldr	r2, [pc, #404]	; (8003e78 <UART_SetConfig+0x384>)
 8003ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce6:	095b      	lsrs	r3, r3, #5
 8003ce8:	f003 0207 	and.w	r2, r3, #7
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4442      	add	r2, r8
 8003cf2:	609a      	str	r2, [r3, #8]
 8003cf4:	e26f      	b.n	80041d6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003cf6:	f7fe fc05 	bl	8002504 <HAL_RCC_GetPCLK1Freq>
 8003cfa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	461d      	mov	r5, r3
 8003d00:	f04f 0600 	mov.w	r6, #0
 8003d04:	46a8      	mov	r8, r5
 8003d06:	46b1      	mov	r9, r6
 8003d08:	eb18 0308 	adds.w	r3, r8, r8
 8003d0c:	eb49 0409 	adc.w	r4, r9, r9
 8003d10:	4698      	mov	r8, r3
 8003d12:	46a1      	mov	r9, r4
 8003d14:	eb18 0805 	adds.w	r8, r8, r5
 8003d18:	eb49 0906 	adc.w	r9, r9, r6
 8003d1c:	f04f 0100 	mov.w	r1, #0
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003d28:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003d2c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003d30:	4688      	mov	r8, r1
 8003d32:	4691      	mov	r9, r2
 8003d34:	eb18 0005 	adds.w	r0, r8, r5
 8003d38:	eb49 0106 	adc.w	r1, r9, r6
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	461d      	mov	r5, r3
 8003d42:	f04f 0600 	mov.w	r6, #0
 8003d46:	196b      	adds	r3, r5, r5
 8003d48:	eb46 0406 	adc.w	r4, r6, r6
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	4623      	mov	r3, r4
 8003d50:	f7fc fc72 	bl	8000638 <__aeabi_uldivmod>
 8003d54:	4603      	mov	r3, r0
 8003d56:	460c      	mov	r4, r1
 8003d58:	461a      	mov	r2, r3
 8003d5a:	4b47      	ldr	r3, [pc, #284]	; (8003e78 <UART_SetConfig+0x384>)
 8003d5c:	fba3 2302 	umull	r2, r3, r3, r2
 8003d60:	095b      	lsrs	r3, r3, #5
 8003d62:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	461d      	mov	r5, r3
 8003d6a:	f04f 0600 	mov.w	r6, #0
 8003d6e:	46a9      	mov	r9, r5
 8003d70:	46b2      	mov	sl, r6
 8003d72:	eb19 0309 	adds.w	r3, r9, r9
 8003d76:	eb4a 040a 	adc.w	r4, sl, sl
 8003d7a:	4699      	mov	r9, r3
 8003d7c:	46a2      	mov	sl, r4
 8003d7e:	eb19 0905 	adds.w	r9, r9, r5
 8003d82:	eb4a 0a06 	adc.w	sl, sl, r6
 8003d86:	f04f 0100 	mov.w	r1, #0
 8003d8a:	f04f 0200 	mov.w	r2, #0
 8003d8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d92:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003d96:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003d9a:	4689      	mov	r9, r1
 8003d9c:	4692      	mov	sl, r2
 8003d9e:	eb19 0005 	adds.w	r0, r9, r5
 8003da2:	eb4a 0106 	adc.w	r1, sl, r6
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	461d      	mov	r5, r3
 8003dac:	f04f 0600 	mov.w	r6, #0
 8003db0:	196b      	adds	r3, r5, r5
 8003db2:	eb46 0406 	adc.w	r4, r6, r6
 8003db6:	461a      	mov	r2, r3
 8003db8:	4623      	mov	r3, r4
 8003dba:	f7fc fc3d 	bl	8000638 <__aeabi_uldivmod>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	460c      	mov	r4, r1
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	4b2c      	ldr	r3, [pc, #176]	; (8003e78 <UART_SetConfig+0x384>)
 8003dc6:	fba3 1302 	umull	r1, r3, r3, r2
 8003dca:	095b      	lsrs	r3, r3, #5
 8003dcc:	2164      	movs	r1, #100	; 0x64
 8003dce:	fb01 f303 	mul.w	r3, r1, r3
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	00db      	lsls	r3, r3, #3
 8003dd6:	3332      	adds	r3, #50	; 0x32
 8003dd8:	4a27      	ldr	r2, [pc, #156]	; (8003e78 <UART_SetConfig+0x384>)
 8003dda:	fba2 2303 	umull	r2, r3, r2, r3
 8003dde:	095b      	lsrs	r3, r3, #5
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003de6:	4498      	add	r8, r3
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	461d      	mov	r5, r3
 8003dec:	f04f 0600 	mov.w	r6, #0
 8003df0:	46a9      	mov	r9, r5
 8003df2:	46b2      	mov	sl, r6
 8003df4:	eb19 0309 	adds.w	r3, r9, r9
 8003df8:	eb4a 040a 	adc.w	r4, sl, sl
 8003dfc:	4699      	mov	r9, r3
 8003dfe:	46a2      	mov	sl, r4
 8003e00:	eb19 0905 	adds.w	r9, r9, r5
 8003e04:	eb4a 0a06 	adc.w	sl, sl, r6
 8003e08:	f04f 0100 	mov.w	r1, #0
 8003e0c:	f04f 0200 	mov.w	r2, #0
 8003e10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e14:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003e18:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003e1c:	4689      	mov	r9, r1
 8003e1e:	4692      	mov	sl, r2
 8003e20:	eb19 0005 	adds.w	r0, r9, r5
 8003e24:	eb4a 0106 	adc.w	r1, sl, r6
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	461d      	mov	r5, r3
 8003e2e:	f04f 0600 	mov.w	r6, #0
 8003e32:	196b      	adds	r3, r5, r5
 8003e34:	eb46 0406 	adc.w	r4, r6, r6
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4623      	mov	r3, r4
 8003e3c:	f7fc fbfc 	bl	8000638 <__aeabi_uldivmod>
 8003e40:	4603      	mov	r3, r0
 8003e42:	460c      	mov	r4, r1
 8003e44:	461a      	mov	r2, r3
 8003e46:	4b0c      	ldr	r3, [pc, #48]	; (8003e78 <UART_SetConfig+0x384>)
 8003e48:	fba3 1302 	umull	r1, r3, r3, r2
 8003e4c:	095b      	lsrs	r3, r3, #5
 8003e4e:	2164      	movs	r1, #100	; 0x64
 8003e50:	fb01 f303 	mul.w	r3, r1, r3
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	3332      	adds	r3, #50	; 0x32
 8003e5a:	4a07      	ldr	r2, [pc, #28]	; (8003e78 <UART_SetConfig+0x384>)
 8003e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e60:	095b      	lsrs	r3, r3, #5
 8003e62:	f003 0207 	and.w	r2, r3, #7
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4442      	add	r2, r8
 8003e6c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003e6e:	e1b2      	b.n	80041d6 <UART_SetConfig+0x6e2>
 8003e70:	40011000 	.word	0x40011000
 8003e74:	40011400 	.word	0x40011400
 8003e78:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4ad7      	ldr	r2, [pc, #860]	; (80041e0 <UART_SetConfig+0x6ec>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d005      	beq.n	8003e92 <UART_SetConfig+0x39e>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4ad6      	ldr	r2, [pc, #856]	; (80041e4 <UART_SetConfig+0x6f0>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	f040 80d1 	bne.w	8004034 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e92:	f7fe fb4b 	bl	800252c <HAL_RCC_GetPCLK2Freq>
 8003e96:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	469a      	mov	sl, r3
 8003e9c:	f04f 0b00 	mov.w	fp, #0
 8003ea0:	46d0      	mov	r8, sl
 8003ea2:	46d9      	mov	r9, fp
 8003ea4:	eb18 0308 	adds.w	r3, r8, r8
 8003ea8:	eb49 0409 	adc.w	r4, r9, r9
 8003eac:	4698      	mov	r8, r3
 8003eae:	46a1      	mov	r9, r4
 8003eb0:	eb18 080a 	adds.w	r8, r8, sl
 8003eb4:	eb49 090b 	adc.w	r9, r9, fp
 8003eb8:	f04f 0100 	mov.w	r1, #0
 8003ebc:	f04f 0200 	mov.w	r2, #0
 8003ec0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003ec4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003ec8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003ecc:	4688      	mov	r8, r1
 8003ece:	4691      	mov	r9, r2
 8003ed0:	eb1a 0508 	adds.w	r5, sl, r8
 8003ed4:	eb4b 0609 	adc.w	r6, fp, r9
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	4619      	mov	r1, r3
 8003ede:	f04f 0200 	mov.w	r2, #0
 8003ee2:	f04f 0300 	mov.w	r3, #0
 8003ee6:	f04f 0400 	mov.w	r4, #0
 8003eea:	0094      	lsls	r4, r2, #2
 8003eec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003ef0:	008b      	lsls	r3, r1, #2
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	4623      	mov	r3, r4
 8003ef6:	4628      	mov	r0, r5
 8003ef8:	4631      	mov	r1, r6
 8003efa:	f7fc fb9d 	bl	8000638 <__aeabi_uldivmod>
 8003efe:	4603      	mov	r3, r0
 8003f00:	460c      	mov	r4, r1
 8003f02:	461a      	mov	r2, r3
 8003f04:	4bb8      	ldr	r3, [pc, #736]	; (80041e8 <UART_SetConfig+0x6f4>)
 8003f06:	fba3 2302 	umull	r2, r3, r3, r2
 8003f0a:	095b      	lsrs	r3, r3, #5
 8003f0c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	469b      	mov	fp, r3
 8003f14:	f04f 0c00 	mov.w	ip, #0
 8003f18:	46d9      	mov	r9, fp
 8003f1a:	46e2      	mov	sl, ip
 8003f1c:	eb19 0309 	adds.w	r3, r9, r9
 8003f20:	eb4a 040a 	adc.w	r4, sl, sl
 8003f24:	4699      	mov	r9, r3
 8003f26:	46a2      	mov	sl, r4
 8003f28:	eb19 090b 	adds.w	r9, r9, fp
 8003f2c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003f30:	f04f 0100 	mov.w	r1, #0
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f3c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f40:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f44:	4689      	mov	r9, r1
 8003f46:	4692      	mov	sl, r2
 8003f48:	eb1b 0509 	adds.w	r5, fp, r9
 8003f4c:	eb4c 060a 	adc.w	r6, ip, sl
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	4619      	mov	r1, r3
 8003f56:	f04f 0200 	mov.w	r2, #0
 8003f5a:	f04f 0300 	mov.w	r3, #0
 8003f5e:	f04f 0400 	mov.w	r4, #0
 8003f62:	0094      	lsls	r4, r2, #2
 8003f64:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003f68:	008b      	lsls	r3, r1, #2
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	4623      	mov	r3, r4
 8003f6e:	4628      	mov	r0, r5
 8003f70:	4631      	mov	r1, r6
 8003f72:	f7fc fb61 	bl	8000638 <__aeabi_uldivmod>
 8003f76:	4603      	mov	r3, r0
 8003f78:	460c      	mov	r4, r1
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	4b9a      	ldr	r3, [pc, #616]	; (80041e8 <UART_SetConfig+0x6f4>)
 8003f7e:	fba3 1302 	umull	r1, r3, r3, r2
 8003f82:	095b      	lsrs	r3, r3, #5
 8003f84:	2164      	movs	r1, #100	; 0x64
 8003f86:	fb01 f303 	mul.w	r3, r1, r3
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	3332      	adds	r3, #50	; 0x32
 8003f90:	4a95      	ldr	r2, [pc, #596]	; (80041e8 <UART_SetConfig+0x6f4>)
 8003f92:	fba2 2303 	umull	r2, r3, r2, r3
 8003f96:	095b      	lsrs	r3, r3, #5
 8003f98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f9c:	4498      	add	r8, r3
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	469b      	mov	fp, r3
 8003fa2:	f04f 0c00 	mov.w	ip, #0
 8003fa6:	46d9      	mov	r9, fp
 8003fa8:	46e2      	mov	sl, ip
 8003faa:	eb19 0309 	adds.w	r3, r9, r9
 8003fae:	eb4a 040a 	adc.w	r4, sl, sl
 8003fb2:	4699      	mov	r9, r3
 8003fb4:	46a2      	mov	sl, r4
 8003fb6:	eb19 090b 	adds.w	r9, r9, fp
 8003fba:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003fbe:	f04f 0100 	mov.w	r1, #0
 8003fc2:	f04f 0200 	mov.w	r2, #0
 8003fc6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003fce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003fd2:	4689      	mov	r9, r1
 8003fd4:	4692      	mov	sl, r2
 8003fd6:	eb1b 0509 	adds.w	r5, fp, r9
 8003fda:	eb4c 060a 	adc.w	r6, ip, sl
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	f04f 0300 	mov.w	r3, #0
 8003fec:	f04f 0400 	mov.w	r4, #0
 8003ff0:	0094      	lsls	r4, r2, #2
 8003ff2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003ff6:	008b      	lsls	r3, r1, #2
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	4623      	mov	r3, r4
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	4631      	mov	r1, r6
 8004000:	f7fc fb1a 	bl	8000638 <__aeabi_uldivmod>
 8004004:	4603      	mov	r3, r0
 8004006:	460c      	mov	r4, r1
 8004008:	461a      	mov	r2, r3
 800400a:	4b77      	ldr	r3, [pc, #476]	; (80041e8 <UART_SetConfig+0x6f4>)
 800400c:	fba3 1302 	umull	r1, r3, r3, r2
 8004010:	095b      	lsrs	r3, r3, #5
 8004012:	2164      	movs	r1, #100	; 0x64
 8004014:	fb01 f303 	mul.w	r3, r1, r3
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	011b      	lsls	r3, r3, #4
 800401c:	3332      	adds	r3, #50	; 0x32
 800401e:	4a72      	ldr	r2, [pc, #456]	; (80041e8 <UART_SetConfig+0x6f4>)
 8004020:	fba2 2303 	umull	r2, r3, r2, r3
 8004024:	095b      	lsrs	r3, r3, #5
 8004026:	f003 020f 	and.w	r2, r3, #15
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4442      	add	r2, r8
 8004030:	609a      	str	r2, [r3, #8]
 8004032:	e0d0      	b.n	80041d6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004034:	f7fe fa66 	bl	8002504 <HAL_RCC_GetPCLK1Freq>
 8004038:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	469a      	mov	sl, r3
 800403e:	f04f 0b00 	mov.w	fp, #0
 8004042:	46d0      	mov	r8, sl
 8004044:	46d9      	mov	r9, fp
 8004046:	eb18 0308 	adds.w	r3, r8, r8
 800404a:	eb49 0409 	adc.w	r4, r9, r9
 800404e:	4698      	mov	r8, r3
 8004050:	46a1      	mov	r9, r4
 8004052:	eb18 080a 	adds.w	r8, r8, sl
 8004056:	eb49 090b 	adc.w	r9, r9, fp
 800405a:	f04f 0100 	mov.w	r1, #0
 800405e:	f04f 0200 	mov.w	r2, #0
 8004062:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004066:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800406a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800406e:	4688      	mov	r8, r1
 8004070:	4691      	mov	r9, r2
 8004072:	eb1a 0508 	adds.w	r5, sl, r8
 8004076:	eb4b 0609 	adc.w	r6, fp, r9
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	4619      	mov	r1, r3
 8004080:	f04f 0200 	mov.w	r2, #0
 8004084:	f04f 0300 	mov.w	r3, #0
 8004088:	f04f 0400 	mov.w	r4, #0
 800408c:	0094      	lsls	r4, r2, #2
 800408e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004092:	008b      	lsls	r3, r1, #2
 8004094:	461a      	mov	r2, r3
 8004096:	4623      	mov	r3, r4
 8004098:	4628      	mov	r0, r5
 800409a:	4631      	mov	r1, r6
 800409c:	f7fc facc 	bl	8000638 <__aeabi_uldivmod>
 80040a0:	4603      	mov	r3, r0
 80040a2:	460c      	mov	r4, r1
 80040a4:	461a      	mov	r2, r3
 80040a6:	4b50      	ldr	r3, [pc, #320]	; (80041e8 <UART_SetConfig+0x6f4>)
 80040a8:	fba3 2302 	umull	r2, r3, r3, r2
 80040ac:	095b      	lsrs	r3, r3, #5
 80040ae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	469b      	mov	fp, r3
 80040b6:	f04f 0c00 	mov.w	ip, #0
 80040ba:	46d9      	mov	r9, fp
 80040bc:	46e2      	mov	sl, ip
 80040be:	eb19 0309 	adds.w	r3, r9, r9
 80040c2:	eb4a 040a 	adc.w	r4, sl, sl
 80040c6:	4699      	mov	r9, r3
 80040c8:	46a2      	mov	sl, r4
 80040ca:	eb19 090b 	adds.w	r9, r9, fp
 80040ce:	eb4a 0a0c 	adc.w	sl, sl, ip
 80040d2:	f04f 0100 	mov.w	r1, #0
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80040e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80040e6:	4689      	mov	r9, r1
 80040e8:	4692      	mov	sl, r2
 80040ea:	eb1b 0509 	adds.w	r5, fp, r9
 80040ee:	eb4c 060a 	adc.w	r6, ip, sl
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	4619      	mov	r1, r3
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	f04f 0400 	mov.w	r4, #0
 8004104:	0094      	lsls	r4, r2, #2
 8004106:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800410a:	008b      	lsls	r3, r1, #2
 800410c:	461a      	mov	r2, r3
 800410e:	4623      	mov	r3, r4
 8004110:	4628      	mov	r0, r5
 8004112:	4631      	mov	r1, r6
 8004114:	f7fc fa90 	bl	8000638 <__aeabi_uldivmod>
 8004118:	4603      	mov	r3, r0
 800411a:	460c      	mov	r4, r1
 800411c:	461a      	mov	r2, r3
 800411e:	4b32      	ldr	r3, [pc, #200]	; (80041e8 <UART_SetConfig+0x6f4>)
 8004120:	fba3 1302 	umull	r1, r3, r3, r2
 8004124:	095b      	lsrs	r3, r3, #5
 8004126:	2164      	movs	r1, #100	; 0x64
 8004128:	fb01 f303 	mul.w	r3, r1, r3
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	011b      	lsls	r3, r3, #4
 8004130:	3332      	adds	r3, #50	; 0x32
 8004132:	4a2d      	ldr	r2, [pc, #180]	; (80041e8 <UART_SetConfig+0x6f4>)
 8004134:	fba2 2303 	umull	r2, r3, r2, r3
 8004138:	095b      	lsrs	r3, r3, #5
 800413a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800413e:	4498      	add	r8, r3
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	469b      	mov	fp, r3
 8004144:	f04f 0c00 	mov.w	ip, #0
 8004148:	46d9      	mov	r9, fp
 800414a:	46e2      	mov	sl, ip
 800414c:	eb19 0309 	adds.w	r3, r9, r9
 8004150:	eb4a 040a 	adc.w	r4, sl, sl
 8004154:	4699      	mov	r9, r3
 8004156:	46a2      	mov	sl, r4
 8004158:	eb19 090b 	adds.w	r9, r9, fp
 800415c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004160:	f04f 0100 	mov.w	r1, #0
 8004164:	f04f 0200 	mov.w	r2, #0
 8004168:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800416c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004170:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004174:	4689      	mov	r9, r1
 8004176:	4692      	mov	sl, r2
 8004178:	eb1b 0509 	adds.w	r5, fp, r9
 800417c:	eb4c 060a 	adc.w	r6, ip, sl
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	4619      	mov	r1, r3
 8004186:	f04f 0200 	mov.w	r2, #0
 800418a:	f04f 0300 	mov.w	r3, #0
 800418e:	f04f 0400 	mov.w	r4, #0
 8004192:	0094      	lsls	r4, r2, #2
 8004194:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004198:	008b      	lsls	r3, r1, #2
 800419a:	461a      	mov	r2, r3
 800419c:	4623      	mov	r3, r4
 800419e:	4628      	mov	r0, r5
 80041a0:	4631      	mov	r1, r6
 80041a2:	f7fc fa49 	bl	8000638 <__aeabi_uldivmod>
 80041a6:	4603      	mov	r3, r0
 80041a8:	460c      	mov	r4, r1
 80041aa:	461a      	mov	r2, r3
 80041ac:	4b0e      	ldr	r3, [pc, #56]	; (80041e8 <UART_SetConfig+0x6f4>)
 80041ae:	fba3 1302 	umull	r1, r3, r3, r2
 80041b2:	095b      	lsrs	r3, r3, #5
 80041b4:	2164      	movs	r1, #100	; 0x64
 80041b6:	fb01 f303 	mul.w	r3, r1, r3
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	3332      	adds	r3, #50	; 0x32
 80041c0:	4a09      	ldr	r2, [pc, #36]	; (80041e8 <UART_SetConfig+0x6f4>)
 80041c2:	fba2 2303 	umull	r2, r3, r2, r3
 80041c6:	095b      	lsrs	r3, r3, #5
 80041c8:	f003 020f 	and.w	r2, r3, #15
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4442      	add	r2, r8
 80041d2:	609a      	str	r2, [r3, #8]
}
 80041d4:	e7ff      	b.n	80041d6 <UART_SetConfig+0x6e2>
 80041d6:	bf00      	nop
 80041d8:	3714      	adds	r7, #20
 80041da:	46bd      	mov	sp, r7
 80041dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041e0:	40011000 	.word	0x40011000
 80041e4:	40011400 	.word	0x40011400
 80041e8:	51eb851f 	.word	0x51eb851f

080041ec <__errno>:
 80041ec:	4b01      	ldr	r3, [pc, #4]	; (80041f4 <__errno+0x8>)
 80041ee:	6818      	ldr	r0, [r3, #0]
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	2000001c 	.word	0x2000001c

080041f8 <__libc_init_array>:
 80041f8:	b570      	push	{r4, r5, r6, lr}
 80041fa:	4e0d      	ldr	r6, [pc, #52]	; (8004230 <__libc_init_array+0x38>)
 80041fc:	4c0d      	ldr	r4, [pc, #52]	; (8004234 <__libc_init_array+0x3c>)
 80041fe:	1ba4      	subs	r4, r4, r6
 8004200:	10a4      	asrs	r4, r4, #2
 8004202:	2500      	movs	r5, #0
 8004204:	42a5      	cmp	r5, r4
 8004206:	d109      	bne.n	800421c <__libc_init_array+0x24>
 8004208:	4e0b      	ldr	r6, [pc, #44]	; (8004238 <__libc_init_array+0x40>)
 800420a:	4c0c      	ldr	r4, [pc, #48]	; (800423c <__libc_init_array+0x44>)
 800420c:	f000 fc54 	bl	8004ab8 <_init>
 8004210:	1ba4      	subs	r4, r4, r6
 8004212:	10a4      	asrs	r4, r4, #2
 8004214:	2500      	movs	r5, #0
 8004216:	42a5      	cmp	r5, r4
 8004218:	d105      	bne.n	8004226 <__libc_init_array+0x2e>
 800421a:	bd70      	pop	{r4, r5, r6, pc}
 800421c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004220:	4798      	blx	r3
 8004222:	3501      	adds	r5, #1
 8004224:	e7ee      	b.n	8004204 <__libc_init_array+0xc>
 8004226:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800422a:	4798      	blx	r3
 800422c:	3501      	adds	r5, #1
 800422e:	e7f2      	b.n	8004216 <__libc_init_array+0x1e>
 8004230:	08004c50 	.word	0x08004c50
 8004234:	08004c50 	.word	0x08004c50
 8004238:	08004c50 	.word	0x08004c50
 800423c:	08004c54 	.word	0x08004c54

08004240 <__locale_ctype_ptr>:
 8004240:	4b04      	ldr	r3, [pc, #16]	; (8004254 <__locale_ctype_ptr+0x14>)
 8004242:	4a05      	ldr	r2, [pc, #20]	; (8004258 <__locale_ctype_ptr+0x18>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	2b00      	cmp	r3, #0
 800424a:	bf08      	it	eq
 800424c:	4613      	moveq	r3, r2
 800424e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8004252:	4770      	bx	lr
 8004254:	2000001c 	.word	0x2000001c
 8004258:	20000080 	.word	0x20000080

0800425c <__ascii_mbtowc>:
 800425c:	b082      	sub	sp, #8
 800425e:	b901      	cbnz	r1, 8004262 <__ascii_mbtowc+0x6>
 8004260:	a901      	add	r1, sp, #4
 8004262:	b142      	cbz	r2, 8004276 <__ascii_mbtowc+0x1a>
 8004264:	b14b      	cbz	r3, 800427a <__ascii_mbtowc+0x1e>
 8004266:	7813      	ldrb	r3, [r2, #0]
 8004268:	600b      	str	r3, [r1, #0]
 800426a:	7812      	ldrb	r2, [r2, #0]
 800426c:	1c10      	adds	r0, r2, #0
 800426e:	bf18      	it	ne
 8004270:	2001      	movne	r0, #1
 8004272:	b002      	add	sp, #8
 8004274:	4770      	bx	lr
 8004276:	4610      	mov	r0, r2
 8004278:	e7fb      	b.n	8004272 <__ascii_mbtowc+0x16>
 800427a:	f06f 0001 	mvn.w	r0, #1
 800427e:	e7f8      	b.n	8004272 <__ascii_mbtowc+0x16>

08004280 <memset>:
 8004280:	4402      	add	r2, r0
 8004282:	4603      	mov	r3, r0
 8004284:	4293      	cmp	r3, r2
 8004286:	d100      	bne.n	800428a <memset+0xa>
 8004288:	4770      	bx	lr
 800428a:	f803 1b01 	strb.w	r1, [r3], #1
 800428e:	e7f9      	b.n	8004284 <memset+0x4>

08004290 <siprintf>:
 8004290:	b40e      	push	{r1, r2, r3}
 8004292:	b500      	push	{lr}
 8004294:	b09c      	sub	sp, #112	; 0x70
 8004296:	ab1d      	add	r3, sp, #116	; 0x74
 8004298:	9002      	str	r0, [sp, #8]
 800429a:	9006      	str	r0, [sp, #24]
 800429c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042a0:	4809      	ldr	r0, [pc, #36]	; (80042c8 <siprintf+0x38>)
 80042a2:	9107      	str	r1, [sp, #28]
 80042a4:	9104      	str	r1, [sp, #16]
 80042a6:	4909      	ldr	r1, [pc, #36]	; (80042cc <siprintf+0x3c>)
 80042a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80042ac:	9105      	str	r1, [sp, #20]
 80042ae:	6800      	ldr	r0, [r0, #0]
 80042b0:	9301      	str	r3, [sp, #4]
 80042b2:	a902      	add	r1, sp, #8
 80042b4:	f000 f874 	bl	80043a0 <_svfiprintf_r>
 80042b8:	9b02      	ldr	r3, [sp, #8]
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]
 80042be:	b01c      	add	sp, #112	; 0x70
 80042c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80042c4:	b003      	add	sp, #12
 80042c6:	4770      	bx	lr
 80042c8:	2000001c 	.word	0x2000001c
 80042cc:	ffff0208 	.word	0xffff0208

080042d0 <__ascii_wctomb>:
 80042d0:	b149      	cbz	r1, 80042e6 <__ascii_wctomb+0x16>
 80042d2:	2aff      	cmp	r2, #255	; 0xff
 80042d4:	bf85      	ittet	hi
 80042d6:	238a      	movhi	r3, #138	; 0x8a
 80042d8:	6003      	strhi	r3, [r0, #0]
 80042da:	700a      	strbls	r2, [r1, #0]
 80042dc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80042e0:	bf98      	it	ls
 80042e2:	2001      	movls	r0, #1
 80042e4:	4770      	bx	lr
 80042e6:	4608      	mov	r0, r1
 80042e8:	4770      	bx	lr

080042ea <__ssputs_r>:
 80042ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042ee:	688e      	ldr	r6, [r1, #8]
 80042f0:	429e      	cmp	r6, r3
 80042f2:	4682      	mov	sl, r0
 80042f4:	460c      	mov	r4, r1
 80042f6:	4690      	mov	r8, r2
 80042f8:	4699      	mov	r9, r3
 80042fa:	d837      	bhi.n	800436c <__ssputs_r+0x82>
 80042fc:	898a      	ldrh	r2, [r1, #12]
 80042fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004302:	d031      	beq.n	8004368 <__ssputs_r+0x7e>
 8004304:	6825      	ldr	r5, [r4, #0]
 8004306:	6909      	ldr	r1, [r1, #16]
 8004308:	1a6f      	subs	r7, r5, r1
 800430a:	6965      	ldr	r5, [r4, #20]
 800430c:	2302      	movs	r3, #2
 800430e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004312:	fb95 f5f3 	sdiv	r5, r5, r3
 8004316:	f109 0301 	add.w	r3, r9, #1
 800431a:	443b      	add	r3, r7
 800431c:	429d      	cmp	r5, r3
 800431e:	bf38      	it	cc
 8004320:	461d      	movcc	r5, r3
 8004322:	0553      	lsls	r3, r2, #21
 8004324:	d530      	bpl.n	8004388 <__ssputs_r+0x9e>
 8004326:	4629      	mov	r1, r5
 8004328:	f000 fb2c 	bl	8004984 <_malloc_r>
 800432c:	4606      	mov	r6, r0
 800432e:	b950      	cbnz	r0, 8004346 <__ssputs_r+0x5c>
 8004330:	230c      	movs	r3, #12
 8004332:	f8ca 3000 	str.w	r3, [sl]
 8004336:	89a3      	ldrh	r3, [r4, #12]
 8004338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800433c:	81a3      	strh	r3, [r4, #12]
 800433e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004346:	463a      	mov	r2, r7
 8004348:	6921      	ldr	r1, [r4, #16]
 800434a:	f000 faa9 	bl	80048a0 <memcpy>
 800434e:	89a3      	ldrh	r3, [r4, #12]
 8004350:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004358:	81a3      	strh	r3, [r4, #12]
 800435a:	6126      	str	r6, [r4, #16]
 800435c:	6165      	str	r5, [r4, #20]
 800435e:	443e      	add	r6, r7
 8004360:	1bed      	subs	r5, r5, r7
 8004362:	6026      	str	r6, [r4, #0]
 8004364:	60a5      	str	r5, [r4, #8]
 8004366:	464e      	mov	r6, r9
 8004368:	454e      	cmp	r6, r9
 800436a:	d900      	bls.n	800436e <__ssputs_r+0x84>
 800436c:	464e      	mov	r6, r9
 800436e:	4632      	mov	r2, r6
 8004370:	4641      	mov	r1, r8
 8004372:	6820      	ldr	r0, [r4, #0]
 8004374:	f000 fa9f 	bl	80048b6 <memmove>
 8004378:	68a3      	ldr	r3, [r4, #8]
 800437a:	1b9b      	subs	r3, r3, r6
 800437c:	60a3      	str	r3, [r4, #8]
 800437e:	6823      	ldr	r3, [r4, #0]
 8004380:	441e      	add	r6, r3
 8004382:	6026      	str	r6, [r4, #0]
 8004384:	2000      	movs	r0, #0
 8004386:	e7dc      	b.n	8004342 <__ssputs_r+0x58>
 8004388:	462a      	mov	r2, r5
 800438a:	f000 fb55 	bl	8004a38 <_realloc_r>
 800438e:	4606      	mov	r6, r0
 8004390:	2800      	cmp	r0, #0
 8004392:	d1e2      	bne.n	800435a <__ssputs_r+0x70>
 8004394:	6921      	ldr	r1, [r4, #16]
 8004396:	4650      	mov	r0, sl
 8004398:	f000 faa6 	bl	80048e8 <_free_r>
 800439c:	e7c8      	b.n	8004330 <__ssputs_r+0x46>
	...

080043a0 <_svfiprintf_r>:
 80043a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043a4:	461d      	mov	r5, r3
 80043a6:	898b      	ldrh	r3, [r1, #12]
 80043a8:	061f      	lsls	r7, r3, #24
 80043aa:	b09d      	sub	sp, #116	; 0x74
 80043ac:	4680      	mov	r8, r0
 80043ae:	460c      	mov	r4, r1
 80043b0:	4616      	mov	r6, r2
 80043b2:	d50f      	bpl.n	80043d4 <_svfiprintf_r+0x34>
 80043b4:	690b      	ldr	r3, [r1, #16]
 80043b6:	b96b      	cbnz	r3, 80043d4 <_svfiprintf_r+0x34>
 80043b8:	2140      	movs	r1, #64	; 0x40
 80043ba:	f000 fae3 	bl	8004984 <_malloc_r>
 80043be:	6020      	str	r0, [r4, #0]
 80043c0:	6120      	str	r0, [r4, #16]
 80043c2:	b928      	cbnz	r0, 80043d0 <_svfiprintf_r+0x30>
 80043c4:	230c      	movs	r3, #12
 80043c6:	f8c8 3000 	str.w	r3, [r8]
 80043ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043ce:	e0c8      	b.n	8004562 <_svfiprintf_r+0x1c2>
 80043d0:	2340      	movs	r3, #64	; 0x40
 80043d2:	6163      	str	r3, [r4, #20]
 80043d4:	2300      	movs	r3, #0
 80043d6:	9309      	str	r3, [sp, #36]	; 0x24
 80043d8:	2320      	movs	r3, #32
 80043da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80043de:	2330      	movs	r3, #48	; 0x30
 80043e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80043e4:	9503      	str	r5, [sp, #12]
 80043e6:	f04f 0b01 	mov.w	fp, #1
 80043ea:	4637      	mov	r7, r6
 80043ec:	463d      	mov	r5, r7
 80043ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80043f2:	b10b      	cbz	r3, 80043f8 <_svfiprintf_r+0x58>
 80043f4:	2b25      	cmp	r3, #37	; 0x25
 80043f6:	d13e      	bne.n	8004476 <_svfiprintf_r+0xd6>
 80043f8:	ebb7 0a06 	subs.w	sl, r7, r6
 80043fc:	d00b      	beq.n	8004416 <_svfiprintf_r+0x76>
 80043fe:	4653      	mov	r3, sl
 8004400:	4632      	mov	r2, r6
 8004402:	4621      	mov	r1, r4
 8004404:	4640      	mov	r0, r8
 8004406:	f7ff ff70 	bl	80042ea <__ssputs_r>
 800440a:	3001      	adds	r0, #1
 800440c:	f000 80a4 	beq.w	8004558 <_svfiprintf_r+0x1b8>
 8004410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004412:	4453      	add	r3, sl
 8004414:	9309      	str	r3, [sp, #36]	; 0x24
 8004416:	783b      	ldrb	r3, [r7, #0]
 8004418:	2b00      	cmp	r3, #0
 800441a:	f000 809d 	beq.w	8004558 <_svfiprintf_r+0x1b8>
 800441e:	2300      	movs	r3, #0
 8004420:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004428:	9304      	str	r3, [sp, #16]
 800442a:	9307      	str	r3, [sp, #28]
 800442c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004430:	931a      	str	r3, [sp, #104]	; 0x68
 8004432:	462f      	mov	r7, r5
 8004434:	2205      	movs	r2, #5
 8004436:	f817 1b01 	ldrb.w	r1, [r7], #1
 800443a:	4850      	ldr	r0, [pc, #320]	; (800457c <_svfiprintf_r+0x1dc>)
 800443c:	f7fb fed0 	bl	80001e0 <memchr>
 8004440:	9b04      	ldr	r3, [sp, #16]
 8004442:	b9d0      	cbnz	r0, 800447a <_svfiprintf_r+0xda>
 8004444:	06d9      	lsls	r1, r3, #27
 8004446:	bf44      	itt	mi
 8004448:	2220      	movmi	r2, #32
 800444a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800444e:	071a      	lsls	r2, r3, #28
 8004450:	bf44      	itt	mi
 8004452:	222b      	movmi	r2, #43	; 0x2b
 8004454:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004458:	782a      	ldrb	r2, [r5, #0]
 800445a:	2a2a      	cmp	r2, #42	; 0x2a
 800445c:	d015      	beq.n	800448a <_svfiprintf_r+0xea>
 800445e:	9a07      	ldr	r2, [sp, #28]
 8004460:	462f      	mov	r7, r5
 8004462:	2000      	movs	r0, #0
 8004464:	250a      	movs	r5, #10
 8004466:	4639      	mov	r1, r7
 8004468:	f811 3b01 	ldrb.w	r3, [r1], #1
 800446c:	3b30      	subs	r3, #48	; 0x30
 800446e:	2b09      	cmp	r3, #9
 8004470:	d94d      	bls.n	800450e <_svfiprintf_r+0x16e>
 8004472:	b1b8      	cbz	r0, 80044a4 <_svfiprintf_r+0x104>
 8004474:	e00f      	b.n	8004496 <_svfiprintf_r+0xf6>
 8004476:	462f      	mov	r7, r5
 8004478:	e7b8      	b.n	80043ec <_svfiprintf_r+0x4c>
 800447a:	4a40      	ldr	r2, [pc, #256]	; (800457c <_svfiprintf_r+0x1dc>)
 800447c:	1a80      	subs	r0, r0, r2
 800447e:	fa0b f000 	lsl.w	r0, fp, r0
 8004482:	4318      	orrs	r0, r3
 8004484:	9004      	str	r0, [sp, #16]
 8004486:	463d      	mov	r5, r7
 8004488:	e7d3      	b.n	8004432 <_svfiprintf_r+0x92>
 800448a:	9a03      	ldr	r2, [sp, #12]
 800448c:	1d11      	adds	r1, r2, #4
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	9103      	str	r1, [sp, #12]
 8004492:	2a00      	cmp	r2, #0
 8004494:	db01      	blt.n	800449a <_svfiprintf_r+0xfa>
 8004496:	9207      	str	r2, [sp, #28]
 8004498:	e004      	b.n	80044a4 <_svfiprintf_r+0x104>
 800449a:	4252      	negs	r2, r2
 800449c:	f043 0302 	orr.w	r3, r3, #2
 80044a0:	9207      	str	r2, [sp, #28]
 80044a2:	9304      	str	r3, [sp, #16]
 80044a4:	783b      	ldrb	r3, [r7, #0]
 80044a6:	2b2e      	cmp	r3, #46	; 0x2e
 80044a8:	d10c      	bne.n	80044c4 <_svfiprintf_r+0x124>
 80044aa:	787b      	ldrb	r3, [r7, #1]
 80044ac:	2b2a      	cmp	r3, #42	; 0x2a
 80044ae:	d133      	bne.n	8004518 <_svfiprintf_r+0x178>
 80044b0:	9b03      	ldr	r3, [sp, #12]
 80044b2:	1d1a      	adds	r2, r3, #4
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	9203      	str	r2, [sp, #12]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	bfb8      	it	lt
 80044bc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80044c0:	3702      	adds	r7, #2
 80044c2:	9305      	str	r3, [sp, #20]
 80044c4:	4d2e      	ldr	r5, [pc, #184]	; (8004580 <_svfiprintf_r+0x1e0>)
 80044c6:	7839      	ldrb	r1, [r7, #0]
 80044c8:	2203      	movs	r2, #3
 80044ca:	4628      	mov	r0, r5
 80044cc:	f7fb fe88 	bl	80001e0 <memchr>
 80044d0:	b138      	cbz	r0, 80044e2 <_svfiprintf_r+0x142>
 80044d2:	2340      	movs	r3, #64	; 0x40
 80044d4:	1b40      	subs	r0, r0, r5
 80044d6:	fa03 f000 	lsl.w	r0, r3, r0
 80044da:	9b04      	ldr	r3, [sp, #16]
 80044dc:	4303      	orrs	r3, r0
 80044de:	3701      	adds	r7, #1
 80044e0:	9304      	str	r3, [sp, #16]
 80044e2:	7839      	ldrb	r1, [r7, #0]
 80044e4:	4827      	ldr	r0, [pc, #156]	; (8004584 <_svfiprintf_r+0x1e4>)
 80044e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80044ea:	2206      	movs	r2, #6
 80044ec:	1c7e      	adds	r6, r7, #1
 80044ee:	f7fb fe77 	bl	80001e0 <memchr>
 80044f2:	2800      	cmp	r0, #0
 80044f4:	d038      	beq.n	8004568 <_svfiprintf_r+0x1c8>
 80044f6:	4b24      	ldr	r3, [pc, #144]	; (8004588 <_svfiprintf_r+0x1e8>)
 80044f8:	bb13      	cbnz	r3, 8004540 <_svfiprintf_r+0x1a0>
 80044fa:	9b03      	ldr	r3, [sp, #12]
 80044fc:	3307      	adds	r3, #7
 80044fe:	f023 0307 	bic.w	r3, r3, #7
 8004502:	3308      	adds	r3, #8
 8004504:	9303      	str	r3, [sp, #12]
 8004506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004508:	444b      	add	r3, r9
 800450a:	9309      	str	r3, [sp, #36]	; 0x24
 800450c:	e76d      	b.n	80043ea <_svfiprintf_r+0x4a>
 800450e:	fb05 3202 	mla	r2, r5, r2, r3
 8004512:	2001      	movs	r0, #1
 8004514:	460f      	mov	r7, r1
 8004516:	e7a6      	b.n	8004466 <_svfiprintf_r+0xc6>
 8004518:	2300      	movs	r3, #0
 800451a:	3701      	adds	r7, #1
 800451c:	9305      	str	r3, [sp, #20]
 800451e:	4619      	mov	r1, r3
 8004520:	250a      	movs	r5, #10
 8004522:	4638      	mov	r0, r7
 8004524:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004528:	3a30      	subs	r2, #48	; 0x30
 800452a:	2a09      	cmp	r2, #9
 800452c:	d903      	bls.n	8004536 <_svfiprintf_r+0x196>
 800452e:	2b00      	cmp	r3, #0
 8004530:	d0c8      	beq.n	80044c4 <_svfiprintf_r+0x124>
 8004532:	9105      	str	r1, [sp, #20]
 8004534:	e7c6      	b.n	80044c4 <_svfiprintf_r+0x124>
 8004536:	fb05 2101 	mla	r1, r5, r1, r2
 800453a:	2301      	movs	r3, #1
 800453c:	4607      	mov	r7, r0
 800453e:	e7f0      	b.n	8004522 <_svfiprintf_r+0x182>
 8004540:	ab03      	add	r3, sp, #12
 8004542:	9300      	str	r3, [sp, #0]
 8004544:	4622      	mov	r2, r4
 8004546:	4b11      	ldr	r3, [pc, #68]	; (800458c <_svfiprintf_r+0x1ec>)
 8004548:	a904      	add	r1, sp, #16
 800454a:	4640      	mov	r0, r8
 800454c:	f3af 8000 	nop.w
 8004550:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004554:	4681      	mov	r9, r0
 8004556:	d1d6      	bne.n	8004506 <_svfiprintf_r+0x166>
 8004558:	89a3      	ldrh	r3, [r4, #12]
 800455a:	065b      	lsls	r3, r3, #25
 800455c:	f53f af35 	bmi.w	80043ca <_svfiprintf_r+0x2a>
 8004560:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004562:	b01d      	add	sp, #116	; 0x74
 8004564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004568:	ab03      	add	r3, sp, #12
 800456a:	9300      	str	r3, [sp, #0]
 800456c:	4622      	mov	r2, r4
 800456e:	4b07      	ldr	r3, [pc, #28]	; (800458c <_svfiprintf_r+0x1ec>)
 8004570:	a904      	add	r1, sp, #16
 8004572:	4640      	mov	r0, r8
 8004574:	f000 f882 	bl	800467c <_printf_i>
 8004578:	e7ea      	b.n	8004550 <_svfiprintf_r+0x1b0>
 800457a:	bf00      	nop
 800457c:	08004c13 	.word	0x08004c13
 8004580:	08004c19 	.word	0x08004c19
 8004584:	08004c1d 	.word	0x08004c1d
 8004588:	00000000 	.word	0x00000000
 800458c:	080042eb 	.word	0x080042eb

08004590 <_printf_common>:
 8004590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004594:	4691      	mov	r9, r2
 8004596:	461f      	mov	r7, r3
 8004598:	688a      	ldr	r2, [r1, #8]
 800459a:	690b      	ldr	r3, [r1, #16]
 800459c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045a0:	4293      	cmp	r3, r2
 80045a2:	bfb8      	it	lt
 80045a4:	4613      	movlt	r3, r2
 80045a6:	f8c9 3000 	str.w	r3, [r9]
 80045aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045ae:	4606      	mov	r6, r0
 80045b0:	460c      	mov	r4, r1
 80045b2:	b112      	cbz	r2, 80045ba <_printf_common+0x2a>
 80045b4:	3301      	adds	r3, #1
 80045b6:	f8c9 3000 	str.w	r3, [r9]
 80045ba:	6823      	ldr	r3, [r4, #0]
 80045bc:	0699      	lsls	r1, r3, #26
 80045be:	bf42      	ittt	mi
 80045c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80045c4:	3302      	addmi	r3, #2
 80045c6:	f8c9 3000 	strmi.w	r3, [r9]
 80045ca:	6825      	ldr	r5, [r4, #0]
 80045cc:	f015 0506 	ands.w	r5, r5, #6
 80045d0:	d107      	bne.n	80045e2 <_printf_common+0x52>
 80045d2:	f104 0a19 	add.w	sl, r4, #25
 80045d6:	68e3      	ldr	r3, [r4, #12]
 80045d8:	f8d9 2000 	ldr.w	r2, [r9]
 80045dc:	1a9b      	subs	r3, r3, r2
 80045de:	42ab      	cmp	r3, r5
 80045e0:	dc28      	bgt.n	8004634 <_printf_common+0xa4>
 80045e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80045e6:	6822      	ldr	r2, [r4, #0]
 80045e8:	3300      	adds	r3, #0
 80045ea:	bf18      	it	ne
 80045ec:	2301      	movne	r3, #1
 80045ee:	0692      	lsls	r2, r2, #26
 80045f0:	d42d      	bmi.n	800464e <_printf_common+0xbe>
 80045f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045f6:	4639      	mov	r1, r7
 80045f8:	4630      	mov	r0, r6
 80045fa:	47c0      	blx	r8
 80045fc:	3001      	adds	r0, #1
 80045fe:	d020      	beq.n	8004642 <_printf_common+0xb2>
 8004600:	6823      	ldr	r3, [r4, #0]
 8004602:	68e5      	ldr	r5, [r4, #12]
 8004604:	f8d9 2000 	ldr.w	r2, [r9]
 8004608:	f003 0306 	and.w	r3, r3, #6
 800460c:	2b04      	cmp	r3, #4
 800460e:	bf08      	it	eq
 8004610:	1aad      	subeq	r5, r5, r2
 8004612:	68a3      	ldr	r3, [r4, #8]
 8004614:	6922      	ldr	r2, [r4, #16]
 8004616:	bf0c      	ite	eq
 8004618:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800461c:	2500      	movne	r5, #0
 800461e:	4293      	cmp	r3, r2
 8004620:	bfc4      	itt	gt
 8004622:	1a9b      	subgt	r3, r3, r2
 8004624:	18ed      	addgt	r5, r5, r3
 8004626:	f04f 0900 	mov.w	r9, #0
 800462a:	341a      	adds	r4, #26
 800462c:	454d      	cmp	r5, r9
 800462e:	d11a      	bne.n	8004666 <_printf_common+0xd6>
 8004630:	2000      	movs	r0, #0
 8004632:	e008      	b.n	8004646 <_printf_common+0xb6>
 8004634:	2301      	movs	r3, #1
 8004636:	4652      	mov	r2, sl
 8004638:	4639      	mov	r1, r7
 800463a:	4630      	mov	r0, r6
 800463c:	47c0      	blx	r8
 800463e:	3001      	adds	r0, #1
 8004640:	d103      	bne.n	800464a <_printf_common+0xba>
 8004642:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800464a:	3501      	adds	r5, #1
 800464c:	e7c3      	b.n	80045d6 <_printf_common+0x46>
 800464e:	18e1      	adds	r1, r4, r3
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	2030      	movs	r0, #48	; 0x30
 8004654:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004658:	4422      	add	r2, r4
 800465a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800465e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004662:	3302      	adds	r3, #2
 8004664:	e7c5      	b.n	80045f2 <_printf_common+0x62>
 8004666:	2301      	movs	r3, #1
 8004668:	4622      	mov	r2, r4
 800466a:	4639      	mov	r1, r7
 800466c:	4630      	mov	r0, r6
 800466e:	47c0      	blx	r8
 8004670:	3001      	adds	r0, #1
 8004672:	d0e6      	beq.n	8004642 <_printf_common+0xb2>
 8004674:	f109 0901 	add.w	r9, r9, #1
 8004678:	e7d8      	b.n	800462c <_printf_common+0x9c>
	...

0800467c <_printf_i>:
 800467c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004680:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004684:	460c      	mov	r4, r1
 8004686:	7e09      	ldrb	r1, [r1, #24]
 8004688:	b085      	sub	sp, #20
 800468a:	296e      	cmp	r1, #110	; 0x6e
 800468c:	4617      	mov	r7, r2
 800468e:	4606      	mov	r6, r0
 8004690:	4698      	mov	r8, r3
 8004692:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004694:	f000 80b3 	beq.w	80047fe <_printf_i+0x182>
 8004698:	d822      	bhi.n	80046e0 <_printf_i+0x64>
 800469a:	2963      	cmp	r1, #99	; 0x63
 800469c:	d036      	beq.n	800470c <_printf_i+0x90>
 800469e:	d80a      	bhi.n	80046b6 <_printf_i+0x3a>
 80046a0:	2900      	cmp	r1, #0
 80046a2:	f000 80b9 	beq.w	8004818 <_printf_i+0x19c>
 80046a6:	2958      	cmp	r1, #88	; 0x58
 80046a8:	f000 8083 	beq.w	80047b2 <_printf_i+0x136>
 80046ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80046b4:	e032      	b.n	800471c <_printf_i+0xa0>
 80046b6:	2964      	cmp	r1, #100	; 0x64
 80046b8:	d001      	beq.n	80046be <_printf_i+0x42>
 80046ba:	2969      	cmp	r1, #105	; 0x69
 80046bc:	d1f6      	bne.n	80046ac <_printf_i+0x30>
 80046be:	6820      	ldr	r0, [r4, #0]
 80046c0:	6813      	ldr	r3, [r2, #0]
 80046c2:	0605      	lsls	r5, r0, #24
 80046c4:	f103 0104 	add.w	r1, r3, #4
 80046c8:	d52a      	bpl.n	8004720 <_printf_i+0xa4>
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6011      	str	r1, [r2, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	da03      	bge.n	80046da <_printf_i+0x5e>
 80046d2:	222d      	movs	r2, #45	; 0x2d
 80046d4:	425b      	negs	r3, r3
 80046d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80046da:	486f      	ldr	r0, [pc, #444]	; (8004898 <_printf_i+0x21c>)
 80046dc:	220a      	movs	r2, #10
 80046de:	e039      	b.n	8004754 <_printf_i+0xd8>
 80046e0:	2973      	cmp	r1, #115	; 0x73
 80046e2:	f000 809d 	beq.w	8004820 <_printf_i+0x1a4>
 80046e6:	d808      	bhi.n	80046fa <_printf_i+0x7e>
 80046e8:	296f      	cmp	r1, #111	; 0x6f
 80046ea:	d020      	beq.n	800472e <_printf_i+0xb2>
 80046ec:	2970      	cmp	r1, #112	; 0x70
 80046ee:	d1dd      	bne.n	80046ac <_printf_i+0x30>
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	f043 0320 	orr.w	r3, r3, #32
 80046f6:	6023      	str	r3, [r4, #0]
 80046f8:	e003      	b.n	8004702 <_printf_i+0x86>
 80046fa:	2975      	cmp	r1, #117	; 0x75
 80046fc:	d017      	beq.n	800472e <_printf_i+0xb2>
 80046fe:	2978      	cmp	r1, #120	; 0x78
 8004700:	d1d4      	bne.n	80046ac <_printf_i+0x30>
 8004702:	2378      	movs	r3, #120	; 0x78
 8004704:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004708:	4864      	ldr	r0, [pc, #400]	; (800489c <_printf_i+0x220>)
 800470a:	e055      	b.n	80047b8 <_printf_i+0x13c>
 800470c:	6813      	ldr	r3, [r2, #0]
 800470e:	1d19      	adds	r1, r3, #4
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	6011      	str	r1, [r2, #0]
 8004714:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004718:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800471c:	2301      	movs	r3, #1
 800471e:	e08c      	b.n	800483a <_printf_i+0x1be>
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6011      	str	r1, [r2, #0]
 8004724:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004728:	bf18      	it	ne
 800472a:	b21b      	sxthne	r3, r3
 800472c:	e7cf      	b.n	80046ce <_printf_i+0x52>
 800472e:	6813      	ldr	r3, [r2, #0]
 8004730:	6825      	ldr	r5, [r4, #0]
 8004732:	1d18      	adds	r0, r3, #4
 8004734:	6010      	str	r0, [r2, #0]
 8004736:	0628      	lsls	r0, r5, #24
 8004738:	d501      	bpl.n	800473e <_printf_i+0xc2>
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	e002      	b.n	8004744 <_printf_i+0xc8>
 800473e:	0668      	lsls	r0, r5, #25
 8004740:	d5fb      	bpl.n	800473a <_printf_i+0xbe>
 8004742:	881b      	ldrh	r3, [r3, #0]
 8004744:	4854      	ldr	r0, [pc, #336]	; (8004898 <_printf_i+0x21c>)
 8004746:	296f      	cmp	r1, #111	; 0x6f
 8004748:	bf14      	ite	ne
 800474a:	220a      	movne	r2, #10
 800474c:	2208      	moveq	r2, #8
 800474e:	2100      	movs	r1, #0
 8004750:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004754:	6865      	ldr	r5, [r4, #4]
 8004756:	60a5      	str	r5, [r4, #8]
 8004758:	2d00      	cmp	r5, #0
 800475a:	f2c0 8095 	blt.w	8004888 <_printf_i+0x20c>
 800475e:	6821      	ldr	r1, [r4, #0]
 8004760:	f021 0104 	bic.w	r1, r1, #4
 8004764:	6021      	str	r1, [r4, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d13d      	bne.n	80047e6 <_printf_i+0x16a>
 800476a:	2d00      	cmp	r5, #0
 800476c:	f040 808e 	bne.w	800488c <_printf_i+0x210>
 8004770:	4665      	mov	r5, ip
 8004772:	2a08      	cmp	r2, #8
 8004774:	d10b      	bne.n	800478e <_printf_i+0x112>
 8004776:	6823      	ldr	r3, [r4, #0]
 8004778:	07db      	lsls	r3, r3, #31
 800477a:	d508      	bpl.n	800478e <_printf_i+0x112>
 800477c:	6923      	ldr	r3, [r4, #16]
 800477e:	6862      	ldr	r2, [r4, #4]
 8004780:	429a      	cmp	r2, r3
 8004782:	bfde      	ittt	le
 8004784:	2330      	movle	r3, #48	; 0x30
 8004786:	f805 3c01 	strble.w	r3, [r5, #-1]
 800478a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800478e:	ebac 0305 	sub.w	r3, ip, r5
 8004792:	6123      	str	r3, [r4, #16]
 8004794:	f8cd 8000 	str.w	r8, [sp]
 8004798:	463b      	mov	r3, r7
 800479a:	aa03      	add	r2, sp, #12
 800479c:	4621      	mov	r1, r4
 800479e:	4630      	mov	r0, r6
 80047a0:	f7ff fef6 	bl	8004590 <_printf_common>
 80047a4:	3001      	adds	r0, #1
 80047a6:	d14d      	bne.n	8004844 <_printf_i+0x1c8>
 80047a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80047ac:	b005      	add	sp, #20
 80047ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80047b2:	4839      	ldr	r0, [pc, #228]	; (8004898 <_printf_i+0x21c>)
 80047b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80047b8:	6813      	ldr	r3, [r2, #0]
 80047ba:	6821      	ldr	r1, [r4, #0]
 80047bc:	1d1d      	adds	r5, r3, #4
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6015      	str	r5, [r2, #0]
 80047c2:	060a      	lsls	r2, r1, #24
 80047c4:	d50b      	bpl.n	80047de <_printf_i+0x162>
 80047c6:	07ca      	lsls	r2, r1, #31
 80047c8:	bf44      	itt	mi
 80047ca:	f041 0120 	orrmi.w	r1, r1, #32
 80047ce:	6021      	strmi	r1, [r4, #0]
 80047d0:	b91b      	cbnz	r3, 80047da <_printf_i+0x15e>
 80047d2:	6822      	ldr	r2, [r4, #0]
 80047d4:	f022 0220 	bic.w	r2, r2, #32
 80047d8:	6022      	str	r2, [r4, #0]
 80047da:	2210      	movs	r2, #16
 80047dc:	e7b7      	b.n	800474e <_printf_i+0xd2>
 80047de:	064d      	lsls	r5, r1, #25
 80047e0:	bf48      	it	mi
 80047e2:	b29b      	uxthmi	r3, r3
 80047e4:	e7ef      	b.n	80047c6 <_printf_i+0x14a>
 80047e6:	4665      	mov	r5, ip
 80047e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80047ec:	fb02 3311 	mls	r3, r2, r1, r3
 80047f0:	5cc3      	ldrb	r3, [r0, r3]
 80047f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80047f6:	460b      	mov	r3, r1
 80047f8:	2900      	cmp	r1, #0
 80047fa:	d1f5      	bne.n	80047e8 <_printf_i+0x16c>
 80047fc:	e7b9      	b.n	8004772 <_printf_i+0xf6>
 80047fe:	6813      	ldr	r3, [r2, #0]
 8004800:	6825      	ldr	r5, [r4, #0]
 8004802:	6961      	ldr	r1, [r4, #20]
 8004804:	1d18      	adds	r0, r3, #4
 8004806:	6010      	str	r0, [r2, #0]
 8004808:	0628      	lsls	r0, r5, #24
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	d501      	bpl.n	8004812 <_printf_i+0x196>
 800480e:	6019      	str	r1, [r3, #0]
 8004810:	e002      	b.n	8004818 <_printf_i+0x19c>
 8004812:	066a      	lsls	r2, r5, #25
 8004814:	d5fb      	bpl.n	800480e <_printf_i+0x192>
 8004816:	8019      	strh	r1, [r3, #0]
 8004818:	2300      	movs	r3, #0
 800481a:	6123      	str	r3, [r4, #16]
 800481c:	4665      	mov	r5, ip
 800481e:	e7b9      	b.n	8004794 <_printf_i+0x118>
 8004820:	6813      	ldr	r3, [r2, #0]
 8004822:	1d19      	adds	r1, r3, #4
 8004824:	6011      	str	r1, [r2, #0]
 8004826:	681d      	ldr	r5, [r3, #0]
 8004828:	6862      	ldr	r2, [r4, #4]
 800482a:	2100      	movs	r1, #0
 800482c:	4628      	mov	r0, r5
 800482e:	f7fb fcd7 	bl	80001e0 <memchr>
 8004832:	b108      	cbz	r0, 8004838 <_printf_i+0x1bc>
 8004834:	1b40      	subs	r0, r0, r5
 8004836:	6060      	str	r0, [r4, #4]
 8004838:	6863      	ldr	r3, [r4, #4]
 800483a:	6123      	str	r3, [r4, #16]
 800483c:	2300      	movs	r3, #0
 800483e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004842:	e7a7      	b.n	8004794 <_printf_i+0x118>
 8004844:	6923      	ldr	r3, [r4, #16]
 8004846:	462a      	mov	r2, r5
 8004848:	4639      	mov	r1, r7
 800484a:	4630      	mov	r0, r6
 800484c:	47c0      	blx	r8
 800484e:	3001      	adds	r0, #1
 8004850:	d0aa      	beq.n	80047a8 <_printf_i+0x12c>
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	079b      	lsls	r3, r3, #30
 8004856:	d413      	bmi.n	8004880 <_printf_i+0x204>
 8004858:	68e0      	ldr	r0, [r4, #12]
 800485a:	9b03      	ldr	r3, [sp, #12]
 800485c:	4298      	cmp	r0, r3
 800485e:	bfb8      	it	lt
 8004860:	4618      	movlt	r0, r3
 8004862:	e7a3      	b.n	80047ac <_printf_i+0x130>
 8004864:	2301      	movs	r3, #1
 8004866:	464a      	mov	r2, r9
 8004868:	4639      	mov	r1, r7
 800486a:	4630      	mov	r0, r6
 800486c:	47c0      	blx	r8
 800486e:	3001      	adds	r0, #1
 8004870:	d09a      	beq.n	80047a8 <_printf_i+0x12c>
 8004872:	3501      	adds	r5, #1
 8004874:	68e3      	ldr	r3, [r4, #12]
 8004876:	9a03      	ldr	r2, [sp, #12]
 8004878:	1a9b      	subs	r3, r3, r2
 800487a:	42ab      	cmp	r3, r5
 800487c:	dcf2      	bgt.n	8004864 <_printf_i+0x1e8>
 800487e:	e7eb      	b.n	8004858 <_printf_i+0x1dc>
 8004880:	2500      	movs	r5, #0
 8004882:	f104 0919 	add.w	r9, r4, #25
 8004886:	e7f5      	b.n	8004874 <_printf_i+0x1f8>
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1ac      	bne.n	80047e6 <_printf_i+0x16a>
 800488c:	7803      	ldrb	r3, [r0, #0]
 800488e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004892:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004896:	e76c      	b.n	8004772 <_printf_i+0xf6>
 8004898:	08004c24 	.word	0x08004c24
 800489c:	08004c35 	.word	0x08004c35

080048a0 <memcpy>:
 80048a0:	b510      	push	{r4, lr}
 80048a2:	1e43      	subs	r3, r0, #1
 80048a4:	440a      	add	r2, r1
 80048a6:	4291      	cmp	r1, r2
 80048a8:	d100      	bne.n	80048ac <memcpy+0xc>
 80048aa:	bd10      	pop	{r4, pc}
 80048ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048b4:	e7f7      	b.n	80048a6 <memcpy+0x6>

080048b6 <memmove>:
 80048b6:	4288      	cmp	r0, r1
 80048b8:	b510      	push	{r4, lr}
 80048ba:	eb01 0302 	add.w	r3, r1, r2
 80048be:	d807      	bhi.n	80048d0 <memmove+0x1a>
 80048c0:	1e42      	subs	r2, r0, #1
 80048c2:	4299      	cmp	r1, r3
 80048c4:	d00a      	beq.n	80048dc <memmove+0x26>
 80048c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048ca:	f802 4f01 	strb.w	r4, [r2, #1]!
 80048ce:	e7f8      	b.n	80048c2 <memmove+0xc>
 80048d0:	4283      	cmp	r3, r0
 80048d2:	d9f5      	bls.n	80048c0 <memmove+0xa>
 80048d4:	1881      	adds	r1, r0, r2
 80048d6:	1ad2      	subs	r2, r2, r3
 80048d8:	42d3      	cmn	r3, r2
 80048da:	d100      	bne.n	80048de <memmove+0x28>
 80048dc:	bd10      	pop	{r4, pc}
 80048de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80048e2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80048e6:	e7f7      	b.n	80048d8 <memmove+0x22>

080048e8 <_free_r>:
 80048e8:	b538      	push	{r3, r4, r5, lr}
 80048ea:	4605      	mov	r5, r0
 80048ec:	2900      	cmp	r1, #0
 80048ee:	d045      	beq.n	800497c <_free_r+0x94>
 80048f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048f4:	1f0c      	subs	r4, r1, #4
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	bfb8      	it	lt
 80048fa:	18e4      	addlt	r4, r4, r3
 80048fc:	f000 f8d2 	bl	8004aa4 <__malloc_lock>
 8004900:	4a1f      	ldr	r2, [pc, #124]	; (8004980 <_free_r+0x98>)
 8004902:	6813      	ldr	r3, [r2, #0]
 8004904:	4610      	mov	r0, r2
 8004906:	b933      	cbnz	r3, 8004916 <_free_r+0x2e>
 8004908:	6063      	str	r3, [r4, #4]
 800490a:	6014      	str	r4, [r2, #0]
 800490c:	4628      	mov	r0, r5
 800490e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004912:	f000 b8c8 	b.w	8004aa6 <__malloc_unlock>
 8004916:	42a3      	cmp	r3, r4
 8004918:	d90c      	bls.n	8004934 <_free_r+0x4c>
 800491a:	6821      	ldr	r1, [r4, #0]
 800491c:	1862      	adds	r2, r4, r1
 800491e:	4293      	cmp	r3, r2
 8004920:	bf04      	itt	eq
 8004922:	681a      	ldreq	r2, [r3, #0]
 8004924:	685b      	ldreq	r3, [r3, #4]
 8004926:	6063      	str	r3, [r4, #4]
 8004928:	bf04      	itt	eq
 800492a:	1852      	addeq	r2, r2, r1
 800492c:	6022      	streq	r2, [r4, #0]
 800492e:	6004      	str	r4, [r0, #0]
 8004930:	e7ec      	b.n	800490c <_free_r+0x24>
 8004932:	4613      	mov	r3, r2
 8004934:	685a      	ldr	r2, [r3, #4]
 8004936:	b10a      	cbz	r2, 800493c <_free_r+0x54>
 8004938:	42a2      	cmp	r2, r4
 800493a:	d9fa      	bls.n	8004932 <_free_r+0x4a>
 800493c:	6819      	ldr	r1, [r3, #0]
 800493e:	1858      	adds	r0, r3, r1
 8004940:	42a0      	cmp	r0, r4
 8004942:	d10b      	bne.n	800495c <_free_r+0x74>
 8004944:	6820      	ldr	r0, [r4, #0]
 8004946:	4401      	add	r1, r0
 8004948:	1858      	adds	r0, r3, r1
 800494a:	4282      	cmp	r2, r0
 800494c:	6019      	str	r1, [r3, #0]
 800494e:	d1dd      	bne.n	800490c <_free_r+0x24>
 8004950:	6810      	ldr	r0, [r2, #0]
 8004952:	6852      	ldr	r2, [r2, #4]
 8004954:	605a      	str	r2, [r3, #4]
 8004956:	4401      	add	r1, r0
 8004958:	6019      	str	r1, [r3, #0]
 800495a:	e7d7      	b.n	800490c <_free_r+0x24>
 800495c:	d902      	bls.n	8004964 <_free_r+0x7c>
 800495e:	230c      	movs	r3, #12
 8004960:	602b      	str	r3, [r5, #0]
 8004962:	e7d3      	b.n	800490c <_free_r+0x24>
 8004964:	6820      	ldr	r0, [r4, #0]
 8004966:	1821      	adds	r1, r4, r0
 8004968:	428a      	cmp	r2, r1
 800496a:	bf04      	itt	eq
 800496c:	6811      	ldreq	r1, [r2, #0]
 800496e:	6852      	ldreq	r2, [r2, #4]
 8004970:	6062      	str	r2, [r4, #4]
 8004972:	bf04      	itt	eq
 8004974:	1809      	addeq	r1, r1, r0
 8004976:	6021      	streq	r1, [r4, #0]
 8004978:	605c      	str	r4, [r3, #4]
 800497a:	e7c7      	b.n	800490c <_free_r+0x24>
 800497c:	bd38      	pop	{r3, r4, r5, pc}
 800497e:	bf00      	nop
 8004980:	2000021c 	.word	0x2000021c

08004984 <_malloc_r>:
 8004984:	b570      	push	{r4, r5, r6, lr}
 8004986:	1ccd      	adds	r5, r1, #3
 8004988:	f025 0503 	bic.w	r5, r5, #3
 800498c:	3508      	adds	r5, #8
 800498e:	2d0c      	cmp	r5, #12
 8004990:	bf38      	it	cc
 8004992:	250c      	movcc	r5, #12
 8004994:	2d00      	cmp	r5, #0
 8004996:	4606      	mov	r6, r0
 8004998:	db01      	blt.n	800499e <_malloc_r+0x1a>
 800499a:	42a9      	cmp	r1, r5
 800499c:	d903      	bls.n	80049a6 <_malloc_r+0x22>
 800499e:	230c      	movs	r3, #12
 80049a0:	6033      	str	r3, [r6, #0]
 80049a2:	2000      	movs	r0, #0
 80049a4:	bd70      	pop	{r4, r5, r6, pc}
 80049a6:	f000 f87d 	bl	8004aa4 <__malloc_lock>
 80049aa:	4a21      	ldr	r2, [pc, #132]	; (8004a30 <_malloc_r+0xac>)
 80049ac:	6814      	ldr	r4, [r2, #0]
 80049ae:	4621      	mov	r1, r4
 80049b0:	b991      	cbnz	r1, 80049d8 <_malloc_r+0x54>
 80049b2:	4c20      	ldr	r4, [pc, #128]	; (8004a34 <_malloc_r+0xb0>)
 80049b4:	6823      	ldr	r3, [r4, #0]
 80049b6:	b91b      	cbnz	r3, 80049c0 <_malloc_r+0x3c>
 80049b8:	4630      	mov	r0, r6
 80049ba:	f000 f863 	bl	8004a84 <_sbrk_r>
 80049be:	6020      	str	r0, [r4, #0]
 80049c0:	4629      	mov	r1, r5
 80049c2:	4630      	mov	r0, r6
 80049c4:	f000 f85e 	bl	8004a84 <_sbrk_r>
 80049c8:	1c43      	adds	r3, r0, #1
 80049ca:	d124      	bne.n	8004a16 <_malloc_r+0x92>
 80049cc:	230c      	movs	r3, #12
 80049ce:	6033      	str	r3, [r6, #0]
 80049d0:	4630      	mov	r0, r6
 80049d2:	f000 f868 	bl	8004aa6 <__malloc_unlock>
 80049d6:	e7e4      	b.n	80049a2 <_malloc_r+0x1e>
 80049d8:	680b      	ldr	r3, [r1, #0]
 80049da:	1b5b      	subs	r3, r3, r5
 80049dc:	d418      	bmi.n	8004a10 <_malloc_r+0x8c>
 80049de:	2b0b      	cmp	r3, #11
 80049e0:	d90f      	bls.n	8004a02 <_malloc_r+0x7e>
 80049e2:	600b      	str	r3, [r1, #0]
 80049e4:	50cd      	str	r5, [r1, r3]
 80049e6:	18cc      	adds	r4, r1, r3
 80049e8:	4630      	mov	r0, r6
 80049ea:	f000 f85c 	bl	8004aa6 <__malloc_unlock>
 80049ee:	f104 000b 	add.w	r0, r4, #11
 80049f2:	1d23      	adds	r3, r4, #4
 80049f4:	f020 0007 	bic.w	r0, r0, #7
 80049f8:	1ac3      	subs	r3, r0, r3
 80049fa:	d0d3      	beq.n	80049a4 <_malloc_r+0x20>
 80049fc:	425a      	negs	r2, r3
 80049fe:	50e2      	str	r2, [r4, r3]
 8004a00:	e7d0      	b.n	80049a4 <_malloc_r+0x20>
 8004a02:	428c      	cmp	r4, r1
 8004a04:	684b      	ldr	r3, [r1, #4]
 8004a06:	bf16      	itet	ne
 8004a08:	6063      	strne	r3, [r4, #4]
 8004a0a:	6013      	streq	r3, [r2, #0]
 8004a0c:	460c      	movne	r4, r1
 8004a0e:	e7eb      	b.n	80049e8 <_malloc_r+0x64>
 8004a10:	460c      	mov	r4, r1
 8004a12:	6849      	ldr	r1, [r1, #4]
 8004a14:	e7cc      	b.n	80049b0 <_malloc_r+0x2c>
 8004a16:	1cc4      	adds	r4, r0, #3
 8004a18:	f024 0403 	bic.w	r4, r4, #3
 8004a1c:	42a0      	cmp	r0, r4
 8004a1e:	d005      	beq.n	8004a2c <_malloc_r+0xa8>
 8004a20:	1a21      	subs	r1, r4, r0
 8004a22:	4630      	mov	r0, r6
 8004a24:	f000 f82e 	bl	8004a84 <_sbrk_r>
 8004a28:	3001      	adds	r0, #1
 8004a2a:	d0cf      	beq.n	80049cc <_malloc_r+0x48>
 8004a2c:	6025      	str	r5, [r4, #0]
 8004a2e:	e7db      	b.n	80049e8 <_malloc_r+0x64>
 8004a30:	2000021c 	.word	0x2000021c
 8004a34:	20000220 	.word	0x20000220

08004a38 <_realloc_r>:
 8004a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a3a:	4607      	mov	r7, r0
 8004a3c:	4614      	mov	r4, r2
 8004a3e:	460e      	mov	r6, r1
 8004a40:	b921      	cbnz	r1, 8004a4c <_realloc_r+0x14>
 8004a42:	4611      	mov	r1, r2
 8004a44:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004a48:	f7ff bf9c 	b.w	8004984 <_malloc_r>
 8004a4c:	b922      	cbnz	r2, 8004a58 <_realloc_r+0x20>
 8004a4e:	f7ff ff4b 	bl	80048e8 <_free_r>
 8004a52:	4625      	mov	r5, r4
 8004a54:	4628      	mov	r0, r5
 8004a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a58:	f000 f826 	bl	8004aa8 <_malloc_usable_size_r>
 8004a5c:	42a0      	cmp	r0, r4
 8004a5e:	d20f      	bcs.n	8004a80 <_realloc_r+0x48>
 8004a60:	4621      	mov	r1, r4
 8004a62:	4638      	mov	r0, r7
 8004a64:	f7ff ff8e 	bl	8004984 <_malloc_r>
 8004a68:	4605      	mov	r5, r0
 8004a6a:	2800      	cmp	r0, #0
 8004a6c:	d0f2      	beq.n	8004a54 <_realloc_r+0x1c>
 8004a6e:	4631      	mov	r1, r6
 8004a70:	4622      	mov	r2, r4
 8004a72:	f7ff ff15 	bl	80048a0 <memcpy>
 8004a76:	4631      	mov	r1, r6
 8004a78:	4638      	mov	r0, r7
 8004a7a:	f7ff ff35 	bl	80048e8 <_free_r>
 8004a7e:	e7e9      	b.n	8004a54 <_realloc_r+0x1c>
 8004a80:	4635      	mov	r5, r6
 8004a82:	e7e7      	b.n	8004a54 <_realloc_r+0x1c>

08004a84 <_sbrk_r>:
 8004a84:	b538      	push	{r3, r4, r5, lr}
 8004a86:	4c06      	ldr	r4, [pc, #24]	; (8004aa0 <_sbrk_r+0x1c>)
 8004a88:	2300      	movs	r3, #0
 8004a8a:	4605      	mov	r5, r0
 8004a8c:	4608      	mov	r0, r1
 8004a8e:	6023      	str	r3, [r4, #0]
 8004a90:	f7fc fc9e 	bl	80013d0 <_sbrk>
 8004a94:	1c43      	adds	r3, r0, #1
 8004a96:	d102      	bne.n	8004a9e <_sbrk_r+0x1a>
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	b103      	cbz	r3, 8004a9e <_sbrk_r+0x1a>
 8004a9c:	602b      	str	r3, [r5, #0]
 8004a9e:	bd38      	pop	{r3, r4, r5, pc}
 8004aa0:	200002d8 	.word	0x200002d8

08004aa4 <__malloc_lock>:
 8004aa4:	4770      	bx	lr

08004aa6 <__malloc_unlock>:
 8004aa6:	4770      	bx	lr

08004aa8 <_malloc_usable_size_r>:
 8004aa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aac:	1f18      	subs	r0, r3, #4
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	bfbc      	itt	lt
 8004ab2:	580b      	ldrlt	r3, [r1, r0]
 8004ab4:	18c0      	addlt	r0, r0, r3
 8004ab6:	4770      	bx	lr

08004ab8 <_init>:
 8004ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aba:	bf00      	nop
 8004abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004abe:	bc08      	pop	{r3}
 8004ac0:	469e      	mov	lr, r3
 8004ac2:	4770      	bx	lr

08004ac4 <_fini>:
 8004ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac6:	bf00      	nop
 8004ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aca:	bc08      	pop	{r3}
 8004acc:	469e      	mov	lr, r3
 8004ace:	4770      	bx	lr
