--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml digital_PLL.twx digital_PLL.ncd -o digital_PLL.twr
digital_PLL.pcf

Design file:              digital_PLL.ncd
Physical constraint file: digital_PLL.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ref_clk_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pps_i       |    2.956(R)|    0.880(R)|ref_clk_i_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_i to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
cv_word_o<0>  |    6.884(R)|clk_i_BUFGP       |   0.000|
cv_word_o<1>  |    6.870(R)|clk_i_BUFGP       |   0.000|
cv_word_o<2>  |    6.930(R)|clk_i_BUFGP       |   0.000|
cv_word_o<3>  |    6.862(R)|clk_i_BUFGP       |   0.000|
cv_word_o<4>  |    7.270(R)|clk_i_BUFGP       |   0.000|
cv_word_o<5>  |    7.197(R)|clk_i_BUFGP       |   0.000|
cv_word_o<6>  |    6.919(R)|clk_i_BUFGP       |   0.000|
cv_word_o<7>  |    6.957(R)|clk_i_BUFGP       |   0.000|
cv_word_o<8>  |    6.742(R)|clk_i_BUFGP       |   0.000|
cv_word_o<9>  |    6.895(R)|clk_i_BUFGP       |   0.000|
cv_word_o<10> |    6.507(R)|clk_i_BUFGP       |   0.000|
cv_word_o<11> |    6.937(R)|clk_i_BUFGP       |   0.000|
cv_word_o<12> |    6.475(R)|clk_i_BUFGP       |   0.000|
cv_word_o<13> |    7.406(R)|clk_i_BUFGP       |   0.000|
cv_word_o<14> |    7.230(R)|clk_i_BUFGP       |   0.000|
cv_word_o<15> |    7.191(R)|clk_i_BUFGP       |   0.000|
int_clk_o     |    6.934(R)|clk_i_BUFGP       |   0.000|
pps_148_tick_o|    6.691(R)|clk_i_BUFGP       |   0.000|
update_dac_o  |    6.950(R)|clk_i_BUFGP       |   0.000|
--------------+------------+------------------+--------+

Clock ref_clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ref_clk_o   |    7.206(R)|ref_clk_i_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    4.016|         |         |         |
ref_clk_i      |    2.842|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ref_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ref_clk_i      |    5.150|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 31 13:04:46 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 98 MB



