<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637134042916662500%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201903019%26RESULT%3d1%26SIGN%3d1%252fUCtiSxfcqXtF52aQCfzRHuXXs%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201903019&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201903019&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201903019&amp;v=MjU4NTJGeXpoVTczSU1qWFNaTEc0SDlqTXJJOUViWVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnU=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#19" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#22" data-title="2 &lt;b&gt;嵌入式&lt;/b&gt;GPU&lt;b&gt;结构&lt;/b&gt; ">2 <b>嵌入式</b>GPU<b>结构</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#26" data-title="3 tile&lt;b&gt;缓存布局&lt;/b&gt; ">3 tile<b>缓存布局</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#27" data-title="3.1 &lt;b&gt;线性布局&lt;/b&gt;">3.1 <b>线性布局</b></a></li>
                                                <li><a href="#30" data-title="3.2 Z&lt;b&gt;型布局&lt;/b&gt;">3.2 Z<b>型布局</b></a></li>
                                                <li><a href="#33" data-title="3.3 &lt;b&gt;多级&lt;/b&gt;U&lt;b&gt;型布局&lt;/b&gt;">3.3 <b>多级</b>U<b>型布局</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#37" data-title="4 tile&lt;b&gt;地址计算&lt;/b&gt; ">4 tile<b>地址计算</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#40" data-title="4.1 &lt;b&gt;线性顺序布局&lt;/b&gt;tile&lt;b&gt;地址计算&lt;/b&gt;">4.1 <b>线性顺序布局</b>tile<b>地址计算</b></a></li>
                                                <li><a href="#61" data-title="4.2 U&lt;b&gt;型顺序布局&lt;/b&gt;tile&lt;b&gt;地址计算&lt;/b&gt;">4.2 U<b>型顺序布局</b>tile<b>地址计算</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#74" data-title="5 &lt;b&gt;地址计算电路设计&lt;/b&gt; ">5 <b>地址计算电路设计</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#76" data-title="5.1 tile&lt;b&gt;起始地址电路设计&lt;/b&gt;">5.1 tile<b>起始地址电路设计</b></a></li>
                                                <li><a href="#83" data-title="5.2 &lt;b&gt;像素地址迭代电路设计&lt;/b&gt;">5.2 <b>像素地址迭代电路设计</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#88" data-title="6 &lt;b&gt;算法验证&lt;/b&gt; ">6 <b>算法验证</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#92" data-title="7 &lt;b&gt;结束语&lt;/b&gt; ">7 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#24" data-title="&lt;b&gt;图&lt;/b&gt;1 &lt;b&gt;嵌入式&lt;/b&gt;GPU&lt;b&gt;结构框图&lt;/b&gt;"><b>图</b>1 <b>嵌入式</b>GPU<b>结构框图</b></a></li>
                                                <li><a href="#29" data-title="&lt;b&gt;图&lt;/b&gt;2 &lt;b&gt;线性布局示意图&lt;/b&gt;"><b>图</b>2 <b>线性布局示意图</b></a></li>
                                                <li><a href="#32" data-title="&lt;b&gt;图&lt;/b&gt;3 Z&lt;b&gt;型布局示意图&lt;/b&gt;"><b>图</b>3 Z<b>型布局示意图</b></a></li>
                                                <li><a href="#35" data-title="&lt;b&gt;图&lt;/b&gt;4 tile&lt;b&gt;尺寸&lt;/b&gt;8&#215;8&lt;b&gt;的&lt;/b&gt;U&lt;b&gt;型布局示意图&lt;/b&gt;"><b>图</b>4 tile<b>尺寸</b>8×8<b>的</b>U<b>型布局示意图</b></a></li>
                                                <li><a href="#39" data-title="&lt;b&gt;图&lt;/b&gt;5 Tile&lt;b&gt;地址分布示意图&lt;/b&gt;"><b>图</b>5 Tile<b>地址分布示意图</b></a></li>
                                                <li><a href="#43" data-title="&lt;b&gt;图&lt;/b&gt;6 &lt;b&gt;帧缓存中&lt;/b&gt;tile &lt;b&gt;布局示意图&lt;/b&gt;"><b>图</b>6 <b>帧缓存中</b>tile <b>布局示意图</b></a></li>
                                                <li><a href="#55" data-title="&lt;b&gt;图&lt;/b&gt;7 &lt;b&gt;线性布局像素地址计算算法流程图&lt;/b&gt;"><b>图</b>7 <b>线性布局像素地址计算算法流程图</b></a></li>
                                                <li><a href="#64" data-title="&lt;b&gt;图&lt;/b&gt;8 &lt;b&gt;帧缓存&lt;/b&gt;U&lt;b&gt;型布局示意图&lt;/b&gt;"><b>图</b>8 <b>帧缓存</b>U<b>型布局示意图</b></a></li>
                                                <li><a href="#72" data-title="&lt;b&gt;图&lt;/b&gt;9 U&lt;b&gt;型像素地址迭代流程图&lt;/b&gt;"><b>图</b>9 U<b>型像素地址迭代流程图</b></a></li>
                                                <li><a href="#78" data-title="&lt;b&gt;图&lt;/b&gt;10 tile&lt;b&gt;起始地址计算电路&lt;/b&gt;"><b>图</b>10 tile<b>起始地址计算电路</b></a></li>
                                                <li><a href="#85" data-title="&lt;b&gt;图&lt;/b&gt;11 &lt;b&gt;像素地址迭代电路结构图&lt;/b&gt;"><b>图</b>11 <b>像素地址迭代电路结构图</b></a></li>
                                                <li><a href="#91" data-title="&lt;b&gt;图&lt;/b&gt;12 &lt;b&gt;三种存储布局&lt;/b&gt;cache&lt;b&gt;命中率测试&lt;/b&gt;"><b>图</b>12 <b>三种存储布局</b>cache<b>命中率测试</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" title=" 焦继业. 低功耗高性能移动图形顶点处理器设计关键技术研究[D]. 西安:西安电子科技大学, 2013." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CDFD&amp;filename=1013296942.nh&amp;v=MDE3ODVMT2VaZVZ1Rnl6aFU3M0lWRjI2SGJHeEdOaklyWkViUElRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[1]</b>
                                         焦继业. 低功耗高性能移动图形顶点处理器设计关键技术研究[D]. 西安:西安电子科技大学, 2013.
                                    </a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" 朱玥. Tile-Based图形处理方法及高质量图形算法设计[D]. 合肥:中国科学技术大学, 2012." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CDFD&amp;filename=1012503688.nh&amp;v=MTY4NzlLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeXpoVTczSVZGMjZITGE0SGRmRXA1RWJQSVE=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[2]</b>
                                         朱玥. Tile-Based图形处理方法及高质量图形算法设计[D]. 合肥:中国科学技术大学, 2012.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" 王佳. Tlie-based嵌入式图形处理器的研究与设计[D]. 济南:山东大学, 2014." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014314028.nh&amp;v=MTI3OTBIT3A1RWJQSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeXpoVTczSVZGMjZHckM1R3Q=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[3]</b>
                                         王佳. Tlie-based嵌入式图形处理器的研究与设计[D]. 济南:山东大学, 2014.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" 陈刚, 关楠, 吕鸣松, 等.实时多核嵌入式系统研究综述[J].软件学报, 2018, 29 (7) :1-26." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=RJXB201807020&amp;v=MTMzMzZaSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeXpoVTczSU55ZlRiTEc0SDluTXFJOUg=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[4]</b>
                                         陈刚, 关楠, 吕鸣松, 等.实时多核嵌入式系统研究综述[J].软件学报, 2018, 29 (7) :1-26.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" 常轶松. 面积带宽优化的嵌入式GPU可编程着色器体系结构研究[D]. 天津:天津大学, 2013." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CDFD&amp;filename=1014036383.nh&amp;v=MjI1OTMzenFxQnRHRnJDVVJMT2VaZVZ1Rnl6aFU3M0lWRjI2R3JPN0dOTEVySkViUElRS0RIODR2UjRUNmo1NE8=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[5]</b>
                                         常轶松. 面积带宽优化的嵌入式GPU可编程着色器体系结构研究[D]. 天津:天津大学, 2013.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" title=" BETHEL E W, CAMP D, DONOFRIO D, et al. Improving performance of structured-memory, data-intensive applications on multi-core platforms via a space-filling curve memory layout[C]// IEEE International Parallel and Distributed Processing Symposium Workshop. IEEE Computer Society. Salvador, Brazil, 2015:565-574." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Improving performance of structured-memory, data-intensive applications on multi-core platforms via a space-filling curve memory layout">
                                        <b>[6]</b>
                                         BETHEL E W, CAMP D, DONOFRIO D, et al. Improving performance of structured-memory, data-intensive applications on multi-core platforms via a space-filling curve memory layout[C]// IEEE International Parallel and Distributed Processing Symposium Workshop. IEEE Computer Society. Salvador, Brazil, 2015:565-574.
                                    </a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" >
                                        <b>[7]</b>
                                     LI N, FANG Y J. Memory layout method for image processing embedded system[C]// ICEMI′2005国际电子测量与仪器学术会议. 中国, 北京, 2005.</a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" WANG B K, FUKAZAWA Y, KONDO T, et al. A cache memory with unit tile and line accessibility[C]// IEEE/ACIS, International Conference on Computer and Information Science. Nagoya, Japan IEEE, 2016:1-6." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A cache memory with unit tile and line accessibility">
                                        <b>[8]</b>
                                         WANG B K, FUKAZAWA Y, KONDO T, et al. A cache memory with unit tile and line accessibility[C]// IEEE/ACIS, International Conference on Computer and Information Science. Nagoya, Japan IEEE, 2016:1-6.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(03),91-95             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>嵌入式GPU中U型存储布局tile缓存的设计与实现</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%83%9D%E6%AD%A6&amp;code=41290820&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">郝武</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%9D%9C%E6%85%A7%E6%95%8F&amp;code=33066996&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">杜慧敏</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E4%B8%BD%E6%9E%9C&amp;code=39112685&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张丽果</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%BB%84%E4%B8%96%E8%BF%9C&amp;code=41290821&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">黄世远</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E8%A5%BF%E5%AE%89%E9%82%AE%E7%94%B5%E5%A4%A7%E5%AD%A6%E7%94%B5%E5%AD%90%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=1698419&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">西安邮电大学电子工程学院</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>针对嵌入式GPU tile缓存在线性布局和Z型布局写回时由于地址跨度大而导致cache频繁冲突缺失的问题, 设计了一种支持多级U型存储布局的tile缓存, 使像素数据写回的地址连续, 减少cache的冲突缺失, 提高cache命中率.实验结果表明, 当配置不同尺寸的tile缓存时, U型布局相对于线性布局cache命中率提高4%～13%, 相对于Z型布局cache命中率提高1%～9%.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%B5%8C%E5%85%A5%E5%BC%8FGPU&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">嵌入式GPU;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=tile%E7%BC%93%E5%AD%98&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">tile缓存;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=U%E5%9E%8B%E5%B8%83%E5%B1%80&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">U型布局;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    郝武, 男, (1992-) , 硕士.研究方向为计算机体系结构.E-mail:476666755@qq.com.;
                                </span>
                                <span>
                                    杜慧敏, 女, (1966-) , 博士.研究方向为集成电路设计、计算机体系结构.;
                                </span>
                                <span>
                                    张丽果, 女, (1979-) , 博士.研究方向为集成电路设计.;
                                </span>
                                <span>
                                    黄世远, 男, (1992-) , 硕士.研究方向为计算机体系结构.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-07-04</p>

                    <p>

                            <b>基金：</b>
                                                        <span>陕西省重点研发计划 (2017ZDXM-GY-005);</span>
                                <span>西安邮电大学创新基金 (102-602080009);</span>
                    </p>
            </div>
                    <h1><b>Design and implementation of embedded GPU tile buffer with U-Order layout</b></h1>
                    <h2>
                    <span>HAO Wu</span>
                    <span>DU Hui-min</span>
                    <span>ZHANG Li-guo</span>
                    <span>HUANG Shi-yuan</span>
            </h2>
                    <h2>
                    <span>School of Electornic Engineering, Xi'an University of Posts and Telecommunications</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>Aiming at solving the problem that cache frequent conflict misses in linear layout and Z-layout write back of embedded GPU tile buffer caused by the large address spans, a tile buffer supporting multi-level U-layout is designd, which makes the address continuous when the pixel data is written back, reduces the cache conflict misses and improves the cache hit rate. The experimental results show that when configuring tile buffers of different sizes, the U-layout improves the hit rate by 4%～13% compared to the linear layout cache, and increases the hit rate by 1%～9% compared to the Z-layout.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=embedded%20GPU&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">embedded GPU;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=tile%20buffer&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">tile buffer;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=U-order%20layout&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">U-order layout;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-07-04</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="19" name="19" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="20">随着半导体技术和计算机技术的发展, 嵌入式GPU已经成为高性能移动设备中不可缺少的一部分<citation id="94" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>, 以满足用户对3D游戏和高分辨率的需求.嵌入式GPU大部分采用tile-based架构<citation id="95" type="reference"><link href="5" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>, 将屏幕分为多个tile, GPU每次处理一个tile的数据<citation id="96" type="reference"><link href="7" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>, 以降低功耗, 提高性能.</p>
                </div>
                <div class="p1">
                    <p id="21">为了提高数据处理速度, 嵌入式GPU中采用多核技术<citation id="97" type="reference"><link href="9" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>与SIMD扩展技术<citation id="98" type="reference"><link href="11" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>提高计算能力, 但是嵌入式GPU中tile缓存的存储布局 (Memory Layout) <citation id="99" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>采用行或列的线性布局或者Z型存储布局, 不能有效的利用tile缓存中数据的二维空间局部性<citation id="100" type="reference"><link href="15" rel="bibliography" /><sup>[<a class="sup">7</a>]</sup></citation>, 在写回数据时, 数据地址之间会有较大的跨度, 因此经常发生cache冲突缺失, 降低cache命中率.</p>
                </div>
                <h3 id="22" name="22" class="anchor-tag">2 <b>嵌入式</b>GPU<b>结构</b></h3>
                <div class="p1">
                    <p id="23">嵌入式GPU由像素处理器、几何处理、cache和内存管理单元组成.其系统结构如图1所示, 几何处理器用于处理顶点数据, 像素处理器主要进行多边形建立, 光栅化, 以及片段着色操作, 产生在显示器上显示的图像.存储管理单元进行地址翻译和内存保护.</p>
                </div>
                <div class="area_img" id="24">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_024.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 嵌入式GPU结构框图" src="Detail/GetImg?filename=images/WXYJ201903019_024.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 <b>嵌入式</b>GPU<b>结构框图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_024.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="25">Tile单元位于像素处理器处理流程的最后阶段, 用于存储一个tile的像素数据并将数据通过系统总线和cache传输到主存中的帧缓存中.Tile单元中采用多级U型存储布局可以利用图形的二维局部性, 提高cache的命中率.</p>
                </div>
                <h3 id="26" name="26" class="anchor-tag">3 tile<b>缓存布局</b></h3>
                <h4 class="anchor-tag" id="27" name="27">3.1 <b>线性布局</b></h4>
                <div class="p1">
                    <p id="28">线性布局也称为行或列布局.如图2所示, 图中尺寸8×8的tile缓存为行顺序布局, 每个像素的数据以行为顺序进行排列, 网格中数字即为写回顺序.因为这种线性扫描顺序无法利用tile内数据的空间局部性, 导致数据的写回效率较差.以行顺序布局为例, GPU绘制的图形多为按块分布, 则在进行数据写回时列方向的访问可能由于其较大的地址跨度而导致cache频繁的产生冲突缺失.</p>
                </div>
                <div class="area_img" id="29">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_029.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 线性布局示意图" src="Detail/GetImg?filename=images/WXYJ201903019_029.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 <b>线性布局示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_029.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="30" name="30">3.2 Z<b>型布局</b></h4>
                <div class="p1">
                    <p id="31">如图3所示为8×8尺寸的Z型布局tile缓存.每2×2的像素块呈Z字型, 这种布局方式中, 图像每两行内所有像素的地址连续, 但是tile内还是会出现地址的不连续情况<citation id="101" type="reference"><link href="17" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>, 图3中15与16、31与32、47与48之间的地址是不连续的, 故在写回时仍会产生冲突缺失.Tile尺寸越小产生冲突缺失的次数越多.</p>
                </div>
                <div class="area_img" id="32">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_032.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 Z型布局示意图" src="Detail/GetImg?filename=images/WXYJ201903019_032.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 Z<b>型布局示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_032.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="33" name="33">3.3 <b>多级</b>U<b>型布局</b></h4>
                <div class="p1">
                    <p id="34">为了考虑tile缓存内数据的局部性, 并减少冲突缺失, 本文提出多级U型tile布局, 使帧缓存中所有像素地址变成连续的.如图4所示, 以8×8像素尺寸的tile为例, 整个tile第一级为8×8的图块, 在第二级将tile划分为4个尺寸为4×4的图块, 它们以U型排列, 在第三级将第二级的图块划分为4个2×2的子图块, 第四级为一个像素. 在tile尺寸16×16时和4×4时也是按照此方法进行划分, 直到最后一级为一个像素.</p>
                </div>
                <div class="area_img" id="35">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_035.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 tile尺寸8&#215;8的U型布局示意图" src="Detail/GetImg?filename=images/WXYJ201903019_035.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>4 tile<b>尺寸</b>8×8<b>的</b>U<b>型布局示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_035.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="36">采用多级U性布局, 一帧图像内所有像素写回的地址都是连续的.减少了线性布局和Z型布局中列方向上的地址跳跃, 在数据写回时地址连续, 一定程度上减少cache的冲突缺失.用多级U型顺序布局不需要程序员进行额外操作, 只需要编译器支持这种存储布局, 但是这种布局的地址计算需要相应的硬件支持.</p>
                </div>
                <h3 id="37" name="37" class="anchor-tag">4 tile<b>地址计算</b></h3>
                <div class="p1">
                    <p id="38">采用tile-based架构时, GPU每次处理一个tile的数据, 所以每次写回一个tile的数据.Tile的地址分布如图5所示, GPU会依据指令给出帧缓存的起始地址, 首先确定当前处理的tile在帧缓存中的序号, 计算当前tile的起始地址, 然后进行tile内像素地址迭代即可按顺序写回该tile的数据.</p>
                </div>
                <div class="area_img" id="39">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_039.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 Tile地址分布示意图" src="Detail/GetImg?filename=images/WXYJ201903019_039.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>5 Tile<b>地址分布示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_039.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="40" name="40">4.1 <b>线性顺序布局</b>tile<b>地址计算</b></h4>
                <h4 class="anchor-tag" id="41" name="41">4.1.1 线性顺序布局tile起始地址计算</h4>
                <div class="p1">
                    <p id="42">Tile内采用线性顺序布局时, 帧缓存顺序也采用线性顺序布局, 如图6所示, 每个方格代表一个tile, 所有tile按照线性排列.</p>
                </div>
                <div class="area_img" id="43">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_043.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 帧缓存中tile 布局示意图" src="Detail/GetImg?filename=images/WXYJ201903019_043.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>6 <b>帧缓存中</b>tile <b>布局示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_043.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="44">GPU依据指令提供当前tile的位置信息, 如图6所示, 阴影方格为当前tile在整个帧缓存中的位置, 其坐标为 (3, 2) .</p>
                </div>
                <div class="p1">
                    <p id="45">首先计算对应的行初始地址, 以图4为例就是求出第0行与第1行总的数据长度:</p>
                </div>
                <div class="p1">
                    <p id="46">Addr行=tile<i>Y</i>×tilescanlinelength×Rowspertile      (1) </p>
                </div>
                <div class="p1">
                    <p id="48">式中, tile<i>Y</i>为当前tile的<i>Y</i>坐标;tilescanlinelength为帧缓存一行的数据长度;Rowspertile为每个tile的行数.其次计算列初始地址, 以图4为例, 求出16, 17, 18三个tile的总数据长度.</p>
                </div>
                <div class="p1">
                    <p id="49">Addr列=tile<i>X</i>×Pixelsize×Colspertile      (2) </p>
                </div>
                <div class="p1">
                    <p id="51">式中, tile<i>X</i>为当前tile的<i>X</i>坐标;Pixelsize为一个像素的数据长度;Colspertile为每个tile的列数.最后将行地址、列地址与帧缓存起始地址相加得到当前tile的内存地址Resultaddr.</p>
                </div>
                <div class="p1">
                    <p id="52">Resultaddr=startaddr+addr行+addr列      (3) </p>
                </div>
                <h4 class="anchor-tag" id="53" name="53">4.1.2 线性顺序布局tile内像素地址计算</h4>
                <div class="p1">
                    <p id="54">计算出tile初始地址后, 依据tile初始地址可对整个tile的像素地址进行计算.像素地址更新算法如图7所示.</p>
                </div>
                <div class="area_img" id="55">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_055.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 线性布局像素地址计算算法流程图" src="Detail/GetImg?filename=images/WXYJ201903019_055.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>7 <b>线性布局像素地址计算算法流程图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_055.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="56"> (1) 依据行顺序计算每个像素的地址, 依据像素尺寸对地址进行累加.</p>
                </div>
                <div class="p1">
                    <p id="57"> (2) 当计算完tile当前行最后一个像素时, 需要更新行初始地址, 切换到帧缓存中的下一行.</p>
                </div>
                <div class="p1">
                    <p id="58"> (3) 重复 (1) 、 (2) , 直至计算完当前tile的最后一个的像素地址.</p>
                </div>
                <div class="p1">
                    <p id="59"> (4) 切换到下一个tile的初始地址.</p>
                </div>
                <div class="p1">
                    <p id="60">通过这样就可以对整个帧缓存的地址进行迭代计算.针对不同tile尺寸, 所设置的迭代次数不同.</p>
                </div>
                <h4 class="anchor-tag" id="61" name="61">4.2 U<b>型顺序布局</b>tile<b>地址计算</b></h4>
                <h4 class="anchor-tag" id="62" name="62">4.2.1 U型顺序布局tile起始地址计算</h4>
                <div class="p1">
                    <p id="63">采用U型存储布局时, Tile在帧缓存中的布局与像素在tile中的布局相同.如图8所示, 都以U型顺序来进行布局.</p>
                </div>
                <div class="area_img" id="64">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_064.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图8 帧缓存U型布局示意图" src="Detail/GetImg?filename=images/WXYJ201903019_064.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>8 <b>帧缓存</b>U<b>型布局示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_064.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="65">以图8为例, 说明U型存储布局中tile地址的计算:</p>
                </div>
                <div class="p1">
                    <p id="66"> (1) 得到tile的序号Umap , U型布局中所有tile的序号都是固定的, 故以当前tile的坐标tile<i>X</i>, tile<i>Y</i>为索引, 得到tile对应的序号, 如图8中当前tile的序号为9.</p>
                </div>
                <div class="p1">
                    <p id="67"> (2) 计算整个tile的地址跨度, 为像素尺寸pixelsize与tile尺寸tilesize的乘积.Umap与tile地址跨度的乘积与帧缓存初始地址求和即可求出当前tile的初始地址, tile初始地址计算如下:</p>
                </div>
                <div class="p1">
                    <p id="68">resultaddr=startaddr+Umap×pixelsize×Tilesize      (4) </p>
                </div>
                <h4 class="anchor-tag" id="70" name="70">4.2.2 U型顺序布局tile内像素地址计算</h4>
                <div class="p1">
                    <p id="71">U型存储一个tile内像素地址连续排列, 所以一个tile内的地址可连续迭代计算, 计算流程图如图9所示.</p>
                </div>
                <div class="area_img" id="72">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_072.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图9 U型像素地址迭代流程图" src="Detail/GetImg?filename=images/WXYJ201903019_072.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>9 U<b>型像素地址迭代流程图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_072.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="73">当前tile像素地址迭代完成时, 更新tile初始地址, 迭代下一个tile的像素地址, 直至整个帧缓存像素地址迭代完成.</p>
                </div>
                <h3 id="74" name="74" class="anchor-tag">5 <b>地址计算电路设计</b></h3>
                <div class="p1">
                    <p id="75">地址计算电路分为tile起始地址计算模块和像素地址迭代模块, 其中tile起始地址计算模块产生当前tile的初始地址, 像素地址迭代模块产生每个像素对应内存中的地址.</p>
                </div>
                <h4 class="anchor-tag" id="76" name="76">5.1 tile<b>起始地址电路设计</b></h4>
                <div class="p1">
                    <p id="77">本文采用三级流水计算tile起始地址, 为减小电路面, 降低设计复杂度将线性地址计算与U型地址计算电路组组合在一起, 共用计算单元, 并采用对数运算与移位器结合的方式解决地址计算中的部分乘法问题, 电路框图如图10所示.</p>
                </div>
                <div class="area_img" id="78">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_078.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图10 tile起始地址计算电路" src="Detail/GetImg?filename=images/WXYJ201903019_078.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>10 tile<b>起始地址计算电路</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_078.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="79">tile<i>X</i>, tile<i>Y</i>为当前tile在帧缓存中的坐标, SHL1控制第二级流水线中左移器左移位数, offset为被左移的数.SHL2控制第三级流水线中左移器左移位数, 乘法器结果为被左移的数.</p>
                </div>
                <div class="p1">
                    <p id="80"> (1) 第一级流水线:根据存储布局选择进行哪种地址计算并依据数据布局类型选择数据, 若为线性计算, 则选择SHL1为log<sub>2</sub> (像素尺寸+tile列数) , offset为tile<i>X</i>, Factor为0, SHL2为0;若为U型布局, 则选择SH1为log<sub>2</sub> (像素尺寸+tile尺寸) , offset为Umap, Factor为tile行宽.</p>
                </div>
                <div class="p1">
                    <p id="81"> (2) 第二级流水线:若为线性布局, 使用对数及左移器计算列地址, 对offset进行左移, 左移的位数为SHL1, 将列地址与帧缓存起始地址相加得到A, 乘法器输出为tile<i>Y</i>×tile<i>X</i>行宽的结果;若为U型布局, 则左移器中进行的操作即为式3中后半部分乘法的操作.加法器中进行的操作就得到了tile的起始地址.乘法器结果为0.</p>
                </div>
                <div class="p1">
                    <p id="82"> (3) 在第三级流水线中, 若为线性计算, 则左移器中计算行地址B, 然后将行地址与第二级得到的A相加得到tile的起始地址;若为U型布局, 则左移器结果B为0, 加法器结果为tile的起始地址.</p>
                </div>
                <h4 class="anchor-tag" id="83" name="83">5.2 <b>像素地址迭代电路设计</b></h4>
                <div class="p1">
                    <p id="84">为节省电路资源, 本文同样将两种地址迭代算法组合成为一个电路进行设计.电路结构如图11所示, 其中CurrentScanlineAddr为当前行初始地址, TilestartAddr为当前tile初始地址, pixelsize为像素尺寸, Scanlinelength为当前帧每行地址跨度.电路功能依据布局不同执行不同功能.</p>
                </div>
                <div class="area_img" id="85">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_085.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图11 像素地址迭代电路结构图" src="Detail/GetImg?filename=images/WXYJ201903019_085.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>11 <b>像素地址迭代电路结构图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_085.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="86">在线性布局模式下, 当切换tile后, 选择tile初始地址为当前地址, 使用下一行的初始地址更新当前行初始地址, 随后进行tile行内迭代, 当前地址每次加像素尺寸进行更新, 行内迭代完成后, 选择当前行地址为当前地址.</p>
                </div>
                <div class="p1">
                    <p id="87">在U型布局模式下, 当切换tile后, 与线性布局模式相同, 然后进行像素地址迭代, U型布局像素地址迭代次数为tile尺寸, 即一个tile有多少个像素就进行多少次迭代.将整个tile迭代完成后将当前地址更新为下一个tile的初始地址, 当前tile像素地址迭代完成.</p>
                </div>
                <h3 id="88" name="88" class="anchor-tag">6 <b>算法验证</b></h3>
                <div class="p1">
                    <p id="89">本文对三种存储布局下cache的命中率进行测试.配置不同的tile的尺寸大小, 对线性存储布局、Z型存储布局和多级U型存储布局进行像素写回测试, 并记录cache的命中率.</p>
                </div>
                <div class="p1">
                    <p id="90">由图12可以得出, 在不同尺寸的tile下, 使用多级U型存储布局相对于线性布局cache命中率提高4%～13%, 相对于Z型布局cache命中率提高1%～9%.</p>
                </div>
                <div class="area_img" id="91">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201903019_091.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图12 三种存储布局cache命中率测试" src="Detail/GetImg?filename=images/WXYJ201903019_091.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>12 <b>三种存储布局</b>cache<b>命中率测试</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201903019_091.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="92" name="92" class="anchor-tag">7 <b>结束语</b></h3>
                <div class="p1">
                    <p id="93">本文针对tile缓存数据二维局部性提出并实现了多级U型存储布局和寻址电路, 利用tile缓存数据二维局部性, 提高cache的命中率.测试结果表明, 使用U型布局可将cache命中率提高.说明应用多级U型存储布局可以提高数据写回效率.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CDFD&amp;filename=1013296942.nh&amp;v=MTg1NzZxQnRHRnJDVVJMT2VaZVZ1Rnl6aFU3M0lWRjI2SGJHeEdOaklyWkViUElRS0RIODR2UjRUNmo1NE8zenE=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[1]</b> 焦继业. 低功耗高性能移动图形顶点处理器设计关键技术研究[D]. 西安:西安电子科技大学, 2013.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CDFD&amp;filename=1012503688.nh&amp;v=MDMwNTZVNzNJVkYyNkhMYTRIZGZFcDVFYlBJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5emg=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[2]</b> 朱玥. Tile-Based图形处理方法及高质量图形算法设计[D]. 合肥:中国科学技术大学, 2012.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014314028.nh&amp;v=MTc2MjBGckNVUkxPZVplVnVGeXpoVTczSVZGMjZHckM1R3RIT3A1RWJQSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEc=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[3]</b> 王佳. Tlie-based嵌入式图形处理器的研究与设计[D]. 济南:山东大学, 2014.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=RJXB201807020&amp;v=MDQ0MzN5emhVNzNJTnlmVGJMRzRIOW5NcUk5SFpJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUY=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[4]</b> 陈刚, 关楠, 吕鸣松, 等.实时多核嵌入式系统研究综述[J].软件学报, 2018, 29 (7) :1-26.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CDFD&amp;filename=1014036383.nh&amp;v=MDE0ODdlWmVWdUZ5emhVNzNJVkYyNkdyTzdHTkxFckpFYlBJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE8=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[5]</b> 常轶松. 面积带宽优化的嵌入式GPU可编程着色器体系结构研究[D]. 天津:天津大学, 2013.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Improving performance of structured-memory, data-intensive applications on multi-core platforms via a space-filling curve memory layout">

                                <b>[6]</b> BETHEL E W, CAMP D, DONOFRIO D, et al. Improving performance of structured-memory, data-intensive applications on multi-core platforms via a space-filling curve memory layout[C]// IEEE International Parallel and Distributed Processing Symposium Workshop. IEEE Computer Society. Salvador, Brazil, 2015:565-574.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" >
                                    <b>[7]</b>
                                 LI N, FANG Y J. Memory layout method for image processing embedded system[C]// ICEMI′2005国际电子测量与仪器学术会议. 中国, 北京, 2005.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A cache memory with unit tile and line accessibility">

                                <b>[8]</b> WANG B K, FUKAZAWA Y, KONDO T, et al. A cache memory with unit tile and line accessibility[C]// IEEE/ACIS, International Conference on Computer and Information Science. Nagoya, Japan IEEE, 2016:1-6.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201903019" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201903019&amp;v=MjU4NTJGeXpoVTczSU1qWFNaTEc0SDlqTXJJOUViWVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnU=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9ralV1aXF1RUpsdE95VG55NWhBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="1" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
