<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FYsMIPScpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPUTOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPUTOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPUTOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPUTOP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPUTOP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPUTOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPUTOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPUTOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPUTOP_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPUTOP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPUTOP_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPUTOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPUtest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPUtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPUtest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPUtest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IF.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IF.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IF.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IF.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IF_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IF_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IF_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionSplit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_ALL_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PC_ALL_2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lw_int_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lw_int_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pcall.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pcall.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pcall.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pcall.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pcall.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pcall.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pcall.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pcall.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pcall_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pcall_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pcall_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test3_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_if_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_if_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_if_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_intmem_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_pc_all_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_pc_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_pcadd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_pcadd_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testalu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1546168751" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1546168751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546444749" xil_pn:in_ck="-2638958503845754110" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1546444749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPUTOP.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Datamem.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IR.v"/>
      <outfile xil_pn:name="InsMem.v"/>
      <outfile xil_pn:name="InstructionSplit.v"/>
      <outfile xil_pn:name="PC_ALL_2.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="Register_test.v"/>
      <outfile xil_pn:name="TEMPreg.v"/>
      <outfile xil_pn:name="extend.v"/>
      <outfile xil_pn:name="lw_int.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pcAdd.v"/>
      <outfile xil_pn:name="pcall.v"/>
      <outfile xil_pn:name="test1.v"/>
      <outfile xil_pn:name="test_if.v"/>
      <outfile xil_pn:name="test_intmem.v"/>
      <outfile xil_pn:name="test_pc.v"/>
      <outfile xil_pn:name="test_pc_all.v"/>
      <outfile xil_pn:name="test_pcadd.v"/>
      <outfile xil_pn:name="testalu.v"/>
    </transform>
    <transform xil_pn:end_ts="1546444324" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1760231793557735163" xil_pn:start_ts="1546444324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546444324" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5492422715057061553" xil_pn:start_ts="1546444324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546444281" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8103321953777108307" xil_pn:start_ts="1546444281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546444749" xil_pn:in_ck="-2638958503845754110" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1546444749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPUTOP.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Datamem.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IR.v"/>
      <outfile xil_pn:name="InsMem.v"/>
      <outfile xil_pn:name="InstructionSplit.v"/>
      <outfile xil_pn:name="PC_ALL_2.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="Register_test.v"/>
      <outfile xil_pn:name="TEMPreg.v"/>
      <outfile xil_pn:name="extend.v"/>
      <outfile xil_pn:name="lw_int.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pcAdd.v"/>
      <outfile xil_pn:name="pcall.v"/>
      <outfile xil_pn:name="test1.v"/>
      <outfile xil_pn:name="test_if.v"/>
      <outfile xil_pn:name="test_intmem.v"/>
      <outfile xil_pn:name="test_pc.v"/>
      <outfile xil_pn:name="test_pc_all.v"/>
      <outfile xil_pn:name="test_pcadd.v"/>
      <outfile xil_pn:name="testalu.v"/>
    </transform>
    <transform xil_pn:end_ts="1546444752" xil_pn:in_ck="-2638958503845754110" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9086281974911313978" xil_pn:start_ts="1546444749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_if_beh.prj"/>
      <outfile xil_pn:name="test_if_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1546444752" xil_pn:in_ck="-1955919148107693153" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3311953202886343395" xil_pn:start_ts="1546444752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1546167220" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1546167220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546443562" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5345057442807618254" xil_pn:start_ts="1546443562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546443562" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8103321953777108307" xil_pn:start_ts="1546443562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546443562" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1546443562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546443562" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4310694960871017990" xil_pn:start_ts="1546443562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546443562" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1546443562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546443562" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6450770701717463773" xil_pn:start_ts="1546443562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546444126" xil_pn:in_ck="7314926123550944908" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="883403772396500285" xil_pn:start_ts="1546444086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="IF.lso"/>
      <outfile xil_pn:name="IF.ngc"/>
      <outfile xil_pn:name="IF.ngr"/>
      <outfile xil_pn:name="IF.prj"/>
      <outfile xil_pn:name="IF.stx"/>
      <outfile xil_pn:name="IF.syr"/>
      <outfile xil_pn:name="IF.xst"/>
      <outfile xil_pn:name="IF_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
