
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifconfig_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a28 <.init>:
  401a28:	stp	x29, x30, [sp, #-16]!
  401a2c:	mov	x29, sp
  401a30:	bl	401f00 <ferror@plt+0x60>
  401a34:	ldp	x29, x30, [sp], #16
  401a38:	ret

Disassembly of section .plt:

0000000000401a40 <memcpy@plt-0x20>:
  401a40:	stp	x16, x30, [sp, #-16]!
  401a44:	adrp	x16, 422000 <argp_failure@@Base+0x15d44>
  401a48:	ldr	x17, [x16, #4088]
  401a4c:	add	x16, x16, #0xff8
  401a50:	br	x17
  401a54:	nop
  401a58:	nop
  401a5c:	nop

0000000000401a60 <memcpy@plt>:
  401a60:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16]
  401a68:	add	x16, x16, #0x0
  401a6c:	br	x17

0000000000401a70 <memmove@plt>:
  401a70:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #8]
  401a78:	add	x16, x16, #0x8
  401a7c:	br	x17

0000000000401a80 <gai_strerror@plt>:
  401a80:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #16]
  401a88:	add	x16, x16, #0x10
  401a8c:	br	x17

0000000000401a90 <freeaddrinfo@plt>:
  401a90:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #24]
  401a98:	add	x16, x16, #0x18
  401a9c:	br	x17

0000000000401aa0 <fwrite_unlocked@plt>:
  401aa0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #32]
  401aa8:	add	x16, x16, #0x20
  401aac:	br	x17

0000000000401ab0 <strtoul@plt>:
  401ab0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #40]
  401ab8:	add	x16, x16, #0x28
  401abc:	br	x17

0000000000401ac0 <strlen@plt>:
  401ac0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #48]
  401ac8:	add	x16, x16, #0x30
  401acc:	br	x17

0000000000401ad0 <fputs@plt>:
  401ad0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #56]
  401ad8:	add	x16, x16, #0x38
  401adc:	br	x17

0000000000401ae0 <exit@plt>:
  401ae0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #64]
  401ae8:	add	x16, x16, #0x40
  401aec:	br	x17

0000000000401af0 <error@plt>:
  401af0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #72]
  401af8:	add	x16, x16, #0x48
  401afc:	br	x17

0000000000401b00 <flockfile@plt>:
  401b00:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #80]
  401b08:	add	x16, x16, #0x50
  401b0c:	br	x17

0000000000401b10 <getnameinfo@plt>:
  401b10:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #88]
  401b18:	add	x16, x16, #0x58
  401b1c:	br	x17

0000000000401b20 <putc@plt>:
  401b20:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #96]
  401b28:	add	x16, x16, #0x60
  401b2c:	br	x17

0000000000401b30 <fputc@plt>:
  401b30:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #104]
  401b38:	add	x16, x16, #0x68
  401b3c:	br	x17

0000000000401b40 <qsort@plt>:
  401b40:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #112]
  401b48:	add	x16, x16, #0x70
  401b4c:	br	x17

0000000000401b50 <inet_ntoa@plt>:
  401b50:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #120]
  401b58:	add	x16, x16, #0x78
  401b5c:	br	x17

0000000000401b60 <__ctype_tolower_loc@plt>:
  401b60:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #128]
  401b68:	add	x16, x16, #0x80
  401b6c:	br	x17

0000000000401b70 <fileno@plt>:
  401b70:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #136]
  401b78:	add	x16, x16, #0x88
  401b7c:	br	x17

0000000000401b80 <fclose@plt>:
  401b80:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #144]
  401b88:	add	x16, x16, #0x90
  401b8c:	br	x17

0000000000401b90 <fopen@plt>:
  401b90:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #152]
  401b98:	add	x16, x16, #0x98
  401b9c:	br	x17

0000000000401ba0 <malloc@plt>:
  401ba0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #160]
  401ba8:	add	x16, x16, #0xa0
  401bac:	br	x17

0000000000401bb0 <funlockfile@plt>:
  401bb0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #168]
  401bb8:	add	x16, x16, #0xa8
  401bbc:	br	x17

0000000000401bc0 <strncmp@plt>:
  401bc0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #176]
  401bc8:	add	x16, x16, #0xb0
  401bcc:	br	x17

0000000000401bd0 <__libc_start_main@plt>:
  401bd0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #184]
  401bd8:	add	x16, x16, #0xb8
  401bdc:	br	x17

0000000000401be0 <memset@plt>:
  401be0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #192]
  401be8:	add	x16, x16, #0xc0
  401bec:	br	x17

0000000000401bf0 <sleep@plt>:
  401bf0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #200]
  401bf8:	add	x16, x16, #0xc8
  401bfc:	br	x17

0000000000401c00 <strerror_r@plt>:
  401c00:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #208]
  401c08:	add	x16, x16, #0xd0
  401c0c:	br	x17

0000000000401c10 <calloc@plt>:
  401c10:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #216]
  401c18:	add	x16, x16, #0xd8
  401c1c:	br	x17

0000000000401c20 <strcasecmp@plt>:
  401c20:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #224]
  401c28:	add	x16, x16, #0xe0
  401c2c:	br	x17

0000000000401c30 <realloc@plt>:
  401c30:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #232]
  401c38:	add	x16, x16, #0xe8
  401c3c:	br	x17

0000000000401c40 <strdup@plt>:
  401c40:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #240]
  401c48:	add	x16, x16, #0xf0
  401c4c:	br	x17

0000000000401c50 <strerror@plt>:
  401c50:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #248]
  401c58:	add	x16, x16, #0xf8
  401c5c:	br	x17

0000000000401c60 <close@plt>:
  401c60:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #256]
  401c68:	add	x16, x16, #0x100
  401c6c:	br	x17

0000000000401c70 <strrchr@plt>:
  401c70:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #264]
  401c78:	add	x16, x16, #0x108
  401c7c:	br	x17

0000000000401c80 <__gmon_start__@plt>:
  401c80:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #272]
  401c88:	add	x16, x16, #0x110
  401c8c:	br	x17

0000000000401c90 <abort@plt>:
  401c90:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #280]
  401c98:	add	x16, x16, #0x118
  401c9c:	br	x17

0000000000401ca0 <__overflow@plt>:
  401ca0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #288]
  401ca8:	add	x16, x16, #0x120
  401cac:	br	x17

0000000000401cb0 <strcmp@plt>:
  401cb0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #296]
  401cb8:	add	x16, x16, #0x128
  401cbc:	br	x17

0000000000401cc0 <__ctype_b_loc@plt>:
  401cc0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #304]
  401cc8:	add	x16, x16, #0x130
  401ccc:	br	x17

0000000000401cd0 <strtol@plt>:
  401cd0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #312]
  401cd8:	add	x16, x16, #0x138
  401cdc:	br	x17

0000000000401ce0 <fread@plt>:
  401ce0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #320]
  401ce8:	add	x16, x16, #0x140
  401cec:	br	x17

0000000000401cf0 <free@plt>:
  401cf0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #328]
  401cf8:	add	x16, x16, #0x148
  401cfc:	br	x17

0000000000401d00 <strncasecmp@plt>:
  401d00:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #336]
  401d08:	add	x16, x16, #0x150
  401d0c:	br	x17

0000000000401d10 <strndup@plt>:
  401d10:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #344]
  401d18:	add	x16, x16, #0x158
  401d1c:	br	x17

0000000000401d20 <strchr@plt>:
  401d20:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #352]
  401d28:	add	x16, x16, #0x160
  401d2c:	br	x17

0000000000401d30 <fwrite@plt>:
  401d30:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #360]
  401d38:	add	x16, x16, #0x168
  401d3c:	br	x17

0000000000401d40 <socket@plt>:
  401d40:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #368]
  401d48:	add	x16, x16, #0x170
  401d4c:	br	x17

0000000000401d50 <ftello@plt>:
  401d50:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d54:	ldr	x17, [x16, #376]
  401d58:	add	x16, x16, #0x178
  401d5c:	br	x17

0000000000401d60 <strcpy@plt>:
  401d60:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d64:	ldr	x17, [x16, #384]
  401d68:	add	x16, x16, #0x180
  401d6c:	br	x17

0000000000401d70 <getaddrinfo@plt>:
  401d70:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d74:	ldr	x17, [x16, #392]
  401d78:	add	x16, x16, #0x188
  401d7c:	br	x17

0000000000401d80 <memchr@plt>:
  401d80:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d84:	ldr	x17, [x16, #400]
  401d88:	add	x16, x16, #0x190
  401d8c:	br	x17

0000000000401d90 <inet_aton@plt>:
  401d90:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401d94:	ldr	x17, [x16, #408]
  401d98:	add	x16, x16, #0x198
  401d9c:	br	x17

0000000000401da0 <__fxstat@plt>:
  401da0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401da4:	ldr	x17, [x16, #416]
  401da8:	add	x16, x16, #0x1a0
  401dac:	br	x17

0000000000401db0 <if_nametoindex@plt>:
  401db0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401db4:	ldr	x17, [x16, #424]
  401db8:	add	x16, x16, #0x1a8
  401dbc:	br	x17

0000000000401dc0 <strchrnul@plt>:
  401dc0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401dc4:	ldr	x17, [x16, #432]
  401dc8:	add	x16, x16, #0x1b0
  401dcc:	br	x17

0000000000401dd0 <strstr@plt>:
  401dd0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401dd4:	ldr	x17, [x16, #440]
  401dd8:	add	x16, x16, #0x1b8
  401ddc:	br	x17

0000000000401de0 <__isoc99_sscanf@plt>:
  401de0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401de4:	ldr	x17, [x16, #448]
  401de8:	add	x16, x16, #0x1c0
  401dec:	br	x17

0000000000401df0 <vsnprintf@plt>:
  401df0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401df4:	ldr	x17, [x16, #456]
  401df8:	add	x16, x16, #0x1c8
  401dfc:	br	x17

0000000000401e00 <fputs_unlocked@plt>:
  401e00:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e04:	ldr	x17, [x16, #464]
  401e08:	add	x16, x16, #0x1d0
  401e0c:	br	x17

0000000000401e10 <strncpy@plt>:
  401e10:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e14:	ldr	x17, [x16, #472]
  401e18:	add	x16, x16, #0x1d8
  401e1c:	br	x17

0000000000401e20 <vfprintf@plt>:
  401e20:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e24:	ldr	x17, [x16, #480]
  401e28:	add	x16, x16, #0x1e0
  401e2c:	br	x17

0000000000401e30 <printf@plt>:
  401e30:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e34:	ldr	x17, [x16, #488]
  401e38:	add	x16, x16, #0x1e8
  401e3c:	br	x17

0000000000401e40 <__assert_fail@plt>:
  401e40:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e44:	ldr	x17, [x16, #496]
  401e48:	add	x16, x16, #0x1f0
  401e4c:	br	x17

0000000000401e50 <__errno_location@plt>:
  401e50:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e54:	ldr	x17, [x16, #504]
  401e58:	add	x16, x16, #0x1f8
  401e5c:	br	x17

0000000000401e60 <getenv@plt>:
  401e60:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e64:	ldr	x17, [x16, #512]
  401e68:	add	x16, x16, #0x200
  401e6c:	br	x17

0000000000401e70 <__getdelim@plt>:
  401e70:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e74:	ldr	x17, [x16, #520]
  401e78:	add	x16, x16, #0x208
  401e7c:	br	x17

0000000000401e80 <fprintf@plt>:
  401e80:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e84:	ldr	x17, [x16, #528]
  401e88:	add	x16, x16, #0x210
  401e8c:	br	x17

0000000000401e90 <ioctl@plt>:
  401e90:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401e94:	ldr	x17, [x16, #536]
  401e98:	add	x16, x16, #0x218
  401e9c:	br	x17

0000000000401ea0 <ferror@plt>:
  401ea0:	adrp	x16, 423000 <memcpy@GLIBC_2.17>
  401ea4:	ldr	x17, [x16, #544]
  401ea8:	add	x16, x16, #0x220
  401eac:	br	x17

Disassembly of section .text:

0000000000401eb0 <argp_parse@@Base-0x6ddc>:
  401eb0:	mov	x29, #0x0                   	// #0
  401eb4:	mov	x30, #0x0                   	// #0
  401eb8:	mov	x5, x0
  401ebc:	ldr	x1, [sp]
  401ec0:	add	x2, sp, #0x8
  401ec4:	mov	x6, sp
  401ec8:	movz	x0, #0x0, lsl #48
  401ecc:	movk	x0, #0x0, lsl #32
  401ed0:	movk	x0, #0x40, lsl #16
  401ed4:	movk	x0, #0x1fbc
  401ed8:	movz	x3, #0x0, lsl #48
  401edc:	movk	x3, #0x0, lsl #32
  401ee0:	movk	x3, #0x40, lsl #16
  401ee4:	movk	x3, #0xf350
  401ee8:	movz	x4, #0x0, lsl #48
  401eec:	movk	x4, #0x0, lsl #32
  401ef0:	movk	x4, #0x40, lsl #16
  401ef4:	movk	x4, #0xf3d0
  401ef8:	bl	401bd0 <__libc_start_main@plt>
  401efc:	bl	401c90 <abort@plt>
  401f00:	adrp	x0, 422000 <argp_failure@@Base+0x15d44>
  401f04:	ldr	x0, [x0, #4064]
  401f08:	cbz	x0, 401f10 <ferror@plt+0x70>
  401f0c:	b	401c80 <__gmon_start__@plt>
  401f10:	ret
  401f14:	nop
  401f18:	adrp	x0, 424000 <argp_failure@@Base+0x17d44>
  401f1c:	add	x0, x0, #0x460
  401f20:	adrp	x1, 424000 <argp_failure@@Base+0x17d44>
  401f24:	add	x1, x1, #0x460
  401f28:	cmp	x1, x0
  401f2c:	b.eq	401f44 <ferror@plt+0xa4>  // b.none
  401f30:	adrp	x1, 40f000 <argp_failure@@Base+0x2d44>
  401f34:	ldr	x1, [x1, #1008]
  401f38:	cbz	x1, 401f44 <ferror@plt+0xa4>
  401f3c:	mov	x16, x1
  401f40:	br	x16
  401f44:	ret
  401f48:	adrp	x0, 424000 <argp_failure@@Base+0x17d44>
  401f4c:	add	x0, x0, #0x460
  401f50:	adrp	x1, 424000 <argp_failure@@Base+0x17d44>
  401f54:	add	x1, x1, #0x460
  401f58:	sub	x1, x1, x0
  401f5c:	lsr	x2, x1, #63
  401f60:	add	x1, x2, x1, asr #3
  401f64:	cmp	xzr, x1, asr #1
  401f68:	asr	x1, x1, #1
  401f6c:	b.eq	401f84 <ferror@plt+0xe4>  // b.none
  401f70:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  401f74:	ldr	x2, [x2, #1016]
  401f78:	cbz	x2, 401f84 <ferror@plt+0xe4>
  401f7c:	mov	x16, x2
  401f80:	br	x16
  401f84:	ret
  401f88:	stp	x29, x30, [sp, #-32]!
  401f8c:	mov	x29, sp
  401f90:	str	x19, [sp, #16]
  401f94:	adrp	x19, 424000 <argp_failure@@Base+0x17d44>
  401f98:	ldrb	w0, [x19, #1152]
  401f9c:	cbnz	w0, 401fac <ferror@plt+0x10c>
  401fa0:	bl	401f18 <ferror@plt+0x78>
  401fa4:	mov	w0, #0x1                   	// #1
  401fa8:	strb	w0, [x19, #1152]
  401fac:	ldr	x19, [sp, #16]
  401fb0:	ldp	x29, x30, [sp], #32
  401fb4:	ret
  401fb8:	b	401f48 <ferror@plt+0xa8>
  401fbc:	stp	x29, x30, [sp, #-96]!
  401fc0:	stp	x28, x27, [sp, #16]
  401fc4:	stp	x26, x25, [sp, #32]
  401fc8:	stp	x24, x23, [sp, #48]
  401fcc:	stp	x22, x21, [sp, #64]
  401fd0:	stp	x20, x19, [sp, #80]
  401fd4:	ldr	x8, [x1]
  401fd8:	mov	w20, w0
  401fdc:	mov	x29, sp
  401fe0:	mov	x19, x1
  401fe4:	mov	x0, x8
  401fe8:	bl	409d20 <argp_parse@@Base+0x1094>
  401fec:	mov	w0, w20
  401ff0:	mov	x1, x19
  401ff4:	bl	4038e4 <ferror@plt+0x1a44>
  401ff8:	mov	w0, #0x2                   	// #2
  401ffc:	mov	w1, #0x1                   	// #1
  402000:	mov	w2, wzr
  402004:	bl	401d40 <socket@plt>
  402008:	tbnz	w0, #31, 4020f4 <ferror@plt+0x254>
  40200c:	adrp	x23, 424000 <argp_failure@@Base+0x17d44>
  402010:	ldr	w8, [x23, #1432]
  402014:	mov	w19, w0
  402018:	cmp	w8, #0x1
  40201c:	b.lt	4020c8 <ferror@plt+0x228>  // b.tstop
  402020:	adrp	x26, 424000 <argp_failure@@Base+0x17d44>
  402024:	ldr	x21, [x26, #1416]
  402028:	adrp	x22, 40f000 <argp_failure@@Base+0x2d44>
  40202c:	mov	w20, wzr
  402030:	adrp	x24, 424000 <argp_failure@@Base+0x17d44>
  402034:	mov	w27, #0x58                  	// #88
  402038:	add	x22, x22, #0x541
  40203c:	adrp	x25, 424000 <argp_failure@@Base+0x17d44>
  402040:	b	402070 <ferror@plt+0x1d0>
  402044:	mov	w0, w19
  402048:	mov	x1, x21
  40204c:	bl	402d28 <ferror@plt+0xe88>
  402050:	mov	w20, w0
  402054:	cbnz	w0, 4020ac <ferror@plt+0x20c>
  402058:	ldr	x8, [x26, #1416]
  40205c:	ldrsw	x9, [x23, #1432]
  402060:	add	x21, x21, #0x58
  402064:	madd	x8, x9, x27, x8
  402068:	cmp	x21, x8
  40206c:	b.cs	4020ac <ferror@plt+0x20c>  // b.hs, b.nlast
  402070:	ldr	w8, [x24, #1460]
  402074:	cbz	w8, 402044 <ferror@plt+0x1a4>
  402078:	ldr	x0, [x21]
  40207c:	bl	401db0 <if_nametoindex@plt>
  402080:	cbz	w0, 402058 <ferror@plt+0x1b8>
  402084:	add	w28, w20, #0x1
  402088:	cbz	w20, 402098 <ferror@plt+0x1f8>
  40208c:	ldr	x1, [x25, #1136]
  402090:	mov	w0, #0x20                  	// #32
  402094:	bl	401b20 <putc@plt>
  402098:	ldr	x1, [x21]
  40209c:	mov	x0, x22
  4020a0:	bl	401e30 <printf@plt>
  4020a4:	mov	w20, w28
  4020a8:	b	402058 <ferror@plt+0x1b8>
  4020ac:	cbz	w20, 4020cc <ferror@plt+0x22c>
  4020b0:	ldr	w8, [x24, #1460]
  4020b4:	cbz	w8, 4020cc <ferror@plt+0x22c>
  4020b8:	ldr	x1, [x25, #1136]
  4020bc:	mov	w0, #0xa                   	// #10
  4020c0:	bl	401b20 <putc@plt>
  4020c4:	b	4020cc <ferror@plt+0x22c>
  4020c8:	mov	w20, wzr
  4020cc:	mov	w0, w19
  4020d0:	bl	401c60 <close@plt>
  4020d4:	mov	w0, w20
  4020d8:	ldp	x20, x19, [sp, #80]
  4020dc:	ldp	x22, x21, [sp, #64]
  4020e0:	ldp	x24, x23, [sp, #48]
  4020e4:	ldp	x26, x25, [sp, #32]
  4020e8:	ldp	x28, x27, [sp, #16]
  4020ec:	ldp	x29, x30, [sp], #96
  4020f0:	ret
  4020f4:	bl	401e50 <__errno_location@plt>
  4020f8:	ldr	w1, [x0]
  4020fc:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402100:	add	x2, x2, #0x400
  402104:	mov	w0, wzr
  402108:	bl	401af0 <error@plt>
  40210c:	mov	w0, #0x1                   	// #1
  402110:	bl	401ae0 <exit@plt>
  402114:	stp	x29, x30, [sp, #-96]!
  402118:	stp	x20, x19, [sp, #80]
  40211c:	adrp	x19, 423000 <argp_failure@@Base+0x16d44>
  402120:	ldr	x8, [x19, #568]
  402124:	stp	x24, x23, [sp, #48]
  402128:	mov	x20, x0
  40212c:	mov	x24, xzr
  402130:	stp	x28, x27, [sp, #16]
  402134:	stp	x26, x25, [sp, #32]
  402138:	stp	x22, x21, [sp, #64]
  40213c:	mov	x29, sp
  402140:	cbz	x8, 402174 <ferror@plt+0x2d4>
  402144:	adrp	x21, 423000 <argp_failure@@Base+0x16d44>
  402148:	add	x21, x21, #0x248
  40214c:	b	402158 <ferror@plt+0x2b8>
  402150:	ldr	x8, [x21], #16
  402154:	cbz	x8, 402174 <ferror@plt+0x2d4>
  402158:	ldur	w9, [x21, #-4]
  40215c:	cbnz	w9, 402150 <ferror@plt+0x2b0>
  402160:	mov	x0, x8
  402164:	bl	401ac0 <strlen@plt>
  402168:	add	x8, x24, x0
  40216c:	add	x24, x8, #0x1
  402170:	b	402150 <ferror@plt+0x2b0>
  402174:	add	x0, x24, #0xa0
  402178:	bl	40a674 <argp_parse@@Base+0x19e8>
  40217c:	ldr	x8, [x19, #568]
  402180:	mov	x19, x0
  402184:	mov	x21, xzr
  402188:	cbz	x8, 402228 <ferror@plt+0x388>
  40218c:	adrp	x26, 423000 <argp_failure@@Base+0x16d44>
  402190:	adrp	x22, 40f000 <argp_failure@@Base+0x2d44>
  402194:	add	x25, x19, #0xa0
  402198:	add	x26, x26, #0x238
  40219c:	mov	w27, #0x48                  	// #72
  4021a0:	add	x22, x22, #0x490
  4021a4:	b	4021b8 <ferror@plt+0x318>
  4021a8:	strb	wzr, [x25], #1
  4021ac:	mov	x21, x28
  4021b0:	ldr	x8, [x26, #16]!
  4021b4:	cbz	x8, 402228 <ferror@plt+0x388>
  4021b8:	ldr	w8, [x26, #12]
  4021bc:	cbnz	w8, 4021b0 <ferror@plt+0x310>
  4021c0:	ldrb	w8, [x26, #8]
  4021c4:	tst	w8, w27
  4021c8:	b.ne	4021b0 <ferror@plt+0x310>  // b.any
  4021cc:	ldr	x23, [x26]
  4021d0:	mov	w2, #0x2                   	// #2
  4021d4:	mov	x1, x22
  4021d8:	add	x28, x21, #0x1
  4021dc:	mov	x0, x23
  4021e0:	str	x25, [x19, x21, lsl #3]
  4021e4:	bl	401bc0 <strncmp@plt>
  4021e8:	cmp	w0, #0x0
  4021ec:	cset	w8, eq  // eq = none
  4021f0:	lsl	x8, x8, #1
  4021f4:	ldrb	w21, [x23, x8]
  4021f8:	add	x8, x23, #0x2
  4021fc:	csel	x23, x8, x23, eq  // eq = none
  402200:	cbz	w21, 4021a8 <ferror@plt+0x308>
  402204:	bl	401b60 <__ctype_tolower_loc@plt>
  402208:	add	x8, x23, #0x1
  40220c:	ldr	x9, [x0]
  402210:	and	x10, x21, #0xff
  402214:	ldr	w9, [x9, x10, lsl #2]
  402218:	strb	w9, [x25], #1
  40221c:	ldrb	w21, [x8], #1
  402220:	cbnz	w21, 40220c <ferror@plt+0x36c>
  402224:	b	4021a8 <ferror@plt+0x308>
  402228:	adrp	x3, 402000 <ferror@plt+0x160>
  40222c:	add	x3, x3, #0x34c
  402230:	mov	w2, #0x8                   	// #8
  402234:	mov	x0, x19
  402238:	mov	x1, x21
  40223c:	bl	401b40 <qsort@plt>
  402240:	add	x22, x24, x21, lsl #1
  402244:	cbz	x20, 40227c <ferror@plt+0x3dc>
  402248:	mov	x0, x20
  40224c:	bl	401ac0 <strlen@plt>
  402250:	add	x8, x22, x0
  402254:	add	x0, x8, #0x24
  402258:	bl	40a674 <argp_parse@@Base+0x19e8>
  40225c:	mov	x1, x20
  402260:	mov	x22, x0
  402264:	bl	401d60 <strcpy@plt>
  402268:	mov	x0, x20
  40226c:	bl	401ac0 <strlen@plt>
  402270:	add	x20, x22, x0
  402274:	cbnz	x21, 402290 <ferror@plt+0x3f0>
  402278:	b	402304 <ferror@plt+0x464>
  40227c:	add	x0, x22, #0x24
  402280:	bl	40a674 <argp_parse@@Base+0x19e8>
  402284:	mov	x22, x0
  402288:	mov	x20, x0
  40228c:	cbz	x21, 402304 <ferror@plt+0x464>
  402290:	mov	x25, xzr
  402294:	mov	w26, #0x202c                	// #8236
  402298:	b	4022a8 <ferror@plt+0x408>
  40229c:	add	x25, x25, #0x1
  4022a0:	cmp	x25, x21
  4022a4:	b.eq	402304 <ferror@plt+0x464>  // b.none
  4022a8:	cbz	x25, 4022d4 <ferror@plt+0x434>
  4022ac:	add	x8, x19, x25, lsl #3
  4022b0:	ldp	x24, x23, [x8, #-8]
  4022b4:	mov	x0, x24
  4022b8:	bl	401ac0 <strlen@plt>
  4022bc:	mov	x2, x0
  4022c0:	mov	x0, x24
  4022c4:	mov	x1, x23
  4022c8:	bl	401bc0 <strncmp@plt>
  4022cc:	cbnz	w0, 4022d8 <ferror@plt+0x438>
  4022d0:	b	40229c <ferror@plt+0x3fc>
  4022d4:	ldr	x23, [x19]
  4022d8:	mov	x0, x20
  4022dc:	mov	x1, x23
  4022e0:	bl	401d60 <strcpy@plt>
  4022e4:	ldr	x0, [x19, x25, lsl #3]
  4022e8:	bl	401ac0 <strlen@plt>
  4022ec:	add	x25, x25, #0x1
  4022f0:	cmp	x25, x21
  4022f4:	add	x20, x20, x0
  4022f8:	b.cs	4022a0 <ferror@plt+0x400>  // b.hs, b.nlast
  4022fc:	strh	w26, [x20], #2
  402300:	b	4022a0 <ferror@plt+0x400>
  402304:	adrp	x8, 40f000 <argp_failure@@Base+0x2d44>
  402308:	add	x8, x8, #0x493
  40230c:	ldp	q1, q0, [x8]
  402310:	mov	w8, #0x6365                	// #25445
  402314:	movk	w8, #0x2e74, lsl #16
  402318:	mov	x0, x19
  40231c:	stur	w8, [x20, #31]
  402320:	stp	q1, q0, [x20]
  402324:	strb	wzr, [x20, #35]
  402328:	bl	401cf0 <free@plt>
  40232c:	mov	x0, x22
  402330:	ldp	x20, x19, [sp, #80]
  402334:	ldp	x22, x21, [sp, #64]
  402338:	ldp	x24, x23, [sp, #48]
  40233c:	ldp	x26, x25, [sp, #32]
  402340:	ldp	x28, x27, [sp, #16]
  402344:	ldp	x29, x30, [sp], #96
  402348:	ret
  40234c:	ldr	x0, [x0]
  402350:	ldr	x1, [x1]
  402354:	b	401cb0 <strcmp@plt>
  402358:	stp	x29, x30, [sp, #-64]!
  40235c:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  402360:	stp	x22, x21, [sp, #32]
  402364:	ldr	x22, [x8, #568]
  402368:	stp	x24, x23, [sp, #16]
  40236c:	stp	x20, x19, [sp, #48]
  402370:	mov	x29, sp
  402374:	cbz	x22, 402400 <ferror@plt+0x560>
  402378:	adrp	x23, 423000 <argp_failure@@Base+0x16d44>
  40237c:	mov	x19, x1
  402380:	add	x23, x23, #0x238
  402384:	b	402390 <ferror@plt+0x4f0>
  402388:	ldr	x22, [x23, #16]!
  40238c:	cbz	x22, 402400 <ferror@plt+0x560>
  402390:	ldr	w8, [x23, #8]
  402394:	cmp	w8, w0
  402398:	b.ne	402388 <ferror@plt+0x4e8>  // b.any
  40239c:	ldr	w8, [x23, #12]
  4023a0:	cbnz	w8, 402388 <ferror@plt+0x4e8>
  4023a4:	mov	x20, x22
  4023a8:	cbz	x19, 4023f4 <ferror@plt+0x554>
  4023ac:	mov	w24, #0x10                  	// #16
  4023b0:	mov	x20, x22
  4023b4:	mov	x0, x19
  4023b8:	mov	x1, x20
  4023bc:	bl	401dd0 <strstr@plt>
  4023c0:	cbz	x0, 4023f4 <ferror@plt+0x554>
  4023c4:	ldurb	w8, [x0, #-1]
  4023c8:	mov	x21, x0
  4023cc:	cmp	w8, #0x3a
  4023d0:	b.ne	4023f4 <ferror@plt+0x554>  // b.any
  4023d4:	mov	x0, x20
  4023d8:	bl	401ac0 <strlen@plt>
  4023dc:	ldrb	w8, [x21, x0]
  4023e0:	cmp	w8, #0x3a
  4023e4:	b.ne	4023f4 <ferror@plt+0x554>  // b.any
  4023e8:	ldr	x20, [x23, x24]
  4023ec:	add	x24, x24, #0x10
  4023f0:	cbnz	x20, 4023b4 <ferror@plt+0x514>
  4023f4:	cmp	x20, #0x0
  4023f8:	csel	x0, x22, x20, eq  // eq = none
  4023fc:	b	402404 <ferror@plt+0x564>
  402400:	mov	x0, xzr
  402404:	ldp	x20, x19, [sp, #48]
  402408:	ldp	x22, x21, [sp, #32]
  40240c:	ldp	x24, x23, [sp, #16]
  402410:	ldp	x29, x30, [sp], #64
  402414:	ret
  402418:	stp	x29, x30, [sp, #-64]!
  40241c:	str	x23, [sp, #16]
  402420:	stp	x22, x21, [sp, #32]
  402424:	stp	x20, x19, [sp, #48]
  402428:	mov	x19, x2
  40242c:	mov	x21, x1
  402430:	subs	x23, x1, #0x2
  402434:	mov	x20, x0
  402438:	mov	x29, sp
  40243c:	b.cc	40247c <ferror@plt+0x5dc>  // b.lo, b.ul, b.last
  402440:	ldrb	w8, [x20]
  402444:	cmp	w8, #0x2d
  402448:	b.ne	40245c <ferror@plt+0x5bc>  // b.any
  40244c:	add	x20, x20, #0x1
  402450:	sub	x21, x21, #0x1
  402454:	mov	w22, #0x1                   	// #1
  402458:	b	402480 <ferror@plt+0x5e0>
  40245c:	cmp	x21, #0x3
  402460:	b.cc	4024d4 <ferror@plt+0x634>  // b.lo, b.ul, b.last
  402464:	adrp	x1, 40f000 <argp_failure@@Base+0x2d44>
  402468:	add	x1, x1, #0x490
  40246c:	mov	w2, #0x2                   	// #2
  402470:	mov	x0, x20
  402474:	bl	401d00 <strncasecmp@plt>
  402478:	cbz	w0, 4024e0 <ferror@plt+0x640>
  40247c:	mov	w22, wzr
  402480:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  402484:	ldr	x0, [x8, #568]
  402488:	cbz	x0, 4024c0 <ferror@plt+0x620>
  40248c:	adrp	x23, 423000 <argp_failure@@Base+0x16d44>
  402490:	add	x23, x23, #0x248
  402494:	mov	x1, x20
  402498:	mov	x2, x21
  40249c:	bl	401d00 <strncasecmp@plt>
  4024a0:	cbz	w0, 4024b0 <ferror@plt+0x610>
  4024a4:	ldr	x0, [x23], #16
  4024a8:	cbnz	x0, 402494 <ferror@plt+0x5f4>
  4024ac:	b	4024c0 <ferror@plt+0x620>
  4024b0:	ldur	w8, [x23, #-4]
  4024b4:	eor	w8, w8, w22
  4024b8:	str	w8, [x19]
  4024bc:	ldur	w0, [x23, #-8]
  4024c0:	ldp	x20, x19, [sp, #48]
  4024c4:	ldp	x22, x21, [sp, #32]
  4024c8:	ldr	x23, [sp, #16]
  4024cc:	ldp	x29, x30, [sp], #64
  4024d0:	ret
  4024d4:	mov	w22, wzr
  4024d8:	mov	w21, #0x2                   	// #2
  4024dc:	b	402480 <ferror@plt+0x5e0>
  4024e0:	add	x20, x20, #0x2
  4024e4:	mov	w22, #0x1                   	// #1
  4024e8:	mov	x21, x23
  4024ec:	b	402480 <ferror@plt+0x5e0>
  4024f0:	stp	x29, x30, [sp, #-64]!
  4024f4:	str	x23, [sp, #16]
  4024f8:	stp	x22, x21, [sp, #32]
  4024fc:	stp	x20, x19, [sp, #48]
  402500:	mov	x29, sp
  402504:	mov	x19, x1
  402508:	mov	x20, x0
  40250c:	bl	401ac0 <strlen@plt>
  402510:	mov	x21, x0
  402514:	subs	x23, x0, #0x2
  402518:	b.cc	402558 <ferror@plt+0x6b8>  // b.lo, b.ul, b.last
  40251c:	ldrb	w8, [x20]
  402520:	cmp	w8, #0x2d
  402524:	b.ne	402538 <ferror@plt+0x698>  // b.any
  402528:	add	x20, x20, #0x1
  40252c:	sub	x21, x21, #0x1
  402530:	mov	w22, #0x1                   	// #1
  402534:	b	40255c <ferror@plt+0x6bc>
  402538:	cmp	x21, #0x3
  40253c:	b.cc	4025b0 <ferror@plt+0x710>  // b.lo, b.ul, b.last
  402540:	adrp	x1, 40f000 <argp_failure@@Base+0x2d44>
  402544:	add	x1, x1, #0x490
  402548:	mov	w2, #0x2                   	// #2
  40254c:	mov	x0, x20
  402550:	bl	401d00 <strncasecmp@plt>
  402554:	cbz	w0, 4025bc <ferror@plt+0x71c>
  402558:	mov	w22, wzr
  40255c:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  402560:	ldr	x0, [x8, #568]
  402564:	cbz	x0, 40259c <ferror@plt+0x6fc>
  402568:	adrp	x23, 423000 <argp_failure@@Base+0x16d44>
  40256c:	add	x23, x23, #0x248
  402570:	mov	x1, x20
  402574:	mov	x2, x21
  402578:	bl	401d00 <strncasecmp@plt>
  40257c:	cbz	w0, 40258c <ferror@plt+0x6ec>
  402580:	ldr	x0, [x23], #16
  402584:	cbnz	x0, 402570 <ferror@plt+0x6d0>
  402588:	b	40259c <ferror@plt+0x6fc>
  40258c:	ldur	w8, [x23, #-4]
  402590:	eor	w8, w8, w22
  402594:	str	w8, [x19]
  402598:	ldur	w0, [x23, #-8]
  40259c:	ldp	x20, x19, [sp, #48]
  4025a0:	ldp	x22, x21, [sp, #32]
  4025a4:	ldr	x23, [sp, #16]
  4025a8:	ldp	x29, x30, [sp], #64
  4025ac:	ret
  4025b0:	mov	w22, wzr
  4025b4:	mov	w21, #0x2                   	// #2
  4025b8:	b	40255c <ferror@plt+0x6bc>
  4025bc:	add	x20, x20, #0x2
  4025c0:	mov	w22, #0x1                   	// #1
  4025c4:	mov	x21, x23
  4025c8:	b	40255c <ferror@plt+0x6bc>
  4025cc:	subs	x8, x2, #0x1
  4025d0:	b.eq	402608 <ferror@plt+0x768>  // b.none
  4025d4:	adrp	x9, 40f000 <argp_failure@@Base+0x2d44>
  4025d8:	add	x9, x9, #0x4c0
  4025dc:	b	4025e8 <ferror@plt+0x748>
  4025e0:	add	x9, x9, #0x8
  4025e4:	cbz	x8, 402608 <ferror@plt+0x768>
  4025e8:	ldur	w10, [x9, #-4]
  4025ec:	cbz	w10, 402608 <ferror@plt+0x768>
  4025f0:	tst	w10, w0
  4025f4:	b.eq	4025e0 <ferror@plt+0x740>  // b.none
  4025f8:	ldr	w10, [x9]
  4025fc:	sub	x8, x8, #0x1
  402600:	strb	w10, [x1], #1
  402604:	b	4025e0 <ferror@plt+0x740>
  402608:	strb	wzr, [x1]
  40260c:	ret
  402610:	sub	sp, sp, #0x70
  402614:	stp	x29, x30, [sp, #16]
  402618:	stp	x28, x27, [sp, #32]
  40261c:	stp	x26, x25, [sp, #48]
  402620:	stp	x24, x23, [sp, #64]
  402624:	stp	x22, x21, [sp, #80]
  402628:	stp	x20, x19, [sp, #96]
  40262c:	add	x29, sp, #0x10
  402630:	cbz	w0, 402758 <ferror@plt+0x8b8>
  402634:	and	w8, w2, #0xff
  402638:	adrp	x28, 423000 <argp_failure@@Base+0x16d44>
  40263c:	mov	x22, x1
  402640:	mov	w20, w0
  402644:	stp	w2, w8, [sp]
  402648:	mov	w8, #0x1                   	// #1
  40264c:	adrp	x19, 423000 <argp_failure@@Base+0x16d44>
  402650:	add	x28, x28, #0x238
  402654:	mov	w24, #0x1                   	// #1
  402658:	stur	wzr, [x29, #-4]
  40265c:	str	w8, [sp, #8]
  402660:	tst	w20, w24
  402664:	b.eq	402738 <ferror@plt+0x898>  // b.none
  402668:	ldr	x25, [x19, #568]
  40266c:	cbz	x25, 402738 <ferror@plt+0x898>
  402670:	mov	x27, x28
  402674:	b	402680 <ferror@plt+0x7e0>
  402678:	ldr	x25, [x27, #16]!
  40267c:	cbz	x25, 402738 <ferror@plt+0x898>
  402680:	ldr	w8, [x27, #8]
  402684:	cmp	w8, w24
  402688:	b.ne	402678 <ferror@plt+0x7d8>  // b.any
  40268c:	ldr	w8, [x27, #12]
  402690:	cbnz	w8, 402678 <ferror@plt+0x7d8>
  402694:	mov	x23, x25
  402698:	cbz	x22, 4026e4 <ferror@plt+0x844>
  40269c:	mov	w21, #0x10                  	// #16
  4026a0:	mov	x23, x25
  4026a4:	mov	x0, x22
  4026a8:	mov	x1, x23
  4026ac:	bl	401dd0 <strstr@plt>
  4026b0:	cbz	x0, 4026e4 <ferror@plt+0x844>
  4026b4:	ldurb	w8, [x0, #-1]
  4026b8:	mov	x26, x0
  4026bc:	cmp	w8, #0x3a
  4026c0:	b.ne	4026e4 <ferror@plt+0x844>  // b.any
  4026c4:	mov	x0, x23
  4026c8:	bl	401ac0 <strlen@plt>
  4026cc:	ldrb	w8, [x26, x0]
  4026d0:	cmp	w8, #0x3a
  4026d4:	b.ne	4026e4 <ferror@plt+0x844>  // b.any
  4026d8:	ldr	x23, [x27, x21]
  4026dc:	add	x21, x21, #0x10
  4026e0:	cbnz	x23, 4026a4 <ferror@plt+0x804>
  4026e4:	cmp	x23, #0x0
  4026e8:	csel	x25, x25, x23, eq  // eq = none
  4026ec:	cbz	x25, 402738 <ferror@plt+0x898>
  4026f0:	ldr	w8, [sp, #8]
  4026f4:	cbnz	w8, 402714 <ferror@plt+0x874>
  4026f8:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4026fc:	ldr	x1, [x8, #1136]
  402700:	ldr	w0, [sp, #4]
  402704:	bl	401b20 <putc@plt>
  402708:	ldur	w26, [x29, #-4]
  40270c:	add	w26, w26, #0x1
  402710:	b	402718 <ferror@plt+0x878>
  402714:	ldur	w26, [x29, #-4]
  402718:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  40271c:	add	x0, x0, #0x541
  402720:	mov	x1, x25
  402724:	bl	401e30 <printf@plt>
  402728:	add	w26, w0, w26
  40272c:	bic	w20, w20, w24
  402730:	str	wzr, [sp, #8]
  402734:	stur	w26, [x29, #-4]
  402738:	lsl	w24, w24, #1
  40273c:	cbz	w24, 402744 <ferror@plt+0x8a4>
  402740:	cbnz	w20, 402660 <ferror@plt+0x7c0>
  402744:	cbz	w20, 402760 <ferror@plt+0x8c0>
  402748:	ldr	w8, [sp, #8]
  40274c:	cbz	w8, 402768 <ferror@plt+0x8c8>
  402750:	ldur	w19, [x29, #-4]
  402754:	b	402784 <ferror@plt+0x8e4>
  402758:	mov	w19, wzr
  40275c:	b	402798 <ferror@plt+0x8f8>
  402760:	ldur	w19, [x29, #-4]
  402764:	b	402798 <ferror@plt+0x8f8>
  402768:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40276c:	ldr	x1, [x8, #1136]
  402770:	ldr	w8, [sp]
  402774:	and	w0, w8, #0xff
  402778:	bl	401b20 <putc@plt>
  40277c:	ldur	w19, [x29, #-4]
  402780:	add	w19, w19, #0x1
  402784:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  402788:	add	x0, x0, #0x4b7
  40278c:	mov	w1, w20
  402790:	bl	401e30 <printf@plt>
  402794:	add	w19, w0, w19
  402798:	mov	w0, w19
  40279c:	ldp	x20, x19, [sp, #96]
  4027a0:	ldp	x22, x21, [sp, #80]
  4027a4:	ldp	x24, x23, [sp, #64]
  4027a8:	ldp	x26, x25, [sp, #48]
  4027ac:	ldp	x28, x27, [sp, #32]
  4027b0:	ldp	x29, x30, [sp, #16]
  4027b4:	add	sp, sp, #0x70
  4027b8:	ret
  4027bc:	sub	sp, sp, #0x80
  4027c0:	stp	x20, x19, [sp, #112]
  4027c4:	mov	x20, x2
  4027c8:	stp	x22, x21, [sp, #96]
  4027cc:	mov	x19, x1
  4027d0:	mov	w21, w0
  4027d4:	movi	v0.2d, #0x0
  4027d8:	mov	w8, #0x2                   	// #2
  4027dc:	add	x2, sp, #0x10
  4027e0:	add	x3, sp, #0x8
  4027e4:	mov	x0, x20
  4027e8:	mov	x1, xzr
  4027ec:	stp	x29, x30, [sp, #80]
  4027f0:	add	x29, sp, #0x50
  4027f4:	stp	q0, q0, [sp, #16]
  4027f8:	str	q0, [sp, #48]
  4027fc:	str	w8, [sp, #20]
  402800:	bl	401d70 <getaddrinfo@plt>
  402804:	cbz	w0, 40282c <ferror@plt+0x98c>
  402808:	bl	401a80 <gai_strerror@plt>
  40280c:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402810:	mov	x4, x0
  402814:	add	x2, x2, #0x52c
  402818:	mov	w0, wzr
  40281c:	mov	w1, wzr
  402820:	mov	x3, x20
  402824:	bl	401af0 <error@plt>
  402828:	b	402868 <ferror@plt+0x9c8>
  40282c:	ldr	x8, [sp, #8]
  402830:	cbz	x8, 402848 <ferror@plt+0x9a8>
  402834:	ldr	w9, [x8, #4]
  402838:	cmp	w9, #0x2
  40283c:	b.eq	402880 <ferror@plt+0x9e0>  // b.none
  402840:	ldr	x8, [x8, #40]
  402844:	cbnz	x8, 402834 <ferror@plt+0x994>
  402848:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  40284c:	add	x2, x2, #0x544
  402850:	mov	w0, wzr
  402854:	mov	w1, wzr
  402858:	mov	x3, x20
  40285c:	bl	401af0 <error@plt>
  402860:	ldr	x0, [sp, #8]
  402864:	bl	401a90 <freeaddrinfo@plt>
  402868:	mov	w0, #0xffffffff            	// #-1
  40286c:	ldp	x20, x19, [sp, #112]
  402870:	ldp	x22, x21, [sp, #96]
  402874:	ldp	x29, x30, [sp, #80]
  402878:	add	sp, sp, #0x80
  40287c:	ret
  402880:	ldr	x0, [x8, #24]
  402884:	ldr	w1, [x8, #16]
  402888:	sub	x2, x29, #0x10
  40288c:	mov	w3, #0x10                  	// #16
  402890:	mov	w6, #0x1                   	// #1
  402894:	mov	x4, xzr
  402898:	mov	w5, wzr
  40289c:	bl	401b10 <getnameinfo@plt>
  4028a0:	ldr	x8, [sp, #8]
  4028a4:	mov	w22, w0
  4028a8:	mov	x0, x8
  4028ac:	bl	401a90 <freeaddrinfo@plt>
  4028b0:	cbz	w22, 4028bc <ferror@plt+0xa1c>
  4028b4:	mov	w0, w22
  4028b8:	b	402808 <ferror@plt+0x968>
  4028bc:	mov	w8, #0x2                   	// #2
  4028c0:	add	x1, x19, #0x14
  4028c4:	sub	x0, x29, #0x10
  4028c8:	strh	w8, [x19, #16]
  4028cc:	bl	401d90 <inet_aton@plt>
  4028d0:	cbz	w0, 402918 <ferror@plt+0xa78>
  4028d4:	mov	w1, #0x8916                	// #35094
  4028d8:	mov	w0, w21
  4028dc:	mov	x2, x19
  4028e0:	bl	40a978 <argp_parse@@Base+0x1cec>
  4028e4:	tbnz	w0, #31, 40292c <ferror@plt+0xa8c>
  4028e8:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4028ec:	ldr	w8, [x8, #1456]
  4028f0:	cbz	w8, 402910 <ferror@plt+0xa70>
  4028f4:	ldr	w0, [x19, #20]
  4028f8:	bl	401b50 <inet_ntoa@plt>
  4028fc:	mov	x2, x0
  402900:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  402904:	add	x0, x0, #0x59d
  402908:	mov	x1, x19
  40290c:	bl	401e30 <printf@plt>
  402910:	mov	w0, wzr
  402914:	b	40286c <ferror@plt+0x9cc>
  402918:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  40291c:	add	x2, x2, #0x56b
  402920:	sub	x3, x29, #0x10
  402924:	mov	w1, wzr
  402928:	b	402948 <ferror@plt+0xaa8>
  40292c:	bl	401e50 <__errno_location@plt>
  402930:	ldr	w1, [x0]
  402934:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402938:	adrp	x3, 40f000 <argp_failure@@Base+0x2d44>
  40293c:	add	x2, x2, #0x587
  402940:	add	x3, x3, #0x591
  402944:	mov	w0, wzr
  402948:	bl	401af0 <error@plt>
  40294c:	b	402868 <ferror@plt+0x9c8>
  402950:	stp	x29, x30, [sp, #-48]!
  402954:	mov	w8, #0x2                   	// #2
  402958:	str	x21, [sp, #16]
  40295c:	stp	x20, x19, [sp, #32]
  402960:	mov	x19, x1
  402964:	mov	w21, w0
  402968:	strh	w8, [x1, #16]
  40296c:	add	x1, x1, #0x14
  402970:	mov	x0, x2
  402974:	mov	x29, sp
  402978:	mov	x20, x2
  40297c:	bl	401d90 <inet_aton@plt>
  402980:	cbz	w0, 4029c8 <ferror@plt+0xb28>
  402984:	mov	w1, #0x891c                	// #35100
  402988:	mov	w0, w21
  40298c:	mov	x2, x19
  402990:	bl	40a978 <argp_parse@@Base+0x1cec>
  402994:	tbnz	w0, #31, 4029dc <ferror@plt+0xb3c>
  402998:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40299c:	ldr	w8, [x8, #1456]
  4029a0:	cbz	w8, 4029c0 <ferror@plt+0xb20>
  4029a4:	ldr	w0, [x19, #20]
  4029a8:	bl	401b50 <inet_ntoa@plt>
  4029ac:	mov	x2, x0
  4029b0:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  4029b4:	add	x0, x0, #0x5d2
  4029b8:	mov	x1, x19
  4029bc:	bl	401e30 <printf@plt>
  4029c0:	mov	w0, wzr
  4029c4:	b	402a00 <ferror@plt+0xb60>
  4029c8:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  4029cc:	add	x2, x2, #0x56b
  4029d0:	mov	w1, wzr
  4029d4:	mov	x3, x20
  4029d8:	b	4029f8 <ferror@plt+0xb58>
  4029dc:	bl	401e50 <__errno_location@plt>
  4029e0:	ldr	w1, [x0]
  4029e4:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  4029e8:	adrp	x3, 40f000 <argp_failure@@Base+0x2d44>
  4029ec:	add	x2, x2, #0x587
  4029f0:	add	x3, x3, #0x5c3
  4029f4:	mov	w0, wzr
  4029f8:	bl	401af0 <error@plt>
  4029fc:	mov	w0, #0xffffffff            	// #-1
  402a00:	ldp	x20, x19, [sp, #32]
  402a04:	ldr	x21, [sp, #16]
  402a08:	ldp	x29, x30, [sp], #48
  402a0c:	ret
  402a10:	stp	x29, x30, [sp, #-48]!
  402a14:	mov	w8, #0x2                   	// #2
  402a18:	str	x21, [sp, #16]
  402a1c:	stp	x20, x19, [sp, #32]
  402a20:	mov	x19, x1
  402a24:	mov	w21, w0
  402a28:	strh	w8, [x1, #16]
  402a2c:	add	x1, x1, #0x14
  402a30:	mov	x0, x2
  402a34:	mov	x29, sp
  402a38:	mov	x20, x2
  402a3c:	bl	401d90 <inet_aton@plt>
  402a40:	cbz	w0, 402a88 <ferror@plt+0xbe8>
  402a44:	mov	w1, #0x8918                	// #35096
  402a48:	mov	w0, w21
  402a4c:	mov	x2, x19
  402a50:	bl	40a978 <argp_parse@@Base+0x1cec>
  402a54:	tbnz	w0, #31, 402a9c <ferror@plt+0xbfc>
  402a58:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  402a5c:	ldr	w8, [x8, #1456]
  402a60:	cbz	w8, 402a80 <ferror@plt+0xbe0>
  402a64:	ldr	w0, [x19, #20]
  402a68:	bl	401b50 <inet_ntoa@plt>
  402a6c:	mov	x2, x0
  402a70:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  402a74:	add	x0, x0, #0x607
  402a78:	mov	x1, x19
  402a7c:	bl	401e30 <printf@plt>
  402a80:	mov	w0, wzr
  402a84:	b	402ac0 <ferror@plt+0xc20>
  402a88:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402a8c:	add	x2, x2, #0x56b
  402a90:	mov	w1, wzr
  402a94:	mov	x3, x20
  402a98:	b	402ab8 <ferror@plt+0xc18>
  402a9c:	bl	401e50 <__errno_location@plt>
  402aa0:	ldr	w1, [x0]
  402aa4:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402aa8:	adrp	x3, 40f000 <argp_failure@@Base+0x2d44>
  402aac:	add	x2, x2, #0x587
  402ab0:	add	x3, x3, #0x5f8
  402ab4:	mov	w0, wzr
  402ab8:	bl	401af0 <error@plt>
  402abc:	mov	w0, #0xffffffff            	// #-1
  402ac0:	ldp	x20, x19, [sp, #32]
  402ac4:	ldr	x21, [sp, #16]
  402ac8:	ldp	x29, x30, [sp], #48
  402acc:	ret
  402ad0:	stp	x29, x30, [sp, #-48]!
  402ad4:	mov	w8, #0x2                   	// #2
  402ad8:	str	x21, [sp, #16]
  402adc:	stp	x20, x19, [sp, #32]
  402ae0:	mov	x19, x1
  402ae4:	mov	w21, w0
  402ae8:	strh	w8, [x1, #16]
  402aec:	add	x1, x1, #0x14
  402af0:	mov	x0, x2
  402af4:	mov	x29, sp
  402af8:	mov	x20, x2
  402afc:	bl	401d90 <inet_aton@plt>
  402b00:	cbz	w0, 402b48 <ferror@plt+0xca8>
  402b04:	mov	w1, #0x891a                	// #35098
  402b08:	mov	w0, w21
  402b0c:	mov	x2, x19
  402b10:	bl	40a978 <argp_parse@@Base+0x1cec>
  402b14:	tbnz	w0, #31, 402b5c <ferror@plt+0xcbc>
  402b18:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  402b1c:	ldr	w8, [x8, #1456]
  402b20:	cbz	w8, 402b40 <ferror@plt+0xca0>
  402b24:	ldr	w0, [x19, #20]
  402b28:	bl	401b50 <inet_ntoa@plt>
  402b2c:	mov	x2, x0
  402b30:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  402b34:	add	x0, x0, #0x641
  402b38:	mov	x1, x19
  402b3c:	bl	401e30 <printf@plt>
  402b40:	mov	w0, wzr
  402b44:	b	402b80 <ferror@plt+0xce0>
  402b48:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402b4c:	add	x2, x2, #0x56b
  402b50:	mov	w1, wzr
  402b54:	mov	x3, x20
  402b58:	b	402b78 <ferror@plt+0xcd8>
  402b5c:	bl	401e50 <__errno_location@plt>
  402b60:	ldr	w1, [x0]
  402b64:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402b68:	adrp	x3, 40f000 <argp_failure@@Base+0x2d44>
  402b6c:	add	x2, x2, #0x587
  402b70:	add	x3, x3, #0x632
  402b74:	mov	w0, wzr
  402b78:	bl	401af0 <error@plt>
  402b7c:	mov	w0, #0xffffffff            	// #-1
  402b80:	ldp	x20, x19, [sp, #32]
  402b84:	ldr	x21, [sp, #16]
  402b88:	ldp	x29, x30, [sp], #48
  402b8c:	ret
  402b90:	stp	x29, x30, [sp, #-32]!
  402b94:	str	x19, [sp, #16]
  402b98:	mov	x19, x1
  402b9c:	str	w2, [x1, #16]
  402ba0:	mov	w1, #0x8922                	// #35106
  402ba4:	mov	x2, x19
  402ba8:	mov	x29, sp
  402bac:	bl	40a978 <argp_parse@@Base+0x1cec>
  402bb0:	tbnz	w0, #31, 402bdc <ferror@plt+0xd3c>
  402bb4:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  402bb8:	ldr	w8, [x8, #1456]
  402bbc:	cbz	w8, 402bd4 <ferror@plt+0xd34>
  402bc0:	ldr	w2, [x19, #16]
  402bc4:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  402bc8:	add	x0, x0, #0x683
  402bcc:	mov	x1, x19
  402bd0:	bl	401e30 <printf@plt>
  402bd4:	mov	w0, wzr
  402bd8:	b	402bf8 <ferror@plt+0xd58>
  402bdc:	bl	401e50 <__errno_location@plt>
  402be0:	ldr	w1, [x0]
  402be4:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402be8:	add	x2, x2, #0x671
  402bec:	mov	w0, wzr
  402bf0:	bl	401af0 <error@plt>
  402bf4:	mov	w0, #0xffffffff            	// #-1
  402bf8:	ldr	x19, [sp, #16]
  402bfc:	ldp	x29, x30, [sp], #32
  402c00:	ret
  402c04:	stp	x29, x30, [sp, #-32]!
  402c08:	str	x19, [sp, #16]
  402c0c:	mov	x19, x1
  402c10:	str	w2, [x1, #16]
  402c14:	mov	w1, #0x891e                	// #35102
  402c18:	mov	x2, x19
  402c1c:	mov	x29, sp
  402c20:	bl	40a978 <argp_parse@@Base+0x1cec>
  402c24:	tbnz	w0, #31, 402c50 <ferror@plt+0xdb0>
  402c28:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  402c2c:	ldr	w8, [x8, #1456]
  402c30:	cbz	w8, 402c48 <ferror@plt+0xda8>
  402c34:	ldr	w2, [x19, #16]
  402c38:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  402c3c:	add	x0, x0, #0x6b8
  402c40:	mov	x1, x19
  402c44:	bl	401e30 <printf@plt>
  402c48:	mov	w0, wzr
  402c4c:	b	402c6c <ferror@plt+0xdcc>
  402c50:	bl	401e50 <__errno_location@plt>
  402c54:	ldr	w1, [x0]
  402c58:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402c5c:	add	x2, x2, #0x6a3
  402c60:	mov	w0, wzr
  402c64:	bl	401af0 <error@plt>
  402c68:	mov	w0, #0xffffffff            	// #-1
  402c6c:	ldr	x19, [sp, #16]
  402c70:	ldp	x29, x30, [sp], #32
  402c74:	ret
  402c78:	sub	sp, sp, #0x60
  402c7c:	stp	x29, x30, [sp, #48]
  402c80:	stp	x22, x21, [sp, #64]
  402c84:	stp	x20, x19, [sp, #80]
  402c88:	ldr	x8, [x1, #32]
  402c8c:	ldp	q1, q0, [x1]
  402c90:	mov	w22, w2
  402c94:	mov	x19, x1
  402c98:	mov	x2, sp
  402c9c:	mov	w1, #0x8913                	// #35091
  402ca0:	add	x29, sp, #0x30
  402ca4:	mov	w21, w3
  402ca8:	mov	w20, w0
  402cac:	str	x8, [sp, #32]
  402cb0:	stp	q1, q0, [sp]
  402cb4:	bl	40a978 <argp_parse@@Base+0x1cec>
  402cb8:	tbnz	w0, #31, 402ce8 <ferror@plt+0xe48>
  402cbc:	ldrh	w8, [sp, #16]
  402cc0:	mov	w1, #0x8914                	// #35092
  402cc4:	mov	w0, w20
  402cc8:	mov	x2, x19
  402ccc:	orr	w8, w8, w22
  402cd0:	bic	w8, w8, w21
  402cd4:	strh	w8, [x19, #16]
  402cd8:	bl	40a978 <argp_parse@@Base+0x1cec>
  402cdc:	tbnz	w0, #31, 402cf4 <ferror@plt+0xe54>
  402ce0:	mov	w0, wzr
  402ce4:	b	402d14 <ferror@plt+0xe74>
  402ce8:	adrp	x19, 40f000 <argp_failure@@Base+0x2d44>
  402cec:	add	x19, x19, #0x6db
  402cf0:	b	402cfc <ferror@plt+0xe5c>
  402cf4:	adrp	x19, 40f000 <argp_failure@@Base+0x2d44>
  402cf8:	add	x19, x19, #0x6ef
  402cfc:	bl	401e50 <__errno_location@plt>
  402d00:	ldr	w1, [x0]
  402d04:	mov	w0, wzr
  402d08:	mov	x2, x19
  402d0c:	bl	401af0 <error@plt>
  402d10:	mov	w0, #0xffffffff            	// #-1
  402d14:	ldp	x20, x19, [sp, #80]
  402d18:	ldp	x22, x21, [sp, #64]
  402d1c:	ldp	x29, x30, [sp, #48]
  402d20:	add	sp, sp, #0x60
  402d24:	ret
  402d28:	sub	sp, sp, #0x50
  402d2c:	movi	v0.2d, #0x0
  402d30:	stp	x29, x30, [sp, #48]
  402d34:	stp	x20, x19, [sp, #64]
  402d38:	str	xzr, [sp, #32]
  402d3c:	stp	q0, q0, [sp]
  402d40:	mov	x19, x1
  402d44:	ldr	x1, [x1]
  402d48:	mov	w20, w0
  402d4c:	mov	x0, sp
  402d50:	mov	w2, #0x10                  	// #16
  402d54:	add	x29, sp, #0x30
  402d58:	bl	401e10 <strncpy@plt>
  402d5c:	strb	wzr, [sp, #15]
  402d60:	ldr	w8, [x19, #8]
  402d64:	tbz	w8, #3, 402d80 <ferror@plt+0xee0>
  402d68:	ldr	x2, [x19, #40]
  402d6c:	mov	x1, sp
  402d70:	mov	w0, w20
  402d74:	bl	4027bc <ferror@plt+0x91c>
  402d78:	cbnz	w0, 402ee4 <ferror@plt+0x1044>
  402d7c:	ldr	w8, [x19, #8]
  402d80:	tbz	w8, #4, 402d9c <ferror@plt+0xefc>
  402d84:	ldr	x2, [x19, #48]
  402d88:	mov	x1, sp
  402d8c:	mov	w0, w20
  402d90:	bl	402950 <ferror@plt+0xab0>
  402d94:	cbnz	w0, 402ee4 <ferror@plt+0x1044>
  402d98:	ldr	w8, [x19, #8]
  402d9c:	tbz	w8, #5, 402db8 <ferror@plt+0xf18>
  402da0:	ldr	x2, [x19, #56]
  402da4:	mov	x1, sp
  402da8:	mov	w0, w20
  402dac:	bl	402a10 <ferror@plt+0xb70>
  402db0:	cbnz	w0, 402ee4 <ferror@plt+0x1044>
  402db4:	ldr	w8, [x19, #8]
  402db8:	tbz	w8, #6, 402dd4 <ferror@plt+0xf34>
  402dbc:	ldr	x2, [x19, #64]
  402dc0:	mov	x1, sp
  402dc4:	mov	w0, w20
  402dc8:	bl	402ad0 <ferror@plt+0xc30>
  402dcc:	cbnz	w0, 402ee4 <ferror@plt+0x1044>
  402dd0:	ldr	w8, [x19, #8]
  402dd4:	tbz	w8, #7, 402e14 <ferror@plt+0xf74>
  402dd8:	ldr	w8, [x19, #72]
  402ddc:	mov	x2, sp
  402de0:	mov	w1, #0x8922                	// #35106
  402de4:	mov	w0, w20
  402de8:	str	w8, [sp, #16]
  402dec:	bl	40a978 <argp_parse@@Base+0x1cec>
  402df0:	tbnz	w0, #31, 402eb4 <ferror@plt+0x1014>
  402df4:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  402df8:	ldr	w8, [x8, #1456]
  402dfc:	cbz	w8, 402e14 <ferror@plt+0xf74>
  402e00:	ldr	w2, [sp, #16]
  402e04:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  402e08:	add	x0, x0, #0x683
  402e0c:	mov	x1, sp
  402e10:	bl	401e30 <printf@plt>
  402e14:	ldrb	w8, [x19, #9]
  402e18:	tbz	w8, #0, 402e58 <ferror@plt+0xfb8>
  402e1c:	ldr	w8, [x19, #76]
  402e20:	mov	x2, sp
  402e24:	mov	w1, #0x891e                	// #35102
  402e28:	mov	w0, w20
  402e2c:	str	w8, [sp, #16]
  402e30:	bl	40a978 <argp_parse@@Base+0x1cec>
  402e34:	tbnz	w0, #31, 402ec8 <ferror@plt+0x1028>
  402e38:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  402e3c:	ldr	w8, [x8, #1456]
  402e40:	cbz	w8, 402e58 <ferror@plt+0xfb8>
  402e44:	ldr	w2, [sp, #16]
  402e48:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  402e4c:	add	x0, x0, #0x6b8
  402e50:	mov	x1, sp
  402e54:	bl	401e30 <printf@plt>
  402e58:	ldrb	w8, [x19, #8]
  402e5c:	tbz	w8, #0, 402e74 <ferror@plt+0xfd4>
  402e60:	ldr	x2, [x19, #16]
  402e64:	mov	x1, sp
  402e68:	mov	w0, w20
  402e6c:	bl	4088b4 <ferror@plt+0x6a14>
  402e70:	cbnz	w0, 402ee4 <ferror@plt+0x1044>
  402e74:	ldp	w2, w3, [x19, #80]
  402e78:	orr	w8, w2, w3
  402e7c:	cbz	w8, 402e90 <ferror@plt+0xff0>
  402e80:	mov	x1, sp
  402e84:	mov	w0, w20
  402e88:	bl	402c78 <ferror@plt+0xdd8>
  402e8c:	cbnz	w0, 402ee4 <ferror@plt+0x1044>
  402e90:	ldrb	w8, [x19, #8]
  402e94:	tbz	w8, #1, 402eac <ferror@plt+0x100c>
  402e98:	ldr	x1, [x19]
  402e9c:	ldr	x3, [x19, #24]
  402ea0:	mov	x2, sp
  402ea4:	mov	w0, w20
  402ea8:	bl	40718c <ferror@plt+0x52ec>
  402eac:	mov	w0, wzr
  402eb0:	b	402ee4 <ferror@plt+0x1044>
  402eb4:	bl	401e50 <__errno_location@plt>
  402eb8:	ldr	w1, [x0]
  402ebc:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402ec0:	add	x2, x2, #0x671
  402ec4:	b	402ed8 <ferror@plt+0x1038>
  402ec8:	bl	401e50 <__errno_location@plt>
  402ecc:	ldr	w1, [x0]
  402ed0:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  402ed4:	add	x2, x2, #0x6a3
  402ed8:	mov	w0, wzr
  402edc:	bl	401af0 <error@plt>
  402ee0:	mov	w0, #0xffffffff            	// #-1
  402ee4:	ldp	x20, x19, [sp, #64]
  402ee8:	ldp	x29, x30, [sp, #48]
  402eec:	add	sp, sp, #0x50
  402ef0:	ret
  402ef4:	stp	x29, x30, [sp, #-32]!
  402ef8:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  402efc:	ldr	x8, [x8, #904]
  402f00:	stp	x20, x19, [sp, #16]
  402f04:	mov	x29, sp
  402f08:	cbz	x8, 402f30 <ferror@plt+0x1090>
  402f0c:	adrp	x19, 423000 <argp_failure@@Base+0x16d44>
  402f10:	mov	x20, x0
  402f14:	add	x19, x19, #0x388
  402f18:	mov	x0, x8
  402f1c:	mov	x1, x20
  402f20:	bl	401cb0 <strcmp@plt>
  402f24:	cbz	w0, 402f34 <ferror@plt+0x1094>
  402f28:	ldr	x8, [x19, #24]!
  402f2c:	cbnz	x8, 402f18 <ferror@plt+0x1078>
  402f30:	mov	x19, xzr
  402f34:	mov	x0, x19
  402f38:	ldp	x20, x19, [sp, #16]
  402f3c:	ldp	x29, x30, [sp], #32
  402f40:	ret
  402f44:	stp	x29, x30, [sp, #-48]!
  402f48:	stp	x20, x19, [sp, #32]
  402f4c:	adrp	x20, 424000 <argp_failure@@Base+0x17d44>
  402f50:	ldrsw	x10, [x20, #1432]
  402f54:	str	x21, [sp, #16]
  402f58:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  402f5c:	mov	x19, x0
  402f60:	ldr	x0, [x21, #1416]
  402f64:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  402f68:	mov	w9, #0x1                   	// #1
  402f6c:	mov	w11, #0x58                  	// #88
  402f70:	str	w9, [x8, #1452]
  402f74:	add	x8, x10, #0x1
  402f78:	mul	x1, x8, x11
  402f7c:	mov	x29, sp
  402f80:	str	w8, [x20, #1432]
  402f84:	bl	401c30 <realloc@plt>
  402f88:	str	x0, [x21, #1416]
  402f8c:	cbnz	x0, 402fac <ferror@plt+0x110c>
  402f90:	bl	401e50 <__errno_location@plt>
  402f94:	ldr	w1, [x0]
  402f98:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  402f9c:	add	x2, x2, #0x6ff
  402fa0:	mov	w0, #0x1                   	// #1
  402fa4:	bl	401af0 <error@plt>
  402fa8:	ldr	x0, [x21, #1416]
  402fac:	ldrsw	x8, [x20, #1432]
  402fb0:	mov	w9, #0x58                  	// #88
  402fb4:	movi	v0.2d, #0x0
  402fb8:	ldr	x21, [sp, #16]
  402fbc:	madd	x0, x8, x9, x0
  402fc0:	str	x19, [x0, #-88]!
  402fc4:	stur	q0, [x0, #72]
  402fc8:	stur	q0, [x0, #56]
  402fcc:	stur	q0, [x0, #40]
  402fd0:	stur	q0, [x0, #24]
  402fd4:	stur	q0, [x0, #8]
  402fd8:	ldp	x20, x19, [sp, #32]
  402fdc:	ldp	x29, x30, [sp], #48
  402fe0:	ret
  402fe4:	stp	x29, x30, [sp, #-32]!
  402fe8:	stp	x20, x19, [sp, #16]
  402fec:	mov	x20, x1
  402ff0:	mov	x19, x0
  402ff4:	mov	x29, sp
  402ff8:	cbz	x0, 403040 <ferror@plt+0x11a0>
  402ffc:	ldr	w8, [x19, #8]
  403000:	tbz	w8, #3, 403028 <ferror@plt+0x1188>
  403004:	ldr	x4, [x19]
  403008:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  40300c:	adrp	x3, 40f000 <argp_failure@@Base+0x2d44>
  403010:	add	x2, x2, #0x74f
  403014:	add	x3, x3, #0x57f
  403018:	mov	w0, #0x1                   	// #1
  40301c:	mov	w1, wzr
  403020:	bl	401af0 <error@plt>
  403024:	ldr	w8, [x19, #8]
  403028:	orr	w8, w8, #0x8
  40302c:	str	x20, [x19, #40]
  403030:	str	w8, [x19, #8]
  403034:	ldp	x20, x19, [sp, #16]
  403038:	ldp	x29, x30, [sp], #32
  40303c:	ret
  403040:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403044:	adrp	x3, 40f000 <argp_failure@@Base+0x2d44>
  403048:	add	x2, x2, #0x72c
  40304c:	add	x3, x3, #0x57f
  403050:	mov	w0, #0x1                   	// #1
  403054:	mov	w1, wzr
  403058:	mov	x4, x20
  40305c:	bl	401af0 <error@plt>
  403060:	ldr	w8, [x19, #8]
  403064:	tbnz	w8, #3, 403004 <ferror@plt+0x1164>
  403068:	b	403028 <ferror@plt+0x1188>
  40306c:	stp	x29, x30, [sp, #-32]!
  403070:	stp	x20, x19, [sp, #16]
  403074:	mov	x20, x1
  403078:	mov	x19, x0
  40307c:	mov	x29, sp
  403080:	cbz	x0, 4030c8 <ferror@plt+0x1228>
  403084:	ldr	w8, [x19, #8]
  403088:	tbz	w8, #4, 4030b0 <ferror@plt+0x1210>
  40308c:	ldr	x4, [x19]
  403090:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403094:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403098:	add	x2, x2, #0x74f
  40309c:	add	x3, x3, #0x776
  4030a0:	mov	w0, #0x1                   	// #1
  4030a4:	mov	w1, wzr
  4030a8:	bl	401af0 <error@plt>
  4030ac:	ldr	w8, [x19, #8]
  4030b0:	orr	w8, w8, #0x10
  4030b4:	str	x20, [x19, #48]
  4030b8:	str	w8, [x19, #8]
  4030bc:	ldp	x20, x19, [sp, #16]
  4030c0:	ldp	x29, x30, [sp], #32
  4030c4:	ret
  4030c8:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  4030cc:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  4030d0:	add	x2, x2, #0x72c
  4030d4:	add	x3, x3, #0x776
  4030d8:	mov	w0, #0x1                   	// #1
  4030dc:	mov	w1, wzr
  4030e0:	mov	x4, x20
  4030e4:	bl	401af0 <error@plt>
  4030e8:	ldr	w8, [x19, #8]
  4030ec:	tbnz	w8, #4, 40308c <ferror@plt+0x11ec>
  4030f0:	b	4030b0 <ferror@plt+0x1210>
  4030f4:	stp	x29, x30, [sp, #-32]!
  4030f8:	stp	x20, x19, [sp, #16]
  4030fc:	mov	x20, x1
  403100:	mov	x19, x0
  403104:	mov	x29, sp
  403108:	cbz	x0, 403150 <ferror@plt+0x12b0>
  40310c:	ldr	w8, [x19, #8]
  403110:	tbz	w8, #5, 403138 <ferror@plt+0x1298>
  403114:	ldr	x4, [x19]
  403118:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  40311c:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403120:	add	x2, x2, #0x74f
  403124:	add	x3, x3, #0x77e
  403128:	mov	w0, #0x1                   	// #1
  40312c:	mov	w1, wzr
  403130:	bl	401af0 <error@plt>
  403134:	ldr	w8, [x19, #8]
  403138:	orr	w8, w8, #0x20
  40313c:	str	x20, [x19, #56]
  403140:	str	w8, [x19, #8]
  403144:	ldp	x20, x19, [sp, #16]
  403148:	ldp	x29, x30, [sp], #32
  40314c:	ret
  403150:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403154:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403158:	add	x2, x2, #0x72c
  40315c:	add	x3, x3, #0x77e
  403160:	mov	w0, #0x1                   	// #1
  403164:	mov	w1, wzr
  403168:	mov	x4, x20
  40316c:	bl	401af0 <error@plt>
  403170:	ldr	w8, [x19, #8]
  403174:	tbnz	w8, #5, 403114 <ferror@plt+0x1274>
  403178:	b	403138 <ferror@plt+0x1298>
  40317c:	stp	x29, x30, [sp, #-32]!
  403180:	stp	x20, x19, [sp, #16]
  403184:	mov	x20, x1
  403188:	mov	x19, x0
  40318c:	mov	x29, sp
  403190:	cbz	x0, 4031d8 <ferror@plt+0x1338>
  403194:	ldr	w8, [x19, #8]
  403198:	tbz	w8, #6, 4031c0 <ferror@plt+0x1320>
  40319c:	ldr	x4, [x19]
  4031a0:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  4031a4:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  4031a8:	add	x2, x2, #0x74f
  4031ac:	add	x3, x3, #0x799
  4031b0:	mov	w0, #0x1                   	// #1
  4031b4:	mov	w1, wzr
  4031b8:	bl	401af0 <error@plt>
  4031bc:	ldr	w8, [x19, #8]
  4031c0:	orr	w8, w8, #0x40
  4031c4:	str	x20, [x19, #64]
  4031c8:	str	w8, [x19, #8]
  4031cc:	ldp	x20, x19, [sp, #16]
  4031d0:	ldp	x29, x30, [sp], #32
  4031d4:	ret
  4031d8:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  4031dc:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  4031e0:	add	x2, x2, #0x72c
  4031e4:	add	x3, x3, #0x799
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	mov	w1, wzr
  4031f0:	mov	x4, x20
  4031f4:	bl	401af0 <error@plt>
  4031f8:	ldr	w8, [x19, #8]
  4031fc:	tbnz	w8, #6, 40319c <ferror@plt+0x12fc>
  403200:	b	4031c0 <ferror@plt+0x1320>
  403204:	sub	sp, sp, #0x30
  403208:	stp	x20, x19, [sp, #32]
  40320c:	mov	x20, x1
  403210:	mov	x19, x0
  403214:	stp	x29, x30, [sp, #16]
  403218:	add	x29, sp, #0x10
  40321c:	cbz	x0, 4032a8 <ferror@plt+0x1408>
  403220:	ldrb	w8, [x19, #8]
  403224:	tbz	w8, #7, 403248 <ferror@plt+0x13a8>
  403228:	ldr	x4, [x19]
  40322c:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403230:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403234:	add	x2, x2, #0x74f
  403238:	add	x3, x3, #0x7cf
  40323c:	mov	w0, #0x1                   	// #1
  403240:	mov	w1, wzr
  403244:	bl	401af0 <error@plt>
  403248:	add	x1, sp, #0x8
  40324c:	mov	x0, x20
  403250:	mov	w2, wzr
  403254:	bl	401cd0 <strtol@plt>
  403258:	str	w0, [x19, #72]
  40325c:	ldrb	w8, [x20]
  403260:	cbz	w8, 403270 <ferror@plt+0x13d0>
  403264:	ldr	x8, [sp, #8]
  403268:	ldrb	w8, [x8]
  40326c:	cbz	w8, 40328c <ferror@plt+0x13ec>
  403270:	ldr	x4, [x19]
  403274:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403278:	add	x2, x2, #0x7d9
  40327c:	mov	w0, #0x1                   	// #1
  403280:	mov	w1, wzr
  403284:	mov	x3, x20
  403288:	bl	401af0 <error@plt>
  40328c:	ldr	w8, [x19, #8]
  403290:	orr	w8, w8, #0x80
  403294:	str	w8, [x19, #8]
  403298:	ldp	x20, x19, [sp, #32]
  40329c:	ldp	x29, x30, [sp, #16]
  4032a0:	add	sp, sp, #0x30
  4032a4:	ret
  4032a8:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  4032ac:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  4032b0:	add	x2, x2, #0x7ab
  4032b4:	add	x3, x3, #0x7cf
  4032b8:	mov	w0, #0x1                   	// #1
  4032bc:	mov	w1, wzr
  4032c0:	mov	x4, x20
  4032c4:	bl	401af0 <error@plt>
  4032c8:	ldrb	w8, [x19, #8]
  4032cc:	tbnz	w8, #7, 403228 <ferror@plt+0x1388>
  4032d0:	b	403248 <ferror@plt+0x13a8>
  4032d4:	sub	sp, sp, #0x30
  4032d8:	stp	x20, x19, [sp, #32]
  4032dc:	mov	x20, x1
  4032e0:	mov	x19, x0
  4032e4:	stp	x29, x30, [sp, #16]
  4032e8:	add	x29, sp, #0x10
  4032ec:	cbz	x0, 403378 <ferror@plt+0x14d8>
  4032f0:	ldrb	w8, [x19, #9]
  4032f4:	tbz	w8, #0, 403318 <ferror@plt+0x1478>
  4032f8:	ldr	x4, [x19]
  4032fc:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403300:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403304:	add	x2, x2, #0x74f
  403308:	add	x3, x3, #0x80b
  40330c:	mov	w0, #0x1                   	// #1
  403310:	mov	w1, wzr
  403314:	bl	401af0 <error@plt>
  403318:	add	x1, sp, #0x8
  40331c:	mov	x0, x20
  403320:	mov	w2, wzr
  403324:	bl	401cd0 <strtol@plt>
  403328:	str	w0, [x19, #76]
  40332c:	ldrb	w8, [x20]
  403330:	cbz	w8, 403340 <ferror@plt+0x14a0>
  403334:	ldr	x8, [sp, #8]
  403338:	ldrb	w8, [x8]
  40333c:	cbz	w8, 40335c <ferror@plt+0x14bc>
  403340:	ldr	x4, [x19]
  403344:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403348:	add	x2, x2, #0x7d9
  40334c:	mov	w0, #0x1                   	// #1
  403350:	mov	w1, wzr
  403354:	mov	x3, x20
  403358:	bl	401af0 <error@plt>
  40335c:	ldr	w8, [x19, #8]
  403360:	orr	w8, w8, #0x100
  403364:	str	w8, [x19, #8]
  403368:	ldp	x20, x19, [sp, #32]
  40336c:	ldp	x29, x30, [sp, #16]
  403370:	add	sp, sp, #0x30
  403374:	ret
  403378:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  40337c:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403380:	add	x2, x2, #0x7ab
  403384:	add	x3, x3, #0x80b
  403388:	mov	w0, #0x1                   	// #1
  40338c:	mov	w1, wzr
  403390:	mov	x4, x20
  403394:	bl	401af0 <error@plt>
  403398:	ldrb	w8, [x19, #9]
  40339c:	tbnz	w8, #0, 4032f8 <ferror@plt+0x1458>
  4033a0:	b	403318 <ferror@plt+0x1478>
  4033a4:	stp	x29, x30, [sp, #-32]!
  4033a8:	stp	x20, x19, [sp, #16]
  4033ac:	mov	x20, x1
  4033b0:	mov	x19, x0
  4033b4:	mov	x29, sp
  4033b8:	cbnz	x0, 4033d4 <ferror@plt+0x1534>
  4033bc:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  4033c0:	add	x2, x2, #0x818
  4033c4:	mov	w0, #0x1                   	// #1
  4033c8:	mov	w1, wzr
  4033cc:	mov	x3, x20
  4033d0:	bl	401af0 <error@plt>
  4033d4:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  4033d8:	add	x1, x1, #0x847
  4033dc:	mov	x0, x20
  4033e0:	bl	401c20 <strcasecmp@plt>
  4033e4:	cbz	w0, 403408 <ferror@plt+0x1568>
  4033e8:	ldr	x4, [x19]
  4033ec:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  4033f0:	add	x2, x2, #0x84c
  4033f4:	mov	w0, #0x1                   	// #1
  4033f8:	mov	w1, wzr
  4033fc:	mov	x3, x20
  403400:	bl	401af0 <error@plt>
  403404:	b	403410 <ferror@plt+0x1570>
  403408:	mov	w8, #0x2                   	// #2
  40340c:	strh	w8, [x19, #32]
  403410:	ldr	w8, [x19, #8]
  403414:	orr	w8, w8, #0x4
  403418:	str	w8, [x19, #8]
  40341c:	ldp	x20, x19, [sp, #16]
  403420:	ldp	x29, x30, [sp], #32
  403424:	ret
  403428:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40342c:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403430:	add	x8, x8, #0x590
  403434:	add	x9, x9, #0x594
  403438:	cmp	w2, #0x0
  40343c:	csel	x10, x9, x8, eq  // eq = none
  403440:	ldr	w11, [x10]
  403444:	csel	x8, x8, x9, eq  // eq = none
  403448:	orr	w9, w11, w1
  40344c:	str	w9, [x10]
  403450:	ldr	w9, [x8]
  403454:	bic	w9, w9, w1
  403458:	str	w9, [x8]
  40345c:	ret
  403460:	stp	x29, x30, [sp, #-80]!
  403464:	stp	x24, x23, [sp, #32]
  403468:	stp	x22, x21, [sp, #48]
  40346c:	stp	x20, x19, [sp, #64]
  403470:	ldrb	w8, [x1]
  403474:	str	x25, [sp, #16]
  403478:	mov	x29, sp
  40347c:	cbz	w8, 40353c <ferror@plt+0x169c>
  403480:	adrp	x20, 410000 <argp_failure@@Base+0x3d44>
  403484:	adrp	x24, 424000 <argp_failure@@Base+0x17d44>
  403488:	adrp	x25, 424000 <argp_failure@@Base+0x17d44>
  40348c:	mov	x19, x1
  403490:	add	x20, x20, #0x88c
  403494:	add	x24, x24, #0x590
  403498:	add	x25, x25, #0x594
  40349c:	b	4034dc <ferror@plt+0x163c>
  4034a0:	ldr	w8, [x29, #28]
  4034a4:	cmp	w8, #0x0
  4034a8:	csel	x8, x25, x24, eq  // eq = none
  4034ac:	ldr	w9, [x8]
  4034b0:	csel	x10, x24, x25, eq  // eq = none
  4034b4:	cmp	x21, #0x0
  4034b8:	orr	w9, w9, w23
  4034bc:	str	w9, [x8]
  4034c0:	ldr	w8, [x10]
  4034c4:	add	x9, x19, x22
  4034c8:	cinc	x19, x9, ne  // ne = any
  4034cc:	bic	w8, w8, w23
  4034d0:	str	w8, [x10]
  4034d4:	ldrb	w8, [x19]
  4034d8:	cbz	w8, 40353c <ferror@plt+0x169c>
  4034dc:	mov	w1, #0x2c                  	// #44
  4034e0:	mov	x0, x19
  4034e4:	bl	401d20 <strchr@plt>
  4034e8:	mov	x21, x0
  4034ec:	cbz	x0, 4034f8 <ferror@plt+0x1658>
  4034f0:	sub	x22, x21, x19
  4034f4:	b	403504 <ferror@plt+0x1664>
  4034f8:	mov	x0, x19
  4034fc:	bl	401ac0 <strlen@plt>
  403500:	mov	x22, x0
  403504:	add	x2, x29, #0x1c
  403508:	mov	x0, x19
  40350c:	mov	x1, x22
  403510:	bl	402418 <ferror@plt+0x578>
  403514:	mov	w23, w0
  403518:	cbnz	w0, 4034a0 <ferror@plt+0x1600>
  40351c:	mov	w0, #0x1                   	// #1
  403520:	mov	w1, wzr
  403524:	mov	x2, x20
  403528:	mov	w3, w22
  40352c:	mov	w4, w22
  403530:	mov	x5, x19
  403534:	bl	401af0 <error@plt>
  403538:	b	4034a0 <ferror@plt+0x1600>
  40353c:	ldp	x20, x19, [sp, #64]
  403540:	ldp	x22, x21, [sp, #48]
  403544:	ldp	x24, x23, [sp, #32]
  403548:	ldr	x25, [sp, #16]
  40354c:	ldp	x29, x30, [sp], #80
  403550:	ret
  403554:	stp	x29, x30, [sp, #-32]!
  403558:	stp	x20, x19, [sp, #16]
  40355c:	mov	x20, x1
  403560:	mov	x19, x0
  403564:	mov	x29, sp
  403568:	cbz	x0, 4035d0 <ferror@plt+0x1730>
  40356c:	ldr	w8, [x19, #8]
  403570:	tbz	w8, #5, 403598 <ferror@plt+0x16f8>
  403574:	ldr	x4, [x19]
  403578:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  40357c:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403580:	add	x2, x2, #0x74f
  403584:	add	x3, x3, #0x77e
  403588:	mov	w0, #0x1                   	// #1
  40358c:	mov	w1, wzr
  403590:	bl	401af0 <error@plt>
  403594:	ldr	w8, [x19, #8]
  403598:	orr	w8, w8, #0x20
  40359c:	str	x20, [x19, #56]
  4035a0:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  4035a4:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  4035a8:	str	w8, [x19, #8]
  4035ac:	ldr	w8, [x9, #1428]
  4035b0:	ldr	w11, [x10, #1424]
  4035b4:	ldp	x20, x19, [sp, #16]
  4035b8:	orr	w8, w8, #0x10
  4035bc:	and	w11, w11, #0xffffffef
  4035c0:	str	w8, [x9, #1428]
  4035c4:	str	w11, [x10, #1424]
  4035c8:	ldp	x29, x30, [sp], #32
  4035cc:	ret
  4035d0:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  4035d4:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  4035d8:	add	x2, x2, #0x72c
  4035dc:	add	x3, x3, #0x77e
  4035e0:	mov	w0, #0x1                   	// #1
  4035e4:	mov	w1, wzr
  4035e8:	mov	x4, x20
  4035ec:	bl	401af0 <error@plt>
  4035f0:	ldr	w8, [x19, #8]
  4035f4:	tbnz	w8, #5, 403574 <ferror@plt+0x16d4>
  4035f8:	b	403598 <ferror@plt+0x16f8>
  4035fc:	stp	x29, x30, [sp, #-32]!
  403600:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  403604:	ldr	x8, [x8, #840]
  403608:	stp	x20, x19, [sp, #16]
  40360c:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  403610:	add	x20, x20, #0x388
  403614:	adrp	x9, 40f000 <argp_failure@@Base+0x2d44>
  403618:	ldr	x1, [x20]
  40361c:	add	x9, x9, #0x792
  403620:	cmp	x8, #0x0
  403624:	csel	x8, x9, x8, eq  // eq = none
  403628:	cmp	x0, #0x0
  40362c:	csel	x19, x8, x0, eq  // eq = none
  403630:	mov	x29, sp
  403634:	cbz	x1, 403654 <ferror@plt+0x17b4>
  403638:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  40363c:	add	x20, x20, #0x388
  403640:	mov	x0, x19
  403644:	bl	401cb0 <strcmp@plt>
  403648:	cbz	w0, 403654 <ferror@plt+0x17b4>
  40364c:	ldr	x1, [x20, #24]!
  403650:	cbnz	x1, 403640 <ferror@plt+0x17a0>
  403654:	ldr	x8, [x20, #16]
  403658:	cbnz	x8, 403678 <ferror@plt+0x17d8>
  40365c:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403660:	add	x2, x2, #0x89f
  403664:	mov	w0, #0x1                   	// #1
  403668:	mov	w1, wzr
  40366c:	mov	x3, x19
  403670:	bl	401af0 <error@plt>
  403674:	ldr	x8, [x20, #16]
  403678:	ldp	x20, x19, [sp, #16]
  40367c:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403680:	str	x8, [x9, #1440]
  403684:	ldp	x29, x30, [sp], #32
  403688:	ret
  40368c:	sub	sp, sp, #0x50
  403690:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  403694:	add	x1, x1, #0xa3a
  403698:	stp	x29, x30, [sp, #16]
  40369c:	stp	x24, x23, [sp, #32]
  4036a0:	stp	x22, x21, [sp, #48]
  4036a4:	stp	x20, x19, [sp, #64]
  4036a8:	add	x29, sp, #0x10
  4036ac:	mov	x20, x0
  4036b0:	stp	xzr, xzr, [sp]
  4036b4:	bl	401b90 <fopen@plt>
  4036b8:	mov	x19, x0
  4036bc:	cbnz	x0, 4036dc <ferror@plt+0x183c>
  4036c0:	bl	401e50 <__errno_location@plt>
  4036c4:	ldr	w1, [x0]
  4036c8:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  4036cc:	add	x2, x2, #0x8b9
  4036d0:	mov	w0, #0x1                   	// #1
  4036d4:	mov	x3, x20
  4036d8:	bl	401af0 <error@plt>
  4036dc:	adrp	x20, 424000 <argp_failure@@Base+0x17d44>
  4036e0:	add	x20, x20, #0x488
  4036e4:	adrp	x3, 401000 <memcpy@plt-0xa60>
  4036e8:	adrp	x4, 401000 <memcpy@plt-0xa60>
  4036ec:	add	x3, x3, #0xba0
  4036f0:	add	x4, x4, #0xcf0
  4036f4:	mov	x0, x20
  4036f8:	mov	x1, xzr
  4036fc:	mov	x2, xzr
  403700:	bl	40aa10 <_obstack_begin@@Base>
  403704:	add	x0, sp, #0x8
  403708:	mov	x1, sp
  40370c:	mov	w2, #0xa                   	// #10
  403710:	mov	x3, x19
  403714:	bl	401e70 <__getdelim@plt>
  403718:	ldr	x21, [sp, #8]
  40371c:	adrp	x23, 424000 <argp_failure@@Base+0x17d44>
  403720:	cmp	x0, #0x1
  403724:	add	x23, x23, #0x4a0
  403728:	b.lt	4037ec <ferror@plt+0x194c>  // b.tstop
  40372c:	adrp	x24, 424000 <argp_failure@@Base+0x17d44>
  403730:	b	40376c <ferror@plt+0x18cc>
  403734:	mov	x1, x21
  403738:	mov	x2, x22
  40373c:	bl	401a60 <memcpy@plt>
  403740:	ldr	x8, [x24, #1184]
  403744:	add	x8, x8, x22
  403748:	str	x8, [x24, #1184]
  40374c:	add	x0, sp, #0x8
  403750:	mov	x1, sp
  403754:	mov	w2, #0xa                   	// #10
  403758:	mov	x3, x19
  40375c:	bl	401e70 <__getdelim@plt>
  403760:	ldr	x21, [sp, #8]
  403764:	cmp	x0, #0x0
  403768:	b.le	4037ec <ferror@plt+0x194c>
  40376c:	mov	x0, x21
  403770:	bl	401ac0 <strlen@plt>
  403774:	cbz	x0, 40374c <ferror@plt+0x18ac>
  403778:	sub	x8, x0, #0x1
  40377c:	ldrb	w9, [x21, x8]
  403780:	mov	x22, x0
  403784:	cmp	w9, #0xa
  403788:	b.ne	403794 <ferror@plt+0x18f4>  // b.any
  40378c:	mov	x22, x8
  403790:	cbz	x8, 40374c <ferror@plt+0x18ac>
  403794:	mov	x8, xzr
  403798:	b	4037a8 <ferror@plt+0x1908>
  40379c:	add	x8, x8, #0x1
  4037a0:	cmp	x22, x8
  4037a4:	b.eq	4037c4 <ferror@plt+0x1924>  // b.none
  4037a8:	ldrb	w9, [x21, x8]
  4037ac:	cmp	w9, #0x9
  4037b0:	b.eq	40379c <ferror@plt+0x18fc>  // b.none
  4037b4:	cmp	w9, #0x20
  4037b8:	b.eq	40379c <ferror@plt+0x18fc>  // b.none
  4037bc:	cmp	w9, #0x23
  4037c0:	b.eq	40374c <ferror@plt+0x18ac>  // b.none
  4037c4:	ldp	x0, x8, [x23]
  4037c8:	sub	x8, x8, x0
  4037cc:	cmp	x8, x22
  4037d0:	b.cs	403734 <ferror@plt+0x1894>  // b.hs, b.nlast
  4037d4:	mov	x0, x20
  4037d8:	mov	x1, x22
  4037dc:	bl	40ab6c <_obstack_newchunk@@Base>
  4037e0:	ldr	x0, [x20, #24]
  4037e4:	ldr	x21, [sp, #8]
  4037e8:	b	403734 <ferror@plt+0x1894>
  4037ec:	mov	x0, x21
  4037f0:	bl	401cf0 <free@plt>
  4037f4:	mov	x0, x19
  4037f8:	bl	401b80 <fclose@plt>
  4037fc:	ldp	x8, x9, [x23]
  403800:	cmp	x9, x8
  403804:	b.ne	403818 <ferror@plt+0x1978>  // b.any
  403808:	mov	w1, #0x1                   	// #1
  40380c:	mov	x0, x20
  403810:	bl	40ab6c <_obstack_newchunk@@Base>
  403814:	ldr	x8, [x20, #24]
  403818:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  40381c:	add	x9, x8, #0x1
  403820:	add	x10, x10, #0x498
  403824:	str	x9, [x10, #8]
  403828:	strb	wzr, [x8]
  40382c:	ldp	x8, x9, [x10]
  403830:	cmp	x9, x8
  403834:	b.ne	403848 <ferror@plt+0x19a8>  // b.any
  403838:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  40383c:	ldrb	w11, [x10, #1240]
  403840:	orr	w11, w11, #0x2
  403844:	strb	w11, [x10, #1240]
  403848:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  40384c:	add	x10, x10, #0x490
  403850:	ldr	x11, [x10, #40]
  403854:	ldr	x12, [x10]
  403858:	ldr	x13, [x10, #24]
  40385c:	ldp	x20, x19, [sp, #64]
  403860:	add	x9, x11, x9
  403864:	bic	x9, x9, x11
  403868:	sub	x15, x13, x12
  40386c:	sub	x11, x9, x12
  403870:	ldp	x22, x21, [sp, #48]
  403874:	ldp	x24, x23, [sp, #32]
  403878:	ldp	x29, x30, [sp, #16]
  40387c:	cmp	x11, x15
  403880:	adrp	x14, 424000 <argp_failure@@Base+0x17d44>
  403884:	csel	x9, x13, x9, hi  // hi = pmore
  403888:	stp	x9, x9, [x10, #8]
  40388c:	str	x8, [x14, #1440]
  403890:	add	sp, sp, #0x50
  403894:	ret
  403898:	cbz	x0, 4038a4 <ferror@plt+0x1a04>
  40389c:	ldr	w8, [x0, #8]
  4038a0:	cbz	w8, 4038a8 <ferror@plt+0x1a08>
  4038a4:	ret
  4038a8:	mov	w8, #0x2                   	// #2
  4038ac:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  4038b0:	str	w8, [x0, #8]
  4038b4:	ldr	x8, [x9, #1440]
  4038b8:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  4038bc:	str	x8, [x0, #24]
  4038c0:	ldr	w8, [x9, #1428]
  4038c4:	ldp	w9, w10, [x0, #80]
  4038c8:	orr	w8, w9, w8
  4038cc:	str	w8, [x0, #80]
  4038d0:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4038d4:	ldr	w8, [x8, #1424]
  4038d8:	orr	w8, w10, w8
  4038dc:	str	w8, [x0, #84]
  4038e0:	ret
  4038e4:	sub	sp, sp, #0x60
  4038e8:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4038ec:	stp	x24, x23, [sp, #48]
  4038f0:	adrp	x23, 423000 <argp_failure@@Base+0x16d44>
  4038f4:	ldr	x8, [x8, #840]
  4038f8:	stp	x22, x21, [sp, #64]
  4038fc:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  403900:	add	x23, x23, #0x388
  403904:	stp	x20, x19, [sp, #80]
  403908:	mov	x19, x1
  40390c:	ldr	x9, [x22, #1416]
  403910:	ldr	x1, [x23]
  403914:	adrp	x10, 40f000 <argp_failure@@Base+0x2d44>
  403918:	add	x10, x10, #0x792
  40391c:	cmp	x8, #0x0
  403920:	mov	w20, w0
  403924:	csel	x21, x10, x8, eq  // eq = none
  403928:	stp	x29, x30, [sp, #16]
  40392c:	str	x25, [sp, #32]
  403930:	add	x29, sp, #0x10
  403934:	str	x9, [sp, #8]
  403938:	cbz	x1, 403958 <ferror@plt+0x1ab8>
  40393c:	adrp	x23, 423000 <argp_failure@@Base+0x16d44>
  403940:	add	x23, x23, #0x388
  403944:	mov	x0, x21
  403948:	bl	401cb0 <strcmp@plt>
  40394c:	cbz	w0, 403958 <ferror@plt+0x1ab8>
  403950:	ldr	x1, [x23, #24]!
  403954:	cbnz	x1, 403944 <ferror@plt+0x1aa4>
  403958:	ldr	x8, [x23, #16]
  40395c:	cbnz	x8, 40397c <ferror@plt+0x1adc>
  403960:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403964:	add	x2, x2, #0x89f
  403968:	mov	w0, #0x1                   	// #1
  40396c:	mov	w1, wzr
  403970:	mov	x3, x21
  403974:	bl	401af0 <error@plt>
  403978:	ldr	x8, [x23, #16]
  40397c:	adrp	x10, 410000 <argp_failure@@Base+0x3d44>
  403980:	adrp	x0, 410000 <argp_failure@@Base+0x3d44>
  403984:	adrp	x1, 423000 <argp_failure@@Base+0x16d44>
  403988:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  40398c:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403990:	add	x10, x10, #0x8d4
  403994:	add	x0, x0, #0x8ec
  403998:	add	x1, x1, #0x4a8
  40399c:	str	x8, [x21, #1440]
  4039a0:	str	x10, [x9, #1504]
  4039a4:	bl	409c48 <argp_parse@@Base+0xfbc>
  4039a8:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4039ac:	add	x8, x8, #0x390
  4039b0:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  4039b4:	ldp	q0, q1, [x8]
  4039b8:	ldr	x8, [x10, #848]
  4039bc:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  4039c0:	adrp	x0, 423000 <argp_failure@@Base+0x16d44>
  4039c4:	add	x9, x9, #0x4e0
  4039c8:	add	x0, x0, #0x4b8
  4039cc:	add	x4, x29, #0x1c
  4039d0:	add	x5, sp, #0x8
  4039d4:	mov	w3, #0x8                   	// #8
  4039d8:	mov	w1, w20
  4039dc:	mov	x2, x19
  4039e0:	str	x9, [x0, #32]
  4039e4:	stp	q0, q1, [x9]
  4039e8:	str	x8, [x0, #16]
  4039ec:	bl	408c8c <argp_parse@@Base>
  4039f0:	ldr	x8, [sp, #8]
  4039f4:	cbz	x8, 403a34 <ferror@plt+0x1b94>
  4039f8:	ldr	w9, [x8, #8]
  4039fc:	cbnz	w9, 403a34 <ferror@plt+0x1b94>
  403a00:	mov	w9, #0x2                   	// #2
  403a04:	str	w9, [x8, #8]
  403a08:	ldr	x9, [x21, #1440]
  403a0c:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  403a10:	str	x9, [x8, #24]
  403a14:	ldr	w9, [x10, #1428]
  403a18:	ldp	w10, w11, [x8, #80]
  403a1c:	orr	w9, w10, w9
  403a20:	str	w9, [x8, #80]
  403a24:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403a28:	ldr	w9, [x9, #1424]
  403a2c:	orr	w9, w11, w9
  403a30:	str	w9, [x8, #84]
  403a34:	ldrsw	x8, [x29, #28]
  403a38:	cmp	w8, w20
  403a3c:	b.ge	403a78 <ferror@plt+0x1bd8>  // b.tcont
  403a40:	sub	w1, w20, w8
  403a44:	add	x2, x19, x8, lsl #3
  403a48:	add	x0, sp, #0x8
  403a4c:	bl	40857c <ferror@plt+0x66dc>
  403a50:	cbnz	w0, 403a68 <ferror@plt+0x1bc8>
  403a54:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403a58:	add	x2, x2, #0x8f5
  403a5c:	mov	w0, #0x1                   	// #1
  403a60:	mov	w1, wzr
  403a64:	bl	401af0 <error@plt>
  403a68:	ldr	x8, [sp, #8]
  403a6c:	cbz	x8, 403a78 <ferror@plt+0x1bd8>
  403a70:	ldr	w9, [x8, #8]
  403a74:	cbz	w9, 403b70 <ferror@plt+0x1cd0>
  403a78:	ldr	x8, [x22, #1416]
  403a7c:	cbnz	x8, 403b54 <ferror@plt+0x1cb4>
  403a80:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  403a84:	ldr	x8, [x8, #944]
  403a88:	blr	x8
  403a8c:	mov	x19, x0
  403a90:	cbnz	x0, 403aa8 <ferror@plt+0x1c08>
  403a94:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403a98:	add	x2, x2, #0x907
  403a9c:	mov	w0, #0x1                   	// #1
  403aa0:	mov	w1, wzr
  403aa4:	bl	401af0 <error@plt>
  403aa8:	add	x23, x19, #0x8
  403aac:	adrp	x19, 410000 <argp_failure@@Base+0x3d44>
  403ab0:	adrp	x20, 424000 <argp_failure@@Base+0x17d44>
  403ab4:	mov	w24, #0x58                  	// #88
  403ab8:	add	x19, x19, #0x6ff
  403abc:	mov	w25, #0x2                   	// #2
  403ac0:	b	403af0 <ferror@plt+0x1c50>
  403ac4:	ldrsw	x8, [x20, #1432]
  403ac8:	movi	v0.2d, #0x0
  403acc:	madd	x8, x8, x24, x0
  403ad0:	stp	q0, q0, [x8, #-32]
  403ad4:	stp	q0, q0, [x8, #-64]
  403ad8:	stur	q0, [x8, #-80]
  403adc:	ldr	x9, [x23], #16
  403ae0:	stur	w25, [x8, #-80]
  403ae4:	stur	x9, [x8, #-88]
  403ae8:	ldr	x9, [x21, #1440]
  403aec:	stur	x9, [x8, #-64]
  403af0:	ldur	w8, [x23, #-8]
  403af4:	cbnz	w8, 403b00 <ferror@plt+0x1c60>
  403af8:	ldr	x8, [x23]
  403afc:	cbz	x8, 403b3c <ferror@plt+0x1c9c>
  403b00:	ldrsw	x8, [x20, #1432]
  403b04:	ldr	x0, [x22, #1416]
  403b08:	add	x8, x8, #0x1
  403b0c:	mul	x1, x8, x24
  403b10:	str	w8, [x20, #1432]
  403b14:	bl	401c30 <realloc@plt>
  403b18:	str	x0, [x22, #1416]
  403b1c:	cbnz	x0, 403ac4 <ferror@plt+0x1c24>
  403b20:	bl	401e50 <__errno_location@plt>
  403b24:	ldr	w1, [x0]
  403b28:	mov	w0, #0x1                   	// #1
  403b2c:	mov	x2, x19
  403b30:	bl	401af0 <error@plt>
  403b34:	ldr	x0, [x22, #1416]
  403b38:	b	403ac4 <ferror@plt+0x1c24>
  403b3c:	ldr	x0, [x22, #1416]
  403b40:	ldrsw	x1, [x20, #1432]
  403b44:	adrp	x3, 403000 <ferror@plt+0x1160>
  403b48:	add	x3, x3, #0xbb0
  403b4c:	mov	w2, #0x58                  	// #88
  403b50:	bl	401b40 <qsort@plt>
  403b54:	ldp	x20, x19, [sp, #80]
  403b58:	ldp	x22, x21, [sp, #64]
  403b5c:	ldp	x24, x23, [sp, #48]
  403b60:	ldr	x25, [sp, #32]
  403b64:	ldp	x29, x30, [sp, #16]
  403b68:	add	sp, sp, #0x60
  403b6c:	ret
  403b70:	mov	w9, #0x2                   	// #2
  403b74:	str	w9, [x8, #8]
  403b78:	ldr	x9, [x21, #1440]
  403b7c:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  403b80:	str	x9, [x8, #24]
  403b84:	ldr	w9, [x10, #1428]
  403b88:	ldp	w10, w11, [x8, #80]
  403b8c:	orr	w9, w10, w9
  403b90:	str	w9, [x8, #80]
  403b94:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403b98:	ldr	w9, [x9, #1424]
  403b9c:	orr	w9, w11, w9
  403ba0:	str	w9, [x8, #84]
  403ba4:	ldr	x8, [x22, #1416]
  403ba8:	cbnz	x8, 403b54 <ferror@plt+0x1cb4>
  403bac:	b	403a80 <ferror@plt+0x1be0>
  403bb0:	ldr	x0, [x0]
  403bb4:	ldr	x1, [x1]
  403bb8:	b	401cb0 <strcmp@plt>
  403bbc:	stp	x29, x30, [sp, #-48]!
  403bc0:	stp	x22, x21, [sp, #16]
  403bc4:	stp	x20, x19, [sp, #32]
  403bc8:	ldr	x9, [x2, #40]
  403bcc:	sub	w10, w0, #0x41
  403bd0:	mov	x21, x2
  403bd4:	mov	x19, x1
  403bd8:	ldr	x20, [x9]
  403bdc:	mov	w8, w0
  403be0:	cmp	w10, #0x35
  403be4:	mov	w0, #0x7                   	// #7
  403be8:	mov	x29, sp
  403bec:	b.hi	403c6c <ferror@plt+0x1dcc>  // b.pmore
  403bf0:	adrp	x8, 40f000 <argp_failure@@Base+0x2d44>
  403bf4:	add	x8, x8, #0x704
  403bf8:	adr	x9, 403c08 <ferror@plt+0x1d68>
  403bfc:	ldrh	w11, [x8, x10, lsl #1]
  403c00:	add	x9, x9, x11, lsl #2
  403c04:	br	x9
  403c08:	cbnz	x20, 403c2c <ferror@plt+0x1d8c>
  403c0c:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403c10:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403c14:	add	x2, x2, #0x72c
  403c18:	add	x3, x3, #0x799
  403c1c:	mov	w0, #0x1                   	// #1
  403c20:	mov	w1, wzr
  403c24:	mov	x4, x19
  403c28:	bl	401af0 <error@plt>
  403c2c:	ldr	w8, [x20, #8]
  403c30:	tbz	w8, #6, 403c58 <ferror@plt+0x1db8>
  403c34:	ldr	x4, [x20]
  403c38:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403c3c:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403c40:	add	x2, x2, #0x74f
  403c44:	add	x3, x3, #0x799
  403c48:	mov	w0, #0x1                   	// #1
  403c4c:	mov	w1, wzr
  403c50:	bl	401af0 <error@plt>
  403c54:	ldr	w8, [x20, #8]
  403c58:	orr	w8, w8, #0x40
  403c5c:	mov	w0, wzr
  403c60:	str	x19, [x20, #64]
  403c64:	str	w8, [x20, #8]
  403c68:	b	404098 <ferror@plt+0x21f8>
  403c6c:	sub	w10, w8, #0x100
  403c70:	cmp	w10, #0x3
  403c74:	b.hi	403d28 <ferror@plt+0x1e88>  // b.pmore
  403c78:	adrp	x8, 40f000 <argp_failure@@Base+0x2d44>
  403c7c:	add	x8, x8, #0x770
  403c80:	adr	x9, 403c90 <ferror@plt+0x1df0>
  403c84:	ldrb	w11, [x8, x10]
  403c88:	add	x9, x9, x11, lsl #2
  403c8c:	br	x9
  403c90:	mov	x0, x20
  403c94:	mov	x1, x19
  403c98:	bl	4032d4 <ferror@plt+0x1434>
  403c9c:	mov	w0, wzr
  403ca0:	b	404098 <ferror@plt+0x21f8>
  403ca4:	cbnz	x20, 403cc8 <ferror@plt+0x1e28>
  403ca8:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403cac:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403cb0:	add	x2, x2, #0x72c
  403cb4:	add	x3, x3, #0x77e
  403cb8:	mov	w0, #0x1                   	// #1
  403cbc:	mov	w1, wzr
  403cc0:	mov	x4, x19
  403cc4:	bl	401af0 <error@plt>
  403cc8:	ldr	w8, [x20, #8]
  403ccc:	tbz	w8, #5, 403cf4 <ferror@plt+0x1e54>
  403cd0:	ldr	x4, [x20]
  403cd4:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403cd8:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403cdc:	add	x2, x2, #0x74f
  403ce0:	add	x3, x3, #0x77e
  403ce4:	mov	w0, #0x1                   	// #1
  403ce8:	mov	w1, wzr
  403cec:	bl	401af0 <error@plt>
  403cf0:	ldr	w8, [x20, #8]
  403cf4:	orr	w8, w8, #0x20
  403cf8:	str	x19, [x20, #56]
  403cfc:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403d00:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  403d04:	str	w8, [x20, #8]
  403d08:	ldr	w8, [x9, #1428]
  403d0c:	ldr	w11, [x10, #1424]
  403d10:	mov	w0, wzr
  403d14:	orr	w8, w8, #0x10
  403d18:	and	w11, w11, #0xffffffef
  403d1c:	str	w8, [x9, #1428]
  403d20:	str	w11, [x10, #1424]
  403d24:	b	404098 <ferror@plt+0x21f8>
  403d28:	mov	w10, #0x3                   	// #3
  403d2c:	movk	w10, #0x100, lsl #16
  403d30:	cmp	w8, w10
  403d34:	b.ne	404098 <ferror@plt+0x21f8>  // b.any
  403d38:	ldr	x8, [x21, #48]
  403d3c:	mov	w0, wzr
  403d40:	str	x9, [x8]
  403d44:	b	404098 <ferror@plt+0x21f8>
  403d48:	cbnz	x20, 403d6c <ferror@plt+0x1ecc>
  403d4c:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403d50:	adrp	x3, 40f000 <argp_failure@@Base+0x2d44>
  403d54:	add	x2, x2, #0x72c
  403d58:	add	x3, x3, #0x57f
  403d5c:	mov	w0, #0x1                   	// #1
  403d60:	mov	w1, wzr
  403d64:	mov	x4, x19
  403d68:	bl	401af0 <error@plt>
  403d6c:	ldr	w8, [x20, #8]
  403d70:	tbz	w8, #3, 403d98 <ferror@plt+0x1ef8>
  403d74:	ldr	x4, [x20]
  403d78:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403d7c:	adrp	x3, 40f000 <argp_failure@@Base+0x2d44>
  403d80:	add	x2, x2, #0x74f
  403d84:	add	x3, x3, #0x57f
  403d88:	mov	w0, #0x1                   	// #1
  403d8c:	mov	w1, wzr
  403d90:	bl	401af0 <error@plt>
  403d94:	ldr	w8, [x20, #8]
  403d98:	orr	w8, w8, #0x8
  403d9c:	mov	w0, wzr
  403da0:	str	x19, [x20, #40]
  403da4:	str	w8, [x20, #8]
  403da8:	b	404098 <ferror@plt+0x21f8>
  403dac:	mov	x1, x19
  403db0:	bl	403460 <ferror@plt+0x15c0>
  403db4:	mov	w0, wzr
  403db8:	b	404098 <ferror@plt+0x21f8>
  403dbc:	mov	x0, x20
  403dc0:	mov	x1, x19
  403dc4:	bl	403204 <ferror@plt+0x1364>
  403dc8:	mov	w0, wzr
  403dcc:	b	404098 <ferror@plt+0x21f8>
  403dd0:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  403dd4:	mov	w9, #0x1                   	// #1
  403dd8:	mov	w0, wzr
  403ddc:	str	w9, [x8, #1448]
  403de0:	b	404098 <ferror@plt+0x21f8>
  403de4:	cbz	x20, 403e28 <ferror@plt+0x1f88>
  403de8:	ldr	w8, [x20, #8]
  403dec:	cbnz	w8, 403e28 <ferror@plt+0x1f88>
  403df0:	mov	w8, #0x2                   	// #2
  403df4:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403df8:	str	w8, [x20, #8]
  403dfc:	ldr	x8, [x9, #1440]
  403e00:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403e04:	str	x8, [x20, #24]
  403e08:	ldr	w8, [x9, #1428]
  403e0c:	ldp	w9, w10, [x20, #80]
  403e10:	orr	w8, w9, w8
  403e14:	str	w8, [x20, #80]
  403e18:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  403e1c:	ldr	w8, [x8, #1424]
  403e20:	orr	w8, w10, w8
  403e24:	str	w8, [x20, #84]
  403e28:	adrp	x20, 424000 <argp_failure@@Base+0x17d44>
  403e2c:	ldrsw	x10, [x20, #1432]
  403e30:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  403e34:	ldr	x0, [x22, #1416]
  403e38:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  403e3c:	mov	w9, #0x1                   	// #1
  403e40:	mov	w11, #0x58                  	// #88
  403e44:	str	w9, [x8, #1452]
  403e48:	add	x8, x10, #0x1
  403e4c:	mul	x1, x8, x11
  403e50:	str	w8, [x20, #1432]
  403e54:	bl	401c30 <realloc@plt>
  403e58:	mov	x8, x0
  403e5c:	str	x0, [x22, #1416]
  403e60:	cbnz	x0, 403e80 <ferror@plt+0x1fe0>
  403e64:	bl	401e50 <__errno_location@plt>
  403e68:	ldr	w1, [x0]
  403e6c:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403e70:	add	x2, x2, #0x6ff
  403e74:	mov	w0, #0x1                   	// #1
  403e78:	bl	401af0 <error@plt>
  403e7c:	ldr	x8, [x22, #1416]
  403e80:	ldrsw	x9, [x20, #1432]
  403e84:	mov	w10, #0x58                  	// #88
  403e88:	movi	v0.2d, #0x0
  403e8c:	mov	w0, wzr
  403e90:	madd	x8, x9, x10, x8
  403e94:	str	x19, [x8, #-88]!
  403e98:	stur	q0, [x8, #72]
  403e9c:	stur	q0, [x8, #56]
  403ea0:	stur	q0, [x8, #40]
  403ea4:	stur	q0, [x8, #24]
  403ea8:	stur	q0, [x8, #8]
  403eac:	ldr	x9, [x21, #40]
  403eb0:	str	x8, [x9]
  403eb4:	b	404098 <ferror@plt+0x21f8>
  403eb8:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  403ebc:	ldr	w9, [x8, #1460]
  403ec0:	mov	w0, wzr
  403ec4:	add	w9, w9, #0x1
  403ec8:	str	w9, [x8, #1460]
  403ecc:	b	404098 <ferror@plt+0x21f8>
  403ed0:	cbnz	x20, 403ef4 <ferror@plt+0x2054>
  403ed4:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403ed8:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403edc:	add	x2, x2, #0x72c
  403ee0:	add	x3, x3, #0x776
  403ee4:	mov	w0, #0x1                   	// #1
  403ee8:	mov	w1, wzr
  403eec:	mov	x4, x19
  403ef0:	bl	401af0 <error@plt>
  403ef4:	ldr	w8, [x20, #8]
  403ef8:	tbz	w8, #4, 403f20 <ferror@plt+0x2080>
  403efc:	ldr	x4, [x20]
  403f00:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403f04:	adrp	x3, 410000 <argp_failure@@Base+0x3d44>
  403f08:	add	x2, x2, #0x74f
  403f0c:	add	x3, x3, #0x776
  403f10:	mov	w0, #0x1                   	// #1
  403f14:	mov	w1, wzr
  403f18:	bl	401af0 <error@plt>
  403f1c:	ldr	w8, [x20, #8]
  403f20:	orr	w8, w8, #0x10
  403f24:	mov	w0, wzr
  403f28:	str	x19, [x20, #48]
  403f2c:	str	w8, [x20, #8]
  403f30:	b	404098 <ferror@plt+0x21f8>
  403f34:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  403f38:	add	x20, x20, #0x388
  403f3c:	ldr	x1, [x20]
  403f40:	cbz	x1, 403f68 <ferror@plt+0x20c8>
  403f44:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  403f48:	adrp	x19, 40f000 <argp_failure@@Base+0x2d44>
  403f4c:	add	x20, x20, #0x388
  403f50:	add	x19, x19, #0xfe0
  403f54:	mov	x0, x19
  403f58:	bl	401cb0 <strcmp@plt>
  403f5c:	cbz	w0, 403f68 <ferror@plt+0x20c8>
  403f60:	ldr	x1, [x20, #24]!
  403f64:	cbnz	x1, 403f54 <ferror@plt+0x20b4>
  403f68:	ldr	x8, [x20, #16]
  403f6c:	cbnz	x8, 40408c <ferror@plt+0x21ec>
  403f70:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  403f74:	adrp	x3, 40f000 <argp_failure@@Base+0x2d44>
  403f78:	add	x2, x2, #0x89f
  403f7c:	add	x3, x3, #0xfe0
  403f80:	mov	w0, #0x1                   	// #1
  403f84:	mov	w1, wzr
  403f88:	b	404084 <ferror@plt+0x21e4>
  403f8c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  403f90:	ldr	w9, [x8, #1456]
  403f94:	mov	w0, wzr
  403f98:	add	w9, w9, #0x1
  403f9c:	str	w9, [x8, #1456]
  403fa0:	b	404098 <ferror@plt+0x21f8>
  403fa4:	cbz	x19, 40401c <ferror@plt+0x217c>
  403fa8:	ldrb	w8, [x19]
  403fac:	cmp	w8, #0x40
  403fb0:	b.ne	40401c <ferror@plt+0x217c>  // b.any
  403fb4:	add	x0, x19, #0x1
  403fb8:	bl	40368c <ferror@plt+0x17ec>
  403fbc:	mov	w0, wzr
  403fc0:	b	404098 <ferror@plt+0x21f8>
  403fc4:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  403fc8:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403fcc:	ldr	w10, [x8, #1428]
  403fd0:	ldr	w11, [x9, #1424]
  403fd4:	mov	w12, #0x41                  	// #65
  403fd8:	mov	w13, #0xffffffbe            	// #-66
  403fdc:	orr	w10, w10, w12
  403fe0:	and	w11, w11, w13
  403fe4:	mov	w0, wzr
  403fe8:	str	w10, [x8, #1428]
  403fec:	str	w11, [x9, #1424]
  403ff0:	b	404098 <ferror@plt+0x21f8>
  403ff4:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  403ff8:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  403ffc:	ldr	w10, [x8, #1424]
  404000:	ldr	w11, [x9, #1428]
  404004:	mov	w0, wzr
  404008:	orr	w10, w10, #0x1
  40400c:	and	w11, w11, #0xfffffffe
  404010:	str	w10, [x8, #1424]
  404014:	str	w11, [x9, #1428]
  404018:	b	404098 <ferror@plt+0x21f8>
  40401c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  404020:	ldr	x8, [x8, #840]
  404024:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  404028:	add	x20, x20, #0x388
  40402c:	adrp	x9, 40f000 <argp_failure@@Base+0x2d44>
  404030:	ldr	x1, [x20]
  404034:	add	x9, x9, #0x792
  404038:	cmp	x8, #0x0
  40403c:	csel	x8, x9, x8, eq  // eq = none
  404040:	cmp	x19, #0x0
  404044:	csel	x19, x8, x19, eq  // eq = none
  404048:	cbz	x1, 404068 <ferror@plt+0x21c8>
  40404c:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  404050:	add	x20, x20, #0x388
  404054:	mov	x0, x19
  404058:	bl	401cb0 <strcmp@plt>
  40405c:	cbz	w0, 404068 <ferror@plt+0x21c8>
  404060:	ldr	x1, [x20, #24]!
  404064:	cbnz	x1, 404054 <ferror@plt+0x21b4>
  404068:	ldr	x8, [x20, #16]
  40406c:	cbnz	x8, 40408c <ferror@plt+0x21ec>
  404070:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  404074:	add	x2, x2, #0x89f
  404078:	mov	w0, #0x1                   	// #1
  40407c:	mov	w1, wzr
  404080:	mov	x3, x19
  404084:	bl	401af0 <error@plt>
  404088:	ldr	x8, [x20, #16]
  40408c:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  404090:	mov	w0, wzr
  404094:	str	x8, [x9, #1440]
  404098:	ldp	x20, x19, [sp, #32]
  40409c:	ldp	x22, x21, [sp, #16]
  4040a0:	ldp	x29, x30, [sp], #48
  4040a4:	ret
  4040a8:	mov	w8, #0x4                   	// #4
  4040ac:	movk	w8, #0x200, lsl #16
  4040b0:	cmp	w0, w8
  4040b4:	b.ne	4040c4 <ferror@plt+0x2224>  // b.any
  4040b8:	adrp	x0, 410000 <argp_failure@@Base+0x3d44>
  4040bc:	add	x0, x0, #0xb7b
  4040c0:	b	402114 <ferror@plt+0x274>
  4040c4:	mov	x0, x1
  4040c8:	ret
  4040cc:	ret
  4040d0:	stp	x29, x30, [sp, #-48]!
  4040d4:	cmp	w1, #0x1
  4040d8:	str	x21, [sp, #16]
  4040dc:	stp	x20, x19, [sp, #32]
  4040e0:	mov	x29, sp
  4040e4:	b.lt	404130 <ferror@plt+0x2290>  // b.tstop
  4040e8:	mov	x20, x0
  4040ec:	ldr	x0, [x2]
  4040f0:	mov	x19, x2
  4040f4:	mov	w21, w1
  4040f8:	bl	402ef4 <ferror@plt+0x1054>
  4040fc:	cmp	x0, #0x0
  404100:	mov	w8, #0x1                   	// #1
  404104:	cinc	w8, w8, eq  // eq = none
  404108:	cmp	w8, w21
  40410c:	b.ge	404130 <ferror@plt+0x2290>  // b.tcont
  404110:	ldr	x8, [x19, w8, uxtw #3]
  404114:	mov	x0, x20
  404118:	ldr	x21, [sp, #16]
  40411c:	mov	w1, wzr
  404120:	str	x8, [x20, #24]
  404124:	ldp	x20, x19, [sp, #32]
  404128:	ldp	x29, x30, [sp], #48
  40412c:	b	406584 <ferror@plt+0x46e4>
  404130:	ldp	x20, x19, [sp, #32]
  404134:	ldr	x21, [sp, #16]
  404138:	ldp	x29, x30, [sp], #48
  40413c:	ret
  404140:	stp	x29, x30, [sp, #-64]!
  404144:	cmp	w1, #0x0
  404148:	stp	x22, x21, [sp, #32]
  40414c:	stp	x20, x19, [sp, #48]
  404150:	csel	x8, x0, x2, eq  // eq = none
  404154:	ldr	x19, [x8]
  404158:	str	x23, [sp, #16]
  40415c:	mov	x29, sp
  404160:	mov	x0, x19
  404164:	bl	402ef4 <ferror@plt+0x1054>
  404168:	mov	x20, x0
  40416c:	cbnz	x0, 40418c <ferror@plt+0x22ec>
  404170:	bl	401e50 <__errno_location@plt>
  404174:	ldr	w1, [x0]
  404178:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  40417c:	add	x2, x2, #0xdc1
  404180:	mov	w0, #0x1                   	// #1
  404184:	mov	x3, x19
  404188:	bl	401af0 <error@plt>
  40418c:	ldr	x9, [x20, #8]
  404190:	ldrb	w8, [x9]
  404194:	cbz	w8, 404214 <ferror@plt+0x2374>
  404198:	add	x19, x9, #0x1
  40419c:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  4041a0:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  4041a4:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  4041a8:	mov	w23, #0x1                   	// #1
  4041ac:	b	4041d4 <ferror@plt+0x2334>
  4041b0:	ldr	x8, [x20, #2128]
  4041b4:	ldr	w9, [x8]
  4041b8:	add	w9, w9, #0x1
  4041bc:	str	w9, [x8]
  4041c0:	ldr	x1, [x21, #1480]
  4041c4:	bl	401b20 <putc@plt>
  4041c8:	str	w23, [x22, #1464]
  4041cc:	ldrb	w8, [x19], #1
  4041d0:	cbz	w8, 404214 <ferror@plt+0x2374>
  4041d4:	and	w0, w8, #0xff
  4041d8:	cmp	w0, #0x9
  4041dc:	b.eq	4041f4 <ferror@plt+0x2354>  // b.none
  4041e0:	cmp	w0, #0xa
  4041e4:	b.ne	4041b0 <ferror@plt+0x2310>  // b.any
  4041e8:	ldr	x8, [x20, #2128]
  4041ec:	str	wzr, [x8]
  4041f0:	b	4041c0 <ferror@plt+0x2320>
  4041f4:	ldr	x8, [x20, #2128]
  4041f8:	ldr	w9, [x8]
  4041fc:	add	w10, w9, #0x7
  404200:	cmp	w9, #0x0
  404204:	csel	w9, w10, w9, lt  // lt = tstop
  404208:	and	w9, w9, #0xfffffff8
  40420c:	add	w9, w9, #0x8
  404210:	b	4041bc <ferror@plt+0x231c>
  404214:	ldp	x20, x19, [sp, #48]
  404218:	ldp	x22, x21, [sp, #32]
  40421c:	ldr	x23, [sp, #16]
  404220:	ldp	x29, x30, [sp], #64
  404224:	ret
  404228:	stp	x29, x30, [sp, #-64]!
  40422c:	cmp	w1, #0x0
  404230:	stp	x22, x21, [sp, #32]
  404234:	stp	x20, x19, [sp, #48]
  404238:	csel	x8, x0, x2, eq  // eq = none
  40423c:	ldr	x19, [x8]
  404240:	str	x23, [sp, #16]
  404244:	mov	x29, sp
  404248:	mov	x0, x19
  40424c:	bl	402ef4 <ferror@plt+0x1054>
  404250:	mov	x20, x0
  404254:	cbnz	x0, 404274 <ferror@plt+0x23d4>
  404258:	bl	401e50 <__errno_location@plt>
  40425c:	ldr	w1, [x0]
  404260:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  404264:	add	x2, x2, #0xdc1
  404268:	mov	w0, #0x1                   	// #1
  40426c:	mov	x3, x19
  404270:	bl	401af0 <error@plt>
  404274:	ldr	x9, [x20, #16]
  404278:	ldrb	w8, [x9]
  40427c:	cbz	w8, 4042fc <ferror@plt+0x245c>
  404280:	add	x19, x9, #0x1
  404284:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  404288:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  40428c:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  404290:	mov	w23, #0x1                   	// #1
  404294:	b	4042bc <ferror@plt+0x241c>
  404298:	ldr	x8, [x20, #2128]
  40429c:	ldr	w9, [x8]
  4042a0:	add	w9, w9, #0x1
  4042a4:	str	w9, [x8]
  4042a8:	ldr	x1, [x21, #1480]
  4042ac:	bl	401b20 <putc@plt>
  4042b0:	str	w23, [x22, #1464]
  4042b4:	ldrb	w8, [x19], #1
  4042b8:	cbz	w8, 4042fc <ferror@plt+0x245c>
  4042bc:	and	w0, w8, #0xff
  4042c0:	cmp	w0, #0x9
  4042c4:	b.eq	4042dc <ferror@plt+0x243c>  // b.none
  4042c8:	cmp	w0, #0xa
  4042cc:	b.ne	404298 <ferror@plt+0x23f8>  // b.any
  4042d0:	ldr	x8, [x20, #2128]
  4042d4:	str	wzr, [x8]
  4042d8:	b	4042a8 <ferror@plt+0x2408>
  4042dc:	ldr	x8, [x20, #2128]
  4042e0:	ldr	w9, [x8]
  4042e4:	add	w10, w9, #0x7
  4042e8:	cmp	w9, #0x0
  4042ec:	csel	w9, w10, w9, lt  // lt = tstop
  4042f0:	and	w9, w9, #0xfffffff8
  4042f4:	add	w9, w9, #0x8
  4042f8:	b	4042a4 <ferror@plt+0x2404>
  4042fc:	ldp	x20, x19, [sp, #48]
  404300:	ldp	x22, x21, [sp, #32]
  404304:	ldr	x23, [sp, #16]
  404308:	ldp	x29, x30, [sp], #64
  40430c:	ret
  404310:	cbz	w1, 404378 <ferror@plt+0x24d8>
  404314:	stp	x29, x30, [sp, #-48]!
  404318:	stp	x22, x21, [sp, #16]
  40431c:	stp	x20, x19, [sp, #32]
  404320:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  404324:	ldr	x8, [x8, #904]
  404328:	ldr	x21, [x0]
  40432c:	mov	x20, x0
  404330:	mov	x29, sp
  404334:	cbz	x8, 404368 <ferror@plt+0x24c8>
  404338:	adrp	x9, 423000 <argp_failure@@Base+0x16d44>
  40433c:	add	x9, x9, #0x388
  404340:	mov	x19, x2
  404344:	add	x22, x9, #0x18
  404348:	str	x8, [x20]
  40434c:	ldr	x8, [x19]
  404350:	mov	x0, x20
  404354:	mov	w1, wzr
  404358:	str	x8, [x20, #24]
  40435c:	bl	406584 <ferror@plt+0x46e4>
  404360:	ldr	x8, [x22], #24
  404364:	cbnz	x8, 404348 <ferror@plt+0x24a8>
  404368:	str	x21, [x20]
  40436c:	ldp	x20, x19, [sp, #32]
  404370:	ldp	x22, x21, [sp, #16]
  404374:	ldp	x29, x30, [sp], #48
  404378:	ret
  40437c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  404380:	ldr	w8, [x8, #1456]
  404384:	cmp	w8, #0x0
  404388:	cset	w9, eq  // eq = none
  40438c:	cmp	w9, w1
  404390:	b.ge	4043ac <ferror@plt+0x250c>  // b.tcont
  404394:	cmp	w8, #0x0
  404398:	cset	w8, eq  // eq = none
  40439c:	ldr	x8, [x2, w8, uxtw #3]
  4043a0:	mov	w1, wzr
  4043a4:	str	x8, [x0, #24]
  4043a8:	b	406584 <ferror@plt+0x46e4>
  4043ac:	ret
  4043b0:	stp	x29, x30, [sp, #-16]!
  4043b4:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  4043b8:	ldr	x8, [x8, #2128]
  4043bc:	mov	w0, #0xa                   	// #10
  4043c0:	mov	x29, sp
  4043c4:	str	wzr, [x8]
  4043c8:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4043cc:	ldr	x1, [x8, #1480]
  4043d0:	bl	401b20 <putc@plt>
  4043d4:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4043d8:	mov	w9, #0x1                   	// #1
  4043dc:	str	w9, [x8, #1464]
  4043e0:	ldp	x29, x30, [sp], #16
  4043e4:	ret
  4043e8:	stp	x29, x30, [sp, #-16]!
  4043ec:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  4043f0:	ldr	x8, [x8, #2128]
  4043f4:	mov	w0, #0x9                   	// #9
  4043f8:	mov	x29, sp
  4043fc:	ldr	w9, [x8]
  404400:	add	w10, w9, #0x7
  404404:	cmp	w9, #0x0
  404408:	csel	w9, w10, w9, lt  // lt = tstop
  40440c:	and	w9, w9, #0xfffffff8
  404410:	add	w9, w9, #0x8
  404414:	str	w9, [x8]
  404418:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40441c:	ldr	x1, [x8, #1480]
  404420:	bl	401b20 <putc@plt>
  404424:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  404428:	mov	w9, #0x1                   	// #1
  40442c:	str	w9, [x8, #1464]
  404430:	ldp	x29, x30, [sp], #16
  404434:	ret
  404438:	stp	x29, x30, [sp, #-48]!
  40443c:	cmp	w1, #0x2
  404440:	str	x21, [sp, #16]
  404444:	stp	x20, x19, [sp, #32]
  404448:	mov	x29, sp
  40444c:	b.lt	4044ac <ferror@plt+0x260c>  // b.tstop
  404450:	mov	x20, x0
  404454:	ldr	x0, [x2]
  404458:	mov	x19, x2
  40445c:	add	x1, x29, #0x18
  404460:	mov	w2, #0xa                   	// #10
  404464:	bl	401ab0 <strtoul@plt>
  404468:	ldr	x8, [x29, #24]
  40446c:	mov	x21, x0
  404470:	ldrb	w8, [x8]
  404474:	cbz	w8, 40448c <ferror@plt+0x25ec>
  404478:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  40447c:	add	x2, x2, #0xdd6
  404480:	mov	w0, #0x1                   	// #1
  404484:	mov	w1, wzr
  404488:	bl	401af0 <error@plt>
  40448c:	cbz	w21, 4044ac <ferror@plt+0x260c>
  404490:	ldr	x8, [x19, #8]
  404494:	mov	x0, x20
  404498:	mov	w1, wzr
  40449c:	sub	w21, w21, #0x1
  4044a0:	str	x8, [x20, #24]
  4044a4:	bl	406584 <ferror@plt+0x46e4>
  4044a8:	cbnz	w21, 404490 <ferror@plt+0x25f0>
  4044ac:	ldp	x20, x19, [sp, #32]
  4044b0:	ldr	x21, [sp, #16]
  4044b4:	ldp	x29, x30, [sp], #48
  4044b8:	ret
  4044bc:	ldr	w8, [x0, #20]
  4044c0:	cmp	w8, #0x0
  4044c4:	cset	w9, eq  // eq = none
  4044c8:	cmp	w9, w1
  4044cc:	b.ge	4044e8 <ferror@plt+0x2648>  // b.tcont
  4044d0:	cmp	w8, #0x0
  4044d4:	cset	w8, eq  // eq = none
  4044d8:	ldr	x8, [x2, w8, uxtw #3]
  4044dc:	mov	w1, wzr
  4044e0:	str	x8, [x0, #24]
  4044e4:	b	406584 <ferror@plt+0x46e4>
  4044e8:	ret
  4044ec:	sub	sp, sp, #0x40
  4044f0:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4044f4:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  4044f8:	ldr	w8, [x8, #1448]
  4044fc:	ldr	w9, [x9, #1452]
  404500:	stp	x22, x21, [sp, #32]
  404504:	stp	x20, x19, [sp, #48]
  404508:	mov	x19, x2
  40450c:	mov	w21, w1
  404510:	orr	w8, w9, w8
  404514:	mov	x20, x0
  404518:	stp	x29, x30, [sp, #16]
  40451c:	add	x29, sp, #0x10
  404520:	cbz	w8, 40452c <ferror@plt+0x268c>
  404524:	mov	w8, #0x1                   	// #1
  404528:	b	404574 <ferror@plt+0x26d4>
  40452c:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  404530:	add	x0, x0, #0x40d
  404534:	sub	x1, x29, #0x4
  404538:	stur	wzr, [x29, #-4]
  40453c:	bl	4024f0 <ferror@plt+0x650>
  404540:	cbz	w0, 40455c <ferror@plt+0x26bc>
  404544:	mov	w22, w0
  404548:	ldr	w0, [x20, #16]
  40454c:	ldr	x2, [x20, #8]
  404550:	mov	w1, #0x8913                	// #35091
  404554:	bl	40a978 <argp_parse@@Base+0x1cec>
  404558:	cbz	w0, 404564 <ferror@plt+0x26c4>
  40455c:	mov	w8, wzr
  404560:	b	404574 <ferror@plt+0x26d4>
  404564:	ldr	x8, [x20, #8]
  404568:	ldrh	w8, [x8, #16]
  40456c:	tst	w22, w8
  404570:	cset	w8, ne  // ne = any
  404574:	eor	w8, w8, #0x1
  404578:	cmp	w8, w21
  40457c:	b.ge	404594 <ferror@plt+0x26f4>  // b.tcont
  404580:	ldr	x8, [x19, w8, uxtw #3]
  404584:	mov	x0, x20
  404588:	mov	w1, wzr
  40458c:	str	x8, [x20, #24]
  404590:	bl	406584 <ferror@plt+0x46e4>
  404594:	ldp	x20, x19, [sp, #48]
  404598:	ldp	x22, x21, [sp, #32]
  40459c:	ldp	x29, x30, [sp, #16]
  4045a0:	add	sp, sp, #0x40
  4045a4:	ret
  4045a8:	stp	x29, x30, [sp, #-64]!
  4045ac:	str	x23, [sp, #16]
  4045b0:	stp	x22, x21, [sp, #32]
  4045b4:	stp	x20, x19, [sp, #48]
  4045b8:	mov	x29, sp
  4045bc:	mov	x19, x2
  4045c0:	mov	w20, w1
  4045c4:	bl	401e50 <__errno_location@plt>
  4045c8:	cmp	w20, #0x1
  4045cc:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  4045d0:	str	wzr, [x0]
  4045d4:	b.lt	404608 <ferror@plt+0x2768>  // b.tstop
  4045d8:	ldr	x0, [x19]
  4045dc:	mov	x1, xzr
  4045e0:	mov	w2, wzr
  4045e4:	bl	401cd0 <strtol@plt>
  4045e8:	cmp	x0, #0x1
  4045ec:	b.lt	404608 <ferror@plt+0x2768>  // b.tstop
  4045f0:	ldr	x8, [x20, #2128]
  4045f4:	mov	x19, x0
  4045f8:	ldr	w9, [x8]
  4045fc:	cmp	x19, w9, sxtw
  404600:	b.gt	404630 <ferror@plt+0x2790>
  404604:	b	404664 <ferror@plt+0x27c4>
  404608:	ldr	x8, [x20, #2128]
  40460c:	ldr	w9, [x8]
  404610:	add	w10, w9, #0x7
  404614:	cmp	w9, #0x0
  404618:	csel	w10, w10, w9, lt  // lt = tstop
  40461c:	and	w10, w10, #0xfffffff8
  404620:	add	w10, w10, #0x8
  404624:	sxtw	x19, w10
  404628:	cmp	x19, w9, sxtw
  40462c:	b.le	404664 <ferror@plt+0x27c4>
  404630:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  404634:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  404638:	mov	w23, #0x1                   	// #1
  40463c:	add	w9, w9, #0x1
  404640:	str	w9, [x8]
  404644:	ldr	x1, [x21, #1480]
  404648:	mov	w0, #0x20                  	// #32
  40464c:	bl	401b20 <putc@plt>
  404650:	ldr	x8, [x20, #2128]
  404654:	str	w23, [x22, #1464]
  404658:	ldrsw	x9, [x8]
  40465c:	cmp	x19, x9
  404660:	b.gt	40463c <ferror@plt+0x279c>
  404664:	ldp	x20, x19, [sp, #48]
  404668:	ldp	x22, x21, [sp, #32]
  40466c:	ldr	x23, [sp, #16]
  404670:	ldp	x29, x30, [sp], #64
  404674:	ret
  404678:	cmp	w1, #0x2
  40467c:	b.lt	404794 <ferror@plt+0x28f4>  // b.tstop
  404680:	stp	x29, x30, [sp, #-96]!
  404684:	stp	x22, x21, [sp, #64]
  404688:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  40468c:	str	x27, [sp, #16]
  404690:	ldr	w27, [x21, #1464]
  404694:	stp	x26, x25, [sp, #32]
  404698:	stp	x24, x23, [sp, #48]
  40469c:	stp	x20, x19, [sp, #80]
  4046a0:	mov	x19, x2
  4046a4:	mov	x20, x0
  4046a8:	mov	w8, wzr
  4046ac:	mov	w22, w1
  4046b0:	mov	w23, #0x1                   	// #1
  4046b4:	adrp	x24, 423000 <argp_failure@@Base+0x16d44>
  4046b8:	adrp	x25, 424000 <argp_failure@@Base+0x17d44>
  4046bc:	mov	w26, #0x1                   	// #1
  4046c0:	mov	x29, sp
  4046c4:	str	wzr, [x21, #1464]
  4046c8:	cbz	w8, 40474c <ferror@plt+0x28ac>
  4046cc:	ldr	x9, [x19]
  4046d0:	ldrb	w8, [x9]
  4046d4:	cbz	w8, 404744 <ferror@plt+0x28a4>
  4046d8:	add	x27, x9, #0x1
  4046dc:	b	404704 <ferror@plt+0x2864>
  4046e0:	ldr	x8, [x24, #2128]
  4046e4:	ldr	w9, [x8]
  4046e8:	add	w9, w9, #0x1
  4046ec:	str	w9, [x8]
  4046f0:	ldr	x1, [x25, #1480]
  4046f4:	bl	401b20 <putc@plt>
  4046f8:	str	w23, [x21, #1464]
  4046fc:	ldrb	w8, [x27], #1
  404700:	cbz	w8, 404744 <ferror@plt+0x28a4>
  404704:	and	w0, w8, #0xff
  404708:	cmp	w0, #0x9
  40470c:	b.eq	404724 <ferror@plt+0x2884>  // b.none
  404710:	cmp	w0, #0xa
  404714:	b.ne	4046e0 <ferror@plt+0x2840>  // b.any
  404718:	ldr	x8, [x24, #2128]
  40471c:	str	wzr, [x8]
  404720:	b	4046f0 <ferror@plt+0x2850>
  404724:	ldr	x8, [x24, #2128]
  404728:	ldr	w9, [x8]
  40472c:	add	w10, w9, #0x7
  404730:	cmp	w9, #0x0
  404734:	csel	w9, w10, w9, lt  // lt = tstop
  404738:	and	w9, w9, #0xfffffff8
  40473c:	add	w9, w9, #0x8
  404740:	b	4046ec <ferror@plt+0x284c>
  404744:	mov	w27, #0x1                   	// #1
  404748:	str	wzr, [x21, #1464]
  40474c:	ldr	x8, [x19, x26, lsl #3]
  404750:	mov	x0, x20
  404754:	mov	w1, wzr
  404758:	str	x8, [x20, #24]
  40475c:	bl	406584 <ferror@plt+0x46e4>
  404760:	add	x26, x26, #0x1
  404764:	cmp	x26, x22
  404768:	b.eq	404778 <ferror@plt+0x28d8>  // b.none
  40476c:	ldr	w8, [x21, #1464]
  404770:	cbnz	w8, 4046cc <ferror@plt+0x282c>
  404774:	b	40474c <ferror@plt+0x28ac>
  404778:	str	w27, [x21, #1464]
  40477c:	ldp	x20, x19, [sp, #80]
  404780:	ldp	x22, x21, [sp, #64]
  404784:	ldp	x24, x23, [sp, #48]
  404788:	ldp	x26, x25, [sp, #32]
  40478c:	ldr	x27, [sp, #16]
  404790:	ldp	x29, x30, [sp], #96
  404794:	ret
  404798:	stp	x29, x30, [sp, #-64]!
  40479c:	cmp	w1, #0x1
  4047a0:	str	x23, [sp, #16]
  4047a4:	stp	x22, x21, [sp, #32]
  4047a8:	stp	x20, x19, [sp, #48]
  4047ac:	mov	x29, sp
  4047b0:	b.lt	404828 <ferror@plt+0x2988>  // b.tstop
  4047b4:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  4047b8:	mov	x20, x0
  4047bc:	ldr	x0, [x8, #2136]
  4047c0:	mov	x19, x2
  4047c4:	mov	w21, w1
  4047c8:	cbz	x0, 4047ec <ferror@plt+0x294c>
  4047cc:	ldr	x22, [x19]
  4047d0:	adrp	x23, 423000 <argp_failure@@Base+0x16d44>
  4047d4:	add	x23, x23, #0x868
  4047d8:	mov	x1, x22
  4047dc:	bl	401cb0 <strcmp@plt>
  4047e0:	cbz	w0, 40481c <ferror@plt+0x297c>
  4047e4:	ldr	x0, [x23], #16
  4047e8:	cbnz	x0, 4047d8 <ferror@plt+0x2938>
  4047ec:	mov	w8, #0x2                   	// #2
  4047f0:	cmp	w8, w21
  4047f4:	b.ge	404828 <ferror@plt+0x2988>  // b.tcont
  4047f8:	ldr	x8, [x19, w8, uxtw #3]
  4047fc:	mov	x0, x20
  404800:	ldr	x23, [sp, #16]
  404804:	mov	w1, wzr
  404808:	str	x8, [x20, #24]
  40480c:	ldp	x20, x19, [sp, #48]
  404810:	ldp	x22, x21, [sp, #32]
  404814:	ldp	x29, x30, [sp], #64
  404818:	b	406584 <ferror@plt+0x46e4>
  40481c:	mov	w8, #0x1                   	// #1
  404820:	cmp	w8, w21
  404824:	b.lt	4047f8 <ferror@plt+0x2958>  // b.tstop
  404828:	ldp	x20, x19, [sp, #48]
  40482c:	ldp	x22, x21, [sp, #32]
  404830:	ldr	x23, [sp, #16]
  404834:	ldp	x29, x30, [sp], #64
  404838:	ret
  40483c:	stp	x29, x30, [sp, #-48]!
  404840:	cmp	w1, #0x1
  404844:	str	x21, [sp, #16]
  404848:	stp	x20, x19, [sp, #32]
  40484c:	mov	x29, sp
  404850:	b.lt	404878 <ferror@plt+0x29d8>  // b.tstop
  404854:	mov	x20, x2
  404858:	mov	x19, x0
  40485c:	mov	w21, w1
  404860:	ldr	x0, [x20]
  404864:	bl	402ef4 <ferror@plt+0x1054>
  404868:	cbnz	x0, 404888 <ferror@plt+0x29e8>
  40486c:	subs	x21, x21, #0x1
  404870:	add	x20, x20, #0x8
  404874:	b.ne	404860 <ferror@plt+0x29c0>  // b.any
  404878:	ldp	x20, x19, [sp, #32]
  40487c:	ldr	x21, [sp, #16]
  404880:	ldp	x29, x30, [sp], #48
  404884:	ret
  404888:	ldr	x8, [x0, #16]
  40488c:	mov	x0, x19
  404890:	ldr	x21, [sp, #16]
  404894:	mov	w1, wzr
  404898:	str	x8, [x19, #24]
  40489c:	ldp	x20, x19, [sp, #32]
  4048a0:	ldp	x29, x30, [sp], #48
  4048a4:	b	406584 <ferror@plt+0x46e4>
  4048a8:	stp	x29, x30, [sp, #-80]!
  4048ac:	stp	x22, x21, [sp, #48]
  4048b0:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  4048b4:	adrp	x22, 423000 <argp_failure@@Base+0x16d44>
  4048b8:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4048bc:	stp	x24, x23, [sp, #32]
  4048c0:	ldr	x8, [x8, #1128]
  4048c4:	ldr	x24, [x21, #1480]
  4048c8:	ldr	x23, [x22, #2128]
  4048cc:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  4048d0:	add	x9, x9, #0x5bc
  4048d4:	cmp	w1, #0x1
  4048d8:	str	x25, [sp, #16]
  4048dc:	stp	x20, x19, [sp, #64]
  4048e0:	mov	x29, sp
  4048e4:	str	x8, [x21, #1480]
  4048e8:	str	x9, [x22, #2128]
  4048ec:	b.lt	404918 <ferror@plt+0x2a78>  // b.tstop
  4048f0:	mov	x19, x2
  4048f4:	mov	x20, x0
  4048f8:	mov	w25, w1
  4048fc:	ldr	x8, [x19], #8
  404900:	mov	x0, x20
  404904:	mov	w1, wzr
  404908:	str	x8, [x20, #24]
  40490c:	bl	406584 <ferror@plt+0x46e4>
  404910:	subs	x25, x25, #0x1
  404914:	b.ne	4048fc <ferror@plt+0x2a5c>  // b.any
  404918:	str	x24, [x21, #1480]
  40491c:	str	x23, [x22, #2128]
  404920:	ldp	x20, x19, [sp, #64]
  404924:	ldp	x22, x21, [sp, #48]
  404928:	ldp	x24, x23, [sp, #32]
  40492c:	ldr	x25, [sp, #16]
  404930:	ldp	x29, x30, [sp], #80
  404934:	ret
  404938:	stp	x29, x30, [sp, #-64]!
  40493c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  404940:	ldr	x9, [x8, #1352]
  404944:	stp	x22, x21, [sp, #32]
  404948:	stp	x20, x19, [sp, #48]
  40494c:	str	x23, [sp, #16]
  404950:	ldrb	w8, [x9]
  404954:	mov	x29, sp
  404958:	cbz	w8, 4049d8 <ferror@plt+0x2b38>
  40495c:	add	x19, x9, #0x1
  404960:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  404964:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  404968:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  40496c:	mov	w23, #0x1                   	// #1
  404970:	b	404998 <ferror@plt+0x2af8>
  404974:	ldr	x8, [x20, #2128]
  404978:	ldr	w9, [x8]
  40497c:	add	w9, w9, #0x1
  404980:	str	w9, [x8]
  404984:	ldr	x1, [x21, #1480]
  404988:	bl	401b20 <putc@plt>
  40498c:	str	w23, [x22, #1464]
  404990:	ldrb	w8, [x19], #1
  404994:	cbz	w8, 4049d8 <ferror@plt+0x2b38>
  404998:	and	w0, w8, #0xff
  40499c:	cmp	w0, #0x9
  4049a0:	b.eq	4049b8 <ferror@plt+0x2b18>  // b.none
  4049a4:	cmp	w0, #0xa
  4049a8:	b.ne	404974 <ferror@plt+0x2ad4>  // b.any
  4049ac:	ldr	x8, [x20, #2128]
  4049b0:	str	wzr, [x8]
  4049b4:	b	404984 <ferror@plt+0x2ae4>
  4049b8:	ldr	x8, [x20, #2128]
  4049bc:	ldr	w9, [x8]
  4049c0:	add	w10, w9, #0x7
  4049c4:	cmp	w9, #0x0
  4049c8:	csel	w9, w10, w9, lt  // lt = tstop
  4049cc:	and	w9, w9, #0xfffffff8
  4049d0:	add	w9, w9, #0x8
  4049d4:	b	404980 <ferror@plt+0x2ae0>
  4049d8:	ldp	x20, x19, [sp, #48]
  4049dc:	ldp	x22, x21, [sp, #32]
  4049e0:	ldr	x23, [sp, #16]
  4049e4:	ldp	x29, x30, [sp], #64
  4049e8:	ret
  4049ec:	stp	x29, x30, [sp, #-16]!
  4049f0:	cmp	w1, #0x1
  4049f4:	mov	x29, sp
  4049f8:	b.lt	404a10 <ferror@plt+0x2b70>  // b.tstop
  4049fc:	ldr	x0, [x2]
  404a00:	mov	x1, xzr
  404a04:	mov	w2, wzr
  404a08:	bl	401ab0 <strtoul@plt>
  404a0c:	bl	401ae0 <exit@plt>
  404a10:	mov	w0, wzr
  404a14:	bl	401ae0 <exit@plt>
  404a18:	stp	x29, x30, [sp, #-64]!
  404a1c:	stp	x22, x21, [sp, #32]
  404a20:	stp	x20, x19, [sp, #48]
  404a24:	ldr	x9, [x0]
  404a28:	str	x23, [sp, #16]
  404a2c:	mov	x29, sp
  404a30:	ldrb	w8, [x9]
  404a34:	cbz	w8, 404ab4 <ferror@plt+0x2c14>
  404a38:	add	x19, x9, #0x1
  404a3c:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  404a40:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  404a44:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  404a48:	mov	w23, #0x1                   	// #1
  404a4c:	b	404a74 <ferror@plt+0x2bd4>
  404a50:	ldr	x8, [x20, #2128]
  404a54:	ldr	w9, [x8]
  404a58:	add	w9, w9, #0x1
  404a5c:	str	w9, [x8]
  404a60:	ldr	x1, [x21, #1480]
  404a64:	bl	401b20 <putc@plt>
  404a68:	str	w23, [x22, #1464]
  404a6c:	ldrb	w8, [x19], #1
  404a70:	cbz	w8, 404ab4 <ferror@plt+0x2c14>
  404a74:	and	w0, w8, #0xff
  404a78:	cmp	w0, #0x9
  404a7c:	b.eq	404a94 <ferror@plt+0x2bf4>  // b.none
  404a80:	cmp	w0, #0xa
  404a84:	b.ne	404a50 <ferror@plt+0x2bb0>  // b.any
  404a88:	ldr	x8, [x20, #2128]
  404a8c:	str	wzr, [x8]
  404a90:	b	404a60 <ferror@plt+0x2bc0>
  404a94:	ldr	x8, [x20, #2128]
  404a98:	ldr	w9, [x8]
  404a9c:	add	w10, w9, #0x7
  404aa0:	cmp	w9, #0x0
  404aa4:	csel	w9, w10, w9, lt  // lt = tstop
  404aa8:	and	w9, w9, #0xfffffff8
  404aac:	add	w9, w9, #0x8
  404ab0:	b	404a5c <ferror@plt+0x2bbc>
  404ab4:	ldp	x20, x19, [sp, #48]
  404ab8:	ldp	x22, x21, [sp, #32]
  404abc:	ldr	x23, [sp, #16]
  404ac0:	ldp	x29, x30, [sp], #64
  404ac4:	ret
  404ac8:	stp	x29, x30, [sp, #-48]!
  404acc:	stp	x20, x19, [sp, #32]
  404ad0:	mov	x19, x0
  404ad4:	ldr	x0, [x0]
  404ad8:	str	x21, [sp, #16]
  404adc:	mov	x29, sp
  404ae0:	mov	x20, x2
  404ae4:	mov	w21, w1
  404ae8:	bl	401db0 <if_nametoindex@plt>
  404aec:	cmp	w0, #0x0
  404af0:	cset	w8, eq  // eq = none
  404af4:	cmp	w8, w21
  404af8:	b.ge	404b24 <ferror@plt+0x2c84>  // b.tcont
  404afc:	cmp	w0, #0x0
  404b00:	cset	w8, eq  // eq = none
  404b04:	ldr	x8, [x20, w8, uxtw #3]
  404b08:	mov	x0, x19
  404b0c:	ldr	x21, [sp, #16]
  404b10:	mov	w1, wzr
  404b14:	str	x8, [x19, #24]
  404b18:	ldp	x20, x19, [sp, #32]
  404b1c:	ldp	x29, x30, [sp], #48
  404b20:	b	406584 <ferror@plt+0x46e4>
  404b24:	ldp	x20, x19, [sp, #32]
  404b28:	ldr	x21, [sp, #16]
  404b2c:	ldp	x29, x30, [sp], #48
  404b30:	ret
  404b34:	stp	x29, x30, [sp, #-32]!
  404b38:	stp	x20, x19, [sp, #16]
  404b3c:	mov	x20, x0
  404b40:	ldr	x0, [x0]
  404b44:	mov	x29, sp
  404b48:	bl	401db0 <if_nametoindex@plt>
  404b4c:	mov	w19, w0
  404b50:	cbnz	w0, 404b70 <ferror@plt+0x2cd0>
  404b54:	bl	401e50 <__errno_location@plt>
  404b58:	ldr	w1, [x0]
  404b5c:	ldr	x3, [x20]
  404b60:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  404b64:	add	x2, x2, #0xdeb
  404b68:	mov	w0, #0x1                   	// #1
  404b6c:	bl	401af0 <error@plt>
  404b70:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  404b74:	add	x0, x0, #0x7c9
  404b78:	mov	w1, w19
  404b7c:	bl	401e30 <printf@plt>
  404b80:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  404b84:	ldr	x8, [x8, #2128]
  404b88:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  404b8c:	mov	w11, #0x1                   	// #1
  404b90:	ldr	w9, [x8]
  404b94:	add	w9, w9, w0
  404b98:	str	w9, [x8]
  404b9c:	ldp	x20, x19, [sp, #16]
  404ba0:	str	w11, [x10, #1464]
  404ba4:	ldp	x29, x30, [sp], #32
  404ba8:	ret
  404bac:	stp	x29, x30, [sp, #-48]!
  404bb0:	stp	x20, x19, [sp, #32]
  404bb4:	mov	x19, x0
  404bb8:	mov	x20, x2
  404bbc:	ldr	w0, [x0, #16]
  404bc0:	ldr	x2, [x19, #8]
  404bc4:	str	x21, [sp, #16]
  404bc8:	mov	w21, w1
  404bcc:	mov	w1, #0x8915                	// #35093
  404bd0:	mov	x29, sp
  404bd4:	bl	40a978 <argp_parse@@Base+0x1cec>
  404bd8:	tbnz	w0, #31, 404bec <ferror@plt+0x2d4c>
  404bdc:	cmp	w21, #0x1
  404be0:	b.lt	404c14 <ferror@plt+0x2d74>  // b.tstop
  404be4:	ldr	x8, [x20]
  404be8:	b	404bf8 <ferror@plt+0x2d58>
  404bec:	cmp	w21, #0x2
  404bf0:	b.lt	404c14 <ferror@plt+0x2d74>  // b.tstop
  404bf4:	ldr	x8, [x20, #8]
  404bf8:	str	x8, [x19, #24]
  404bfc:	mov	x0, x19
  404c00:	ldp	x20, x19, [sp, #32]
  404c04:	ldr	x21, [sp, #16]
  404c08:	mov	w1, wzr
  404c0c:	ldp	x29, x30, [sp], #48
  404c10:	b	406584 <ferror@plt+0x46e4>
  404c14:	ldp	x20, x19, [sp, #32]
  404c18:	ldr	x21, [sp, #16]
  404c1c:	ldp	x29, x30, [sp], #48
  404c20:	ret
  404c24:	stp	x29, x30, [sp, #-48]!
  404c28:	stp	x20, x19, [sp, #32]
  404c2c:	mov	x19, x0
  404c30:	mov	x20, x2
  404c34:	ldr	w0, [x0, #16]
  404c38:	ldr	x2, [x19, #8]
  404c3c:	str	x21, [sp, #16]
  404c40:	mov	w21, w1
  404c44:	mov	w1, #0x8915                	// #35093
  404c48:	mov	x29, sp
  404c4c:	bl	40a978 <argp_parse@@Base+0x1cec>
  404c50:	tbnz	w0, #31, 404c74 <ferror@plt+0x2dd4>
  404c54:	ldr	x8, [x19, #8]
  404c58:	mov	w1, w21
  404c5c:	mov	x2, x20
  404c60:	ldp	x20, x19, [sp, #32]
  404c64:	ldr	x21, [sp, #16]
  404c68:	add	x3, x8, #0x10
  404c6c:	ldp	x29, x30, [sp], #48
  404c70:	b	40699c <ferror@plt+0x4afc>
  404c74:	bl	401e50 <__errno_location@plt>
  404c78:	ldr	w1, [x0]
  404c7c:	ldr	x3, [x19, #8]
  404c80:	ldp	x20, x19, [sp, #32]
  404c84:	ldr	x21, [sp, #16]
  404c88:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  404c8c:	add	x2, x2, #0xe14
  404c90:	mov	w0, #0x1                   	// #1
  404c94:	ldp	x29, x30, [sp], #48
  404c98:	b	401af0 <error@plt>
  404c9c:	stp	x29, x30, [sp, #-48]!
  404ca0:	stp	x20, x19, [sp, #32]
  404ca4:	mov	x19, x0
  404ca8:	mov	x20, x2
  404cac:	ldr	w0, [x0, #16]
  404cb0:	ldr	x2, [x19, #8]
  404cb4:	str	x21, [sp, #16]
  404cb8:	mov	w21, w1
  404cbc:	mov	w1, #0x891b                	// #35099
  404cc0:	mov	x29, sp
  404cc4:	bl	40a978 <argp_parse@@Base+0x1cec>
  404cc8:	tbnz	w0, #31, 404cdc <ferror@plt+0x2e3c>
  404ccc:	cmp	w21, #0x1
  404cd0:	b.lt	404d04 <ferror@plt+0x2e64>  // b.tstop
  404cd4:	ldr	x8, [x20]
  404cd8:	b	404ce8 <ferror@plt+0x2e48>
  404cdc:	cmp	w21, #0x2
  404ce0:	b.lt	404d04 <ferror@plt+0x2e64>  // b.tstop
  404ce4:	ldr	x8, [x20, #8]
  404ce8:	str	x8, [x19, #24]
  404cec:	mov	x0, x19
  404cf0:	ldp	x20, x19, [sp, #32]
  404cf4:	ldr	x21, [sp, #16]
  404cf8:	mov	w1, wzr
  404cfc:	ldp	x29, x30, [sp], #48
  404d00:	b	406584 <ferror@plt+0x46e4>
  404d04:	ldp	x20, x19, [sp, #32]
  404d08:	ldr	x21, [sp, #16]
  404d0c:	ldp	x29, x30, [sp], #48
  404d10:	ret
  404d14:	stp	x29, x30, [sp, #-48]!
  404d18:	stp	x20, x19, [sp, #32]
  404d1c:	mov	x19, x0
  404d20:	mov	x20, x2
  404d24:	ldr	w0, [x0, #16]
  404d28:	ldr	x2, [x19, #8]
  404d2c:	str	x21, [sp, #16]
  404d30:	mov	w21, w1
  404d34:	mov	w1, #0x891b                	// #35099
  404d38:	mov	x29, sp
  404d3c:	bl	40a978 <argp_parse@@Base+0x1cec>
  404d40:	tbnz	w0, #31, 404d64 <ferror@plt+0x2ec4>
  404d44:	ldr	x8, [x19, #8]
  404d48:	mov	w1, w21
  404d4c:	mov	x2, x20
  404d50:	ldp	x20, x19, [sp, #32]
  404d54:	ldr	x21, [sp, #16]
  404d58:	add	x3, x8, #0x10
  404d5c:	ldp	x29, x30, [sp], #48
  404d60:	b	40699c <ferror@plt+0x4afc>
  404d64:	bl	401e50 <__errno_location@plt>
  404d68:	ldr	w1, [x0]
  404d6c:	ldr	x3, [x19, #8]
  404d70:	ldp	x20, x19, [sp, #32]
  404d74:	ldr	x21, [sp, #16]
  404d78:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  404d7c:	add	x2, x2, #0xe3a
  404d80:	mov	w0, #0x1                   	// #1
  404d84:	ldp	x29, x30, [sp], #48
  404d88:	b	401af0 <error@plt>
  404d8c:	stp	x29, x30, [sp, #-64]!
  404d90:	stp	x22, x21, [sp, #32]
  404d94:	stp	x20, x19, [sp, #48]
  404d98:	ldr	x8, [x0, #8]
  404d9c:	str	x23, [sp, #16]
  404da0:	mov	x29, sp
  404da4:	mov	x19, x0
  404da8:	ldrh	w23, [x8, #16]
  404dac:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  404db0:	mov	w21, w1
  404db4:	add	x0, x0, #0x410
  404db8:	add	x1, x29, #0x1c
  404dbc:	mov	x20, x2
  404dc0:	bl	4024f0 <ferror@plt+0x650>
  404dc4:	cbz	w0, 404e0c <ferror@plt+0x2f6c>
  404dc8:	mov	w22, w0
  404dcc:	ldr	w0, [x19, #16]
  404dd0:	ldr	x2, [x19, #8]
  404dd4:	mov	w1, #0x8913                	// #35091
  404dd8:	bl	40a978 <argp_parse@@Base+0x1cec>
  404ddc:	tst	w22, w23
  404de0:	b.eq	404e0c <ferror@plt+0x2f6c>  // b.none
  404de4:	tbnz	w0, #31, 404e0c <ferror@plt+0x2f6c>
  404de8:	ldr	w0, [x19, #16]
  404dec:	ldr	x2, [x19, #8]
  404df0:	mov	w1, #0x8919                	// #35097
  404df4:	bl	40a978 <argp_parse@@Base+0x1cec>
  404df8:	tbnz	w0, #31, 404e0c <ferror@plt+0x2f6c>
  404dfc:	cmp	w21, #0x1
  404e00:	b.lt	404e28 <ferror@plt+0x2f88>  // b.tstop
  404e04:	ldr	x8, [x20]
  404e08:	b	404e18 <ferror@plt+0x2f78>
  404e0c:	cmp	w21, #0x2
  404e10:	b.lt	404e28 <ferror@plt+0x2f88>  // b.tstop
  404e14:	ldr	x8, [x20, #8]
  404e18:	mov	x0, x19
  404e1c:	mov	w1, wzr
  404e20:	str	x8, [x19, #24]
  404e24:	bl	406584 <ferror@plt+0x46e4>
  404e28:	ldp	x20, x19, [sp, #48]
  404e2c:	ldp	x22, x21, [sp, #32]
  404e30:	ldr	x23, [sp, #16]
  404e34:	ldp	x29, x30, [sp], #64
  404e38:	ret
  404e3c:	stp	x29, x30, [sp, #-48]!
  404e40:	stp	x20, x19, [sp, #32]
  404e44:	mov	x19, x0
  404e48:	mov	x20, x2
  404e4c:	ldr	w0, [x0, #16]
  404e50:	ldr	x2, [x19, #8]
  404e54:	str	x21, [sp, #16]
  404e58:	mov	w21, w1
  404e5c:	mov	w1, #0x8919                	// #35097
  404e60:	mov	x29, sp
  404e64:	bl	40a978 <argp_parse@@Base+0x1cec>
  404e68:	tbnz	w0, #31, 404e8c <ferror@plt+0x2fec>
  404e6c:	ldr	x8, [x19, #8]
  404e70:	mov	w1, w21
  404e74:	mov	x2, x20
  404e78:	ldp	x20, x19, [sp, #32]
  404e7c:	ldr	x21, [sp, #16]
  404e80:	add	x3, x8, #0x10
  404e84:	ldp	x29, x30, [sp], #48
  404e88:	b	40699c <ferror@plt+0x4afc>
  404e8c:	bl	401e50 <__errno_location@plt>
  404e90:	ldr	w1, [x0]
  404e94:	ldr	x3, [x19, #8]
  404e98:	ldp	x20, x19, [sp, #32]
  404e9c:	ldr	x21, [sp, #16]
  404ea0:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  404ea4:	add	x2, x2, #0xe63
  404ea8:	mov	w0, #0x1                   	// #1
  404eac:	ldp	x29, x30, [sp], #48
  404eb0:	b	401af0 <error@plt>
  404eb4:	stp	x29, x30, [sp, #-64]!
  404eb8:	stp	x22, x21, [sp, #32]
  404ebc:	stp	x20, x19, [sp, #48]
  404ec0:	ldr	x8, [x0, #8]
  404ec4:	str	x23, [sp, #16]
  404ec8:	mov	x29, sp
  404ecc:	mov	x19, x0
  404ed0:	ldrh	w23, [x8, #16]
  404ed4:	adrp	x0, 40f000 <argp_failure@@Base+0x2d44>
  404ed8:	mov	w21, w1
  404edc:	add	x0, x0, #0x429
  404ee0:	add	x1, x29, #0x1c
  404ee4:	mov	x20, x2
  404ee8:	bl	4024f0 <ferror@plt+0x650>
  404eec:	cbz	w0, 404f34 <ferror@plt+0x3094>
  404ef0:	mov	w22, w0
  404ef4:	ldr	w0, [x19, #16]
  404ef8:	ldr	x2, [x19, #8]
  404efc:	mov	w1, #0x8913                	// #35091
  404f00:	bl	40a978 <argp_parse@@Base+0x1cec>
  404f04:	tst	w22, w23
  404f08:	b.eq	404f34 <ferror@plt+0x3094>  // b.none
  404f0c:	tbnz	w0, #31, 404f34 <ferror@plt+0x3094>
  404f10:	ldr	w0, [x19, #16]
  404f14:	ldr	x2, [x19, #8]
  404f18:	mov	w1, #0x8917                	// #35095
  404f1c:	bl	40a978 <argp_parse@@Base+0x1cec>
  404f20:	tbnz	w0, #31, 404f34 <ferror@plt+0x3094>
  404f24:	cmp	w21, #0x1
  404f28:	b.lt	404f50 <ferror@plt+0x30b0>  // b.tstop
  404f2c:	ldr	x8, [x20]
  404f30:	b	404f40 <ferror@plt+0x30a0>
  404f34:	cmp	w21, #0x2
  404f38:	b.lt	404f50 <ferror@plt+0x30b0>  // b.tstop
  404f3c:	ldr	x8, [x20, #8]
  404f40:	mov	x0, x19
  404f44:	mov	w1, wzr
  404f48:	str	x8, [x19, #24]
  404f4c:	bl	406584 <ferror@plt+0x46e4>
  404f50:	ldp	x20, x19, [sp, #48]
  404f54:	ldp	x22, x21, [sp, #32]
  404f58:	ldr	x23, [sp, #16]
  404f5c:	ldp	x29, x30, [sp], #64
  404f60:	ret
  404f64:	stp	x29, x30, [sp, #-48]!
  404f68:	stp	x20, x19, [sp, #32]
  404f6c:	mov	x19, x0
  404f70:	mov	x20, x2
  404f74:	ldr	w0, [x0, #16]
  404f78:	ldr	x2, [x19, #8]
  404f7c:	str	x21, [sp, #16]
  404f80:	mov	w21, w1
  404f84:	mov	w1, #0x8917                	// #35095
  404f88:	mov	x29, sp
  404f8c:	bl	40a978 <argp_parse@@Base+0x1cec>
  404f90:	tbnz	w0, #31, 404fb4 <ferror@plt+0x3114>
  404f94:	ldr	x8, [x19, #8]
  404f98:	mov	w1, w21
  404f9c:	mov	x2, x20
  404fa0:	ldp	x20, x19, [sp, #32]
  404fa4:	ldr	x21, [sp, #16]
  404fa8:	add	x3, x8, #0x10
  404fac:	ldp	x29, x30, [sp], #48
  404fb0:	b	40699c <ferror@plt+0x4afc>
  404fb4:	bl	401e50 <__errno_location@plt>
  404fb8:	ldr	w1, [x0]
  404fbc:	ldr	x3, [x19, #8]
  404fc0:	ldp	x20, x19, [sp, #32]
  404fc4:	ldr	x21, [sp, #16]
  404fc8:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  404fcc:	add	x2, x2, #0xe8c
  404fd0:	mov	w0, #0x1                   	// #1
  404fd4:	ldp	x29, x30, [sp], #48
  404fd8:	b	401af0 <error@plt>
  404fdc:	stp	x29, x30, [sp, #-48]!
  404fe0:	stp	x20, x19, [sp, #32]
  404fe4:	mov	x19, x0
  404fe8:	mov	x20, x2
  404fec:	ldr	w0, [x0, #16]
  404ff0:	ldr	x2, [x19, #8]
  404ff4:	str	x21, [sp, #16]
  404ff8:	mov	w21, w1
  404ffc:	mov	w1, #0x8913                	// #35091
  405000:	mov	x29, sp
  405004:	bl	40a978 <argp_parse@@Base+0x1cec>
  405008:	tbnz	w0, #31, 40501c <ferror@plt+0x317c>
  40500c:	cmp	w21, #0x1
  405010:	b.lt	405044 <ferror@plt+0x31a4>  // b.tstop
  405014:	ldr	x8, [x20]
  405018:	b	405028 <ferror@plt+0x3188>
  40501c:	cmp	w21, #0x2
  405020:	b.lt	405044 <ferror@plt+0x31a4>  // b.tstop
  405024:	ldr	x8, [x20, #8]
  405028:	str	x8, [x19, #24]
  40502c:	mov	x0, x19
  405030:	ldp	x20, x19, [sp, #32]
  405034:	ldr	x21, [sp, #16]
  405038:	mov	w1, wzr
  40503c:	ldp	x29, x30, [sp], #48
  405040:	b	406584 <ferror@plt+0x46e4>
  405044:	ldp	x20, x19, [sp, #32]
  405048:	ldr	x21, [sp, #16]
  40504c:	ldp	x29, x30, [sp], #48
  405050:	ret
  405054:	sub	sp, sp, #0x50
  405058:	stp	x29, x30, [sp, #16]
  40505c:	stp	x22, x21, [sp, #48]
  405060:	stp	x20, x19, [sp, #64]
  405064:	mov	x19, x0
  405068:	mov	x20, x2
  40506c:	ldr	w0, [x0, #16]
  405070:	ldr	x2, [x19, #8]
  405074:	mov	w22, w1
  405078:	mov	w1, #0x8913                	// #35091
  40507c:	str	x23, [sp, #32]
  405080:	add	x29, sp, #0x10
  405084:	bl	40a978 <argp_parse@@Base+0x1cec>
  405088:	tbnz	w0, #31, 4050e8 <ferror@plt+0x3248>
  40508c:	ldr	x8, [x19, #8]
  405090:	subs	w21, w22, #0x1
  405094:	ldrh	w19, [x8, #16]
  405098:	b.lt	405118 <ferror@plt+0x3278>  // b.tstop
  40509c:	ldr	x23, [x20]
  4050a0:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  4050a4:	add	x1, x1, #0x63c
  4050a8:	mov	x0, x23
  4050ac:	bl	401cb0 <strcmp@plt>
  4050b0:	cbz	w0, 40513c <ferror@plt+0x329c>
  4050b4:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  4050b8:	add	x1, x1, #0xb61
  4050bc:	mov	x0, x23
  4050c0:	bl	401cb0 <strcmp@plt>
  4050c4:	cbz	w0, 4051f4 <ferror@plt+0x3354>
  4050c8:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  4050cc:	add	x1, x1, #0xf29
  4050d0:	mov	x0, x23
  4050d4:	bl	401cb0 <strcmp@plt>
  4050d8:	cbnz	w0, 4052cc <ferror@plt+0x342c>
  4050dc:	add	x2, x20, #0x8
  4050e0:	mov	w1, w21
  4050e4:	b	405120 <ferror@plt+0x3280>
  4050e8:	bl	401e50 <__errno_location@plt>
  4050ec:	ldr	w1, [x0]
  4050f0:	ldr	x3, [x19, #8]
  4050f4:	ldp	x20, x19, [sp, #64]
  4050f8:	ldp	x22, x21, [sp, #48]
  4050fc:	ldr	x23, [sp, #32]
  405100:	ldp	x29, x30, [sp, #16]
  405104:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  405108:	add	x2, x2, #0xf02
  40510c:	mov	w0, #0x1                   	// #1
  405110:	add	sp, sp, #0x50
  405114:	b	401af0 <error@plt>
  405118:	mov	w1, w22
  40511c:	mov	x2, x20
  405120:	mov	w3, w19
  405124:	ldp	x20, x19, [sp, #64]
  405128:	ldp	x22, x21, [sp, #48]
  40512c:	ldr	x23, [sp, #32]
  405130:	ldp	x29, x30, [sp, #16]
  405134:	add	sp, sp, #0x50
  405138:	b	406c18 <ferror@plt+0x4d78>
  40513c:	cmp	w22, #0x2
  405140:	b.lt	4051e8 <ferror@plt+0x3348>  // b.tstop
  405144:	ldr	x8, [x20, #8]
  405148:	ldrb	w9, [x8]
  40514c:	cmp	w9, #0x25
  405150:	b.ne	4051e8 <ferror@plt+0x3348>  // b.any
  405154:	ldrb	w9, [x8, #1]!
  405158:	cmp	w9, #0x23
  40515c:	cinc	x21, x8, eq  // eq = none
  405160:	bl	401cc0 <__ctype_b_loc@plt>
  405164:	ldr	x8, [x0]
  405168:	ldrb	w9, [x21], #1
  40516c:	ldrh	w10, [x8, x9, lsl #1]
  405170:	tbnz	w10, #11, 405168 <ferror@plt+0x32c8>
  405174:	orr	w8, w9, #0x20
  405178:	cmp	w8, #0x68
  40517c:	sub	x8, x21, #0x1
  405180:	b.ne	405194 <ferror@plt+0x32f4>  // b.any
  405184:	ldrb	w9, [x21]
  405188:	cmp	w9, #0x0
  40518c:	csel	x8, x8, x21, eq  // eq = none
  405190:	ldrb	w9, [x8]
  405194:	sub	w10, w9, #0x48
  405198:	cmp	w10, #0x30
  40519c:	mov	w9, #0x69                  	// #105
  4051a0:	b.hi	405298 <ferror@plt+0x33f8>  // b.pmore
  4051a4:	mov	w11, #0x1                   	// #1
  4051a8:	lsl	x11, x11, x10
  4051ac:	mov	w12, #0x10001               	// #65537
  4051b0:	tst	x11, x12
  4051b4:	b.ne	40528c <ferror@plt+0x33ec>  // b.any
  4051b8:	mov	w11, #0x1                   	// #1
  4051bc:	lsl	x11, x11, x10
  4051c0:	tst	x11, #0x8000000080
  4051c4:	b.ne	405294 <ferror@plt+0x33f4>  // b.any
  4051c8:	mov	w11, #0x1                   	// #1
  4051cc:	lsl	x10, x11, x10
  4051d0:	mov	x11, #0x100000000           	// #4294967296
  4051d4:	movk	x11, #0x1, lsl #48
  4051d8:	tst	x10, x11
  4051dc:	b.eq	405298 <ferror@plt+0x33f8>  // b.none
  4051e0:	mov	w9, #0x78                  	// #120
  4051e4:	b	405298 <ferror@plt+0x33f8>
  4051e8:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  4051ec:	add	x0, x0, #0x7c9
  4051f0:	b	4052a4 <ferror@plt+0x3404>
  4051f4:	mov	x1, sp
  4051f8:	mov	w2, #0xf                   	// #15
  4051fc:	mov	w0, w19
  405200:	mov	x20, sp
  405204:	bl	4025cc <ferror@plt+0x72c>
  405208:	ldrb	w8, [sp]
  40520c:	cbz	w8, 4052cc <ferror@plt+0x342c>
  405210:	orr	x19, x20, #0x1
  405214:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  405218:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  40521c:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  405220:	mov	w23, #0x1                   	// #1
  405224:	b	40524c <ferror@plt+0x33ac>
  405228:	ldr	x8, [x20, #2128]
  40522c:	ldr	w9, [x8]
  405230:	add	w9, w9, #0x1
  405234:	str	w9, [x8]
  405238:	ldr	x1, [x21, #1480]
  40523c:	bl	401b20 <putc@plt>
  405240:	str	w23, [x22, #1464]
  405244:	ldrb	w8, [x19], #1
  405248:	cbz	w8, 4052cc <ferror@plt+0x342c>
  40524c:	and	w0, w8, #0xff
  405250:	cmp	w0, #0x9
  405254:	b.eq	40526c <ferror@plt+0x33cc>  // b.none
  405258:	cmp	w0, #0xa
  40525c:	b.ne	405228 <ferror@plt+0x3388>  // b.any
  405260:	ldr	x8, [x20, #2128]
  405264:	str	wzr, [x8]
  405268:	b	405238 <ferror@plt+0x3398>
  40526c:	ldr	x8, [x20, #2128]
  405270:	ldr	w9, [x8]
  405274:	add	w10, w9, #0x7
  405278:	cmp	w9, #0x0
  40527c:	csel	w9, w10, w9, lt  // lt = tstop
  405280:	and	w9, w9, #0xfffffff8
  405284:	add	w9, w9, #0x8
  405288:	b	405234 <ferror@plt+0x3394>
  40528c:	mov	w9, #0x58                  	// #88
  405290:	b	405298 <ferror@plt+0x33f8>
  405294:	mov	w9, #0x6f                  	// #111
  405298:	strb	w9, [x8]
  40529c:	strb	wzr, [x8, #1]
  4052a0:	ldr	x0, [x20, #8]
  4052a4:	mov	w1, w19
  4052a8:	bl	401e30 <printf@plt>
  4052ac:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  4052b0:	ldr	x8, [x8, #2128]
  4052b4:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  4052b8:	mov	w11, #0x1                   	// #1
  4052bc:	ldr	w9, [x8]
  4052c0:	add	w9, w9, w0
  4052c4:	str	w9, [x8]
  4052c8:	str	w11, [x10, #1464]
  4052cc:	ldp	x20, x19, [sp, #64]
  4052d0:	ldp	x22, x21, [sp, #48]
  4052d4:	ldr	x23, [sp, #32]
  4052d8:	ldp	x29, x30, [sp, #16]
  4052dc:	add	sp, sp, #0x50
  4052e0:	ret
  4052e4:	stp	x29, x30, [sp, #-48]!
  4052e8:	stp	x20, x19, [sp, #32]
  4052ec:	mov	x19, x0
  4052f0:	mov	x20, x2
  4052f4:	ldr	w0, [x0, #16]
  4052f8:	ldr	x2, [x19, #8]
  4052fc:	str	x21, [sp, #16]
  405300:	mov	w21, w1
  405304:	mov	w1, #0x8921                	// #35105
  405308:	mov	x29, sp
  40530c:	bl	40a978 <argp_parse@@Base+0x1cec>
  405310:	tbnz	w0, #31, 405324 <ferror@plt+0x3484>
  405314:	cmp	w21, #0x1
  405318:	b.lt	40534c <ferror@plt+0x34ac>  // b.tstop
  40531c:	ldr	x8, [x20]
  405320:	b	405330 <ferror@plt+0x3490>
  405324:	cmp	w21, #0x2
  405328:	b.lt	40534c <ferror@plt+0x34ac>  // b.tstop
  40532c:	ldr	x8, [x20, #8]
  405330:	str	x8, [x19, #24]
  405334:	mov	x0, x19
  405338:	ldp	x20, x19, [sp, #32]
  40533c:	ldr	x21, [sp, #16]
  405340:	mov	w1, wzr
  405344:	ldp	x29, x30, [sp], #48
  405348:	b	406584 <ferror@plt+0x46e4>
  40534c:	ldp	x20, x19, [sp, #32]
  405350:	ldr	x21, [sp, #16]
  405354:	ldp	x29, x30, [sp], #48
  405358:	ret
  40535c:	stp	x29, x30, [sp, #-48]!
  405360:	stp	x20, x19, [sp, #32]
  405364:	mov	x19, x0
  405368:	mov	x20, x2
  40536c:	ldr	w0, [x0, #16]
  405370:	ldr	x2, [x19, #8]
  405374:	str	x21, [sp, #16]
  405378:	mov	w21, w1
  40537c:	mov	w1, #0x8921                	// #35105
  405380:	mov	x29, sp
  405384:	bl	40a978 <argp_parse@@Base+0x1cec>
  405388:	tbnz	w0, #31, 40544c <ferror@plt+0x35ac>
  40538c:	ldr	x8, [x19, #8]
  405390:	cmp	w21, #0x1
  405394:	ldr	w19, [x8, #16]
  405398:	b.lt	405440 <ferror@plt+0x35a0>  // b.tstop
  40539c:	ldr	x8, [x20]
  4053a0:	ldrb	w9, [x8]
  4053a4:	cmp	w9, #0x25
  4053a8:	b.ne	405440 <ferror@plt+0x35a0>  // b.any
  4053ac:	ldrb	w9, [x8, #1]!
  4053b0:	cmp	w9, #0x23
  4053b4:	cinc	x21, x8, eq  // eq = none
  4053b8:	bl	401cc0 <__ctype_b_loc@plt>
  4053bc:	ldr	x8, [x0]
  4053c0:	ldrb	w9, [x21], #1
  4053c4:	ldrh	w10, [x8, x9, lsl #1]
  4053c8:	tbnz	w10, #11, 4053c0 <ferror@plt+0x3520>
  4053cc:	orr	w8, w9, #0x20
  4053d0:	cmp	w8, #0x68
  4053d4:	sub	x8, x21, #0x1
  4053d8:	b.ne	4053ec <ferror@plt+0x354c>  // b.any
  4053dc:	ldrb	w9, [x21]
  4053e0:	cmp	w9, #0x0
  4053e4:	csel	x8, x8, x21, eq  // eq = none
  4053e8:	ldrb	w9, [x8]
  4053ec:	sub	w10, w9, #0x48
  4053f0:	cmp	w10, #0x30
  4053f4:	mov	w9, #0x69                  	// #105
  4053f8:	b.hi	405480 <ferror@plt+0x35e0>  // b.pmore
  4053fc:	mov	w11, #0x1                   	// #1
  405400:	lsl	x11, x11, x10
  405404:	mov	w12, #0x10001               	// #65537
  405408:	tst	x11, x12
  40540c:	b.ne	405474 <ferror@plt+0x35d4>  // b.any
  405410:	mov	w11, #0x1                   	// #1
  405414:	lsl	x11, x11, x10
  405418:	tst	x11, #0x8000000080
  40541c:	b.ne	40547c <ferror@plt+0x35dc>  // b.any
  405420:	mov	w11, #0x1                   	// #1
  405424:	lsl	x10, x11, x10
  405428:	mov	x11, #0x100000000           	// #4294967296
  40542c:	movk	x11, #0x1, lsl #48
  405430:	tst	x10, x11
  405434:	b.eq	405480 <ferror@plt+0x35e0>  // b.none
  405438:	mov	w9, #0x78                  	// #120
  40543c:	b	405480 <ferror@plt+0x35e0>
  405440:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  405444:	add	x0, x0, #0x7c9
  405448:	b	40548c <ferror@plt+0x35ec>
  40544c:	bl	401e50 <__errno_location@plt>
  405450:	ldr	w1, [x0]
  405454:	ldr	x3, [x19, #8]
  405458:	ldp	x20, x19, [sp, #32]
  40545c:	ldr	x21, [sp, #16]
  405460:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  405464:	add	x2, x2, #0xeb5
  405468:	mov	w0, #0x1                   	// #1
  40546c:	ldp	x29, x30, [sp], #48
  405470:	b	401af0 <error@plt>
  405474:	mov	w9, #0x58                  	// #88
  405478:	b	405480 <ferror@plt+0x35e0>
  40547c:	mov	w9, #0x6f                  	// #111
  405480:	strb	w9, [x8]
  405484:	strb	wzr, [x8, #1]
  405488:	ldr	x0, [x20]
  40548c:	mov	w1, w19
  405490:	bl	401e30 <printf@plt>
  405494:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  405498:	ldr	x8, [x8, #2128]
  40549c:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  4054a0:	mov	w11, #0x1                   	// #1
  4054a4:	ldr	x21, [sp, #16]
  4054a8:	ldr	w9, [x8]
  4054ac:	add	w9, w9, w0
  4054b0:	str	w9, [x8]
  4054b4:	str	w11, [x10, #1464]
  4054b8:	ldp	x20, x19, [sp, #32]
  4054bc:	ldp	x29, x30, [sp], #48
  4054c0:	ret
  4054c4:	stp	x29, x30, [sp, #-48]!
  4054c8:	stp	x20, x19, [sp, #32]
  4054cc:	mov	x19, x0
  4054d0:	mov	x20, x2
  4054d4:	ldr	w0, [x0, #16]
  4054d8:	ldr	x2, [x19, #8]
  4054dc:	str	x21, [sp, #16]
  4054e0:	mov	w21, w1
  4054e4:	mov	w1, #0x891d                	// #35101
  4054e8:	mov	x29, sp
  4054ec:	bl	40a978 <argp_parse@@Base+0x1cec>
  4054f0:	tbnz	w0, #31, 405514 <ferror@plt+0x3674>
  4054f4:	ldr	x8, [x19, #8]
  4054f8:	ldr	w8, [x8, #16]
  4054fc:	cmp	w8, #0x1
  405500:	b.lt	405514 <ferror@plt+0x3674>  // b.tstop
  405504:	cmp	w21, #0x1
  405508:	b.lt	40553c <ferror@plt+0x369c>  // b.tstop
  40550c:	ldr	x8, [x20]
  405510:	b	405520 <ferror@plt+0x3680>
  405514:	cmp	w21, #0x1
  405518:	b.le	40553c <ferror@plt+0x369c>
  40551c:	ldr	x8, [x20, #8]
  405520:	str	x8, [x19, #24]
  405524:	mov	x0, x19
  405528:	ldp	x20, x19, [sp, #32]
  40552c:	ldr	x21, [sp, #16]
  405530:	mov	w1, wzr
  405534:	ldp	x29, x30, [sp], #48
  405538:	b	406584 <ferror@plt+0x46e4>
  40553c:	ldp	x20, x19, [sp, #32]
  405540:	ldr	x21, [sp, #16]
  405544:	ldp	x29, x30, [sp], #48
  405548:	ret
  40554c:	stp	x29, x30, [sp, #-48]!
  405550:	stp	x20, x19, [sp, #32]
  405554:	mov	x19, x0
  405558:	mov	x20, x2
  40555c:	ldr	w0, [x0, #16]
  405560:	ldr	x2, [x19, #8]
  405564:	str	x21, [sp, #16]
  405568:	mov	w21, w1
  40556c:	mov	w1, #0x891d                	// #35101
  405570:	mov	x29, sp
  405574:	bl	40a978 <argp_parse@@Base+0x1cec>
  405578:	tbnz	w0, #31, 40563c <ferror@plt+0x379c>
  40557c:	ldr	x8, [x19, #8]
  405580:	cmp	w21, #0x1
  405584:	ldr	w19, [x8, #16]
  405588:	b.lt	405630 <ferror@plt+0x3790>  // b.tstop
  40558c:	ldr	x8, [x20]
  405590:	ldrb	w9, [x8]
  405594:	cmp	w9, #0x25
  405598:	b.ne	405630 <ferror@plt+0x3790>  // b.any
  40559c:	ldrb	w9, [x8, #1]!
  4055a0:	cmp	w9, #0x23
  4055a4:	cinc	x21, x8, eq  // eq = none
  4055a8:	bl	401cc0 <__ctype_b_loc@plt>
  4055ac:	ldr	x8, [x0]
  4055b0:	ldrb	w9, [x21], #1
  4055b4:	ldrh	w10, [x8, x9, lsl #1]
  4055b8:	tbnz	w10, #11, 4055b0 <ferror@plt+0x3710>
  4055bc:	orr	w8, w9, #0x20
  4055c0:	cmp	w8, #0x68
  4055c4:	sub	x8, x21, #0x1
  4055c8:	b.ne	4055dc <ferror@plt+0x373c>  // b.any
  4055cc:	ldrb	w9, [x21]
  4055d0:	cmp	w9, #0x0
  4055d4:	csel	x8, x8, x21, eq  // eq = none
  4055d8:	ldrb	w9, [x8]
  4055dc:	sub	w10, w9, #0x48
  4055e0:	cmp	w10, #0x30
  4055e4:	mov	w9, #0x69                  	// #105
  4055e8:	b.hi	405670 <ferror@plt+0x37d0>  // b.pmore
  4055ec:	mov	w11, #0x1                   	// #1
  4055f0:	lsl	x11, x11, x10
  4055f4:	mov	w12, #0x10001               	// #65537
  4055f8:	tst	x11, x12
  4055fc:	b.ne	405664 <ferror@plt+0x37c4>  // b.any
  405600:	mov	w11, #0x1                   	// #1
  405604:	lsl	x11, x11, x10
  405608:	tst	x11, #0x8000000080
  40560c:	b.ne	40566c <ferror@plt+0x37cc>  // b.any
  405610:	mov	w11, #0x1                   	// #1
  405614:	lsl	x10, x11, x10
  405618:	mov	x11, #0x100000000           	// #4294967296
  40561c:	movk	x11, #0x1, lsl #48
  405620:	tst	x10, x11
  405624:	b.eq	405670 <ferror@plt+0x37d0>  // b.none
  405628:	mov	w9, #0x78                  	// #120
  40562c:	b	405670 <ferror@plt+0x37d0>
  405630:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  405634:	add	x0, x0, #0x7c9
  405638:	b	40567c <ferror@plt+0x37dc>
  40563c:	bl	401e50 <__errno_location@plt>
  405640:	ldr	w1, [x0]
  405644:	ldr	x3, [x19, #8]
  405648:	ldp	x20, x19, [sp, #32]
  40564c:	ldr	x21, [sp, #16]
  405650:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  405654:	add	x2, x2, #0xeda
  405658:	mov	w0, #0x1                   	// #1
  40565c:	ldp	x29, x30, [sp], #48
  405660:	b	401af0 <error@plt>
  405664:	mov	w9, #0x58                  	// #88
  405668:	b	405670 <ferror@plt+0x37d0>
  40566c:	mov	w9, #0x6f                  	// #111
  405670:	strb	w9, [x8]
  405674:	strb	wzr, [x8, #1]
  405678:	ldr	x0, [x20]
  40567c:	mov	w1, w19
  405680:	bl	401e30 <printf@plt>
  405684:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  405688:	ldr	x8, [x8, #2128]
  40568c:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  405690:	mov	w11, #0x1                   	// #1
  405694:	ldr	x21, [sp, #16]
  405698:	ldr	w9, [x8]
  40569c:	add	w9, w9, w0
  4056a0:	str	w9, [x8]
  4056a4:	str	w11, [x10, #1464]
  4056a8:	ldp	x20, x19, [sp, #32]
  4056ac:	ldp	x29, x30, [sp], #48
  4056b0:	ret
  4056b4:	cmp	w1, #0x2
  4056b8:	b.lt	4056cc <ferror@plt+0x382c>  // b.tstop
  4056bc:	ldr	x8, [x2, #8]
  4056c0:	mov	w1, wzr
  4056c4:	str	x8, [x0, #24]
  4056c8:	b	406584 <ferror@plt+0x46e4>
  4056cc:	ret
  4056d0:	stp	x29, x30, [sp, #-64]!
  4056d4:	stp	x24, x23, [sp, #16]
  4056d8:	adrp	x23, 410000 <argp_failure@@Base+0x3d44>
  4056dc:	stp	x22, x21, [sp, #32]
  4056e0:	stp	x20, x19, [sp, #48]
  4056e4:	mov	w8, #0x28                  	// #40
  4056e8:	mov	w19, #0x1                   	// #1
  4056ec:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  4056f0:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  4056f4:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  4056f8:	add	x23, x23, #0xf30
  4056fc:	mov	w24, #0x1                   	// #1
  405700:	mov	x29, sp
  405704:	b	405734 <ferror@plt+0x3894>
  405708:	ldr	x8, [x20, #2128]
  40570c:	ldr	w9, [x8]
  405710:	add	w9, w9, #0x1
  405714:	str	w9, [x8]
  405718:	ldr	x1, [x21, #1480]
  40571c:	bl	401b20 <putc@plt>
  405720:	ldrb	w8, [x23, x24]
  405724:	add	x24, x24, #0x1
  405728:	cmp	x24, #0xc
  40572c:	str	w19, [x22, #1464]
  405730:	b.eq	405774 <ferror@plt+0x38d4>  // b.none
  405734:	and	w0, w8, #0xff
  405738:	cmp	w0, #0x9
  40573c:	b.eq	405754 <ferror@plt+0x38b4>  // b.none
  405740:	cmp	w0, #0xa
  405744:	b.ne	405708 <ferror@plt+0x3868>  // b.any
  405748:	ldr	x8, [x20, #2128]
  40574c:	str	wzr, [x8]
  405750:	b	405718 <ferror@plt+0x3878>
  405754:	ldr	x8, [x20, #2128]
  405758:	ldr	w9, [x8]
  40575c:	add	w10, w9, #0x7
  405760:	cmp	w9, #0x0
  405764:	csel	w9, w10, w9, lt  // lt = tstop
  405768:	and	w9, w9, #0xfffffff8
  40576c:	add	w9, w9, #0x8
  405770:	b	405714 <ferror@plt+0x3874>
  405774:	ldp	x20, x19, [sp, #48]
  405778:	ldp	x22, x21, [sp, #32]
  40577c:	ldp	x24, x23, [sp, #16]
  405780:	ldp	x29, x30, [sp], #64
  405784:	ret
  405788:	cmp	w1, #0x2
  40578c:	b.lt	4057a0 <ferror@plt+0x3900>  // b.tstop
  405790:	ldr	x8, [x2, #8]
  405794:	mov	w1, wzr
  405798:	str	x8, [x0, #24]
  40579c:	b	406584 <ferror@plt+0x46e4>
  4057a0:	ret
  4057a4:	stp	x29, x30, [sp, #-64]!
  4057a8:	stp	x24, x23, [sp, #16]
  4057ac:	adrp	x23, 410000 <argp_failure@@Base+0x3d44>
  4057b0:	stp	x22, x21, [sp, #32]
  4057b4:	stp	x20, x19, [sp, #48]
  4057b8:	mov	w8, #0x28                  	// #40
  4057bc:	mov	w19, #0x1                   	// #1
  4057c0:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  4057c4:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  4057c8:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  4057cc:	add	x23, x23, #0xf30
  4057d0:	mov	w24, #0x1                   	// #1
  4057d4:	mov	x29, sp
  4057d8:	b	405808 <ferror@plt+0x3968>
  4057dc:	ldr	x8, [x20, #2128]
  4057e0:	ldr	w9, [x8]
  4057e4:	add	w9, w9, #0x1
  4057e8:	str	w9, [x8]
  4057ec:	ldr	x1, [x21, #1480]
  4057f0:	bl	401b20 <putc@plt>
  4057f4:	ldrb	w8, [x23, x24]
  4057f8:	add	x24, x24, #0x1
  4057fc:	cmp	x24, #0xc
  405800:	str	w19, [x22, #1464]
  405804:	b.eq	405848 <ferror@plt+0x39a8>  // b.none
  405808:	and	w0, w8, #0xff
  40580c:	cmp	w0, #0x9
  405810:	b.eq	405828 <ferror@plt+0x3988>  // b.none
  405814:	cmp	w0, #0xa
  405818:	b.ne	4057dc <ferror@plt+0x393c>  // b.any
  40581c:	ldr	x8, [x20, #2128]
  405820:	str	wzr, [x8]
  405824:	b	4057ec <ferror@plt+0x394c>
  405828:	ldr	x8, [x20, #2128]
  40582c:	ldr	w9, [x8]
  405830:	add	w10, w9, #0x7
  405834:	cmp	w9, #0x0
  405838:	csel	w9, w10, w9, lt  // lt = tstop
  40583c:	and	w9, w9, #0xfffffff8
  405840:	add	w9, w9, #0x8
  405844:	b	4057e8 <ferror@plt+0x3948>
  405848:	ldp	x20, x19, [sp, #48]
  40584c:	ldp	x22, x21, [sp, #32]
  405850:	ldp	x24, x23, [sp, #16]
  405854:	ldp	x29, x30, [sp], #64
  405858:	ret
  40585c:	stp	x29, x30, [sp, #-48]!
  405860:	stp	x20, x19, [sp, #32]
  405864:	mov	x19, x0
  405868:	mov	x20, x2
  40586c:	ldr	w0, [x0, #16]
  405870:	ldr	x2, [x19, #8]
  405874:	str	x21, [sp, #16]
  405878:	mov	w21, w1
  40587c:	mov	w1, #0x8970                	// #35184
  405880:	mov	x29, sp
  405884:	bl	40a978 <argp_parse@@Base+0x1cec>
  405888:	tbnz	w0, #31, 40589c <ferror@plt+0x39fc>
  40588c:	cmp	w21, #0x1
  405890:	b.lt	4058c4 <ferror@plt+0x3a24>  // b.tstop
  405894:	ldr	x8, [x20]
  405898:	b	4058a8 <ferror@plt+0x3a08>
  40589c:	cmp	w21, #0x2
  4058a0:	b.lt	4058c4 <ferror@plt+0x3a24>  // b.tstop
  4058a4:	ldr	x8, [x20, #8]
  4058a8:	str	x8, [x19, #24]
  4058ac:	mov	x0, x19
  4058b0:	ldp	x20, x19, [sp, #32]
  4058b4:	ldr	x21, [sp, #16]
  4058b8:	mov	w1, wzr
  4058bc:	ldp	x29, x30, [sp], #48
  4058c0:	b	406584 <ferror@plt+0x46e4>
  4058c4:	ldp	x20, x19, [sp, #32]
  4058c8:	ldr	x21, [sp, #16]
  4058cc:	ldp	x29, x30, [sp], #48
  4058d0:	ret
  4058d4:	ldr	x8, [x0, #8]
  4058d8:	ldrb	w8, [x8, #34]
  4058dc:	cbz	w8, 4058f0 <ferror@plt+0x3a50>
  4058e0:	cmp	w1, #0x1
  4058e4:	b.lt	405908 <ferror@plt+0x3a68>  // b.tstop
  4058e8:	ldr	x8, [x2]
  4058ec:	b	4058fc <ferror@plt+0x3a5c>
  4058f0:	cmp	w1, #0x2
  4058f4:	b.lt	405908 <ferror@plt+0x3a68>  // b.tstop
  4058f8:	ldr	x8, [x2, #8]
  4058fc:	mov	w1, wzr
  405900:	str	x8, [x0, #24]
  405904:	b	406584 <ferror@plt+0x46e4>
  405908:	ret
  40590c:	stp	x29, x30, [sp, #-48]!
  405910:	stp	x20, x19, [sp, #32]
  405914:	ldr	x8, [x0, #8]
  405918:	cmp	w1, #0x1
  40591c:	str	x21, [sp, #16]
  405920:	mov	x29, sp
  405924:	ldrb	w19, [x8, #34]
  405928:	b.lt	4059d4 <ferror@plt+0x3b34>  // b.tstop
  40592c:	ldr	x8, [x2]
  405930:	mov	x20, x2
  405934:	ldrb	w9, [x8]
  405938:	cmp	w9, #0x25
  40593c:	b.ne	4059d4 <ferror@plt+0x3b34>  // b.any
  405940:	ldrb	w9, [x8, #1]!
  405944:	cmp	w9, #0x23
  405948:	cinc	x21, x8, eq  // eq = none
  40594c:	bl	401cc0 <__ctype_b_loc@plt>
  405950:	ldr	x8, [x0]
  405954:	ldrb	w9, [x21], #1
  405958:	ldrh	w10, [x8, x9, lsl #1]
  40595c:	tbnz	w10, #11, 405954 <ferror@plt+0x3ab4>
  405960:	orr	w8, w9, #0x20
  405964:	cmp	w8, #0x68
  405968:	sub	x8, x21, #0x1
  40596c:	b.ne	405980 <ferror@plt+0x3ae0>  // b.any
  405970:	ldrb	w9, [x21]
  405974:	cmp	w9, #0x0
  405978:	csel	x8, x8, x21, eq  // eq = none
  40597c:	ldrb	w9, [x8]
  405980:	sub	w10, w9, #0x48
  405984:	cmp	w10, #0x30
  405988:	mov	w9, #0x69                  	// #105
  40598c:	b.hi	4059ec <ferror@plt+0x3b4c>  // b.pmore
  405990:	mov	w11, #0x1                   	// #1
  405994:	lsl	x11, x11, x10
  405998:	mov	w12, #0x10001               	// #65537
  40599c:	tst	x11, x12
  4059a0:	b.ne	4059e0 <ferror@plt+0x3b40>  // b.any
  4059a4:	mov	w11, #0x1                   	// #1
  4059a8:	lsl	x11, x11, x10
  4059ac:	tst	x11, #0x8000000080
  4059b0:	b.ne	4059e8 <ferror@plt+0x3b48>  // b.any
  4059b4:	mov	w11, #0x1                   	// #1
  4059b8:	lsl	x10, x11, x10
  4059bc:	mov	x11, #0x100000000           	// #4294967296
  4059c0:	movk	x11, #0x1, lsl #48
  4059c4:	tst	x10, x11
  4059c8:	b.eq	4059ec <ferror@plt+0x3b4c>  // b.none
  4059cc:	mov	w9, #0x78                  	// #120
  4059d0:	b	4059ec <ferror@plt+0x3b4c>
  4059d4:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  4059d8:	add	x0, x0, #0x7c9
  4059dc:	b	4059f8 <ferror@plt+0x3b58>
  4059e0:	mov	w9, #0x58                  	// #88
  4059e4:	b	4059ec <ferror@plt+0x3b4c>
  4059e8:	mov	w9, #0x6f                  	// #111
  4059ec:	strb	w9, [x8]
  4059f0:	strb	wzr, [x8, #1]
  4059f4:	ldr	x0, [x20]
  4059f8:	mov	w1, w19
  4059fc:	bl	401e30 <printf@plt>
  405a00:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  405a04:	ldr	x8, [x8, #2128]
  405a08:	ldr	x21, [sp, #16]
  405a0c:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  405a10:	mov	w11, #0x1                   	// #1
  405a14:	ldr	w9, [x8]
  405a18:	add	w9, w9, w0
  405a1c:	str	w9, [x8]
  405a20:	ldp	x20, x19, [sp, #32]
  405a24:	str	w11, [x10, #1464]
  405a28:	ldp	x29, x30, [sp], #48
  405a2c:	ret
  405a30:	ldr	x8, [x0, #8]
  405a34:	ldrh	w8, [x8, #32]
  405a38:	cmp	w8, #0x100
  405a3c:	b.cc	405a50 <ferror@plt+0x3bb0>  // b.lo, b.ul, b.last
  405a40:	cmp	w1, #0x1
  405a44:	b.lt	405a68 <ferror@plt+0x3bc8>  // b.tstop
  405a48:	ldr	x8, [x2]
  405a4c:	b	405a5c <ferror@plt+0x3bbc>
  405a50:	cmp	w1, #0x2
  405a54:	b.lt	405a68 <ferror@plt+0x3bc8>  // b.tstop
  405a58:	ldr	x8, [x2, #8]
  405a5c:	mov	w1, wzr
  405a60:	str	x8, [x0, #24]
  405a64:	b	406584 <ferror@plt+0x46e4>
  405a68:	ret
  405a6c:	stp	x29, x30, [sp, #-64]!
  405a70:	stp	x24, x23, [sp, #16]
  405a74:	stp	x22, x21, [sp, #32]
  405a78:	stp	x20, x19, [sp, #48]
  405a7c:	ldr	x8, [x0, #8]
  405a80:	mov	x29, sp
  405a84:	ldrh	w19, [x8, #32]
  405a88:	cmp	w19, #0xff
  405a8c:	b.ls	405b40 <ferror@plt+0x3ca0>  // b.plast
  405a90:	cmp	w1, #0x1
  405a94:	b.lt	405bd0 <ferror@plt+0x3d30>  // b.tstop
  405a98:	ldr	x8, [x2]
  405a9c:	mov	x20, x2
  405aa0:	ldrb	w9, [x8]
  405aa4:	cmp	w9, #0x25
  405aa8:	b.ne	405bd0 <ferror@plt+0x3d30>  // b.any
  405aac:	ldrb	w9, [x8, #1]!
  405ab0:	cmp	w9, #0x23
  405ab4:	cinc	x21, x8, eq  // eq = none
  405ab8:	bl	401cc0 <__ctype_b_loc@plt>
  405abc:	ldr	x8, [x0]
  405ac0:	ldrb	w9, [x21], #1
  405ac4:	ldrh	w10, [x8, x9, lsl #1]
  405ac8:	tbnz	w10, #11, 405ac0 <ferror@plt+0x3c20>
  405acc:	orr	w8, w9, #0x20
  405ad0:	cmp	w8, #0x68
  405ad4:	sub	x8, x21, #0x1
  405ad8:	b.ne	405aec <ferror@plt+0x3c4c>  // b.any
  405adc:	ldrb	w9, [x21]
  405ae0:	cmp	w9, #0x0
  405ae4:	csel	x8, x8, x21, eq  // eq = none
  405ae8:	ldrb	w9, [x8]
  405aec:	sub	w10, w9, #0x48
  405af0:	cmp	w10, #0x30
  405af4:	mov	w9, #0x69                  	// #105
  405af8:	b.hi	405be8 <ferror@plt+0x3d48>  // b.pmore
  405afc:	mov	w11, #0x1                   	// #1
  405b00:	lsl	x11, x11, x10
  405b04:	mov	w12, #0x10001               	// #65537
  405b08:	tst	x11, x12
  405b0c:	b.ne	405be4 <ferror@plt+0x3d44>  // b.any
  405b10:	mov	w11, #0x1                   	// #1
  405b14:	lsl	x11, x11, x10
  405b18:	tst	x11, #0x8000000080
  405b1c:	b.ne	405bdc <ferror@plt+0x3d3c>  // b.any
  405b20:	mov	w11, #0x1                   	// #1
  405b24:	lsl	x10, x11, x10
  405b28:	mov	x11, #0x100000000           	// #4294967296
  405b2c:	movk	x11, #0x1, lsl #48
  405b30:	tst	x10, x11
  405b34:	b.eq	405be8 <ferror@plt+0x3d48>  // b.none
  405b38:	mov	w9, #0x78                  	// #120
  405b3c:	b	405be8 <ferror@plt+0x3d48>
  405b40:	adrp	x23, 410000 <argp_failure@@Base+0x3d44>
  405b44:	mov	w8, #0x28                  	// #40
  405b48:	mov	w19, #0x1                   	// #1
  405b4c:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  405b50:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  405b54:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  405b58:	add	x23, x23, #0xf3c
  405b5c:	mov	w24, #0x1                   	// #1
  405b60:	b	405b90 <ferror@plt+0x3cf0>
  405b64:	ldr	x8, [x20, #2128]
  405b68:	ldr	w9, [x8]
  405b6c:	add	w9, w9, #0x1
  405b70:	str	w9, [x8]
  405b74:	ldr	x1, [x21, #1480]
  405b78:	bl	401b20 <putc@plt>
  405b7c:	ldrb	w8, [x23, x24]
  405b80:	add	x24, x24, #0x1
  405b84:	cmp	x24, #0x10
  405b88:	str	w19, [x22, #1464]
  405b8c:	b.eq	405c1c <ferror@plt+0x3d7c>  // b.none
  405b90:	and	w0, w8, #0xff
  405b94:	cmp	w0, #0x9
  405b98:	b.eq	405bb0 <ferror@plt+0x3d10>  // b.none
  405b9c:	cmp	w0, #0xa
  405ba0:	b.ne	405b64 <ferror@plt+0x3cc4>  // b.any
  405ba4:	ldr	x8, [x20, #2128]
  405ba8:	str	wzr, [x8]
  405bac:	b	405b74 <ferror@plt+0x3cd4>
  405bb0:	ldr	x8, [x20, #2128]
  405bb4:	ldr	w9, [x8]
  405bb8:	add	w10, w9, #0x7
  405bbc:	cmp	w9, #0x0
  405bc0:	csel	w9, w10, w9, lt  // lt = tstop
  405bc4:	and	w9, w9, #0xfffffff8
  405bc8:	add	w9, w9, #0x8
  405bcc:	b	405b70 <ferror@plt+0x3cd0>
  405bd0:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  405bd4:	add	x0, x0, #0x7c9
  405bd8:	b	405bf4 <ferror@plt+0x3d54>
  405bdc:	mov	w9, #0x6f                  	// #111
  405be0:	b	405be8 <ferror@plt+0x3d48>
  405be4:	mov	w9, #0x58                  	// #88
  405be8:	strb	w9, [x8]
  405bec:	strb	wzr, [x8, #1]
  405bf0:	ldr	x0, [x20]
  405bf4:	mov	w1, w19
  405bf8:	bl	401e30 <printf@plt>
  405bfc:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  405c00:	ldr	x8, [x8, #2128]
  405c04:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  405c08:	mov	w11, #0x1                   	// #1
  405c0c:	ldr	w9, [x8]
  405c10:	add	w9, w9, w0
  405c14:	str	w9, [x8]
  405c18:	str	w11, [x10, #1464]
  405c1c:	ldp	x20, x19, [sp, #48]
  405c20:	ldp	x22, x21, [sp, #32]
  405c24:	ldp	x24, x23, [sp, #16]
  405c28:	ldp	x29, x30, [sp], #64
  405c2c:	ret
  405c30:	ldr	x8, [x0, #8]
  405c34:	ldr	x8, [x8, #16]
  405c38:	cbz	x8, 405c4c <ferror@plt+0x3dac>
  405c3c:	cmp	w1, #0x1
  405c40:	b.lt	405c64 <ferror@plt+0x3dc4>  // b.tstop
  405c44:	ldr	x8, [x2]
  405c48:	b	405c58 <ferror@plt+0x3db8>
  405c4c:	cmp	w1, #0x2
  405c50:	b.lt	405c64 <ferror@plt+0x3dc4>  // b.tstop
  405c54:	ldr	x8, [x2, #8]
  405c58:	mov	w1, wzr
  405c5c:	str	x8, [x0, #24]
  405c60:	b	406584 <ferror@plt+0x46e4>
  405c64:	ret
  405c68:	stp	x29, x30, [sp, #-64]!
  405c6c:	stp	x24, x23, [sp, #16]
  405c70:	stp	x22, x21, [sp, #32]
  405c74:	stp	x20, x19, [sp, #48]
  405c78:	ldr	x8, [x0, #8]
  405c7c:	mov	x29, sp
  405c80:	ldr	x19, [x8, #16]
  405c84:	cbz	x19, 405d3c <ferror@plt+0x3e9c>
  405c88:	cmp	w1, #0x1
  405c8c:	b.lt	405d30 <ferror@plt+0x3e90>  // b.tstop
  405c90:	ldr	x21, [x2]
  405c94:	mov	x20, x2
  405c98:	ldrb	w8, [x21]
  405c9c:	cmp	w8, #0x25
  405ca0:	b.ne	405d30 <ferror@plt+0x3e90>  // b.any
  405ca4:	bl	401cc0 <__ctype_b_loc@plt>
  405ca8:	ldr	x9, [x0]
  405cac:	add	x8, x21, #0x1
  405cb0:	ldrb	w10, [x8], #1
  405cb4:	ldrh	w11, [x9, x10, lsl #1]
  405cb8:	tbnz	w11, #11, 405cb0 <ferror@plt+0x3e10>
  405cbc:	sub	x9, x8, #0x1
  405cc0:	cmp	w10, #0x23
  405cc4:	csel	x8, x8, x9, eq  // eq = none
  405cc8:	mov	x9, x8
  405ccc:	ldrb	w10, [x9], #1
  405cd0:	cmp	w10, #0x6c
  405cd4:	csel	x8, x9, x8, eq  // eq = none
  405cd8:	ldrb	w9, [x8]
  405cdc:	sub	w10, w9, #0x48
  405ce0:	cmp	w10, #0x30
  405ce4:	mov	w9, #0x69                  	// #105
  405ce8:	b.hi	405dd8 <ferror@plt+0x3f38>  // b.pmore
  405cec:	mov	w11, #0x1                   	// #1
  405cf0:	lsl	x11, x11, x10
  405cf4:	mov	w12, #0x10001               	// #65537
  405cf8:	tst	x11, x12
  405cfc:	b.ne	405dcc <ferror@plt+0x3f2c>  // b.any
  405d00:	mov	w11, #0x1                   	// #1
  405d04:	lsl	x11, x11, x10
  405d08:	tst	x11, #0x8000000080
  405d0c:	b.ne	405dd4 <ferror@plt+0x3f34>  // b.any
  405d10:	mov	w11, #0x1                   	// #1
  405d14:	lsl	x10, x11, x10
  405d18:	mov	x11, #0x100000000           	// #4294967296
  405d1c:	movk	x11, #0x1, lsl #48
  405d20:	tst	x10, x11
  405d24:	b.eq	405dd8 <ferror@plt+0x3f38>  // b.none
  405d28:	mov	w9, #0x78                  	// #120
  405d2c:	b	405dd8 <ferror@plt+0x3f38>
  405d30:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  405d34:	add	x0, x0, #0x8cf
  405d38:	b	405de4 <ferror@plt+0x3f44>
  405d3c:	adrp	x23, 410000 <argp_failure@@Base+0x3d44>
  405d40:	mov	w8, #0x28                  	// #40
  405d44:	mov	w19, #0x1                   	// #1
  405d48:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  405d4c:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  405d50:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  405d54:	add	x23, x23, #0xf3c
  405d58:	mov	w24, #0x1                   	// #1
  405d5c:	b	405d8c <ferror@plt+0x3eec>
  405d60:	ldr	x8, [x20, #2128]
  405d64:	ldr	w9, [x8]
  405d68:	add	w9, w9, #0x1
  405d6c:	str	w9, [x8]
  405d70:	ldr	x1, [x21, #1480]
  405d74:	bl	401b20 <putc@plt>
  405d78:	ldrb	w8, [x23, x24]
  405d7c:	add	x24, x24, #0x1
  405d80:	cmp	x24, #0x10
  405d84:	str	w19, [x22, #1464]
  405d88:	b.eq	405e0c <ferror@plt+0x3f6c>  // b.none
  405d8c:	and	w0, w8, #0xff
  405d90:	cmp	w0, #0x9
  405d94:	b.eq	405dac <ferror@plt+0x3f0c>  // b.none
  405d98:	cmp	w0, #0xa
  405d9c:	b.ne	405d60 <ferror@plt+0x3ec0>  // b.any
  405da0:	ldr	x8, [x20, #2128]
  405da4:	str	wzr, [x8]
  405da8:	b	405d70 <ferror@plt+0x3ed0>
  405dac:	ldr	x8, [x20, #2128]
  405db0:	ldr	w9, [x8]
  405db4:	add	w10, w9, #0x7
  405db8:	cmp	w9, #0x0
  405dbc:	csel	w9, w10, w9, lt  // lt = tstop
  405dc0:	and	w9, w9, #0xfffffff8
  405dc4:	add	w9, w9, #0x8
  405dc8:	b	405d6c <ferror@plt+0x3ecc>
  405dcc:	mov	w9, #0x58                  	// #88
  405dd0:	b	405dd8 <ferror@plt+0x3f38>
  405dd4:	mov	w9, #0x6f                  	// #111
  405dd8:	strb	w9, [x8]
  405ddc:	strb	wzr, [x8, #1]
  405de0:	ldr	x0, [x20]
  405de4:	mov	x1, x19
  405de8:	bl	401e30 <printf@plt>
  405dec:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  405df0:	ldr	x8, [x8, #2128]
  405df4:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  405df8:	mov	w11, #0x1                   	// #1
  405dfc:	ldr	w9, [x8]
  405e00:	add	w9, w9, w0
  405e04:	str	w9, [x8]
  405e08:	str	w11, [x10, #1464]
  405e0c:	ldp	x20, x19, [sp, #48]
  405e10:	ldp	x22, x21, [sp, #32]
  405e14:	ldp	x24, x23, [sp, #16]
  405e18:	ldp	x29, x30, [sp], #64
  405e1c:	ret
  405e20:	ldr	x8, [x0, #8]
  405e24:	ldr	x8, [x8, #24]
  405e28:	cbz	x8, 405e3c <ferror@plt+0x3f9c>
  405e2c:	cmp	w1, #0x1
  405e30:	b.lt	405e54 <ferror@plt+0x3fb4>  // b.tstop
  405e34:	ldr	x8, [x2]
  405e38:	b	405e48 <ferror@plt+0x3fa8>
  405e3c:	cmp	w1, #0x2
  405e40:	b.lt	405e54 <ferror@plt+0x3fb4>  // b.tstop
  405e44:	ldr	x8, [x2, #8]
  405e48:	mov	w1, wzr
  405e4c:	str	x8, [x0, #24]
  405e50:	b	406584 <ferror@plt+0x46e4>
  405e54:	ret
  405e58:	stp	x29, x30, [sp, #-64]!
  405e5c:	stp	x24, x23, [sp, #16]
  405e60:	stp	x22, x21, [sp, #32]
  405e64:	stp	x20, x19, [sp, #48]
  405e68:	ldr	x8, [x0, #8]
  405e6c:	mov	x29, sp
  405e70:	ldr	x19, [x8, #24]
  405e74:	cbz	x19, 405f2c <ferror@plt+0x408c>
  405e78:	cmp	w1, #0x1
  405e7c:	b.lt	405f20 <ferror@plt+0x4080>  // b.tstop
  405e80:	ldr	x21, [x2]
  405e84:	mov	x20, x2
  405e88:	ldrb	w8, [x21]
  405e8c:	cmp	w8, #0x25
  405e90:	b.ne	405f20 <ferror@plt+0x4080>  // b.any
  405e94:	bl	401cc0 <__ctype_b_loc@plt>
  405e98:	ldr	x9, [x0]
  405e9c:	add	x8, x21, #0x1
  405ea0:	ldrb	w10, [x8], #1
  405ea4:	ldrh	w11, [x9, x10, lsl #1]
  405ea8:	tbnz	w11, #11, 405ea0 <ferror@plt+0x4000>
  405eac:	sub	x9, x8, #0x1
  405eb0:	cmp	w10, #0x23
  405eb4:	csel	x8, x8, x9, eq  // eq = none
  405eb8:	mov	x9, x8
  405ebc:	ldrb	w10, [x9], #1
  405ec0:	cmp	w10, #0x6c
  405ec4:	csel	x8, x9, x8, eq  // eq = none
  405ec8:	ldrb	w9, [x8]
  405ecc:	sub	w10, w9, #0x48
  405ed0:	cmp	w10, #0x30
  405ed4:	mov	w9, #0x69                  	// #105
  405ed8:	b.hi	405fc8 <ferror@plt+0x4128>  // b.pmore
  405edc:	mov	w11, #0x1                   	// #1
  405ee0:	lsl	x11, x11, x10
  405ee4:	mov	w12, #0x10001               	// #65537
  405ee8:	tst	x11, x12
  405eec:	b.ne	405fbc <ferror@plt+0x411c>  // b.any
  405ef0:	mov	w11, #0x1                   	// #1
  405ef4:	lsl	x11, x11, x10
  405ef8:	tst	x11, #0x8000000080
  405efc:	b.ne	405fc4 <ferror@plt+0x4124>  // b.any
  405f00:	mov	w11, #0x1                   	// #1
  405f04:	lsl	x10, x11, x10
  405f08:	mov	x11, #0x100000000           	// #4294967296
  405f0c:	movk	x11, #0x1, lsl #48
  405f10:	tst	x10, x11
  405f14:	b.eq	405fc8 <ferror@plt+0x4128>  // b.none
  405f18:	mov	w9, #0x78                  	// #120
  405f1c:	b	405fc8 <ferror@plt+0x4128>
  405f20:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  405f24:	add	x0, x0, #0x8cf
  405f28:	b	405fd4 <ferror@plt+0x4134>
  405f2c:	adrp	x23, 410000 <argp_failure@@Base+0x3d44>
  405f30:	mov	w8, #0x28                  	// #40
  405f34:	mov	w19, #0x1                   	// #1
  405f38:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  405f3c:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  405f40:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  405f44:	add	x23, x23, #0xf3c
  405f48:	mov	w24, #0x1                   	// #1
  405f4c:	b	405f7c <ferror@plt+0x40dc>
  405f50:	ldr	x8, [x20, #2128]
  405f54:	ldr	w9, [x8]
  405f58:	add	w9, w9, #0x1
  405f5c:	str	w9, [x8]
  405f60:	ldr	x1, [x21, #1480]
  405f64:	bl	401b20 <putc@plt>
  405f68:	ldrb	w8, [x23, x24]
  405f6c:	add	x24, x24, #0x1
  405f70:	cmp	x24, #0x10
  405f74:	str	w19, [x22, #1464]
  405f78:	b.eq	405ffc <ferror@plt+0x415c>  // b.none
  405f7c:	and	w0, w8, #0xff
  405f80:	cmp	w0, #0x9
  405f84:	b.eq	405f9c <ferror@plt+0x40fc>  // b.none
  405f88:	cmp	w0, #0xa
  405f8c:	b.ne	405f50 <ferror@plt+0x40b0>  // b.any
  405f90:	ldr	x8, [x20, #2128]
  405f94:	str	wzr, [x8]
  405f98:	b	405f60 <ferror@plt+0x40c0>
  405f9c:	ldr	x8, [x20, #2128]
  405fa0:	ldr	w9, [x8]
  405fa4:	add	w10, w9, #0x7
  405fa8:	cmp	w9, #0x0
  405fac:	csel	w9, w10, w9, lt  // lt = tstop
  405fb0:	and	w9, w9, #0xfffffff8
  405fb4:	add	w9, w9, #0x8
  405fb8:	b	405f5c <ferror@plt+0x40bc>
  405fbc:	mov	w9, #0x58                  	// #88
  405fc0:	b	405fc8 <ferror@plt+0x4128>
  405fc4:	mov	w9, #0x6f                  	// #111
  405fc8:	strb	w9, [x8]
  405fcc:	strb	wzr, [x8, #1]
  405fd0:	ldr	x0, [x20]
  405fd4:	mov	x1, x19
  405fd8:	bl	401e30 <printf@plt>
  405fdc:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  405fe0:	ldr	x8, [x8, #2128]
  405fe4:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  405fe8:	mov	w11, #0x1                   	// #1
  405fec:	ldr	w9, [x8]
  405ff0:	add	w9, w9, w0
  405ff4:	str	w9, [x8]
  405ff8:	str	w11, [x10, #1464]
  405ffc:	ldp	x20, x19, [sp, #48]
  406000:	ldp	x22, x21, [sp, #32]
  406004:	ldp	x24, x23, [sp, #16]
  406008:	ldp	x29, x30, [sp], #64
  40600c:	ret
  406010:	ldr	x8, [x0, #8]
  406014:	ldrb	w8, [x8, #35]
  406018:	cbz	w8, 40602c <ferror@plt+0x418c>
  40601c:	cmp	w1, #0x1
  406020:	b.lt	406044 <ferror@plt+0x41a4>  // b.tstop
  406024:	ldr	x8, [x2]
  406028:	b	406038 <ferror@plt+0x4198>
  40602c:	cmp	w1, #0x2
  406030:	b.lt	406044 <ferror@plt+0x41a4>  // b.tstop
  406034:	ldr	x8, [x2, #8]
  406038:	mov	w1, wzr
  40603c:	str	x8, [x0, #24]
  406040:	b	406584 <ferror@plt+0x46e4>
  406044:	ret
  406048:	stp	x29, x30, [sp, #-64]!
  40604c:	stp	x24, x23, [sp, #16]
  406050:	stp	x22, x21, [sp, #32]
  406054:	stp	x20, x19, [sp, #48]
  406058:	ldr	x8, [x0, #8]
  40605c:	mov	x29, sp
  406060:	ldrb	w19, [x8, #35]
  406064:	cbz	w19, 406124 <ferror@plt+0x4284>
  406068:	cmp	w1, #0x1
  40606c:	b.lt	406118 <ferror@plt+0x4278>  // b.tstop
  406070:	ldr	x8, [x2]
  406074:	mov	x20, x2
  406078:	ldrb	w9, [x8]
  40607c:	cmp	w9, #0x25
  406080:	b.ne	406118 <ferror@plt+0x4278>  // b.any
  406084:	ldrb	w9, [x8, #1]!
  406088:	cmp	w9, #0x23
  40608c:	cinc	x21, x8, eq  // eq = none
  406090:	bl	401cc0 <__ctype_b_loc@plt>
  406094:	ldr	x8, [x0]
  406098:	ldrb	w9, [x21], #1
  40609c:	ldrh	w10, [x8, x9, lsl #1]
  4060a0:	tbnz	w10, #11, 406098 <ferror@plt+0x41f8>
  4060a4:	orr	w8, w9, #0x20
  4060a8:	cmp	w8, #0x68
  4060ac:	sub	x8, x21, #0x1
  4060b0:	b.ne	4060c4 <ferror@plt+0x4224>  // b.any
  4060b4:	ldrb	w9, [x21]
  4060b8:	cmp	w9, #0x0
  4060bc:	csel	x8, x8, x21, eq  // eq = none
  4060c0:	ldrb	w9, [x8]
  4060c4:	sub	w10, w9, #0x48
  4060c8:	cmp	w10, #0x30
  4060cc:	mov	w9, #0x69                  	// #105
  4060d0:	b.hi	4061c0 <ferror@plt+0x4320>  // b.pmore
  4060d4:	mov	w11, #0x1                   	// #1
  4060d8:	lsl	x11, x11, x10
  4060dc:	mov	w12, #0x10001               	// #65537
  4060e0:	tst	x11, x12
  4060e4:	b.ne	4061b4 <ferror@plt+0x4314>  // b.any
  4060e8:	mov	w11, #0x1                   	// #1
  4060ec:	lsl	x11, x11, x10
  4060f0:	tst	x11, #0x8000000080
  4060f4:	b.ne	4061bc <ferror@plt+0x431c>  // b.any
  4060f8:	mov	w11, #0x1                   	// #1
  4060fc:	lsl	x10, x11, x10
  406100:	mov	x11, #0x100000000           	// #4294967296
  406104:	movk	x11, #0x1, lsl #48
  406108:	tst	x10, x11
  40610c:	b.eq	4061c0 <ferror@plt+0x4320>  // b.none
  406110:	mov	w9, #0x78                  	// #120
  406114:	b	4061c0 <ferror@plt+0x4320>
  406118:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  40611c:	add	x0, x0, #0x7c9
  406120:	b	4061cc <ferror@plt+0x432c>
  406124:	adrp	x23, 410000 <argp_failure@@Base+0x3d44>
  406128:	mov	w8, #0x28                  	// #40
  40612c:	mov	w19, #0x1                   	// #1
  406130:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  406134:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  406138:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  40613c:	add	x23, x23, #0xf3c
  406140:	mov	w24, #0x1                   	// #1
  406144:	b	406174 <ferror@plt+0x42d4>
  406148:	ldr	x8, [x20, #2128]
  40614c:	ldr	w9, [x8]
  406150:	add	w9, w9, #0x1
  406154:	str	w9, [x8]
  406158:	ldr	x1, [x21, #1480]
  40615c:	bl	401b20 <putc@plt>
  406160:	ldrb	w8, [x23, x24]
  406164:	add	x24, x24, #0x1
  406168:	cmp	x24, #0x10
  40616c:	str	w19, [x22, #1464]
  406170:	b.eq	4061f4 <ferror@plt+0x4354>  // b.none
  406174:	and	w0, w8, #0xff
  406178:	cmp	w0, #0x9
  40617c:	b.eq	406194 <ferror@plt+0x42f4>  // b.none
  406180:	cmp	w0, #0xa
  406184:	b.ne	406148 <ferror@plt+0x42a8>  // b.any
  406188:	ldr	x8, [x20, #2128]
  40618c:	str	wzr, [x8]
  406190:	b	406158 <ferror@plt+0x42b8>
  406194:	ldr	x8, [x20, #2128]
  406198:	ldr	w9, [x8]
  40619c:	add	w10, w9, #0x7
  4061a0:	cmp	w9, #0x0
  4061a4:	csel	w9, w10, w9, lt  // lt = tstop
  4061a8:	and	w9, w9, #0xfffffff8
  4061ac:	add	w9, w9, #0x8
  4061b0:	b	406154 <ferror@plt+0x42b4>
  4061b4:	mov	w9, #0x58                  	// #88
  4061b8:	b	4061c0 <ferror@plt+0x4320>
  4061bc:	mov	w9, #0x6f                  	// #111
  4061c0:	strb	w9, [x8]
  4061c4:	strb	wzr, [x8, #1]
  4061c8:	ldr	x0, [x20]
  4061cc:	mov	w1, w19
  4061d0:	bl	401e30 <printf@plt>
  4061d4:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  4061d8:	ldr	x8, [x8, #2128]
  4061dc:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  4061e0:	mov	w11, #0x1                   	// #1
  4061e4:	ldr	w9, [x8]
  4061e8:	add	w9, w9, w0
  4061ec:	str	w9, [x8]
  4061f0:	str	w11, [x10, #1464]
  4061f4:	ldp	x20, x19, [sp, #48]
  4061f8:	ldp	x22, x21, [sp, #32]
  4061fc:	ldp	x24, x23, [sp, #16]
  406200:	ldp	x29, x30, [sp], #64
  406204:	ret
  406208:	stp	x29, x30, [sp, #-16]!
  40620c:	and	w0, w1, #0xff
  406210:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  406214:	cmp	w0, #0x9
  406218:	mov	x29, sp
  40621c:	b.eq	406234 <ferror@plt+0x4394>  // b.none
  406220:	cmp	w0, #0xa
  406224:	b.ne	406254 <ferror@plt+0x43b4>  // b.any
  406228:	ldr	x8, [x8, #2128]
  40622c:	str	wzr, [x8]
  406230:	b	406264 <ferror@plt+0x43c4>
  406234:	ldr	x8, [x8, #2128]
  406238:	ldr	w9, [x8]
  40623c:	add	w10, w9, #0x7
  406240:	cmp	w9, #0x0
  406244:	csel	w9, w10, w9, lt  // lt = tstop
  406248:	and	w9, w9, #0xfffffff8
  40624c:	add	w9, w9, #0x8
  406250:	b	406260 <ferror@plt+0x43c0>
  406254:	ldr	x8, [x8, #2128]
  406258:	ldr	w9, [x8]
  40625c:	add	w9, w9, #0x1
  406260:	str	w9, [x8]
  406264:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  406268:	ldr	x1, [x8, #1480]
  40626c:	bl	401b20 <putc@plt>
  406270:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  406274:	mov	w9, #0x1                   	// #1
  406278:	str	w9, [x8, #1464]
  40627c:	ldp	x29, x30, [sp], #16
  406280:	ret
  406284:	stp	x29, x30, [sp, #-64]!
  406288:	stp	x22, x21, [sp, #32]
  40628c:	stp	x20, x19, [sp, #48]
  406290:	ldrb	w8, [x1]
  406294:	str	x23, [sp, #16]
  406298:	mov	x29, sp
  40629c:	cbz	w8, 40631c <ferror@plt+0x447c>
  4062a0:	add	x19, x1, #0x1
  4062a4:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  4062a8:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  4062ac:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  4062b0:	mov	w23, #0x1                   	// #1
  4062b4:	b	4062dc <ferror@plt+0x443c>
  4062b8:	ldr	x8, [x20, #2128]
  4062bc:	ldr	w9, [x8]
  4062c0:	add	w9, w9, #0x1
  4062c4:	str	w9, [x8]
  4062c8:	ldr	x1, [x21, #1480]
  4062cc:	bl	401b20 <putc@plt>
  4062d0:	str	w23, [x22, #1464]
  4062d4:	ldrb	w8, [x19], #1
  4062d8:	cbz	w8, 40631c <ferror@plt+0x447c>
  4062dc:	and	w0, w8, #0xff
  4062e0:	cmp	w0, #0x9
  4062e4:	b.eq	4062fc <ferror@plt+0x445c>  // b.none
  4062e8:	cmp	w0, #0xa
  4062ec:	b.ne	4062b8 <ferror@plt+0x4418>  // b.any
  4062f0:	ldr	x8, [x20, #2128]
  4062f4:	str	wzr, [x8]
  4062f8:	b	4062c8 <ferror@plt+0x4428>
  4062fc:	ldr	x8, [x20, #2128]
  406300:	ldr	w9, [x8]
  406304:	add	w10, w9, #0x7
  406308:	cmp	w9, #0x0
  40630c:	csel	w9, w10, w9, lt  // lt = tstop
  406310:	and	w9, w9, #0xfffffff8
  406314:	add	w9, w9, #0x8
  406318:	b	4062c4 <ferror@plt+0x4424>
  40631c:	ldp	x20, x19, [sp, #48]
  406320:	ldp	x22, x21, [sp, #32]
  406324:	ldr	x23, [sp, #16]
  406328:	ldp	x29, x30, [sp], #64
  40632c:	ret
  406330:	stp	x29, x30, [sp, #-48]!
  406334:	stp	x20, x19, [sp, #32]
  406338:	mov	w19, w3
  40633c:	cmp	w1, #0x1
  406340:	str	x21, [sp, #16]
  406344:	mov	x29, sp
  406348:	b.lt	4063f4 <ferror@plt+0x4554>  // b.tstop
  40634c:	ldr	x8, [x2]
  406350:	mov	x20, x2
  406354:	ldrb	w9, [x8]
  406358:	cmp	w9, #0x25
  40635c:	b.ne	4063f4 <ferror@plt+0x4554>  // b.any
  406360:	ldrb	w9, [x8, #1]!
  406364:	cmp	w9, #0x23
  406368:	cinc	x21, x8, eq  // eq = none
  40636c:	bl	401cc0 <__ctype_b_loc@plt>
  406370:	ldr	x8, [x0]
  406374:	ldrb	w9, [x21], #1
  406378:	ldrh	w10, [x8, x9, lsl #1]
  40637c:	tbnz	w10, #11, 406374 <ferror@plt+0x44d4>
  406380:	orr	w8, w9, #0x20
  406384:	cmp	w8, #0x68
  406388:	sub	x8, x21, #0x1
  40638c:	b.ne	4063a0 <ferror@plt+0x4500>  // b.any
  406390:	ldrb	w9, [x21]
  406394:	cmp	w9, #0x0
  406398:	csel	x8, x8, x21, eq  // eq = none
  40639c:	ldrb	w9, [x8]
  4063a0:	sub	w10, w9, #0x48
  4063a4:	cmp	w10, #0x30
  4063a8:	mov	w9, #0x69                  	// #105
  4063ac:	b.hi	40640c <ferror@plt+0x456c>  // b.pmore
  4063b0:	mov	w11, #0x1                   	// #1
  4063b4:	lsl	x11, x11, x10
  4063b8:	mov	w12, #0x10001               	// #65537
  4063bc:	tst	x11, x12
  4063c0:	b.ne	406400 <ferror@plt+0x4560>  // b.any
  4063c4:	mov	w11, #0x1                   	// #1
  4063c8:	lsl	x11, x11, x10
  4063cc:	tst	x11, #0x8000000080
  4063d0:	b.ne	406408 <ferror@plt+0x4568>  // b.any
  4063d4:	mov	w11, #0x1                   	// #1
  4063d8:	lsl	x10, x11, x10
  4063dc:	mov	x11, #0x100000000           	// #4294967296
  4063e0:	movk	x11, #0x1, lsl #48
  4063e4:	tst	x10, x11
  4063e8:	b.eq	40640c <ferror@plt+0x456c>  // b.none
  4063ec:	mov	w9, #0x78                  	// #120
  4063f0:	b	40640c <ferror@plt+0x456c>
  4063f4:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  4063f8:	add	x0, x0, #0x7c9
  4063fc:	b	406418 <ferror@plt+0x4578>
  406400:	mov	w9, #0x58                  	// #88
  406404:	b	40640c <ferror@plt+0x456c>
  406408:	mov	w9, #0x6f                  	// #111
  40640c:	strb	w9, [x8]
  406410:	strb	wzr, [x8, #1]
  406414:	ldr	x0, [x20]
  406418:	mov	w1, w19
  40641c:	bl	401e30 <printf@plt>
  406420:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  406424:	ldr	x8, [x8, #2128]
  406428:	ldr	x21, [sp, #16]
  40642c:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  406430:	mov	w11, #0x1                   	// #1
  406434:	ldr	w9, [x8]
  406438:	add	w9, w9, w0
  40643c:	str	w9, [x8]
  406440:	ldp	x20, x19, [sp, #32]
  406444:	str	w11, [x10, #1464]
  406448:	ldp	x29, x30, [sp], #48
  40644c:	ret
  406450:	stp	x29, x30, [sp, #-48]!
  406454:	stp	x20, x19, [sp, #32]
  406458:	mov	x19, x3
  40645c:	cmp	w1, #0x1
  406460:	str	x21, [sp, #16]
  406464:	mov	x29, sp
  406468:	b.lt	40650c <ferror@plt+0x466c>  // b.tstop
  40646c:	ldr	x21, [x2]
  406470:	mov	x20, x2
  406474:	ldrb	w8, [x21]
  406478:	cmp	w8, #0x25
  40647c:	b.ne	40650c <ferror@plt+0x466c>  // b.any
  406480:	bl	401cc0 <__ctype_b_loc@plt>
  406484:	ldr	x9, [x0]
  406488:	add	x8, x21, #0x1
  40648c:	ldrb	w10, [x8], #1
  406490:	ldrh	w11, [x9, x10, lsl #1]
  406494:	tbnz	w11, #11, 40648c <ferror@plt+0x45ec>
  406498:	sub	x9, x8, #0x1
  40649c:	cmp	w10, #0x23
  4064a0:	csel	x8, x8, x9, eq  // eq = none
  4064a4:	mov	x9, x8
  4064a8:	ldrb	w10, [x9], #1
  4064ac:	cmp	w10, #0x6c
  4064b0:	csel	x8, x9, x8, eq  // eq = none
  4064b4:	ldrb	w9, [x8]
  4064b8:	sub	w10, w9, #0x48
  4064bc:	cmp	w10, #0x30
  4064c0:	mov	w9, #0x69                  	// #105
  4064c4:	b.hi	406524 <ferror@plt+0x4684>  // b.pmore
  4064c8:	mov	w11, #0x1                   	// #1
  4064cc:	lsl	x11, x11, x10
  4064d0:	mov	w12, #0x10001               	// #65537
  4064d4:	tst	x11, x12
  4064d8:	b.ne	406518 <ferror@plt+0x4678>  // b.any
  4064dc:	mov	w11, #0x1                   	// #1
  4064e0:	lsl	x11, x11, x10
  4064e4:	tst	x11, #0x8000000080
  4064e8:	b.ne	406520 <ferror@plt+0x4680>  // b.any
  4064ec:	mov	w11, #0x1                   	// #1
  4064f0:	lsl	x10, x11, x10
  4064f4:	mov	x11, #0x100000000           	// #4294967296
  4064f8:	movk	x11, #0x1, lsl #48
  4064fc:	tst	x10, x11
  406500:	b.eq	406524 <ferror@plt+0x4684>  // b.none
  406504:	mov	w9, #0x78                  	// #120
  406508:	b	406524 <ferror@plt+0x4684>
  40650c:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  406510:	add	x0, x0, #0x8cf
  406514:	b	406530 <ferror@plt+0x4690>
  406518:	mov	w9, #0x58                  	// #88
  40651c:	b	406524 <ferror@plt+0x4684>
  406520:	mov	w9, #0x6f                  	// #111
  406524:	strb	w9, [x8]
  406528:	strb	wzr, [x8, #1]
  40652c:	ldr	x0, [x20]
  406530:	mov	x1, x19
  406534:	bl	401e30 <printf@plt>
  406538:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  40653c:	ldr	x8, [x8, #2128]
  406540:	ldr	x21, [sp, #16]
  406544:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  406548:	mov	w11, #0x1                   	// #1
  40654c:	ldr	w9, [x8]
  406550:	add	w9, w9, w0
  406554:	str	w9, [x8]
  406558:	ldp	x20, x19, [sp, #32]
  40655c:	str	w11, [x10, #1464]
  406560:	ldp	x29, x30, [sp], #48
  406564:	ret
  406568:	cmp	w3, w1
  40656c:	b.ge	406580 <ferror@plt+0x46e0>  // b.tcont
  406570:	ldr	x8, [x2, w3, sxtw #3]
  406574:	mov	w1, wzr
  406578:	str	x8, [x0, #24]
  40657c:	b	406584 <ferror@plt+0x46e4>
  406580:	ret
  406584:	stp	x29, x30, [sp, #-96]!
  406588:	stp	x28, x27, [sp, #16]
  40658c:	stp	x26, x25, [sp, #32]
  406590:	stp	x24, x23, [sp, #48]
  406594:	stp	x22, x21, [sp, #64]
  406598:	stp	x20, x19, [sp, #80]
  40659c:	ldr	w9, [x0, #32]
  4065a0:	ldr	x21, [x0, #24]
  4065a4:	mov	x19, x0
  4065a8:	mov	x29, sp
  4065ac:	add	w8, w9, #0x1
  4065b0:	str	w8, [x0, #32]
  4065b4:	ldrb	w8, [x21]
  4065b8:	cbz	w8, 4065d0 <ferror@plt+0x4730>
  4065bc:	mov	w20, w1
  4065c0:	cmp	w8, #0x7d
  4065c4:	b.ne	406600 <ferror@plt+0x4760>  // b.any
  4065c8:	cmp	w9, #0x0
  4065cc:	b.le	406600 <ferror@plt+0x4760>
  4065d0:	ldr	w8, [x19, #32]
  4065d4:	str	x21, [x19, #24]
  4065d8:	sub	w8, w8, #0x1
  4065dc:	str	w8, [x19, #32]
  4065e0:	mov	sp, x29
  4065e4:	ldp	x20, x19, [sp, #80]
  4065e8:	ldp	x22, x21, [sp, #64]
  4065ec:	ldp	x24, x23, [sp, #48]
  4065f0:	ldp	x26, x25, [sp, #32]
  4065f4:	ldp	x28, x27, [sp, #16]
  4065f8:	ldp	x29, x30, [sp], #96
  4065fc:	ret
  406600:	adrp	x25, 423000 <argp_failure@@Base+0x16d44>
  406604:	adrp	x26, 424000 <argp_failure@@Base+0x17d44>
  406608:	adrp	x27, 424000 <argp_failure@@Base+0x17d44>
  40660c:	mov	w28, #0x1                   	// #1
  406610:	b	40661c <ferror@plt+0x477c>
  406614:	cbz	w20, 406684 <ferror@plt+0x47e4>
  406618:	ldrb	w8, [x21, #1]!
  40661c:	and	w9, w8, #0xff
  406620:	cmp	w9, #0x24
  406624:	b.eq	406648 <ferror@plt+0x47a8>  // b.none
  406628:	cbz	w9, 4065d0 <ferror@plt+0x4730>
  40662c:	and	w9, w8, #0xff
  406630:	cmp	w9, #0x7d
  406634:	b.ne	406614 <ferror@plt+0x4774>  // b.any
  406638:	ldr	w9, [x19, #32]
  40663c:	cmp	w9, #0x1
  406640:	b.le	406614 <ferror@plt+0x4774>
  406644:	b	4065d0 <ferror@plt+0x4730>
  406648:	ldrb	w0, [x21, #1]
  40664c:	cmp	w0, #0x24
  406650:	b.eq	406664 <ferror@plt+0x47c4>  // b.none
  406654:	cmp	w0, #0x7b
  406658:	b.eq	4066a4 <ferror@plt+0x4804>  // b.none
  40665c:	cmp	w0, #0x7d
  406660:	b.ne	406744 <ferror@plt+0x48a4>  // b.any
  406664:	cbnz	w20, 4067f0 <ferror@plt+0x4950>
  406668:	cmp	w0, #0x9
  40666c:	b.eq	406774 <ferror@plt+0x48d4>  // b.none
  406670:	cmp	w0, #0xa
  406674:	b.ne	4067d4 <ferror@plt+0x4934>  // b.any
  406678:	ldr	x8, [x25, #2128]
  40667c:	str	wzr, [x8]
  406680:	b	4067e4 <ferror@plt+0x4944>
  406684:	and	w0, w8, #0xff
  406688:	cmp	w0, #0x9
  40668c:	b.eq	406794 <ferror@plt+0x48f4>  // b.none
  406690:	cmp	w0, #0xa
  406694:	b.ne	4067b4 <ferror@plt+0x4914>  // b.any
  406698:	ldr	x8, [x25, #2128]
  40669c:	str	wzr, [x8]
  4066a0:	b	4067c4 <ferror@plt+0x4924>
  4066a4:	add	x23, x21, #0x2
  4066a8:	mov	w1, #0x7d                  	// #125
  4066ac:	mov	x0, x23
  4066b0:	bl	401d20 <strchr@plt>
  4066b4:	cbz	x0, 406814 <ferror@plt+0x4974>
  4066b8:	sub	x21, x0, x23
  4066bc:	add	x8, x21, #0x10
  4066c0:	and	x8, x8, #0xfffffffffffffff0
  4066c4:	mov	x9, sp
  4066c8:	mov	x24, x0
  4066cc:	sub	x22, x9, x8
  4066d0:	mov	sp, x22
  4066d4:	mov	x0, x22
  4066d8:	mov	x1, x23
  4066dc:	mov	x2, x21
  4066e0:	bl	401a60 <memcpy@plt>
  4066e4:	strb	wzr, [x22, x21]
  4066e8:	add	x21, x24, #0x1
  4066ec:	cbz	w20, 406898 <ferror@plt+0x49f8>
  4066f0:	str	x21, [x19, #24]
  4066f4:	ldrb	w8, [x21]
  4066f8:	cmp	w8, #0x7b
  4066fc:	b.eq	40670c <ferror@plt+0x486c>  // b.none
  406700:	b	4067f8 <ferror@plt+0x4958>
  406704:	cmp	w8, #0x7b
  406708:	b.ne	4067f4 <ferror@plt+0x4954>  // b.any
  40670c:	add	x8, x21, #0x1
  406710:	mov	w1, #0x1                   	// #1
  406714:	mov	x0, x19
  406718:	str	x8, [x19, #24]
  40671c:	bl	406584 <ferror@plt+0x46e4>
  406720:	ldr	x21, [x19, #24]
  406724:	ldrb	w8, [x21]
  406728:	cmp	w8, #0x7d
  40672c:	b.ne	406704 <ferror@plt+0x4864>  // b.any
  406730:	add	x9, x21, #0x1
  406734:	str	x9, [x19, #24]
  406738:	ldrb	w8, [x21, #1]
  40673c:	mov	x21, x9
  406740:	b	406704 <ferror@plt+0x4864>
  406744:	cbnz	w20, 4067f0 <ferror@plt+0x4950>
  406748:	ldr	x8, [x25, #2128]
  40674c:	mov	w0, #0x24                  	// #36
  406750:	ldr	w9, [x8]
  406754:	add	w9, w9, #0x1
  406758:	str	w9, [x8]
  40675c:	ldr	x1, [x26, #1480]
  406760:	bl	401b20 <putc@plt>
  406764:	str	w28, [x27, #1464]
  406768:	ldrb	w0, [x21, #1]
  40676c:	cmp	w0, #0x9
  406770:	b.ne	406670 <ferror@plt+0x47d0>  // b.any
  406774:	ldr	x8, [x25, #2128]
  406778:	ldr	w9, [x8]
  40677c:	add	w10, w9, #0x7
  406780:	cmp	w9, #0x0
  406784:	csel	w9, w10, w9, lt  // lt = tstop
  406788:	and	w9, w9, #0xfffffff8
  40678c:	add	w9, w9, #0x8
  406790:	b	4067e0 <ferror@plt+0x4940>
  406794:	ldr	x8, [x25, #2128]
  406798:	ldr	w9, [x8]
  40679c:	add	w10, w9, #0x7
  4067a0:	cmp	w9, #0x0
  4067a4:	csel	w9, w10, w9, lt  // lt = tstop
  4067a8:	and	w9, w9, #0xfffffff8
  4067ac:	add	w9, w9, #0x8
  4067b0:	b	4067c0 <ferror@plt+0x4920>
  4067b4:	ldr	x8, [x25, #2128]
  4067b8:	ldr	w9, [x8]
  4067bc:	add	w9, w9, #0x1
  4067c0:	str	w9, [x8]
  4067c4:	ldr	x1, [x26, #1480]
  4067c8:	bl	401b20 <putc@plt>
  4067cc:	str	w28, [x27, #1464]
  4067d0:	b	406618 <ferror@plt+0x4778>
  4067d4:	ldr	x8, [x25, #2128]
  4067d8:	ldr	w9, [x8]
  4067dc:	add	w9, w9, #0x1
  4067e0:	str	w9, [x8]
  4067e4:	ldr	x1, [x26, #1480]
  4067e8:	bl	401b20 <putc@plt>
  4067ec:	str	w28, [x27, #1464]
  4067f0:	add	x21, x21, #0x2
  4067f4:	ldrb	w8, [x21]
  4067f8:	cbz	w8, 4065d0 <ferror@plt+0x4730>
  4067fc:	cmp	w8, #0x7d
  406800:	b.ne	40661c <ferror@plt+0x477c>  // b.any
  406804:	ldr	w9, [x19, #32]
  406808:	cmp	w9, #0x1
  40680c:	b.le	40661c <ferror@plt+0x477c>
  406810:	b	4065d0 <ferror@plt+0x4730>
  406814:	mov	w8, #0x24                  	// #36
  406818:	mov	w22, #0x1                   	// #1
  40681c:	b	406848 <ferror@plt+0x49a8>
  406820:	ldr	x8, [x25, #2128]
  406824:	ldr	w9, [x8]
  406828:	add	w9, w9, #0x1
  40682c:	str	w9, [x8]
  406830:	ldr	x1, [x26, #1480]
  406834:	bl	401b20 <putc@plt>
  406838:	str	w28, [x27, #1464]
  40683c:	ldrb	w8, [x21, x22]
  406840:	add	x22, x22, #0x1
  406844:	cbz	w8, 406888 <ferror@plt+0x49e8>
  406848:	and	w0, w8, #0xff
  40684c:	cmp	w0, #0x9
  406850:	b.eq	406868 <ferror@plt+0x49c8>  // b.none
  406854:	cmp	w0, #0xa
  406858:	b.ne	406820 <ferror@plt+0x4980>  // b.any
  40685c:	ldr	x8, [x25, #2128]
  406860:	str	wzr, [x8]
  406864:	b	406830 <ferror@plt+0x4990>
  406868:	ldr	x8, [x25, #2128]
  40686c:	ldr	w9, [x8]
  406870:	add	w10, w9, #0x7
  406874:	cmp	w9, #0x0
  406878:	csel	w9, w10, w9, lt  // lt = tstop
  40687c:	and	w9, w9, #0xfffffff8
  406880:	add	w9, w9, #0x8
  406884:	b	40682c <ferror@plt+0x498c>
  406888:	mov	x0, x21
  40688c:	bl	401ac0 <strlen@plt>
  406890:	add	x21, x21, x0
  406894:	b	4067f4 <ferror@plt+0x4954>
  406898:	mov	x0, x24
  40689c:	bl	401ac0 <strlen@plt>
  4068a0:	lsr	x8, x0, #1
  4068a4:	add	x8, x8, #0xf
  4068a8:	mov	x9, sp
  4068ac:	and	x8, x8, #0xfffffffffffffff0
  4068b0:	sub	x23, x9, x8
  4068b4:	mov	sp, x23
  4068b8:	ldrb	w8, [x24, #1]
  4068bc:	cmp	w8, #0x7b
  4068c0:	b.ne	406970 <ferror@plt+0x4ad0>  // b.any
  4068c4:	mov	x24, xzr
  4068c8:	add	x21, x21, #0x1
  4068cc:	mov	w1, #0x1                   	// #1
  4068d0:	mov	x0, x19
  4068d4:	str	x21, [x19, #24]
  4068d8:	bl	406584 <ferror@plt+0x46e4>
  4068dc:	ldr	x27, [x19, #24]
  4068e0:	sub	x25, x27, x21
  4068e4:	add	x0, x25, #0x1
  4068e8:	bl	40a674 <argp_parse@@Base+0x19e8>
  4068ec:	mov	x1, x21
  4068f0:	mov	x2, x25
  4068f4:	mov	x26, x0
  4068f8:	str	x0, [x23, x24, lsl #3]
  4068fc:	bl	401a60 <memcpy@plt>
  406900:	strb	wzr, [x26, x25]
  406904:	mov	x8, x27
  406908:	ldrb	w9, [x8], #1
  40690c:	add	x24, x24, #0x1
  406910:	cmp	w9, #0x7d
  406914:	csel	x9, x27, x8, ne  // ne = any
  406918:	ldrb	w9, [x9]
  40691c:	csel	x21, x8, x27, eq  // eq = none
  406920:	cmp	w9, #0x7b
  406924:	b.eq	4068c8 <ferror@plt+0x4a28>  // b.none
  406928:	mov	x0, x22
  40692c:	mov	x1, x19
  406930:	mov	w2, w24
  406934:	mov	x3, x23
  406938:	bl	40703c <ferror@plt+0x519c>
  40693c:	cmp	w24, #0x1
  406940:	str	x21, [x19, #24]
  406944:	b.lt	40698c <ferror@plt+0x4aec>  // b.tstop
  406948:	and	x22, x24, #0xffffffff
  40694c:	sub	x23, x23, #0x8
  406950:	adrp	x25, 423000 <argp_failure@@Base+0x16d44>
  406954:	adrp	x26, 424000 <argp_failure@@Base+0x17d44>
  406958:	adrp	x27, 424000 <argp_failure@@Base+0x17d44>
  40695c:	ldr	x0, [x23, x22, lsl #3]
  406960:	bl	401cf0 <free@plt>
  406964:	subs	x22, x22, #0x1
  406968:	b.gt	40695c <ferror@plt+0x4abc>
  40696c:	b	4067f4 <ferror@plt+0x4954>
  406970:	mov	x0, x22
  406974:	mov	x1, x19
  406978:	mov	w2, wzr
  40697c:	mov	x3, x23
  406980:	bl	40703c <ferror@plt+0x519c>
  406984:	str	x21, [x19, #24]
  406988:	b	4067f4 <ferror@plt+0x4954>
  40698c:	adrp	x25, 423000 <argp_failure@@Base+0x16d44>
  406990:	adrp	x26, 424000 <argp_failure@@Base+0x17d44>
  406994:	adrp	x27, 424000 <argp_failure@@Base+0x17d44>
  406998:	b	4067f4 <ferror@plt+0x4954>
  40699c:	sub	sp, sp, #0x60
  4069a0:	stp	x29, x30, [sp, #32]
  4069a4:	stp	x22, x21, [sp, #64]
  4069a8:	stp	x20, x19, [sp, #80]
  4069ac:	ldr	w0, [x3, #4]
  4069b0:	str	x23, [sp, #48]
  4069b4:	add	x29, sp, #0x20
  4069b8:	mov	x20, x3
  4069bc:	mov	x19, x2
  4069c0:	mov	w21, w1
  4069c4:	bl	401b50 <inet_ntoa@plt>
  4069c8:	mov	w1, #0x2e                  	// #46
  4069cc:	mov	x22, x0
  4069d0:	bl	401d20 <strchr@plt>
  4069d4:	mov	x23, x0
  4069d8:	mov	x0, x22
  4069dc:	mov	x1, xzr
  4069e0:	mov	w2, wzr
  4069e4:	strb	wzr, [x23], #1
  4069e8:	bl	401cd0 <strtol@plt>
  4069ec:	str	x0, [sp]
  4069f0:	mov	w1, #0x2e                  	// #46
  4069f4:	mov	x0, x23
  4069f8:	bl	401d20 <strchr@plt>
  4069fc:	mov	x22, x0
  406a00:	mov	x0, x23
  406a04:	mov	x1, xzr
  406a08:	mov	w2, wzr
  406a0c:	strb	wzr, [x22], #1
  406a10:	bl	401cd0 <strtol@plt>
  406a14:	str	x0, [sp, #8]
  406a18:	mov	w1, #0x2e                  	// #46
  406a1c:	mov	x0, x22
  406a20:	bl	401d20 <strchr@plt>
  406a24:	mov	x23, x0
  406a28:	mov	x0, x22
  406a2c:	mov	x1, xzr
  406a30:	mov	w2, wzr
  406a34:	strb	wzr, [x23], #1
  406a38:	bl	401cd0 <strtol@plt>
  406a3c:	str	x0, [sp, #16]
  406a40:	mov	x0, x23
  406a44:	mov	x1, xzr
  406a48:	mov	w2, wzr
  406a4c:	bl	401cd0 <strtol@plt>
  406a50:	str	x0, [sp, #24]
  406a54:	ldr	w0, [x20, #4]
  406a58:	bl	401b50 <inet_ntoa@plt>
  406a5c:	cmp	w21, #0x1
  406a60:	b.lt	406b30 <ferror@plt+0x4c90>  // b.tstop
  406a64:	ldr	x0, [x19]
  406a68:	mov	x1, xzr
  406a6c:	mov	w2, wzr
  406a70:	bl	401cd0 <strtol@plt>
  406a74:	cmp	x0, #0x3
  406a78:	b.hi	406c00 <ferror@plt+0x4d60>  // b.pmore
  406a7c:	mov	x8, sp
  406a80:	ldr	x20, [x8, x0, lsl #3]
  406a84:	cmp	w21, #0x2
  406a88:	b.lt	406bb4 <ferror@plt+0x4d14>  // b.tstop
  406a8c:	ldr	x8, [x19, #8]
  406a90:	ldrb	w9, [x8]
  406a94:	cmp	w9, #0x25
  406a98:	b.ne	406bb4 <ferror@plt+0x4d14>  // b.any
  406a9c:	ldrb	w9, [x8, #1]!
  406aa0:	cmp	w9, #0x23
  406aa4:	cinc	x21, x8, eq  // eq = none
  406aa8:	bl	401cc0 <__ctype_b_loc@plt>
  406aac:	ldr	x8, [x0]
  406ab0:	ldrb	w9, [x21], #1
  406ab4:	ldrh	w10, [x8, x9, lsl #1]
  406ab8:	tbnz	w10, #11, 406ab0 <ferror@plt+0x4c10>
  406abc:	orr	w8, w9, #0x20
  406ac0:	cmp	w8, #0x68
  406ac4:	sub	x8, x21, #0x1
  406ac8:	b.ne	406adc <ferror@plt+0x4c3c>  // b.any
  406acc:	ldrb	w9, [x21]
  406ad0:	cmp	w9, #0x0
  406ad4:	csel	x8, x8, x21, eq  // eq = none
  406ad8:	ldrb	w9, [x8]
  406adc:	sub	w10, w9, #0x48
  406ae0:	cmp	w10, #0x30
  406ae4:	mov	w9, #0x69                  	// #105
  406ae8:	b.hi	406bcc <ferror@plt+0x4d2c>  // b.pmore
  406aec:	mov	w11, #0x1                   	// #1
  406af0:	lsl	x11, x11, x10
  406af4:	mov	w12, #0x10001               	// #65537
  406af8:	tst	x11, x12
  406afc:	b.ne	406bc0 <ferror@plt+0x4d20>  // b.any
  406b00:	mov	w11, #0x1                   	// #1
  406b04:	lsl	x11, x11, x10
  406b08:	tst	x11, #0x8000000080
  406b0c:	b.ne	406bc8 <ferror@plt+0x4d28>  // b.any
  406b10:	mov	w11, #0x1                   	// #1
  406b14:	lsl	x10, x11, x10
  406b18:	mov	x11, #0x100000000           	// #4294967296
  406b1c:	movk	x11, #0x1, lsl #48
  406b20:	tst	x10, x11
  406b24:	b.eq	406bcc <ferror@plt+0x4d2c>  // b.none
  406b28:	mov	w9, #0x78                  	// #120
  406b2c:	b	406bcc <ferror@plt+0x4d2c>
  406b30:	ldrb	w8, [x0]
  406b34:	cbz	w8, 406c00 <ferror@plt+0x4d60>
  406b38:	add	x19, x0, #0x1
  406b3c:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  406b40:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  406b44:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  406b48:	mov	w23, #0x1                   	// #1
  406b4c:	b	406b84 <ferror@plt+0x4ce4>
  406b50:	ldr	x8, [x20, #2128]
  406b54:	ldr	w9, [x8]
  406b58:	add	w10, w9, #0x7
  406b5c:	cmp	w9, #0x0
  406b60:	csel	w9, w10, w9, lt  // lt = tstop
  406b64:	and	w9, w9, #0xfffffff8
  406b68:	add	w9, w9, #0x8
  406b6c:	str	w9, [x8]
  406b70:	ldr	x1, [x21, #1480]
  406b74:	bl	401b20 <putc@plt>
  406b78:	str	w23, [x22, #1464]
  406b7c:	ldrb	w8, [x19], #1
  406b80:	cbz	w8, 406c00 <ferror@plt+0x4d60>
  406b84:	and	w0, w8, #0xff
  406b88:	cmp	w0, #0x9
  406b8c:	b.eq	406b50 <ferror@plt+0x4cb0>  // b.none
  406b90:	cmp	w0, #0xa
  406b94:	b.ne	406ba4 <ferror@plt+0x4d04>  // b.any
  406b98:	ldr	x8, [x20, #2128]
  406b9c:	str	wzr, [x8]
  406ba0:	b	406b70 <ferror@plt+0x4cd0>
  406ba4:	ldr	x8, [x20, #2128]
  406ba8:	ldr	w9, [x8]
  406bac:	add	w9, w9, #0x1
  406bb0:	b	406b6c <ferror@plt+0x4ccc>
  406bb4:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  406bb8:	add	x0, x0, #0x7c9
  406bbc:	b	406bd8 <ferror@plt+0x4d38>
  406bc0:	mov	w9, #0x58                  	// #88
  406bc4:	b	406bcc <ferror@plt+0x4d2c>
  406bc8:	mov	w9, #0x6f                  	// #111
  406bcc:	strb	w9, [x8]
  406bd0:	strb	wzr, [x8, #1]
  406bd4:	ldr	x0, [x19, #8]
  406bd8:	mov	w1, w20
  406bdc:	bl	401e30 <printf@plt>
  406be0:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  406be4:	ldr	x8, [x8, #2128]
  406be8:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  406bec:	mov	w11, #0x1                   	// #1
  406bf0:	ldr	w9, [x8]
  406bf4:	add	w9, w9, w0
  406bf8:	str	w9, [x8]
  406bfc:	str	w11, [x10, #1464]
  406c00:	ldp	x20, x19, [sp, #80]
  406c04:	ldp	x22, x21, [sp, #64]
  406c08:	ldr	x23, [sp, #48]
  406c0c:	ldp	x29, x30, [sp, #32]
  406c10:	add	sp, sp, #0x60
  406c14:	ret
  406c18:	stp	x29, x30, [sp, #-96]!
  406c1c:	stp	x28, x27, [sp, #16]
  406c20:	stp	x26, x25, [sp, #32]
  406c24:	stp	x24, x23, [sp, #48]
  406c28:	stp	x22, x21, [sp, #64]
  406c2c:	stp	x20, x19, [sp, #80]
  406c30:	mov	x29, sp
  406c34:	cbz	w3, 406f58 <ferror@plt+0x50b8>
  406c38:	mov	w19, w3
  406c3c:	mov	x20, x2
  406c40:	mov	w21, w1
  406c44:	mov	w27, #0x1                   	// #1
  406c48:	adrp	x25, 423000 <argp_failure@@Base+0x16d44>
  406c4c:	adrp	x26, 424000 <argp_failure@@Base+0x17d44>
  406c50:	adrp	x24, 424000 <argp_failure@@Base+0x17d44>
  406c54:	mov	w28, #0x1                   	// #1
  406c58:	mov	w22, #0x1                   	// #1
  406c5c:	tst	w19, w22
  406c60:	b.eq	406cf8 <ferror@plt+0x4e58>  // b.none
  406c64:	mov	w0, w22
  406c68:	mov	x1, xzr
  406c6c:	bl	402358 <ferror@plt+0x4b8>
  406c70:	cbz	x0, 406cf8 <ferror@plt+0x4e58>
  406c74:	mov	x23, x0
  406c78:	cbz	w28, 406d08 <ferror@plt+0x4e68>
  406c7c:	ldrb	w8, [x23]
  406c80:	cbz	w8, 406cf0 <ferror@plt+0x4e50>
  406c84:	add	x23, x23, #0x1
  406c88:	b	406cb0 <ferror@plt+0x4e10>
  406c8c:	ldr	x8, [x25, #2128]
  406c90:	ldr	w9, [x8]
  406c94:	add	w9, w9, #0x1
  406c98:	str	w9, [x8]
  406c9c:	ldr	x1, [x26, #1480]
  406ca0:	bl	401b20 <putc@plt>
  406ca4:	str	w27, [x24, #1464]
  406ca8:	ldrb	w8, [x23], #1
  406cac:	cbz	w8, 406cf0 <ferror@plt+0x4e50>
  406cb0:	and	w0, w8, #0xff
  406cb4:	cmp	w0, #0x9
  406cb8:	b.eq	406cd0 <ferror@plt+0x4e30>  // b.none
  406cbc:	cmp	w0, #0xa
  406cc0:	b.ne	406c8c <ferror@plt+0x4dec>  // b.any
  406cc4:	ldr	x8, [x25, #2128]
  406cc8:	str	wzr, [x8]
  406ccc:	b	406c9c <ferror@plt+0x4dfc>
  406cd0:	ldr	x8, [x25, #2128]
  406cd4:	ldr	w9, [x8]
  406cd8:	add	w10, w9, #0x7
  406cdc:	cmp	w9, #0x0
  406ce0:	csel	w9, w10, w9, lt  // lt = tstop
  406ce4:	and	w9, w9, #0xfffffff8
  406ce8:	add	w9, w9, #0x8
  406cec:	b	406c98 <ferror@plt+0x4df8>
  406cf0:	mov	w28, wzr
  406cf4:	bic	w19, w19, w22
  406cf8:	lsl	w22, w22, #1
  406cfc:	cbz	w22, 406dac <ferror@plt+0x4f0c>
  406d00:	cbnz	w19, 406c5c <ferror@plt+0x4dbc>
  406d04:	b	406dac <ferror@plt+0x4f0c>
  406d08:	cmp	w21, #0x1
  406d0c:	b.lt	406d88 <ferror@plt+0x4ee8>  // b.tstop
  406d10:	ldr	x9, [x20]
  406d14:	ldrb	w8, [x9]
  406d18:	cbz	w8, 406c7c <ferror@plt+0x4ddc>
  406d1c:	add	x28, x9, #0x1
  406d20:	b	406d48 <ferror@plt+0x4ea8>
  406d24:	ldr	x8, [x25, #2128]
  406d28:	ldr	w9, [x8]
  406d2c:	add	w9, w9, #0x1
  406d30:	str	w9, [x8]
  406d34:	ldr	x1, [x26, #1480]
  406d38:	bl	401b20 <putc@plt>
  406d3c:	str	w27, [x24, #1464]
  406d40:	ldrb	w8, [x28], #1
  406d44:	cbz	w8, 406c7c <ferror@plt+0x4ddc>
  406d48:	and	w0, w8, #0xff
  406d4c:	cmp	w0, #0x9
  406d50:	b.eq	406d68 <ferror@plt+0x4ec8>  // b.none
  406d54:	cmp	w0, #0xa
  406d58:	b.ne	406d24 <ferror@plt+0x4e84>  // b.any
  406d5c:	ldr	x8, [x25, #2128]
  406d60:	str	wzr, [x8]
  406d64:	b	406d34 <ferror@plt+0x4e94>
  406d68:	ldr	x8, [x25, #2128]
  406d6c:	ldr	w9, [x8]
  406d70:	add	w10, w9, #0x7
  406d74:	cmp	w9, #0x0
  406d78:	csel	w9, w10, w9, lt  // lt = tstop
  406d7c:	and	w9, w9, #0xfffffff8
  406d80:	add	w9, w9, #0x8
  406d84:	b	406d30 <ferror@plt+0x4e90>
  406d88:	ldr	x8, [x25, #2128]
  406d8c:	mov	w0, #0x20                  	// #32
  406d90:	ldr	w9, [x8]
  406d94:	add	w9, w9, #0x1
  406d98:	str	w9, [x8]
  406d9c:	ldr	x1, [x26, #1480]
  406da0:	bl	401b20 <putc@plt>
  406da4:	str	w27, [x24, #1464]
  406da8:	b	406c7c <ferror@plt+0x4ddc>
  406dac:	cbz	w19, 406f58 <ferror@plt+0x50b8>
  406db0:	cbz	w28, 406e6c <ferror@plt+0x4fcc>
  406db4:	cmp	w21, #0x2
  406db8:	b.lt	406e60 <ferror@plt+0x4fc0>  // b.tstop
  406dbc:	ldr	x8, [x20, #8]
  406dc0:	ldrb	w9, [x8]
  406dc4:	cmp	w9, #0x25
  406dc8:	b.ne	406e60 <ferror@plt+0x4fc0>  // b.any
  406dcc:	ldrb	w9, [x8, #1]!
  406dd0:	cmp	w9, #0x23
  406dd4:	cinc	x21, x8, eq  // eq = none
  406dd8:	bl	401cc0 <__ctype_b_loc@plt>
  406ddc:	ldr	x8, [x0]
  406de0:	ldrb	w9, [x21], #1
  406de4:	ldrh	w10, [x8, x9, lsl #1]
  406de8:	tbnz	w10, #11, 406de0 <ferror@plt+0x4f40>
  406dec:	orr	w8, w9, #0x20
  406df0:	cmp	w8, #0x68
  406df4:	sub	x8, x21, #0x1
  406df8:	b.ne	406e0c <ferror@plt+0x4f6c>  // b.any
  406dfc:	ldrb	w9, [x21]
  406e00:	cmp	w9, #0x0
  406e04:	csel	x8, x8, x21, eq  // eq = none
  406e08:	ldrb	w9, [x8]
  406e0c:	sub	w10, w9, #0x48
  406e10:	cmp	w10, #0x30
  406e14:	mov	w9, #0x69                  	// #105
  406e18:	b.hi	406f2c <ferror@plt+0x508c>  // b.pmore
  406e1c:	mov	w11, #0x1                   	// #1
  406e20:	lsl	x11, x11, x10
  406e24:	mov	w12, #0x10001               	// #65537
  406e28:	tst	x11, x12
  406e2c:	b.ne	406f28 <ferror@plt+0x5088>  // b.any
  406e30:	mov	w11, #0x1                   	// #1
  406e34:	lsl	x11, x11, x10
  406e38:	tst	x11, #0x8000000080
  406e3c:	b.ne	406f20 <ferror@plt+0x5080>  // b.any
  406e40:	mov	w11, #0x1                   	// #1
  406e44:	lsl	x10, x11, x10
  406e48:	mov	x11, #0x100000000           	// #4294967296
  406e4c:	movk	x11, #0x1, lsl #48
  406e50:	tst	x10, x11
  406e54:	b.eq	406f2c <ferror@plt+0x508c>  // b.none
  406e58:	mov	w9, #0x78                  	// #120
  406e5c:	b	406f2c <ferror@plt+0x508c>
  406e60:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  406e64:	add	x0, x0, #0x7c9
  406e68:	b	406f38 <ferror@plt+0x5098>
  406e6c:	cmp	w21, #0x1
  406e70:	b.lt	406ef0 <ferror@plt+0x5050>  // b.tstop
  406e74:	ldr	x9, [x20]
  406e78:	ldrb	w8, [x9]
  406e7c:	cbz	w8, 406db4 <ferror@plt+0x4f14>
  406e80:	add	x22, x9, #0x1
  406e84:	mov	w23, #0x1                   	// #1
  406e88:	b	406eb0 <ferror@plt+0x5010>
  406e8c:	ldr	x8, [x25, #2128]
  406e90:	ldr	w9, [x8]
  406e94:	add	w9, w9, #0x1
  406e98:	str	w9, [x8]
  406e9c:	ldr	x1, [x26, #1480]
  406ea0:	bl	401b20 <putc@plt>
  406ea4:	str	w23, [x24, #1464]
  406ea8:	ldrb	w8, [x22], #1
  406eac:	cbz	w8, 406db4 <ferror@plt+0x4f14>
  406eb0:	and	w0, w8, #0xff
  406eb4:	cmp	w0, #0x9
  406eb8:	b.eq	406ed0 <ferror@plt+0x5030>  // b.none
  406ebc:	cmp	w0, #0xa
  406ec0:	b.ne	406e8c <ferror@plt+0x4fec>  // b.any
  406ec4:	ldr	x8, [x25, #2128]
  406ec8:	str	wzr, [x8]
  406ecc:	b	406e9c <ferror@plt+0x4ffc>
  406ed0:	ldr	x8, [x25, #2128]
  406ed4:	ldr	w9, [x8]
  406ed8:	add	w10, w9, #0x7
  406edc:	cmp	w9, #0x0
  406ee0:	csel	w9, w10, w9, lt  // lt = tstop
  406ee4:	and	w9, w9, #0xfffffff8
  406ee8:	add	w9, w9, #0x8
  406eec:	b	406e98 <ferror@plt+0x4ff8>
  406ef0:	ldr	x8, [x25, #2128]
  406ef4:	mov	w0, #0x20                  	// #32
  406ef8:	ldr	w9, [x8]
  406efc:	add	w9, w9, #0x1
  406f00:	str	w9, [x8]
  406f04:	ldr	x1, [x26, #1480]
  406f08:	bl	401b20 <putc@plt>
  406f0c:	mov	w8, #0x1                   	// #1
  406f10:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  406f14:	str	w8, [x24, #1464]
  406f18:	add	x0, x0, #0x7c9
  406f1c:	b	406f38 <ferror@plt+0x5098>
  406f20:	mov	w9, #0x6f                  	// #111
  406f24:	b	406f2c <ferror@plt+0x508c>
  406f28:	mov	w9, #0x58                  	// #88
  406f2c:	strb	w9, [x8]
  406f30:	strb	wzr, [x8, #1]
  406f34:	ldr	x0, [x20, #8]
  406f38:	mov	w1, w19
  406f3c:	bl	401e30 <printf@plt>
  406f40:	ldr	x8, [x25, #2128]
  406f44:	mov	w10, #0x1                   	// #1
  406f48:	ldr	w9, [x8]
  406f4c:	add	w9, w9, w0
  406f50:	str	w9, [x8]
  406f54:	str	w10, [x24, #1464]
  406f58:	ldp	x20, x19, [sp, #80]
  406f5c:	ldp	x22, x21, [sp, #64]
  406f60:	ldp	x24, x23, [sp, #48]
  406f64:	ldp	x26, x25, [sp, #32]
  406f68:	ldp	x28, x27, [sp, #16]
  406f6c:	ldp	x29, x30, [sp], #96
  406f70:	ret
  406f74:	sub	sp, sp, #0x50
  406f78:	mov	w0, w3
  406f7c:	mov	x1, sp
  406f80:	mov	w2, #0xf                   	// #15
  406f84:	stp	x29, x30, [sp, #16]
  406f88:	str	x23, [sp, #32]
  406f8c:	stp	x22, x21, [sp, #48]
  406f90:	stp	x20, x19, [sp, #64]
  406f94:	add	x29, sp, #0x10
  406f98:	mov	x19, sp
  406f9c:	bl	4025cc <ferror@plt+0x72c>
  406fa0:	ldrb	w8, [sp]
  406fa4:	cbz	w8, 407024 <ferror@plt+0x5184>
  406fa8:	orr	x19, x19, #0x1
  406fac:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  406fb0:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  406fb4:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  406fb8:	mov	w23, #0x1                   	// #1
  406fbc:	b	406fe4 <ferror@plt+0x5144>
  406fc0:	ldr	x8, [x20, #2128]
  406fc4:	ldr	w9, [x8]
  406fc8:	add	w9, w9, #0x1
  406fcc:	str	w9, [x8]
  406fd0:	ldr	x1, [x21, #1480]
  406fd4:	bl	401b20 <putc@plt>
  406fd8:	str	w23, [x22, #1464]
  406fdc:	ldrb	w8, [x19], #1
  406fe0:	cbz	w8, 407024 <ferror@plt+0x5184>
  406fe4:	and	w0, w8, #0xff
  406fe8:	cmp	w0, #0x9
  406fec:	b.eq	407004 <ferror@plt+0x5164>  // b.none
  406ff0:	cmp	w0, #0xa
  406ff4:	b.ne	406fc0 <ferror@plt+0x5120>  // b.any
  406ff8:	ldr	x8, [x20, #2128]
  406ffc:	str	wzr, [x8]
  407000:	b	406fd0 <ferror@plt+0x5130>
  407004:	ldr	x8, [x20, #2128]
  407008:	ldr	w9, [x8]
  40700c:	add	w10, w9, #0x7
  407010:	cmp	w9, #0x0
  407014:	csel	w9, w10, w9, lt  // lt = tstop
  407018:	and	w9, w9, #0xfffffff8
  40701c:	add	w9, w9, #0x8
  407020:	b	406fcc <ferror@plt+0x512c>
  407024:	ldp	x20, x19, [sp, #64]
  407028:	ldp	x22, x21, [sp, #48]
  40702c:	ldr	x23, [sp, #32]
  407030:	ldp	x29, x30, [sp, #16]
  407034:	add	sp, sp, #0x50
  407038:	ret
  40703c:	stp	x29, x30, [sp, #-64]!
  407040:	stp	x22, x21, [sp, #32]
  407044:	stp	x20, x19, [sp, #48]
  407048:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  40704c:	ldr	x8, [x8, #2136]
  407050:	mov	x19, x0
  407054:	str	x23, [sp, #16]
  407058:	mov	x29, sp
  40705c:	cbz	x8, 40708c <ferror@plt+0x51ec>
  407060:	adrp	x23, 423000 <argp_failure@@Base+0x16d44>
  407064:	mov	x20, x3
  407068:	mov	w21, w2
  40706c:	mov	x22, x1
  407070:	add	x23, x23, #0x868
  407074:	mov	x0, x8
  407078:	mov	x1, x19
  40707c:	bl	401cb0 <strcmp@plt>
  407080:	cbz	w0, 407164 <ferror@plt+0x52c4>
  407084:	ldr	x8, [x23], #16
  407088:	cbnz	x8, 407074 <ferror@plt+0x51d4>
  40708c:	adrp	x0, 410000 <argp_failure@@Base+0x3d44>
  407090:	add	x0, x0, #0xdbf
  407094:	bl	401e30 <printf@plt>
  407098:	adrp	x20, 423000 <argp_failure@@Base+0x16d44>
  40709c:	ldr	x8, [x20, #2128]
  4070a0:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  4070a4:	ldr	w9, [x8]
  4070a8:	add	w9, w9, w0
  4070ac:	str	w9, [x8]
  4070b0:	ldrb	w8, [x19]
  4070b4:	cbz	w8, 40712c <ferror@plt+0x528c>
  4070b8:	add	x19, x19, #0x1
  4070bc:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  4070c0:	mov	w23, #0x1                   	// #1
  4070c4:	b	4070ec <ferror@plt+0x524c>
  4070c8:	ldr	x8, [x20, #2128]
  4070cc:	ldr	w9, [x8]
  4070d0:	add	w9, w9, #0x1
  4070d4:	str	w9, [x8]
  4070d8:	ldr	x1, [x22, #1480]
  4070dc:	bl	401b20 <putc@plt>
  4070e0:	str	w23, [x21, #1464]
  4070e4:	ldrb	w8, [x19], #1
  4070e8:	cbz	w8, 40712c <ferror@plt+0x528c>
  4070ec:	and	w0, w8, #0xff
  4070f0:	cmp	w0, #0x9
  4070f4:	b.eq	40710c <ferror@plt+0x526c>  // b.none
  4070f8:	cmp	w0, #0xa
  4070fc:	b.ne	4070c8 <ferror@plt+0x5228>  // b.any
  407100:	ldr	x8, [x20, #2128]
  407104:	str	wzr, [x8]
  407108:	b	4070d8 <ferror@plt+0x5238>
  40710c:	ldr	x8, [x20, #2128]
  407110:	ldr	w9, [x8]
  407114:	add	w10, w9, #0x7
  407118:	cmp	w9, #0x0
  40711c:	csel	w9, w10, w9, lt  // lt = tstop
  407120:	and	w9, w9, #0xfffffff8
  407124:	add	w9, w9, #0x8
  407128:	b	4070d4 <ferror@plt+0x5234>
  40712c:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  407130:	add	x0, x0, #0x2f5
  407134:	bl	401e30 <printf@plt>
  407138:	ldr	x8, [x20, #2128]
  40713c:	mov	w10, #0x1                   	// #1
  407140:	ldr	w9, [x8]
  407144:	add	w9, w9, w0
  407148:	str	w9, [x8]
  40714c:	str	w10, [x21, #1464]
  407150:	ldp	x20, x19, [sp, #48]
  407154:	ldp	x22, x21, [sp, #32]
  407158:	ldr	x23, [sp, #16]
  40715c:	ldp	x29, x30, [sp], #64
  407160:	ret
  407164:	ldur	x3, [x23, #-8]
  407168:	cbz	x3, 407150 <ferror@plt+0x52b0>
  40716c:	mov	x0, x22
  407170:	mov	w1, w21
  407174:	mov	x2, x20
  407178:	ldp	x20, x19, [sp, #48]
  40717c:	ldp	x22, x21, [sp, #32]
  407180:	ldr	x23, [sp, #16]
  407184:	ldp	x29, x30, [sp], #64
  407188:	br	x3
  40718c:	sub	sp, sp, #0x40
  407190:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  407194:	ldr	x9, [x8, #1480]
  407198:	stp	x29, x30, [sp, #48]
  40719c:	add	x29, sp, #0x30
  4071a0:	cbnz	x9, 4071b0 <ferror@plt+0x5310>
  4071a4:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  4071a8:	ldr	x9, [x9, #1136]
  4071ac:	str	x9, [x8, #1480]
  4071b0:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4071b4:	ldrb	w9, [x8, #1312]
  4071b8:	tbz	w9, #0, 4071c4 <ferror@plt+0x5324>
  4071bc:	str	wzr, [sp, #28]
  4071c0:	b	4071d0 <ferror@plt+0x5330>
  4071c4:	mov	w9, #0x1                   	// #1
  4071c8:	str	w9, [sp, #28]
  4071cc:	strb	w9, [x8, #1312]
  4071d0:	stp	x1, x2, [sp, #8]
  4071d4:	str	w0, [sp, #24]
  4071d8:	add	x0, sp, #0x8
  4071dc:	mov	w1, wzr
  4071e0:	str	x3, [sp, #32]
  4071e4:	str	wzr, [sp, #40]
  4071e8:	bl	406584 <ferror@plt+0x46e4>
  4071ec:	ldp	x29, x30, [sp, #48]
  4071f0:	add	sp, sp, #0x40
  4071f4:	ret
  4071f8:	stp	x29, x30, [sp, #-32]!
  4071fc:	stp	x20, x19, [sp, #16]
  407200:	ldrb	w8, [x1]
  407204:	mov	x19, x1
  407208:	mov	x29, sp
  40720c:	lsr	w1, w8, #1
  407210:	cmp	w1, #0x20
  407214:	b.eq	407298 <ferror@plt+0x53f8>  // b.none
  407218:	mov	x20, x0
  40721c:	bl	406208 <ferror@plt+0x4368>
  407220:	ldrb	w8, [x19, #1]
  407224:	lsr	w1, w8, #1
  407228:	cmp	w1, #0x20
  40722c:	b.eq	407298 <ferror@plt+0x53f8>  // b.none
  407230:	mov	x0, x20
  407234:	bl	406208 <ferror@plt+0x4368>
  407238:	ldrb	w8, [x19, #2]
  40723c:	lsr	w1, w8, #1
  407240:	cmp	w1, #0x20
  407244:	b.eq	407298 <ferror@plt+0x53f8>  // b.none
  407248:	mov	x0, x20
  40724c:	bl	406208 <ferror@plt+0x4368>
  407250:	ldrb	w8, [x19, #3]
  407254:	lsr	w1, w8, #1
  407258:	cmp	w1, #0x20
  40725c:	b.eq	407298 <ferror@plt+0x53f8>  // b.none
  407260:	mov	x0, x20
  407264:	bl	406208 <ferror@plt+0x4368>
  407268:	ldrb	w8, [x19, #4]
  40726c:	lsr	w1, w8, #1
  407270:	cmp	w1, #0x20
  407274:	b.eq	407298 <ferror@plt+0x53f8>  // b.none
  407278:	mov	x0, x20
  40727c:	bl	406208 <ferror@plt+0x4368>
  407280:	ldrb	w8, [x19, #5]
  407284:	lsr	w1, w8, #1
  407288:	cmp	w1, #0x20
  40728c:	b.eq	407298 <ferror@plt+0x53f8>  // b.none
  407290:	mov	x0, x20
  407294:	bl	406208 <ferror@plt+0x4368>
  407298:	ldrb	w8, [x19, #6]
  40729c:	ubfx	w1, w8, #1, #4
  4072a0:	cbz	w1, 4072d0 <ferror@plt+0x5430>
  4072a4:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  4072a8:	add	x0, x0, #0x7c8
  4072ac:	bl	401e30 <printf@plt>
  4072b0:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  4072b4:	ldr	x8, [x8, #2128]
  4072b8:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  4072bc:	mov	w11, #0x1                   	// #1
  4072c0:	ldr	w9, [x8]
  4072c4:	add	w9, w9, w0
  4072c8:	str	w9, [x8]
  4072cc:	str	w11, [x10, #1464]
  4072d0:	ldp	x20, x19, [sp, #16]
  4072d4:	ldp	x29, x30, [sp], #32
  4072d8:	ret
  4072dc:	stp	x29, x30, [sp, #-16]!
  4072e0:	ldrb	w8, [x1]
  4072e4:	ldrb	w2, [x1, #1]
  4072e8:	ldrb	w3, [x1, #2]
  4072ec:	ldrb	w4, [x1, #3]
  4072f0:	ldrb	w5, [x1, #4]
  4072f4:	ldrb	w6, [x1, #5]
  4072f8:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  4072fc:	add	x0, x0, #0x7cc
  407300:	mov	w1, w8
  407304:	mov	x29, sp
  407308:	bl	401e30 <printf@plt>
  40730c:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  407310:	ldr	x8, [x8, #2128]
  407314:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  407318:	mov	w11, #0x1                   	// #1
  40731c:	ldr	w9, [x8]
  407320:	add	w9, w9, w0
  407324:	str	w9, [x8]
  407328:	str	w11, [x10, #1464]
  40732c:	ldp	x29, x30, [sp], #16
  407330:	ret
  407334:	stp	x29, x30, [sp, #-16]!
  407338:	ldrb	w1, [x1]
  40733c:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  407340:	add	x0, x0, #0x7e5
  407344:	mov	x29, sp
  407348:	bl	401e30 <printf@plt>
  40734c:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  407350:	ldr	x8, [x8, #2128]
  407354:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  407358:	mov	w11, #0x1                   	// #1
  40735c:	ldr	w9, [x8]
  407360:	add	w9, w9, w0
  407364:	str	w9, [x8]
  407368:	str	w11, [x10, #1464]
  40736c:	ldp	x29, x30, [sp], #16
  407370:	ret
  407374:	stp	x29, x30, [sp, #-16]!
  407378:	ldrsh	w1, [x1]
  40737c:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  407380:	add	x0, x0, #0x7c9
  407384:	mov	x29, sp
  407388:	bl	401e30 <printf@plt>
  40738c:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  407390:	ldr	x8, [x8, #2128]
  407394:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  407398:	mov	w11, #0x1                   	// #1
  40739c:	ldr	w9, [x8]
  4073a0:	add	w9, w9, w0
  4073a4:	str	w9, [x8]
  4073a8:	str	w11, [x10, #1464]
  4073ac:	ldp	x29, x30, [sp], #16
  4073b0:	ret
  4073b4:	stp	x29, x30, [sp, #-16]!
  4073b8:	ldrb	w8, [x1]
  4073bc:	ldrb	w2, [x1, #1]
  4073c0:	ldrb	w3, [x1, #2]
  4073c4:	ldrb	w4, [x1, #3]
  4073c8:	ldrb	w5, [x1, #4]
  4073cc:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  4073d0:	add	x0, x0, #0x7ea
  4073d4:	mov	w1, w8
  4073d8:	mov	x29, sp
  4073dc:	bl	401e30 <printf@plt>
  4073e0:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  4073e4:	ldr	x8, [x8, #2128]
  4073e8:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  4073ec:	mov	w11, #0x1                   	// #1
  4073f0:	ldr	w9, [x8]
  4073f4:	add	w9, w9, w0
  4073f8:	str	w9, [x8]
  4073fc:	str	w11, [x10, #1464]
  407400:	ldp	x29, x30, [sp], #16
  407404:	ret
  407408:	stp	x29, x30, [sp, #-16]!
  40740c:	ldrb	w8, [x1, #3]
  407410:	ldrb	w2, [x1, #2]
  407414:	ldrb	w3, [x1, #1]
  407418:	ldrb	w4, [x1]
  40741c:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  407420:	add	x0, x0, #0x7d6
  407424:	mov	w1, w8
  407428:	mov	x29, sp
  40742c:	bl	401e30 <printf@plt>
  407430:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  407434:	ldr	x8, [x8, #2128]
  407438:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  40743c:	mov	w11, #0x1                   	// #1
  407440:	ldr	w9, [x8]
  407444:	add	w9, w9, w0
  407448:	str	w9, [x8]
  40744c:	str	w11, [x10, #1464]
  407450:	ldp	x29, x30, [sp], #16
  407454:	ret
  407458:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  40745c:	ldr	x9, [x8, #3496]
  407460:	cbz	x9, 407484 <ferror@plt+0x55e4>
  407464:	mov	w8, w0
  407468:	adrp	x0, 423000 <argp_failure@@Base+0x16d44>
  40746c:	add	x0, x0, #0xda8
  407470:	ldr	w9, [x0, #16]
  407474:	cmp	w9, w8
  407478:	b.eq	407488 <ferror@plt+0x55e8>  // b.none
  40747c:	ldr	x9, [x0, #32]!
  407480:	cbnz	x9, 407470 <ferror@plt+0x55d0>
  407484:	mov	x0, xzr
  407488:	ret
  40748c:	sub	sp, sp, #0x70
  407490:	stp	x26, x25, [sp, #48]
  407494:	adrp	x26, 424000 <argp_failure@@Base+0x17d44>
  407498:	ldrb	w8, [x26, #1316]
  40749c:	stp	x20, x19, [sp, #96]
  4074a0:	mov	x19, x0
  4074a4:	stp	x29, x30, [sp, #16]
  4074a8:	stp	x28, x27, [sp, #32]
  4074ac:	stp	x24, x23, [sp, #64]
  4074b0:	stp	x22, x21, [sp, #80]
  4074b4:	add	x29, sp, #0x10
  4074b8:	tbnz	w8, #0, 4076bc <ferror@plt+0x581c>
  4074bc:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  4074c0:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  4074c4:	add	x0, x0, #0x7ff
  4074c8:	add	x1, x1, #0xa3a
  4074cc:	stp	xzr, xzr, [sp]
  4074d0:	bl	401b90 <fopen@plt>
  4074d4:	cbz	x0, 407550 <ferror@plt+0x56b0>
  4074d8:	mov	x20, x0
  4074dc:	add	x0, sp, #0x8
  4074e0:	mov	x1, sp
  4074e4:	mov	w2, #0xa                   	// #10
  4074e8:	mov	x3, x20
  4074ec:	bl	401e70 <__getdelim@plt>
  4074f0:	tbnz	x0, #63, 40752c <ferror@plt+0x568c>
  4074f4:	add	x0, sp, #0x8
  4074f8:	mov	x1, sp
  4074fc:	mov	w2, #0xa                   	// #10
  407500:	mov	x3, x20
  407504:	bl	401e70 <__getdelim@plt>
  407508:	tbnz	x0, #63, 40752c <ferror@plt+0x568c>
  40750c:	ldr	x21, [sp, #8]
  407510:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  407514:	add	x1, x1, #0xc28
  407518:	mov	x0, x21
  40751c:	bl	401dd0 <strstr@plt>
  407520:	cbz	x0, 407574 <ferror@plt+0x56d4>
  407524:	mov	w27, #0x2                   	// #2
  407528:	b	40758c <ferror@plt+0x56ec>
  40752c:	bl	401e50 <__errno_location@plt>
  407530:	ldr	w1, [x0]
  407534:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  407538:	adrp	x3, 411000 <argp_failure@@Base+0x4d44>
  40753c:	add	x2, x2, #0x81c
  407540:	add	x3, x3, #0x7ff
  407544:	mov	w0, wzr
  407548:	bl	401af0 <error@plt>
  40754c:	b	4076a4 <ferror@plt+0x5804>
  407550:	bl	401e50 <__errno_location@plt>
  407554:	ldr	w1, [x0]
  407558:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  40755c:	adrp	x3, 411000 <argp_failure@@Base+0x4d44>
  407560:	add	x2, x2, #0x80d
  407564:	add	x3, x3, #0x7ff
  407568:	mov	w0, wzr
  40756c:	bl	401af0 <error@plt>
  407570:	b	4076b4 <ferror@plt+0x5814>
  407574:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  407578:	add	x1, x1, #0xbe6
  40757c:	mov	x0, x21
  407580:	bl	401dd0 <strstr@plt>
  407584:	cmp	x0, #0x0
  407588:	cset	w27, ne  // ne = any
  40758c:	add	x0, sp, #0x8
  407590:	mov	x1, sp
  407594:	mov	w2, #0xa                   	// #10
  407598:	mov	x3, x20
  40759c:	bl	401e70 <__getdelim@plt>
  4075a0:	cmp	x0, #0x1
  4075a4:	b.lt	4076a4 <ferror@plt+0x5804>  // b.tstop
  4075a8:	adrp	x28, 424000 <argp_failure@@Base+0x17d44>
  4075ac:	mov	w0, #0xc8                  	// #200
  4075b0:	bl	40a848 <argp_parse@@Base+0x1bbc>
  4075b4:	ldr	x22, [sp, #8]
  4075b8:	mov	x21, x0
  4075bc:	ldrsb	w23, [x22]
  4075c0:	cmp	w23, #0x1
  4075c4:	b.lt	4075e8 <ferror@plt+0x5748>  // b.tstop
  4075c8:	bl	401cc0 <__ctype_b_loc@plt>
  4075cc:	ldr	x8, [x0]
  4075d0:	and	x9, x23, #0xff
  4075d4:	ldrh	w9, [x8, x9, lsl #1]
  4075d8:	tbz	w9, #13, 4075e8 <ferror@plt+0x5748>
  4075dc:	ldrsb	w23, [x22, #1]!
  4075e0:	cmp	w23, #0x0
  4075e4:	b.gt	4075d0 <ferror@plt+0x5730>
  4075e8:	mov	w1, #0x3a                  	// #58
  4075ec:	mov	x0, x22
  4075f0:	bl	401d20 <strchr@plt>
  4075f4:	cbz	x0, 40767c <ferror@plt+0x57dc>
  4075f8:	sub	x24, x0, x22
  4075fc:	mov	x23, x0
  407600:	add	x0, x24, #0x1
  407604:	bl	40a674 <argp_parse@@Base+0x19e8>
  407608:	mov	x1, x22
  40760c:	mov	x2, x24
  407610:	mov	x25, x0
  407614:	str	x0, [x21, #8]
  407618:	bl	401a60 <memcpy@plt>
  40761c:	adrp	x8, 410000 <argp_failure@@Base+0x3d44>
  407620:	add	x8, x8, #0xf60
  407624:	ldr	x8, [x8, x27, lsl #3]
  407628:	add	x0, x23, #0x1
  40762c:	mov	x1, x21
  407630:	strb	wzr, [x25, x24]
  407634:	blr	x8
  407638:	cbz	w0, 40767c <ferror@plt+0x57dc>
  40763c:	ldr	x8, [x28, #1488]
  407640:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  407644:	add	x9, x9, #0x5d8
  407648:	add	x0, sp, #0x8
  40764c:	cmp	x8, #0x0
  407650:	csel	x8, x9, x8, eq  // eq = none
  407654:	mov	x1, sp
  407658:	mov	w2, #0xa                   	// #10
  40765c:	mov	x3, x20
  407660:	str	xzr, [x21]
  407664:	str	x21, [x8]
  407668:	str	x21, [x28, #1488]
  40766c:	bl	401e70 <__getdelim@plt>
  407670:	cmp	x0, #0x0
  407674:	b.gt	4075ac <ferror@plt+0x570c>
  407678:	b	4076a4 <ferror@plt+0x5804>
  40767c:	bl	401e50 <__errno_location@plt>
  407680:	ldr	w1, [x0]
  407684:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  407688:	adrp	x3, 411000 <argp_failure@@Base+0x4d44>
  40768c:	add	x2, x2, #0x81c
  407690:	add	x3, x3, #0x7ff
  407694:	mov	w0, wzr
  407698:	bl	401af0 <error@plt>
  40769c:	mov	x0, x21
  4076a0:	bl	401cf0 <free@plt>
  4076a4:	mov	x0, x20
  4076a8:	bl	401b80 <fclose@plt>
  4076ac:	ldr	x0, [sp, #8]
  4076b0:	bl	401cf0 <free@plt>
  4076b4:	mov	w8, #0x1                   	// #1
  4076b8:	strb	w8, [x26, #1316]
  4076bc:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4076c0:	ldr	x20, [x8, #1496]
  4076c4:	cbz	x20, 4076e0 <ferror@plt+0x5840>
  4076c8:	ldr	x0, [x20, #8]
  4076cc:	mov	x1, x19
  4076d0:	bl	401cb0 <strcmp@plt>
  4076d4:	cbz	w0, 4076e0 <ferror@plt+0x5840>
  4076d8:	ldr	x20, [x20]
  4076dc:	cbnz	x20, 4076c8 <ferror@plt+0x5828>
  4076e0:	mov	x0, x20
  4076e4:	ldp	x20, x19, [sp, #96]
  4076e8:	ldp	x22, x21, [sp, #80]
  4076ec:	ldp	x24, x23, [sp, #64]
  4076f0:	ldp	x26, x25, [sp, #48]
  4076f4:	ldp	x28, x27, [sp, #32]
  4076f8:	ldp	x29, x30, [sp, #16]
  4076fc:	add	sp, sp, #0x70
  407700:	ret
  407704:	stp	x29, x30, [sp, #-48]!
  407708:	stp	x20, x19, [sp, #32]
  40770c:	mov	x20, x0
  407710:	ldr	x0, [x0, #8]
  407714:	str	x21, [sp, #16]
  407718:	mov	x29, sp
  40771c:	mov	x19, x2
  407720:	mov	w21, w1
  407724:	bl	40748c <ferror@plt+0x55ec>
  407728:	cmp	x0, #0x0
  40772c:	mov	x0, x20
  407730:	mov	w1, w21
  407734:	mov	x2, x19
  407738:	ldp	x20, x19, [sp, #32]
  40773c:	ldr	x21, [sp, #16]
  407740:	cset	w3, eq  // eq = none
  407744:	ldp	x29, x30, [sp], #48
  407748:	b	406568 <ferror@plt+0x46c8>
  40774c:	stp	x29, x30, [sp, #-48]!
  407750:	stp	x20, x19, [sp, #32]
  407754:	mov	x20, x0
  407758:	ldr	x0, [x0, #8]
  40775c:	str	x21, [sp, #16]
  407760:	mov	x29, sp
  407764:	mov	x19, x2
  407768:	mov	w21, w1
  40776c:	bl	40748c <ferror@plt+0x55ec>
  407770:	cbz	x0, 407794 <ferror@plt+0x58f4>
  407774:	ldr	x3, [x0, #16]
  407778:	mov	x0, x20
  40777c:	mov	w1, w21
  407780:	mov	x2, x19
  407784:	ldp	x20, x19, [sp, #32]
  407788:	ldr	x21, [sp, #16]
  40778c:	ldp	x29, x30, [sp], #48
  407790:	b	406450 <ferror@plt+0x45b0>
  407794:	mov	x0, x20
  407798:	ldp	x20, x19, [sp, #32]
  40779c:	ldr	x21, [sp, #16]
  4077a0:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  4077a4:	add	x1, x1, #0x272
  4077a8:	ldp	x29, x30, [sp], #48
  4077ac:	b	406284 <ferror@plt+0x43e4>
  4077b0:	stp	x29, x30, [sp, #-48]!
  4077b4:	stp	x20, x19, [sp, #32]
  4077b8:	mov	x20, x0
  4077bc:	ldr	x0, [x0, #8]
  4077c0:	str	x21, [sp, #16]
  4077c4:	mov	x29, sp
  4077c8:	mov	x19, x2
  4077cc:	mov	w21, w1
  4077d0:	bl	40748c <ferror@plt+0x55ec>
  4077d4:	cbz	x0, 4077f8 <ferror@plt+0x5958>
  4077d8:	ldr	x3, [x0, #24]
  4077dc:	mov	x0, x20
  4077e0:	mov	w1, w21
  4077e4:	mov	x2, x19
  4077e8:	ldp	x20, x19, [sp, #32]
  4077ec:	ldr	x21, [sp, #16]
  4077f0:	ldp	x29, x30, [sp], #48
  4077f4:	b	406450 <ferror@plt+0x45b0>
  4077f8:	mov	x0, x20
  4077fc:	ldp	x20, x19, [sp, #32]
  407800:	ldr	x21, [sp, #16]
  407804:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407808:	add	x1, x1, #0x287
  40780c:	ldp	x29, x30, [sp], #48
  407810:	b	406284 <ferror@plt+0x43e4>
  407814:	stp	x29, x30, [sp, #-48]!
  407818:	stp	x20, x19, [sp, #32]
  40781c:	mov	x20, x0
  407820:	ldr	x0, [x0, #8]
  407824:	str	x21, [sp, #16]
  407828:	mov	x29, sp
  40782c:	mov	x19, x2
  407830:	mov	w21, w1
  407834:	bl	40748c <ferror@plt+0x55ec>
  407838:	cbz	x0, 40785c <ferror@plt+0x59bc>
  40783c:	ldr	x3, [x0, #32]
  407840:	mov	x0, x20
  407844:	mov	w1, w21
  407848:	mov	x2, x19
  40784c:	ldp	x20, x19, [sp, #32]
  407850:	ldr	x21, [sp, #16]
  407854:	ldp	x29, x30, [sp], #48
  407858:	b	406450 <ferror@plt+0x45b0>
  40785c:	mov	x0, x20
  407860:	ldp	x20, x19, [sp, #32]
  407864:	ldr	x21, [sp, #16]
  407868:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40786c:	add	x1, x1, #0x29c
  407870:	ldp	x29, x30, [sp], #48
  407874:	b	406284 <ferror@plt+0x43e4>
  407878:	stp	x29, x30, [sp, #-48]!
  40787c:	stp	x20, x19, [sp, #32]
  407880:	mov	x20, x0
  407884:	ldr	x0, [x0, #8]
  407888:	str	x21, [sp, #16]
  40788c:	mov	x29, sp
  407890:	mov	x19, x2
  407894:	mov	w21, w1
  407898:	bl	40748c <ferror@plt+0x55ec>
  40789c:	cbz	x0, 4078c0 <ferror@plt+0x5a20>
  4078a0:	ldr	x3, [x0, #40]
  4078a4:	mov	x0, x20
  4078a8:	mov	w1, w21
  4078ac:	mov	x2, x19
  4078b0:	ldp	x20, x19, [sp, #32]
  4078b4:	ldr	x21, [sp, #16]
  4078b8:	ldp	x29, x30, [sp], #48
  4078bc:	b	406450 <ferror@plt+0x45b0>
  4078c0:	mov	x0, x20
  4078c4:	ldp	x20, x19, [sp, #32]
  4078c8:	ldr	x21, [sp, #16]
  4078cc:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  4078d0:	add	x1, x1, #0x2af
  4078d4:	ldp	x29, x30, [sp], #48
  4078d8:	b	406284 <ferror@plt+0x43e4>
  4078dc:	stp	x29, x30, [sp, #-48]!
  4078e0:	stp	x20, x19, [sp, #32]
  4078e4:	mov	x20, x0
  4078e8:	ldr	x0, [x0, #8]
  4078ec:	str	x21, [sp, #16]
  4078f0:	mov	x29, sp
  4078f4:	mov	x19, x2
  4078f8:	mov	w21, w1
  4078fc:	bl	40748c <ferror@plt+0x55ec>
  407900:	cbz	x0, 407924 <ferror@plt+0x5a84>
  407904:	ldr	x3, [x0, #48]
  407908:	mov	x0, x20
  40790c:	mov	w1, w21
  407910:	mov	x2, x19
  407914:	ldp	x20, x19, [sp, #32]
  407918:	ldr	x21, [sp, #16]
  40791c:	ldp	x29, x30, [sp], #48
  407920:	b	406450 <ferror@plt+0x45b0>
  407924:	mov	x0, x20
  407928:	ldp	x20, x19, [sp, #32]
  40792c:	ldr	x21, [sp, #16]
  407930:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407934:	add	x1, x1, #0x2c2
  407938:	ldp	x29, x30, [sp], #48
  40793c:	b	406284 <ferror@plt+0x43e4>
  407940:	stp	x29, x30, [sp, #-48]!
  407944:	stp	x20, x19, [sp, #32]
  407948:	mov	x20, x0
  40794c:	ldr	x0, [x0, #8]
  407950:	str	x21, [sp, #16]
  407954:	mov	x29, sp
  407958:	mov	x19, x2
  40795c:	mov	w21, w1
  407960:	bl	40748c <ferror@plt+0x55ec>
  407964:	cbz	x0, 407988 <ferror@plt+0x5ae8>
  407968:	ldr	x3, [x0, #56]
  40796c:	mov	x0, x20
  407970:	mov	w1, w21
  407974:	mov	x2, x19
  407978:	ldp	x20, x19, [sp, #32]
  40797c:	ldr	x21, [sp, #16]
  407980:	ldp	x29, x30, [sp], #48
  407984:	b	406450 <ferror@plt+0x45b0>
  407988:	mov	x0, x20
  40798c:	ldp	x20, x19, [sp, #32]
  407990:	ldr	x21, [sp, #16]
  407994:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407998:	add	x1, x1, #0x2d6
  40799c:	ldp	x29, x30, [sp], #48
  4079a0:	b	406284 <ferror@plt+0x43e4>
  4079a4:	stp	x29, x30, [sp, #-48]!
  4079a8:	stp	x20, x19, [sp, #32]
  4079ac:	mov	x20, x0
  4079b0:	ldr	x0, [x0, #8]
  4079b4:	str	x21, [sp, #16]
  4079b8:	mov	x29, sp
  4079bc:	mov	x19, x2
  4079c0:	mov	w21, w1
  4079c4:	bl	40748c <ferror@plt+0x55ec>
  4079c8:	cbz	x0, 4079ec <ferror@plt+0x5b4c>
  4079cc:	ldr	x3, [x0, #64]
  4079d0:	mov	x0, x20
  4079d4:	mov	w1, w21
  4079d8:	mov	x2, x19
  4079dc:	ldp	x20, x19, [sp, #32]
  4079e0:	ldr	x21, [sp, #16]
  4079e4:	ldp	x29, x30, [sp], #48
  4079e8:	b	406450 <ferror@plt+0x45b0>
  4079ec:	mov	x0, x20
  4079f0:	ldp	x20, x19, [sp, #32]
  4079f4:	ldr	x21, [sp, #16]
  4079f8:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  4079fc:	add	x1, x1, #0x2ea
  407a00:	ldp	x29, x30, [sp], #48
  407a04:	b	406284 <ferror@plt+0x43e4>
  407a08:	stp	x29, x30, [sp, #-48]!
  407a0c:	stp	x20, x19, [sp, #32]
  407a10:	mov	x20, x0
  407a14:	ldr	x0, [x0, #8]
  407a18:	str	x21, [sp, #16]
  407a1c:	mov	x29, sp
  407a20:	mov	x19, x2
  407a24:	mov	w21, w1
  407a28:	bl	40748c <ferror@plt+0x55ec>
  407a2c:	cbz	x0, 407a50 <ferror@plt+0x5bb0>
  407a30:	ldr	x3, [x0, #72]
  407a34:	mov	x0, x20
  407a38:	mov	w1, w21
  407a3c:	mov	x2, x19
  407a40:	ldp	x20, x19, [sp, #32]
  407a44:	ldr	x21, [sp, #16]
  407a48:	ldp	x29, x30, [sp], #48
  407a4c:	b	406450 <ferror@plt+0x45b0>
  407a50:	mov	x0, x20
  407a54:	ldp	x20, x19, [sp, #32]
  407a58:	ldr	x21, [sp, #16]
  407a5c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407a60:	add	x1, x1, #0x2ff
  407a64:	ldp	x29, x30, [sp], #48
  407a68:	b	406284 <ferror@plt+0x43e4>
  407a6c:	stp	x29, x30, [sp, #-48]!
  407a70:	stp	x20, x19, [sp, #32]
  407a74:	mov	x20, x0
  407a78:	ldr	x0, [x0, #8]
  407a7c:	str	x21, [sp, #16]
  407a80:	mov	x29, sp
  407a84:	mov	x19, x2
  407a88:	mov	w21, w1
  407a8c:	bl	40748c <ferror@plt+0x55ec>
  407a90:	cbz	x0, 407ab4 <ferror@plt+0x5c14>
  407a94:	ldr	x3, [x0, #80]
  407a98:	mov	x0, x20
  407a9c:	mov	w1, w21
  407aa0:	mov	x2, x19
  407aa4:	ldp	x20, x19, [sp, #32]
  407aa8:	ldr	x21, [sp, #16]
  407aac:	ldp	x29, x30, [sp], #48
  407ab0:	b	406450 <ferror@plt+0x45b0>
  407ab4:	mov	x0, x20
  407ab8:	ldp	x20, x19, [sp, #32]
  407abc:	ldr	x21, [sp, #16]
  407ac0:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407ac4:	add	x1, x1, #0x314
  407ac8:	ldp	x29, x30, [sp], #48
  407acc:	b	406284 <ferror@plt+0x43e4>
  407ad0:	stp	x29, x30, [sp, #-48]!
  407ad4:	stp	x20, x19, [sp, #32]
  407ad8:	mov	x20, x0
  407adc:	ldr	x0, [x0, #8]
  407ae0:	str	x21, [sp, #16]
  407ae4:	mov	x29, sp
  407ae8:	mov	x19, x2
  407aec:	mov	w21, w1
  407af0:	bl	40748c <ferror@plt+0x55ec>
  407af4:	cbz	x0, 407b18 <ferror@plt+0x5c78>
  407af8:	ldr	x3, [x0, #88]
  407afc:	mov	x0, x20
  407b00:	mov	w1, w21
  407b04:	mov	x2, x19
  407b08:	ldp	x20, x19, [sp, #32]
  407b0c:	ldr	x21, [sp, #16]
  407b10:	ldp	x29, x30, [sp], #48
  407b14:	b	406450 <ferror@plt+0x45b0>
  407b18:	mov	x0, x20
  407b1c:	ldp	x20, x19, [sp, #32]
  407b20:	ldr	x21, [sp, #16]
  407b24:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407b28:	add	x1, x1, #0x32b
  407b2c:	ldp	x29, x30, [sp], #48
  407b30:	b	406284 <ferror@plt+0x43e4>
  407b34:	stp	x29, x30, [sp, #-48]!
  407b38:	stp	x20, x19, [sp, #32]
  407b3c:	mov	x20, x0
  407b40:	ldr	x0, [x0, #8]
  407b44:	str	x21, [sp, #16]
  407b48:	mov	x29, sp
  407b4c:	mov	x19, x2
  407b50:	mov	w21, w1
  407b54:	bl	40748c <ferror@plt+0x55ec>
  407b58:	cbz	x0, 407b7c <ferror@plt+0x5cdc>
  407b5c:	ldr	x3, [x0, #96]
  407b60:	mov	x0, x20
  407b64:	mov	w1, w21
  407b68:	mov	x2, x19
  407b6c:	ldp	x20, x19, [sp, #32]
  407b70:	ldr	x21, [sp, #16]
  407b74:	ldp	x29, x30, [sp], #48
  407b78:	b	406450 <ferror@plt+0x45b0>
  407b7c:	mov	x0, x20
  407b80:	ldp	x20, x19, [sp, #32]
  407b84:	ldr	x21, [sp, #16]
  407b88:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407b8c:	add	x1, x1, #0x343
  407b90:	ldp	x29, x30, [sp], #48
  407b94:	b	406284 <ferror@plt+0x43e4>
  407b98:	stp	x29, x30, [sp, #-48]!
  407b9c:	stp	x20, x19, [sp, #32]
  407ba0:	mov	x20, x0
  407ba4:	ldr	x0, [x0, #8]
  407ba8:	str	x21, [sp, #16]
  407bac:	mov	x29, sp
  407bb0:	mov	x19, x2
  407bb4:	mov	w21, w1
  407bb8:	bl	40748c <ferror@plt+0x55ec>
  407bbc:	cbz	x0, 407be0 <ferror@plt+0x5d40>
  407bc0:	ldr	x3, [x0, #104]
  407bc4:	mov	x0, x20
  407bc8:	mov	w1, w21
  407bcc:	mov	x2, x19
  407bd0:	ldp	x20, x19, [sp, #32]
  407bd4:	ldr	x21, [sp, #16]
  407bd8:	ldp	x29, x30, [sp], #48
  407bdc:	b	406450 <ferror@plt+0x45b0>
  407be0:	mov	x0, x20
  407be4:	ldp	x20, x19, [sp, #32]
  407be8:	ldr	x21, [sp, #16]
  407bec:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407bf0:	add	x1, x1, #0x35b
  407bf4:	ldp	x29, x30, [sp], #48
  407bf8:	b	406284 <ferror@plt+0x43e4>
  407bfc:	stp	x29, x30, [sp, #-48]!
  407c00:	stp	x20, x19, [sp, #32]
  407c04:	mov	x20, x0
  407c08:	ldr	x0, [x0, #8]
  407c0c:	str	x21, [sp, #16]
  407c10:	mov	x29, sp
  407c14:	mov	x19, x2
  407c18:	mov	w21, w1
  407c1c:	bl	40748c <ferror@plt+0x55ec>
  407c20:	cbz	x0, 407c44 <ferror@plt+0x5da4>
  407c24:	ldr	x3, [x0, #112]
  407c28:	mov	x0, x20
  407c2c:	mov	w1, w21
  407c30:	mov	x2, x19
  407c34:	ldp	x20, x19, [sp, #32]
  407c38:	ldr	x21, [sp, #16]
  407c3c:	ldp	x29, x30, [sp], #48
  407c40:	b	406450 <ferror@plt+0x45b0>
  407c44:	mov	x0, x20
  407c48:	ldp	x20, x19, [sp, #32]
  407c4c:	ldr	x21, [sp, #16]
  407c50:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407c54:	add	x1, x1, #0x370
  407c58:	ldp	x29, x30, [sp], #48
  407c5c:	b	406284 <ferror@plt+0x43e4>
  407c60:	stp	x29, x30, [sp, #-48]!
  407c64:	stp	x20, x19, [sp, #32]
  407c68:	mov	x20, x0
  407c6c:	ldr	x0, [x0, #8]
  407c70:	str	x21, [sp, #16]
  407c74:	mov	x29, sp
  407c78:	mov	x19, x2
  407c7c:	mov	w21, w1
  407c80:	bl	40748c <ferror@plt+0x55ec>
  407c84:	cbz	x0, 407ca8 <ferror@plt+0x5e08>
  407c88:	ldr	x3, [x0, #120]
  407c8c:	mov	x0, x20
  407c90:	mov	w1, w21
  407c94:	mov	x2, x19
  407c98:	ldp	x20, x19, [sp, #32]
  407c9c:	ldr	x21, [sp, #16]
  407ca0:	ldp	x29, x30, [sp], #48
  407ca4:	b	406450 <ferror@plt+0x45b0>
  407ca8:	mov	x0, x20
  407cac:	ldp	x20, x19, [sp, #32]
  407cb0:	ldr	x21, [sp, #16]
  407cb4:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407cb8:	add	x1, x1, #0x38b
  407cbc:	ldp	x29, x30, [sp], #48
  407cc0:	b	406284 <ferror@plt+0x43e4>
  407cc4:	stp	x29, x30, [sp, #-48]!
  407cc8:	stp	x20, x19, [sp, #32]
  407ccc:	mov	x20, x0
  407cd0:	ldr	x0, [x0, #8]
  407cd4:	str	x21, [sp, #16]
  407cd8:	mov	x29, sp
  407cdc:	mov	x19, x2
  407ce0:	mov	w21, w1
  407ce4:	bl	40748c <ferror@plt+0x55ec>
  407ce8:	cbz	x0, 407d0c <ferror@plt+0x5e6c>
  407cec:	ldr	x3, [x0, #128]
  407cf0:	mov	x0, x20
  407cf4:	mov	w1, w21
  407cf8:	mov	x2, x19
  407cfc:	ldp	x20, x19, [sp, #32]
  407d00:	ldr	x21, [sp, #16]
  407d04:	ldp	x29, x30, [sp], #48
  407d08:	b	406450 <ferror@plt+0x45b0>
  407d0c:	mov	x0, x20
  407d10:	ldp	x20, x19, [sp, #32]
  407d14:	ldr	x21, [sp, #16]
  407d18:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407d1c:	add	x1, x1, #0x3a4
  407d20:	ldp	x29, x30, [sp], #48
  407d24:	b	406284 <ferror@plt+0x43e4>
  407d28:	stp	x29, x30, [sp, #-48]!
  407d2c:	stp	x20, x19, [sp, #32]
  407d30:	mov	x20, x0
  407d34:	ldr	x0, [x0, #8]
  407d38:	str	x21, [sp, #16]
  407d3c:	mov	x29, sp
  407d40:	mov	x19, x2
  407d44:	mov	w21, w1
  407d48:	bl	40748c <ferror@plt+0x55ec>
  407d4c:	cbz	x0, 407d70 <ferror@plt+0x5ed0>
  407d50:	ldr	x3, [x0, #136]
  407d54:	mov	x0, x20
  407d58:	mov	w1, w21
  407d5c:	mov	x2, x19
  407d60:	ldp	x20, x19, [sp, #32]
  407d64:	ldr	x21, [sp, #16]
  407d68:	ldp	x29, x30, [sp], #48
  407d6c:	b	406450 <ferror@plt+0x45b0>
  407d70:	mov	x0, x20
  407d74:	ldp	x20, x19, [sp, #32]
  407d78:	ldr	x21, [sp, #16]
  407d7c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407d80:	add	x1, x1, #0x3bc
  407d84:	ldp	x29, x30, [sp], #48
  407d88:	b	406284 <ferror@plt+0x43e4>
  407d8c:	stp	x29, x30, [sp, #-48]!
  407d90:	stp	x20, x19, [sp, #32]
  407d94:	mov	x20, x0
  407d98:	ldr	x0, [x0, #8]
  407d9c:	str	x21, [sp, #16]
  407da0:	mov	x29, sp
  407da4:	mov	x19, x2
  407da8:	mov	w21, w1
  407dac:	bl	40748c <ferror@plt+0x55ec>
  407db0:	cbz	x0, 407dd4 <ferror@plt+0x5f34>
  407db4:	ldr	x3, [x0, #144]
  407db8:	mov	x0, x20
  407dbc:	mov	w1, w21
  407dc0:	mov	x2, x19
  407dc4:	ldp	x20, x19, [sp, #32]
  407dc8:	ldr	x21, [sp, #16]
  407dcc:	ldp	x29, x30, [sp], #48
  407dd0:	b	406450 <ferror@plt+0x45b0>
  407dd4:	mov	x0, x20
  407dd8:	ldp	x20, x19, [sp, #32]
  407ddc:	ldr	x21, [sp, #16]
  407de0:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407de4:	add	x1, x1, #0x3d6
  407de8:	ldp	x29, x30, [sp], #48
  407dec:	b	406284 <ferror@plt+0x43e4>
  407df0:	stp	x29, x30, [sp, #-48]!
  407df4:	stp	x20, x19, [sp, #32]
  407df8:	mov	x20, x0
  407dfc:	ldr	x0, [x0, #8]
  407e00:	str	x21, [sp, #16]
  407e04:	mov	x29, sp
  407e08:	mov	x19, x2
  407e0c:	mov	w21, w1
  407e10:	bl	40748c <ferror@plt+0x55ec>
  407e14:	cbz	x0, 407e38 <ferror@plt+0x5f98>
  407e18:	ldr	x3, [x0, #152]
  407e1c:	mov	x0, x20
  407e20:	mov	w1, w21
  407e24:	mov	x2, x19
  407e28:	ldp	x20, x19, [sp, #32]
  407e2c:	ldr	x21, [sp, #16]
  407e30:	ldp	x29, x30, [sp], #48
  407e34:	b	406450 <ferror@plt+0x45b0>
  407e38:	mov	x0, x20
  407e3c:	ldp	x20, x19, [sp, #32]
  407e40:	ldr	x21, [sp, #16]
  407e44:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407e48:	add	x1, x1, #0x3ef
  407e4c:	ldp	x29, x30, [sp], #48
  407e50:	b	406284 <ferror@plt+0x43e4>
  407e54:	stp	x29, x30, [sp, #-48]!
  407e58:	stp	x20, x19, [sp, #32]
  407e5c:	mov	x20, x0
  407e60:	ldr	x0, [x0, #8]
  407e64:	str	x21, [sp, #16]
  407e68:	mov	x29, sp
  407e6c:	mov	x19, x2
  407e70:	mov	w21, w1
  407e74:	bl	40748c <ferror@plt+0x55ec>
  407e78:	cbz	x0, 407e9c <ferror@plt+0x5ffc>
  407e7c:	ldr	x3, [x0, #160]
  407e80:	mov	x0, x20
  407e84:	mov	w1, w21
  407e88:	mov	x2, x19
  407e8c:	ldp	x20, x19, [sp, #32]
  407e90:	ldr	x21, [sp, #16]
  407e94:	ldp	x29, x30, [sp], #48
  407e98:	b	406450 <ferror@plt+0x45b0>
  407e9c:	mov	x0, x20
  407ea0:	ldp	x20, x19, [sp, #32]
  407ea4:	ldr	x21, [sp, #16]
  407ea8:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407eac:	add	x1, x1, #0x40a
  407eb0:	ldp	x29, x30, [sp], #48
  407eb4:	b	406284 <ferror@plt+0x43e4>
  407eb8:	stp	x29, x30, [sp, #-48]!
  407ebc:	stp	x20, x19, [sp, #32]
  407ec0:	mov	x20, x0
  407ec4:	ldr	x0, [x0, #8]
  407ec8:	str	x21, [sp, #16]
  407ecc:	mov	x29, sp
  407ed0:	mov	x19, x2
  407ed4:	mov	w21, w1
  407ed8:	bl	40748c <ferror@plt+0x55ec>
  407edc:	cbz	x0, 407f00 <ferror@plt+0x6060>
  407ee0:	ldr	x3, [x0, #168]
  407ee4:	mov	x0, x20
  407ee8:	mov	w1, w21
  407eec:	mov	x2, x19
  407ef0:	ldp	x20, x19, [sp, #32]
  407ef4:	ldr	x21, [sp, #16]
  407ef8:	ldp	x29, x30, [sp], #48
  407efc:	b	406450 <ferror@plt+0x45b0>
  407f00:	mov	x0, x20
  407f04:	ldp	x20, x19, [sp, #32]
  407f08:	ldr	x21, [sp, #16]
  407f0c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407f10:	add	x1, x1, #0x426
  407f14:	ldp	x29, x30, [sp], #48
  407f18:	b	406284 <ferror@plt+0x43e4>
  407f1c:	stp	x29, x30, [sp, #-48]!
  407f20:	stp	x20, x19, [sp, #32]
  407f24:	mov	x20, x0
  407f28:	ldr	x0, [x0, #8]
  407f2c:	str	x21, [sp, #16]
  407f30:	mov	x29, sp
  407f34:	mov	x19, x2
  407f38:	mov	w21, w1
  407f3c:	bl	40748c <ferror@plt+0x55ec>
  407f40:	cbz	x0, 407f64 <ferror@plt+0x60c4>
  407f44:	ldr	x3, [x0, #176]
  407f48:	mov	x0, x20
  407f4c:	mov	w1, w21
  407f50:	mov	x2, x19
  407f54:	ldp	x20, x19, [sp, #32]
  407f58:	ldr	x21, [sp, #16]
  407f5c:	ldp	x29, x30, [sp], #48
  407f60:	b	406450 <ferror@plt+0x45b0>
  407f64:	mov	x0, x20
  407f68:	ldp	x20, x19, [sp, #32]
  407f6c:	ldr	x21, [sp, #16]
  407f70:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407f74:	add	x1, x1, #0x442
  407f78:	ldp	x29, x30, [sp], #48
  407f7c:	b	406284 <ferror@plt+0x43e4>
  407f80:	stp	x29, x30, [sp, #-48]!
  407f84:	stp	x20, x19, [sp, #32]
  407f88:	mov	x20, x0
  407f8c:	ldr	x0, [x0, #8]
  407f90:	str	x21, [sp, #16]
  407f94:	mov	x29, sp
  407f98:	mov	x19, x2
  407f9c:	mov	w21, w1
  407fa0:	bl	40748c <ferror@plt+0x55ec>
  407fa4:	cbz	x0, 407fc8 <ferror@plt+0x6128>
  407fa8:	ldr	x3, [x0, #184]
  407fac:	mov	x0, x20
  407fb0:	mov	w1, w21
  407fb4:	mov	x2, x19
  407fb8:	ldp	x20, x19, [sp, #32]
  407fbc:	ldr	x21, [sp, #16]
  407fc0:	ldp	x29, x30, [sp], #48
  407fc4:	b	406450 <ferror@plt+0x45b0>
  407fc8:	mov	x0, x20
  407fcc:	ldp	x20, x19, [sp, #32]
  407fd0:	ldr	x21, [sp, #16]
  407fd4:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  407fd8:	add	x1, x1, #0x45b
  407fdc:	ldp	x29, x30, [sp], #48
  407fe0:	b	406284 <ferror@plt+0x43e4>
  407fe4:	stp	x29, x30, [sp, #-48]!
  407fe8:	stp	x20, x19, [sp, #32]
  407fec:	mov	x20, x0
  407ff0:	ldr	x0, [x0, #8]
  407ff4:	str	x21, [sp, #16]
  407ff8:	mov	x29, sp
  407ffc:	mov	x19, x2
  408000:	mov	w21, w1
  408004:	bl	40748c <ferror@plt+0x55ec>
  408008:	cbz	x0, 40802c <ferror@plt+0x618c>
  40800c:	ldr	x3, [x0, #192]
  408010:	mov	x0, x20
  408014:	mov	w1, w21
  408018:	mov	x2, x19
  40801c:	ldp	x20, x19, [sp, #32]
  408020:	ldr	x21, [sp, #16]
  408024:	ldp	x29, x30, [sp], #48
  408028:	b	406450 <ferror@plt+0x45b0>
  40802c:	mov	x0, x20
  408030:	ldp	x20, x19, [sp, #32]
  408034:	ldr	x21, [sp, #16]
  408038:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40803c:	add	x1, x1, #0x479
  408040:	ldp	x29, x30, [sp], #48
  408044:	b	406284 <ferror@plt+0x43e4>
  408048:	stp	x29, x30, [sp, #-48]!
  40804c:	stp	x20, x19, [sp, #32]
  408050:	mov	x20, x0
  408054:	mov	x19, x2
  408058:	ldr	w0, [x0, #16]
  40805c:	ldr	x2, [x20, #8]
  408060:	str	x21, [sp, #16]
  408064:	mov	w21, w1
  408068:	mov	w1, #0x8927                	// #35111
  40806c:	mov	x29, sp
  408070:	bl	40a978 <argp_parse@@Base+0x1cec>
  408074:	tbz	w0, #31, 40808c <ferror@plt+0x61ec>
  408078:	mov	w3, #0x1                   	// #1
  40807c:	mov	x0, x20
  408080:	mov	w1, w21
  408084:	mov	x2, x19
  408088:	bl	406568 <ferror@plt+0x46c8>
  40808c:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  408090:	ldr	x8, [x8, #3496]
  408094:	cbz	x8, 4080bc <ferror@plt+0x621c>
  408098:	ldr	x8, [x20, #8]
  40809c:	ldrh	w9, [x8, #16]
  4080a0:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  4080a4:	add	x8, x8, #0xdc8
  4080a8:	ldur	w10, [x8, #-16]
  4080ac:	cmp	w10, w9
  4080b0:	b.eq	4080c4 <ferror@plt+0x6224>  // b.none
  4080b4:	ldr	x10, [x8], #32
  4080b8:	cbnz	x10, 4080a8 <ferror@plt+0x6208>
  4080bc:	mov	w3, #0x1                   	// #1
  4080c0:	b	4080d0 <ferror@plt+0x6230>
  4080c4:	ldur	x8, [x8, #-8]
  4080c8:	cmp	x8, #0x0
  4080cc:	cset	w3, eq  // eq = none
  4080d0:	mov	x0, x20
  4080d4:	mov	w1, w21
  4080d8:	mov	x2, x19
  4080dc:	ldp	x20, x19, [sp, #32]
  4080e0:	ldr	x21, [sp, #16]
  4080e4:	ldp	x29, x30, [sp], #48
  4080e8:	b	406568 <ferror@plt+0x46c8>
  4080ec:	stp	x29, x30, [sp, #-32]!
  4080f0:	str	x19, [sp, #16]
  4080f4:	mov	x19, x0
  4080f8:	ldr	w0, [x0, #16]
  4080fc:	ldr	x2, [x19, #8]
  408100:	mov	w1, #0x8927                	// #35111
  408104:	mov	x29, sp
  408108:	bl	40a978 <argp_parse@@Base+0x1cec>
  40810c:	tbnz	w0, #31, 408144 <ferror@plt+0x62a4>
  408110:	ldr	x8, [x19, #8]
  408114:	adrp	x10, 423000 <argp_failure@@Base+0x16d44>
  408118:	ldrh	w9, [x8, #16]!
  40811c:	ldr	x10, [x10, #3496]
  408120:	cbz	x10, 408184 <ferror@plt+0x62e4>
  408124:	adrp	x10, 423000 <argp_failure@@Base+0x16d44>
  408128:	add	x10, x10, #0xdc8
  40812c:	ldur	w11, [x10, #-16]
  408130:	cmp	w11, w9
  408134:	b.eq	408168 <ferror@plt+0x62c8>  // b.none
  408138:	ldr	x11, [x10], #32
  40813c:	cbnz	x11, 40812c <ferror@plt+0x628c>
  408140:	b	408184 <ferror@plt+0x62e4>
  408144:	bl	401e50 <__errno_location@plt>
  408148:	ldr	w1, [x0]
  40814c:	ldr	x3, [x19, #8]
  408150:	ldr	x19, [sp, #16]
  408154:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408158:	add	x2, x2, #0x494
  40815c:	mov	w0, #0x1                   	// #1
  408160:	ldp	x29, x30, [sp], #32
  408164:	b	401af0 <error@plt>
  408168:	ldur	x2, [x10, #-8]
  40816c:	cbz	x2, 408184 <ferror@plt+0x62e4>
  408170:	mov	x0, x19
  408174:	ldr	x19, [sp, #16]
  408178:	add	x1, x8, #0x2
  40817c:	ldp	x29, x30, [sp], #32
  408180:	br	x2
  408184:	mov	x0, x19
  408188:	ldr	x19, [sp, #16]
  40818c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  408190:	add	x1, x1, #0x4bc
  408194:	ldp	x29, x30, [sp], #32
  408198:	b	406284 <ferror@plt+0x43e4>
  40819c:	stp	x29, x30, [sp, #-48]!
  4081a0:	stp	x20, x19, [sp, #32]
  4081a4:	mov	x20, x0
  4081a8:	mov	x19, x2
  4081ac:	ldr	w0, [x0, #16]
  4081b0:	ldr	x2, [x20, #8]
  4081b4:	str	x21, [sp, #16]
  4081b8:	mov	w21, w1
  4081bc:	mov	w1, #0x8927                	// #35111
  4081c0:	mov	x29, sp
  4081c4:	bl	40a978 <argp_parse@@Base+0x1cec>
  4081c8:	lsr	w3, w0, #31
  4081cc:	mov	x0, x20
  4081d0:	mov	w1, w21
  4081d4:	mov	x2, x19
  4081d8:	ldp	x20, x19, [sp, #32]
  4081dc:	ldr	x21, [sp, #16]
  4081e0:	ldp	x29, x30, [sp], #48
  4081e4:	b	406568 <ferror@plt+0x46c8>
  4081e8:	stp	x29, x30, [sp, #-32]!
  4081ec:	str	x19, [sp, #16]
  4081f0:	mov	x19, x0
  4081f4:	ldr	w0, [x0, #16]
  4081f8:	ldr	x2, [x19, #8]
  4081fc:	mov	w1, #0x8927                	// #35111
  408200:	mov	x29, sp
  408204:	bl	40a978 <argp_parse@@Base+0x1cec>
  408208:	tbnz	w0, #31, 40824c <ferror@plt+0x63ac>
  40820c:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  408210:	ldr	x8, [x8, #3496]
  408214:	cbz	x8, 408240 <ferror@plt+0x63a0>
  408218:	ldr	x8, [x19, #8]
  40821c:	ldrh	w9, [x8, #16]
  408220:	adrp	x8, 423000 <argp_failure@@Base+0x16d44>
  408224:	add	x8, x8, #0xdb8
  408228:	ldr	w10, [x8]
  40822c:	cmp	w10, w9
  408230:	b.eq	408270 <ferror@plt+0x63d0>  // b.none
  408234:	ldr	x10, [x8, #16]
  408238:	add	x8, x8, #0x20
  40823c:	cbnz	x10, 408228 <ferror@plt+0x6388>
  408240:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  408244:	add	x1, x1, #0x4cd
  408248:	b	408274 <ferror@plt+0x63d4>
  40824c:	bl	401e50 <__errno_location@plt>
  408250:	ldr	w1, [x0]
  408254:	ldr	x3, [x19, #8]
  408258:	ldr	x19, [sp, #16]
  40825c:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408260:	add	x2, x2, #0x494
  408264:	mov	w0, #0x1                   	// #1
  408268:	ldp	x29, x30, [sp], #32
  40826c:	b	401af0 <error@plt>
  408270:	ldur	x1, [x8, #-8]
  408274:	mov	x0, x19
  408278:	ldr	x19, [sp, #16]
  40827c:	ldp	x29, x30, [sp], #32
  408280:	b	406284 <ferror@plt+0x43e4>
  408284:	stp	x29, x30, [sp, #-48]!
  408288:	stp	x20, x19, [sp, #32]
  40828c:	mov	x20, x0
  408290:	mov	x19, x2
  408294:	ldr	w0, [x0, #16]
  408298:	ldr	x2, [x20, #8]
  40829c:	str	x21, [sp, #16]
  4082a0:	mov	w21, w1
  4082a4:	mov	w1, #0x891d                	// #35101
  4082a8:	mov	x29, sp
  4082ac:	bl	40a978 <argp_parse@@Base+0x1cec>
  4082b0:	lsr	w3, w0, #31
  4082b4:	mov	x0, x20
  4082b8:	mov	w1, w21
  4082bc:	mov	x2, x19
  4082c0:	ldp	x20, x19, [sp, #32]
  4082c4:	ldr	x21, [sp, #16]
  4082c8:	ldp	x29, x30, [sp], #48
  4082cc:	b	406568 <ferror@plt+0x46c8>
  4082d0:	stp	x29, x30, [sp, #-48]!
  4082d4:	stp	x20, x19, [sp, #32]
  4082d8:	mov	x19, x0
  4082dc:	mov	x20, x2
  4082e0:	ldr	w0, [x0, #16]
  4082e4:	ldr	x2, [x19, #8]
  4082e8:	str	x21, [sp, #16]
  4082ec:	mov	w21, w1
  4082f0:	mov	w1, #0x891d                	// #35101
  4082f4:	mov	x29, sp
  4082f8:	bl	40a978 <argp_parse@@Base+0x1cec>
  4082fc:	tbnz	w0, #31, 40832c <ferror@plt+0x648c>
  408300:	ldr	x8, [x19, #8]
  408304:	mov	x0, x19
  408308:	mov	w1, w21
  40830c:	mov	x2, x20
  408310:	ldr	w8, [x8, #16]
  408314:	ldp	x20, x19, [sp, #32]
  408318:	ldr	x21, [sp, #16]
  40831c:	cmp	w8, #0x0
  408320:	csinc	w3, w8, wzr, ne  // ne = any
  408324:	ldp	x29, x30, [sp], #48
  408328:	b	406330 <ferror@plt+0x4490>
  40832c:	bl	401e50 <__errno_location@plt>
  408330:	ldr	w1, [x0]
  408334:	ldr	x3, [x19, #8]
  408338:	ldp	x20, x19, [sp, #32]
  40833c:	ldr	x21, [sp, #16]
  408340:	adrp	x2, 410000 <argp_failure@@Base+0x3d44>
  408344:	add	x2, x2, #0xeda
  408348:	mov	w0, #0x1                   	// #1
  40834c:	ldp	x29, x30, [sp], #48
  408350:	b	401af0 <error@plt>
  408354:	stp	x29, x30, [sp, #-48]!
  408358:	stp	x20, x19, [sp, #32]
  40835c:	mov	x20, x0
  408360:	mov	x19, x2
  408364:	ldr	w0, [x0, #16]
  408368:	ldr	x2, [x20, #8]
  40836c:	str	x21, [sp, #16]
  408370:	mov	w21, w1
  408374:	mov	w1, #0x8942                	// #35138
  408378:	mov	x29, sp
  40837c:	bl	40a978 <argp_parse@@Base+0x1cec>
  408380:	tbnz	w0, #31, 408394 <ferror@plt+0x64f4>
  408384:	ldr	x8, [x20, #8]
  408388:	ldr	w8, [x8, #16]
  40838c:	lsr	w3, w8, #31
  408390:	b	408398 <ferror@plt+0x64f8>
  408394:	mov	w3, #0x1                   	// #1
  408398:	mov	x0, x20
  40839c:	mov	w1, w21
  4083a0:	mov	x2, x19
  4083a4:	ldp	x20, x19, [sp, #32]
  4083a8:	ldr	x21, [sp, #16]
  4083ac:	ldp	x29, x30, [sp], #48
  4083b0:	b	406568 <ferror@plt+0x46c8>
  4083b4:	stp	x29, x30, [sp, #-48]!
  4083b8:	stp	x20, x19, [sp, #32]
  4083bc:	mov	x19, x0
  4083c0:	mov	x20, x2
  4083c4:	ldr	w0, [x0, #16]
  4083c8:	ldr	x2, [x19, #8]
  4083cc:	str	x21, [sp, #16]
  4083d0:	mov	w21, w1
  4083d4:	mov	w1, #0x8942                	// #35138
  4083d8:	mov	x29, sp
  4083dc:	bl	40a978 <argp_parse@@Base+0x1cec>
  4083e0:	tbnz	w0, #31, 408408 <ferror@plt+0x6568>
  4083e4:	ldr	x8, [x19, #8]
  4083e8:	mov	x0, x19
  4083ec:	mov	w1, w21
  4083f0:	mov	x2, x20
  4083f4:	ldr	w3, [x8, #16]
  4083f8:	ldp	x20, x19, [sp, #32]
  4083fc:	ldr	x21, [sp, #16]
  408400:	ldp	x29, x30, [sp], #48
  408404:	b	406330 <ferror@plt+0x4490>
  408408:	bl	401e50 <__errno_location@plt>
  40840c:	ldr	w1, [x0]
  408410:	ldr	x3, [x19, #8]
  408414:	ldp	x20, x19, [sp, #32]
  408418:	ldr	x21, [sp, #16]
  40841c:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408420:	add	x2, x2, #0x4de
  408424:	mov	w0, #0x1                   	// #1
  408428:	ldp	x29, x30, [sp], #48
  40842c:	b	401af0 <error@plt>
  408430:	stp	x29, x30, [sp, #-48]!
  408434:	stp	x20, x19, [sp, #32]
  408438:	mov	x20, x1
  40843c:	mov	x19, x0
  408440:	str	x21, [sp, #16]
  408444:	mov	x29, sp
  408448:	cbz	x0, 40849c <ferror@plt+0x65fc>
  40844c:	ldr	w21, [x19, #8]
  408450:	tbnz	w21, #0, 4084bc <ferror@plt+0x661c>
  408454:	mov	w0, #0x8                   	// #8
  408458:	bl	401ba0 <malloc@plt>
  40845c:	str	x0, [x19, #16]
  408460:	cbnz	x0, 408484 <ferror@plt+0x65e4>
  408464:	bl	401e50 <__errno_location@plt>
  408468:	ldr	w1, [x0]
  40846c:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408470:	add	x2, x2, #0x5af
  408474:	mov	w0, #0x1                   	// #1
  408478:	bl	401af0 <error@plt>
  40847c:	ldr	x0, [x19, #16]
  408480:	ldr	w21, [x19, #8]
  408484:	orr	w8, w21, #0x1
  408488:	str	wzr, [x0]
  40848c:	str	w8, [x19, #8]
  408490:	ldrb	w8, [x0]
  408494:	tbnz	w8, #0, 4084c8 <ferror@plt+0x6628>
  408498:	b	4084e0 <ferror@plt+0x6640>
  40849c:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  4084a0:	add	x2, x2, #0x588
  4084a4:	mov	w0, #0x1                   	// #1
  4084a8:	mov	w1, wzr
  4084ac:	mov	x3, x20
  4084b0:	bl	401af0 <error@plt>
  4084b4:	ldr	w21, [x19, #8]
  4084b8:	tbz	w21, #0, 408454 <ferror@plt+0x65b4>
  4084bc:	ldr	x0, [x19, #16]
  4084c0:	ldrb	w8, [x0]
  4084c4:	tbz	w8, #0, 4084e0 <ferror@plt+0x6640>
  4084c8:	ldr	x3, [x19]
  4084cc:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  4084d0:	add	x2, x2, #0x5e3
  4084d4:	mov	w0, #0x1                   	// #1
  4084d8:	mov	w1, wzr
  4084dc:	bl	401af0 <error@plt>
  4084e0:	add	x1, x29, #0x18
  4084e4:	mov	x0, x20
  4084e8:	mov	w2, wzr
  4084ec:	bl	401cd0 <strtol@plt>
  4084f0:	ldr	x8, [x19, #16]
  4084f4:	str	w0, [x8, #4]
  4084f8:	ldrb	w9, [x20]
  4084fc:	cbz	w9, 40850c <ferror@plt+0x666c>
  408500:	ldr	x9, [x29, #24]
  408504:	ldrb	w9, [x9]
  408508:	cbz	w9, 40852c <ferror@plt+0x668c>
  40850c:	ldr	x4, [x19]
  408510:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408514:	add	x2, x2, #0x60e
  408518:	mov	w0, #0x1                   	// #1
  40851c:	mov	w1, wzr
  408520:	mov	x3, x20
  408524:	bl	401af0 <error@plt>
  408528:	ldr	x8, [x19, #16]
  40852c:	ldr	w9, [x8]
  408530:	ldr	x21, [sp, #16]
  408534:	orr	w9, w9, #0x1
  408538:	str	w9, [x8]
  40853c:	ldp	x20, x19, [sp, #32]
  408540:	ldp	x29, x30, [sp], #48
  408544:	ret
  408548:	and	w8, w1, #0xff
  40854c:	cmp	w8, #0x54
  408550:	b.ne	408574 <ferror@plt+0x66d4>  // b.any
  408554:	stp	x29, x30, [sp, #-16]!
  408558:	ldr	x0, [x0]
  40855c:	mov	x1, x2
  408560:	mov	x29, sp
  408564:	bl	408430 <ferror@plt+0x6590>
  408568:	mov	w0, #0x1                   	// #1
  40856c:	ldp	x29, x30, [sp], #16
  408570:	ret
  408574:	mov	w0, wzr
  408578:	ret
  40857c:	sub	sp, sp, #0x70
  408580:	stp	x29, x30, [sp, #16]
  408584:	stp	x28, x27, [sp, #32]
  408588:	stp	x26, x25, [sp, #48]
  40858c:	stp	x24, x23, [sp, #64]
  408590:	stp	x22, x21, [sp, #80]
  408594:	stp	x20, x19, [sp, #96]
  408598:	ldr	x8, [x2]
  40859c:	mov	x19, x0
  4085a0:	add	x29, sp, #0x10
  4085a4:	mov	x20, x2
  4085a8:	mov	x0, x8
  4085ac:	mov	w21, w1
  4085b0:	bl	402f44 <ferror@plt+0x10a4>
  4085b4:	cmp	w21, #0x2
  4085b8:	str	x0, [x19]
  4085bc:	b.lt	4087fc <ferror@plt+0x695c>  // b.tstop
  4085c0:	mov	w8, w21
  4085c4:	add	x27, x20, #0x8
  4085c8:	adrp	x26, 410000 <argp_failure@@Base+0x3d44>
  4085cc:	adrp	x20, 410000 <argp_failure@@Base+0x3d44>
  4085d0:	adrp	x21, 411000 <argp_failure@@Base+0x4d44>
  4085d4:	adrp	x22, 410000 <argp_failure@@Base+0x3d44>
  4085d8:	adrp	x23, 410000 <argp_failure@@Base+0x3d44>
  4085dc:	adrp	x24, 411000 <argp_failure@@Base+0x4d44>
  4085e0:	mov	w28, wzr
  4085e4:	add	x26, x26, #0xf50
  4085e8:	add	x20, x20, #0x847
  4085ec:	add	x21, x21, #0x65a
  4085f0:	add	x22, x22, #0xa48
  4085f4:	add	x23, x23, #0xa0e
  4085f8:	add	x24, x24, #0x685
  4085fc:	sub	x25, x8, #0x1
  408600:	b	408620 <ferror@plt+0x6780>
  408604:	ldr	x0, [x19]
  408608:	ldr	x1, [x27]
  40860c:	bl	408430 <ferror@plt+0x6590>
  408610:	mov	w28, #0x1                   	// #1
  408614:	subs	x25, x25, #0x1
  408618:	add	x27, x27, #0x8
  40861c:	b.eq	408804 <ferror@plt+0x6964>  // b.none
  408620:	cmp	w28, #0x7
  408624:	b.hi	408610 <ferror@plt+0x6770>  // b.pmore
  408628:	mov	w8, w28
  40862c:	adr	x9, 408604 <ferror@plt+0x6764>
  408630:	ldrb	w10, [x26, x8]
  408634:	add	x9, x9, x10, lsl #2
  408638:	br	x9
  40863c:	ldr	x28, [x27]
  408640:	mov	x1, x20
  408644:	mov	x0, x28
  408648:	bl	401cb0 <strcmp@plt>
  40864c:	cbz	w0, 408610 <ferror@plt+0x6770>
  408650:	mov	x0, x28
  408654:	mov	x1, x21
  408658:	bl	401cb0 <strcmp@plt>
  40865c:	cbnz	w0, 408668 <ferror@plt+0x67c8>
  408660:	b	40889c <ferror@plt+0x69fc>
  408664:	ldr	x28, [x27]
  408668:	mov	x0, x28
  40866c:	mov	x1, x22
  408670:	bl	401cb0 <strcmp@plt>
  408674:	cbz	w0, 408798 <ferror@plt+0x68f8>
  408678:	mov	x0, x28
  40867c:	mov	x1, x23
  408680:	bl	401cb0 <strcmp@plt>
  408684:	cbz	w0, 408790 <ferror@plt+0x68f0>
  408688:	mov	x0, x28
  40868c:	mov	x1, x24
  408690:	bl	401cb0 <strcmp@plt>
  408694:	cbz	w0, 408790 <ferror@plt+0x68f0>
  408698:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  40869c:	mov	x0, x28
  4086a0:	add	x1, x1, #0x776
  4086a4:	bl	401cb0 <strcmp@plt>
  4086a8:	cbz	w0, 4087a0 <ferror@plt+0x6900>
  4086ac:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  4086b0:	mov	x0, x28
  4086b4:	add	x1, x1, #0xa70
  4086b8:	bl	401cb0 <strcmp@plt>
  4086bc:	cbz	w0, 4087a8 <ferror@plt+0x6908>
  4086c0:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  4086c4:	mov	x0, x28
  4086c8:	add	x1, x1, #0xa52
  4086cc:	bl	401cb0 <strcmp@plt>
  4086d0:	cbz	w0, 4087b0 <ferror@plt+0x6910>
  4086d4:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  4086d8:	mov	x0, x28
  4086dc:	add	x1, x1, #0x691
  4086e0:	bl	401cb0 <strcmp@plt>
  4086e4:	cbz	w0, 4087b8 <ferror@plt+0x6918>
  4086e8:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  4086ec:	mov	x0, x28
  4086f0:	add	x1, x1, #0xac8
  4086f4:	bl	401cb0 <strcmp@plt>
  4086f8:	cbz	w0, 4087c0 <ferror@plt+0x6920>
  4086fc:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  408700:	mov	x0, x28
  408704:	add	x1, x1, #0xb13
  408708:	bl	401cb0 <strcmp@plt>
  40870c:	cbz	w0, 4087d4 <ferror@plt+0x6934>
  408710:	sub	x1, x29, #0x4
  408714:	mov	x0, x28
  408718:	bl	4024f0 <ferror@plt+0x650>
  40871c:	ldr	x8, [x19]
  408720:	mov	w9, #0xffffffb7            	// #-73
  408724:	tst	w0, w9
  408728:	b.eq	4087ec <ferror@plt+0x694c>  // b.none
  40872c:	ldur	w2, [x29, #-4]
  408730:	mov	w1, w0
  408734:	mov	x0, x8
  408738:	bl	403428 <ferror@plt+0x1588>
  40873c:	b	408610 <ferror@plt+0x6770>
  408740:	ldr	x0, [x19]
  408744:	ldr	x1, [x27]
  408748:	bl	40317c <ferror@plt+0x12dc>
  40874c:	b	408610 <ferror@plt+0x6770>
  408750:	ldr	x0, [x19]
  408754:	ldr	x1, [x27]
  408758:	bl	403554 <ferror@plt+0x16b4>
  40875c:	b	408610 <ferror@plt+0x6770>
  408760:	ldr	x0, [x19]
  408764:	ldr	x1, [x27]
  408768:	bl	40306c <ferror@plt+0x11cc>
  40876c:	b	408610 <ferror@plt+0x6770>
  408770:	ldr	x0, [x19]
  408774:	ldr	x1, [x27]
  408778:	bl	403204 <ferror@plt+0x1364>
  40877c:	b	408610 <ferror@plt+0x6770>
  408780:	ldr	x0, [x19]
  408784:	ldr	x1, [x27]
  408788:	bl	4032d4 <ferror@plt+0x1434>
  40878c:	b	408610 <ferror@plt+0x6770>
  408790:	mov	w28, #0x3                   	// #3
  408794:	b	408614 <ferror@plt+0x6774>
  408798:	mov	w28, #0x2                   	// #2
  40879c:	b	408614 <ferror@plt+0x6774>
  4087a0:	mov	w28, #0x4                   	// #4
  4087a4:	b	408614 <ferror@plt+0x6774>
  4087a8:	mov	w28, #0x6                   	// #6
  4087ac:	b	408614 <ferror@plt+0x6774>
  4087b0:	mov	w28, #0x5                   	// #5
  4087b4:	b	408614 <ferror@plt+0x6774>
  4087b8:	mov	w28, #0x7                   	// #7
  4087bc:	b	408614 <ferror@plt+0x6774>
  4087c0:	ldr	x0, [x19]
  4087c4:	mov	w1, #0x41                  	// #65
  4087c8:	mov	w2, wzr
  4087cc:	bl	403428 <ferror@plt+0x1588>
  4087d0:	b	408610 <ferror@plt+0x6770>
  4087d4:	ldr	x0, [x19]
  4087d8:	mov	w1, #0x1                   	// #1
  4087dc:	mov	w2, #0x1                   	// #1
  4087e0:	mov	w28, #0x1                   	// #1
  4087e4:	bl	403428 <ferror@plt+0x1588>
  4087e8:	b	408614 <ferror@plt+0x6774>
  4087ec:	ldr	x1, [x27]
  4087f0:	mov	x0, x8
  4087f4:	bl	402fe4 <ferror@plt+0x1144>
  4087f8:	b	408610 <ferror@plt+0x6770>
  4087fc:	mov	w28, #0x1                   	// #1
  408800:	b	408878 <ferror@plt+0x69d8>
  408804:	sub	w8, w28, #0x1
  408808:	cmp	w8, #0x6
  40880c:	b.hi	408874 <ferror@plt+0x69d4>  // b.pmore
  408810:	adrp	x9, 410000 <argp_failure@@Base+0x3d44>
  408814:	add	x9, x9, #0xf58
  408818:	adr	x10, 408830 <ferror@plt+0x6990>
  40881c:	ldrb	w11, [x9, x8]
  408820:	add	x10, x10, x11, lsl #2
  408824:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408828:	add	x2, x2, #0x69c
  40882c:	br	x10
  408830:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408834:	add	x2, x2, #0x6c4
  408838:	b	408868 <ferror@plt+0x69c8>
  40883c:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408840:	add	x2, x2, #0x6fa
  408844:	b	408868 <ferror@plt+0x69c8>
  408848:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  40884c:	add	x2, x2, #0x745
  408850:	b	408868 <ferror@plt+0x69c8>
  408854:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408858:	add	x2, x2, #0x720
  40885c:	b	408868 <ferror@plt+0x69c8>
  408860:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  408864:	add	x2, x2, #0x767
  408868:	mov	w0, wzr
  40886c:	mov	w1, wzr
  408870:	bl	401af0 <error@plt>
  408874:	mov	w28, wzr
  408878:	mov	w0, w28
  40887c:	ldp	x20, x19, [sp, #96]
  408880:	ldp	x22, x21, [sp, #80]
  408884:	ldp	x24, x23, [sp, #64]
  408888:	ldp	x26, x25, [sp, #48]
  40888c:	ldp	x28, x27, [sp, #32]
  408890:	ldp	x29, x30, [sp, #16]
  408894:	add	sp, sp, #0x70
  408898:	ret
  40889c:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  4088a0:	add	x2, x2, #0x660
  4088a4:	mov	w1, wzr
  4088a8:	mov	x3, x28
  4088ac:	bl	401af0 <error@plt>
  4088b0:	b	408874 <ferror@plt+0x69d4>
  4088b4:	stp	x29, x30, [sp, #-32]!
  4088b8:	ldrb	w8, [x2]
  4088bc:	str	x19, [sp, #16]
  4088c0:	mov	x29, sp
  4088c4:	tbz	w8, #0, 40891c <ferror@plt+0x6a7c>
  4088c8:	ldr	w8, [x2, #4]
  4088cc:	mov	x19, x1
  4088d0:	mov	x2, x19
  4088d4:	str	w8, [x1, #16]
  4088d8:	mov	w1, #0x8943                	// #35139
  4088dc:	bl	40a978 <argp_parse@@Base+0x1cec>
  4088e0:	tbz	w0, #31, 4088fc <ferror@plt+0x6a5c>
  4088e4:	bl	401e50 <__errno_location@plt>
  4088e8:	ldr	w1, [x0]
  4088ec:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  4088f0:	add	x2, x2, #0x790
  4088f4:	mov	w0, wzr
  4088f8:	bl	401af0 <error@plt>
  4088fc:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  408900:	ldr	w8, [x8, #1456]
  408904:	cbz	w8, 40891c <ferror@plt+0x6a7c>
  408908:	ldr	w2, [x19, #16]
  40890c:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  408910:	add	x0, x0, #0x7a5
  408914:	mov	x1, x19
  408918:	bl	401e30 <printf@plt>
  40891c:	ldr	x19, [sp, #16]
  408920:	mov	w0, wzr
  408924:	ldp	x29, x30, [sp], #32
  408928:	ret
  40892c:	sub	sp, sp, #0x80
  408930:	mov	w0, #0x2                   	// #2
  408934:	mov	w1, #0x2                   	// #2
  408938:	mov	w2, wzr
  40893c:	stp	x29, x30, [sp, #48]
  408940:	stp	x26, x25, [sp, #64]
  408944:	stp	x24, x23, [sp, #80]
  408948:	stp	x22, x21, [sp, #96]
  40894c:	stp	x20, x19, [sp, #112]
  408950:	add	x29, sp, #0x30
  408954:	bl	401d40 <socket@plt>
  408958:	tbnz	w0, #31, 408a5c <ferror@plt+0x6bbc>
  40895c:	mov	w20, w0
  408960:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  408964:	add	x0, x0, #0x7ff
  408968:	sub	x1, x29, #0x8
  40896c:	bl	409f34 <argp_parse@@Base+0x12a8>
  408970:	cbz	x0, 408a5c <ferror@plt+0x6bbc>
  408974:	ldur	x22, [x29, #-8]
  408978:	mov	x19, x0
  40897c:	mov	x21, xzr
  408980:	add	x8, x0, #0x1
  408984:	sub	x9, x19, x0
  408988:	add	x2, x9, x22
  40898c:	mov	w1, #0x3a                  	// #58
  408990:	mov	x0, x8
  408994:	bl	401d80 <memchr@plt>
  408998:	add	x21, x21, #0x10
  40899c:	cbnz	x0, 408980 <ferror@plt+0x6ae0>
  4089a0:	mov	x0, x21
  4089a4:	bl	401ba0 <malloc@plt>
  4089a8:	mov	x21, x0
  4089ac:	cbz	x0, 408a64 <ferror@plt+0x6bc4>
  4089b0:	mov	w1, #0x3a                  	// #58
  4089b4:	mov	x0, x19
  4089b8:	mov	x2, x22
  4089bc:	bl	401d80 <memchr@plt>
  4089c0:	cbz	x0, 408a84 <ferror@plt+0x6be4>
  4089c4:	mov	x22, x0
  4089c8:	mov	x24, xzr
  4089cc:	mov	w25, #0xffffffff            	// #-1
  4089d0:	mov	x0, x22
  4089d4:	strb	wzr, [x0], #1
  4089d8:	ldurb	w8, [x0, #-2]
  4089dc:	sub	x0, x0, #0x1
  4089e0:	cmp	w8, #0x20
  4089e4:	b.eq	4089f0 <ferror@plt+0x6b50>  // b.none
  4089e8:	cmp	w8, #0xa
  4089ec:	b.ne	4089d8 <ferror@plt+0x6b38>  // b.any
  4089f0:	bl	401c40 <strdup@plt>
  4089f4:	mov	x23, x0
  4089f8:	add	x26, x21, x24, lsl #4
  4089fc:	add	x24, x24, #0x1
  408a00:	str	x0, [x26, #8]
  408a04:	mov	x0, sp
  408a08:	mov	x1, x23
  408a0c:	str	w24, [x26]
  408a10:	bl	401d60 <strcpy@plt>
  408a14:	mov	x2, sp
  408a18:	mov	w1, #0x8933                	// #35123
  408a1c:	mov	w0, w20
  408a20:	str	w25, [sp, #16]
  408a24:	bl	40a978 <argp_parse@@Base+0x1cec>
  408a28:	tbnz	w0, #31, 408a34 <ferror@plt+0x6b94>
  408a2c:	ldr	w8, [sp, #16]
  408a30:	str	w8, [x26]
  408a34:	cbz	x23, 408aa0 <ferror@plt+0x6c00>
  408a38:	ldur	x8, [x29, #-8]
  408a3c:	sub	x9, x19, x22
  408a40:	mov	w1, #0x3a                  	// #58
  408a44:	mov	x0, x22
  408a48:	add	x2, x9, x8
  408a4c:	bl	401d80 <memchr@plt>
  408a50:	mov	x22, x0
  408a54:	cbnz	x0, 4089d0 <ferror@plt+0x6b30>
  408a58:	b	408a88 <ferror@plt+0x6be8>
  408a5c:	mov	x21, xzr
  408a60:	b	408ac4 <ferror@plt+0x6c24>
  408a64:	bl	401e50 <__errno_location@plt>
  408a68:	ldr	w23, [x0]
  408a6c:	mov	x22, x0
  408a70:	mov	w0, w20
  408a74:	bl	401c60 <close@plt>
  408a78:	mov	x0, x19
  408a7c:	bl	401cf0 <free@plt>
  408a80:	b	408ac0 <ferror@plt+0x6c20>
  408a84:	mov	x24, xzr
  408a88:	add	x8, x21, x24, lsl #4
  408a8c:	mov	x0, x19
  408a90:	str	wzr, [x8]
  408a94:	str	xzr, [x8, #8]
  408a98:	bl	401cf0 <free@plt>
  408a9c:	b	408ac4 <ferror@plt+0x6c24>
  408aa0:	bl	401e50 <__errno_location@plt>
  408aa4:	ldr	w23, [x0]
  408aa8:	mov	x22, x0
  408aac:	mov	w0, w20
  408ab0:	bl	401c60 <close@plt>
  408ab4:	mov	x0, x19
  408ab8:	bl	401cf0 <free@plt>
  408abc:	mov	x21, xzr
  408ac0:	str	w23, [x22]
  408ac4:	mov	x0, x21
  408ac8:	ldp	x20, x19, [sp, #112]
  408acc:	ldp	x22, x21, [sp, #96]
  408ad0:	ldp	x24, x23, [sp, #80]
  408ad4:	ldp	x26, x25, [sp, #64]
  408ad8:	ldp	x29, x30, [sp, #48]
  408adc:	add	sp, sp, #0x80
  408ae0:	ret
  408ae4:	sub	sp, sp, #0x50
  408ae8:	str	x19, [sp, #64]
  408aec:	mov	x19, x1
  408af0:	add	x2, x1, #0x10
  408af4:	add	x3, x1, #0x30
  408af8:	add	x4, x1, #0x40
  408afc:	add	x5, x1, #0x90
  408b00:	add	x6, x1, #0x88
  408b04:	add	x7, x1, #0x18
  408b08:	add	x8, x1, #0x38
  408b0c:	add	x9, x1, #0x48
  408b10:	add	x10, x1, #0xb0
  408b14:	add	x11, x1, #0x68
  408b18:	add	x12, x1, #0xa8
  408b1c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  408b20:	add	x1, x1, #0x829
  408b24:	stp	x29, x30, [sp, #48]
  408b28:	add	x29, sp, #0x30
  408b2c:	stp	x11, x12, [sp, #24]
  408b30:	stp	x9, x10, [sp, #8]
  408b34:	str	x8, [sp]
  408b38:	bl	401de0 <__isoc99_sscanf@plt>
  408b3c:	str	xzr, [x19, #80]
  408b40:	stp	xzr, xzr, [x19, #32]
  408b44:	ldr	x19, [sp, #64]
  408b48:	ldp	x29, x30, [sp, #48]
  408b4c:	cmp	w0, #0xb
  408b50:	cset	w0, eq  // eq = none
  408b54:	add	sp, sp, #0x50
  408b58:	ret
  408b5c:	sub	sp, sp, #0x60
  408b60:	str	x19, [sp, #80]
  408b64:	mov	x19, x1
  408b68:	add	x2, x1, #0x20
  408b6c:	add	x3, x1, #0x10
  408b70:	add	x4, x1, #0x30
  408b74:	add	x5, x1, #0x40
  408b78:	add	x6, x1, #0x90
  408b7c:	add	x7, x1, #0x88
  408b80:	add	x8, x1, #0x28
  408b84:	add	x9, x1, #0x18
  408b88:	add	x10, x1, #0x38
  408b8c:	add	x11, x1, #0x48
  408b90:	add	x12, x1, #0xb0
  408b94:	add	x13, x1, #0x68
  408b98:	add	x14, x1, #0xa8
  408b9c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  408ba0:	add	x1, x1, #0x857
  408ba4:	stp	x29, x30, [sp, #64]
  408ba8:	add	x29, sp, #0x40
  408bac:	stp	x13, x14, [sp, #40]
  408bb0:	stp	x11, x12, [sp, #24]
  408bb4:	stp	x9, x10, [sp, #8]
  408bb8:	str	x8, [sp]
  408bbc:	bl	401de0 <__isoc99_sscanf@plt>
  408bc0:	str	xzr, [x19, #80]
  408bc4:	ldr	x19, [sp, #80]
  408bc8:	ldp	x29, x30, [sp, #64]
  408bcc:	cmp	w0, #0xd
  408bd0:	cset	w0, eq  // eq = none
  408bd4:	add	sp, sp, #0x60
  408bd8:	ret
  408bdc:	sub	sp, sp, #0x60
  408be0:	add	x2, x1, #0x20
  408be4:	add	x3, x1, #0x10
  408be8:	add	x4, x1, #0x30
  408bec:	add	x5, x1, #0x40
  408bf0:	add	x6, x1, #0x90
  408bf4:	add	x7, x1, #0x88
  408bf8:	add	x8, x1, #0x58
  408bfc:	add	x9, x1, #0x50
  408c00:	add	x10, x1, #0x28
  408c04:	add	x11, x1, #0x18
  408c08:	add	x12, x1, #0x38
  408c0c:	add	x13, x1, #0x48
  408c10:	add	x14, x1, #0xb0
  408c14:	add	x15, x1, #0x68
  408c18:	add	x16, x1, #0xa8
  408c1c:	add	x17, x1, #0x60
  408c20:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  408c24:	add	x1, x1, #0x88f
  408c28:	stp	x29, x30, [sp, #80]
  408c2c:	add	x29, sp, #0x50
  408c30:	stp	x16, x17, [sp, #64]
  408c34:	stp	x14, x15, [sp, #48]
  408c38:	stp	x12, x13, [sp, #32]
  408c3c:	stp	x10, x11, [sp, #16]
  408c40:	stp	x8, x9, [sp]
  408c44:	bl	401de0 <__isoc99_sscanf@plt>
  408c48:	ldp	x29, x30, [sp, #80]
  408c4c:	cmp	w0, #0x10
  408c50:	cset	w0, eq  // eq = none
  408c54:	add	sp, sp, #0x60
  408c58:	ret
  408c5c:	cmp	w0, #0x54
  408c60:	b.ne	408c84 <ferror@plt+0x6de4>  // b.any
  408c64:	stp	x29, x30, [sp, #-16]!
  408c68:	ldr	x8, [x2, #40]
  408c6c:	mov	x29, sp
  408c70:	ldr	x0, [x8]
  408c74:	bl	408430 <ferror@plt+0x6590>
  408c78:	mov	w0, wzr
  408c7c:	ldp	x29, x30, [sp], #16
  408c80:	ret
  408c84:	mov	w0, #0x7                   	// #7
  408c88:	ret

0000000000408c8c <argp_parse@@Base>:
  408c8c:	stp	x29, x30, [sp, #-96]!
  408c90:	stp	x28, x27, [sp, #16]
  408c94:	stp	x26, x25, [sp, #32]
  408c98:	stp	x24, x23, [sp, #48]
  408c9c:	stp	x22, x21, [sp, #64]
  408ca0:	stp	x20, x19, [sp, #80]
  408ca4:	mov	x29, sp
  408ca8:	sub	sp, sp, #0x180
  408cac:	mov	x19, sp
  408cb0:	mov	x28, x4
  408cb4:	mov	w24, w3
  408cb8:	mov	x21, x2
  408cbc:	mov	x25, x0
  408cc0:	str	x5, [x19, #16]
  408cc4:	str	w1, [x19, #28]
  408cc8:	tbnz	w3, #0, 408cec <argp_parse@@Base+0x60>
  408ccc:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  408cd0:	ldr	x9, [x8, #1120]
  408cd4:	cbnz	x9, 408ce0 <argp_parse@@Base+0x54>
  408cd8:	ldr	x9, [x21]
  408cdc:	str	x9, [x8, #1120]
  408ce0:	adrp	x20, 424000 <argp_failure@@Base+0x17d44>
  408ce4:	ldr	x8, [x20, #1144]
  408ce8:	cbz	x8, 408fdc <argp_parse@@Base+0x350>
  408cec:	add	x22, x19, #0x28
  408cf0:	tbnz	w24, #4, 408d80 <argp_parse@@Base+0xf4>
  408cf4:	mov	x10, sp
  408cf8:	sub	x8, x10, #0x80
  408cfc:	mov	sp, x8
  408d00:	mov	x11, sp
  408d04:	sub	x9, x11, #0x40
  408d08:	mov	sp, x9
  408d0c:	movi	v0.2d, #0x0
  408d10:	stur	xzr, [x11, #-16]
  408d14:	stp	q0, q0, [x11, #-48]
  408d18:	stur	q0, [x11, #-64]
  408d1c:	stur	x8, [x11, #-32]
  408d20:	stp	q0, q0, [x10, #-32]
  408d24:	stp	q0, q0, [x10, #-64]
  408d28:	stp	q0, q0, [x10, #-96]
  408d2c:	stp	q0, q0, [x10, #-128]
  408d30:	cbz	x25, 408d38 <argp_parse@@Base+0xac>
  408d34:	str	x25, [x8], #32
  408d38:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  408d3c:	ldr	x10, [x10, #1512]
  408d40:	adrp	x11, 411000 <argp_failure@@Base+0x4d44>
  408d44:	add	x11, x11, #0x8f8
  408d48:	str	x11, [x8]
  408d4c:	cbnz	x10, 408d64 <argp_parse@@Base+0xd8>
  408d50:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  408d54:	ldr	x10, [x10, #1328]
  408d58:	cbnz	x10, 408d64 <argp_parse@@Base+0xd8>
  408d5c:	mov	w10, #0x1                   	// #1
  408d60:	b	408d74 <argp_parse@@Base+0xe8>
  408d64:	adrp	x10, 411000 <argp_failure@@Base+0x4d44>
  408d68:	add	x10, x10, #0x930
  408d6c:	str	x10, [x8, #32]
  408d70:	mov	w10, #0x2                   	// #2
  408d74:	lsl	x10, x10, #5
  408d78:	mov	x25, x9
  408d7c:	str	xzr, [x8, x10]
  408d80:	mov	w8, #0x1                   	// #1
  408d84:	movi	v0.2d, #0x0
  408d88:	bic	w8, w8, w24, lsr #2
  408d8c:	stur	q0, [x22, #248]
  408d90:	stur	q0, [x22, #232]
  408d94:	stur	q0, [x22, #216]
  408d98:	stp	x8, xzr, [x29, #-80]
  408d9c:	stp	xzr, xzr, [x29, #-64]
  408da0:	str	x21, [x19, #32]
  408da4:	cbz	x25, 408dd8 <argp_parse@@Base+0x14c>
  408da8:	sub	x1, x29, #0x50
  408dac:	mov	x0, x25
  408db0:	bl	409918 <argp_parse@@Base+0xc8c>
  408db4:	ldp	x9, x10, [x29, #-64]
  408db8:	ldp	x8, x11, [x29, #-80]
  408dbc:	mov	w12, #0x48                  	// #72
  408dc0:	mul	x9, x9, x12
  408dc4:	lsl	x27, x10, #3
  408dc8:	lsl	x10, x11, #5
  408dcc:	add	x21, x9, #0x48
  408dd0:	add	x9, x10, #0x20
  408dd4:	b	408de4 <argp_parse@@Base+0x158>
  408dd8:	mov	x27, xzr
  408ddc:	mov	w21, #0x48                  	// #72
  408de0:	mov	w9, #0x20                  	// #32
  408de4:	add	x23, x21, x27
  408de8:	add	x20, x23, x9
  408dec:	add	x8, x8, x20
  408df0:	add	x0, x8, #0x1
  408df4:	bl	401ba0 <malloc@plt>
  408df8:	str	x0, [x19, #248]
  408dfc:	cbz	x0, 408e6c <argp_parse@@Base+0x1e0>
  408e00:	ldur	q1, [x22, #216]
  408e04:	ldur	q2, [x22, #232]
  408e08:	ldur	q3, [x22, #248]
  408e0c:	str	x28, [x19, #8]
  408e10:	add	x28, x0, x21
  408e14:	mov	x26, x0
  408e18:	add	x23, x0, x23
  408e1c:	add	x21, x0, x20
  408e20:	movi	v0.2s, #0x1
  408e24:	str	x0, [x19, #120]
  408e28:	mov	x0, x28
  408e2c:	mov	w1, wzr
  408e30:	mov	x2, x27
  408e34:	str	x28, [x19, #136]
  408e38:	stp	x21, x23, [x19, #48]
  408e3c:	str	d0, [x19, #64]
  408e40:	stur	q1, [x19, #72]
  408e44:	stur	q2, [x19, #88]
  408e48:	stur	q3, [x19, #104]
  408e4c:	bl	401be0 <memset@plt>
  408e50:	add	x8, x19, #0x28
  408e54:	stp	x8, x21, [x29, #-48]
  408e58:	stp	x23, x28, [x29, #-32]
  408e5c:	tbnz	w24, #3, 408e74 <argp_parse@@Base+0x1e8>
  408e60:	tbz	w24, #2, 408e80 <argp_parse@@Base+0x1f4>
  408e64:	mov	w8, #0x2b                  	// #43
  408e68:	b	408e78 <argp_parse@@Base+0x1ec>
  408e6c:	mov	w24, #0xc                   	// #12
  408e70:	b	4096a8 <argp_parse@@Base+0xa1c>
  408e74:	mov	w8, #0x2d                  	// #45
  408e78:	strb	w8, [x21], #1
  408e7c:	stur	x21, [x29, #-40]
  408e80:	strb	wzr, [x21]
  408e84:	str	xzr, [x23]
  408e88:	str	x25, [x19, #40]
  408e8c:	cbz	x25, 408ebc <argp_parse@@Base+0x230>
  408e90:	sub	x4, x29, #0x30
  408e94:	mov	x0, x25
  408e98:	mov	x1, xzr
  408e9c:	mov	w2, wzr
  408ea0:	mov	x3, x26
  408ea4:	bl	4099e4 <argp_parse@@Base+0xd58>
  408ea8:	ldr	x8, [x19, #40]
  408eac:	ldr	x25, [x19, #120]
  408eb0:	mov	x26, x0
  408eb4:	str	x0, [x19, #128]
  408eb8:	b	408ec8 <argp_parse@@Base+0x23c>
  408ebc:	mov	x8, xzr
  408ec0:	mov	x25, x26
  408ec4:	str	x26, [x19, #128]
  408ec8:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  408ecc:	adrp	x11, 424000 <argp_failure@@Base+0x17d44>
  408ed0:	ldr	w12, [x19, #28]
  408ed4:	ldr	x20, [x19, #32]
  408ed8:	ldr	x10, [x10, #1128]
  408edc:	ldr	x11, [x11, #1136]
  408ee0:	mov	w27, #0x6                   	// #6
  408ee4:	add	x9, x19, #0x28
  408ee8:	movi	v0.2d, #0x0
  408eec:	movk	w27, #0x100, lsl #16
  408ef0:	cmp	x25, x26
  408ef4:	stur	q0, [x19, #152]
  408ef8:	str	x8, [x19, #152]
  408efc:	mov	w8, #0x1                   	// #1
  408f00:	add	x21, x9, #0x70
  408f04:	stur	q0, [x19, #168]
  408f08:	str	w12, [x19, #160]
  408f0c:	stur	q0, [x19, #184]
  408f10:	stur	q0, [x19, #200]
  408f14:	str	x20, [x19, #168]
  408f18:	stp	wzr, w24, [x19, #176]
  408f1c:	stp	xzr, x10, [x19, #216]
  408f20:	stp	x11, x9, [x19, #232]
  408f24:	str	w8, [x19, #144]
  408f28:	b.cs	409000 <argp_parse@@Base+0x374>  // b.hs, b.nlast
  408f2c:	ldr	x8, [x19, #16]
  408f30:	mov	w24, wzr
  408f34:	sub	w23, w27, #0x3
  408f38:	str	x8, [x25, #48]
  408f3c:	b	408f84 <argp_parse@@Base+0x2f8>
  408f40:	ldr	x9, [x25, #64]
  408f44:	mov	w0, w23
  408f48:	mov	x1, xzr
  408f4c:	mov	x2, x21
  408f50:	str	x9, [x19, #208]
  408f54:	ldr	q0, [x25, #48]
  408f58:	stur	q0, [x22, #152]
  408f5c:	ldr	w9, [x25, #24]
  408f60:	str	w9, [x19, #184]
  408f64:	blr	x8
  408f68:	ldr	x8, [x19, #208]
  408f6c:	mov	w24, w0
  408f70:	str	x8, [x25, #64]
  408f74:	ldr	x8, [x19, #128]
  408f78:	add	x25, x25, #0x48
  408f7c:	cmp	x25, x8
  408f80:	b.cs	408ff4 <argp_parse@@Base+0x368>  // b.hs, b.nlast
  408f84:	cmp	w24, #0x7
  408f88:	b.eq	408f90 <argp_parse@@Base+0x304>  // b.none
  408f8c:	cbnz	w24, 4096a8 <argp_parse@@Base+0xa1c>
  408f90:	ldr	x8, [x25, #32]
  408f94:	cbz	x8, 408fa8 <argp_parse@@Base+0x31c>
  408f98:	ldr	x8, [x8, #56]
  408f9c:	ldr	w9, [x25, #40]
  408fa0:	ldr	x8, [x8, x9, lsl #3]
  408fa4:	str	x8, [x25, #48]
  408fa8:	ldr	x8, [x25]
  408fac:	cbnz	x8, 408f40 <argp_parse@@Base+0x2b4>
  408fb0:	ldr	x8, [x25, #8]
  408fb4:	ldr	x8, [x8, #32]
  408fb8:	cbz	x8, 408fd4 <argp_parse@@Base+0x348>
  408fbc:	ldr	x8, [x8]
  408fc0:	cbz	x8, 408fd4 <argp_parse@@Base+0x348>
  408fc4:	ldp	x8, x9, [x25, #48]
  408fc8:	str	x8, [x9]
  408fcc:	ldr	x8, [x25]
  408fd0:	cbnz	x8, 408f40 <argp_parse@@Base+0x2b4>
  408fd4:	mov	w24, #0x7                   	// #7
  408fd8:	b	408f74 <argp_parse@@Base+0x2e8>
  408fdc:	ldr	x0, [x21]
  408fe0:	bl	409c90 <argp_parse@@Base+0x1004>
  408fe4:	str	x0, [x20, #1144]
  408fe8:	add	x22, x19, #0x28
  408fec:	tbz	w24, #4, 408cf4 <argp_parse@@Base+0x68>
  408ff0:	b	408d80 <argp_parse@@Base+0xf4>
  408ff4:	cmp	w24, #0x7
  408ff8:	b.eq	409000 <argp_parse@@Base+0x374>  // b.none
  408ffc:	cbnz	w24, 4096a8 <argp_parse@@Base+0xa1c>
  409000:	ldr	w8, [x19, #180]
  409004:	tbnz	w8, #1, 409014 <argp_parse@@Base+0x388>
  409008:	mov	w8, #0x1                   	// #1
  40900c:	str	w8, [x19, #68]
  409010:	b	409034 <argp_parse@@Base+0x3a8>
  409014:	str	wzr, [x19, #68]
  409018:	tbz	w8, #0, 409034 <argp_parse@@Base+0x3a8>
  40901c:	ldr	x8, [x19, #168]
  409020:	ldr	w9, [x19, #160]
  409024:	sub	x8, x8, #0x8
  409028:	add	w9, w9, #0x1
  40902c:	str	x8, [x19, #168]
  409030:	str	w9, [x19, #160]
  409034:	ldr	x8, [x19, #168]
  409038:	cmp	x8, x20
  40903c:	b.eq	409050 <argp_parse@@Base+0x3c4>  // b.none
  409040:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  409044:	ldr	x8, [x8, #1144]
  409048:	str	x8, [x19, #216]
  40904c:	b	409060 <argp_parse@@Base+0x3d4>
  409050:	ldr	x0, [x20]
  409054:	cbz	x0, 409040 <argp_parse@@Base+0x3b4>
  409058:	bl	409c90 <argp_parse@@Base+0x1004>
  40905c:	str	x0, [x19, #216]
  409060:	add	x8, x19, #0x28
  409064:	mov	w26, #0xffffffff            	// #-1
  409068:	add	x23, x8, #0x18
  40906c:	b	409088 <argp_parse@@Base+0x3fc>
  409070:	mov	w8, #0x6                   	// #6
  409074:	movk	w8, #0x100, lsl #16
  409078:	cbz	w24, 409244 <argp_parse@@Base+0x5b8>
  40907c:	cmp	w24, #0x7
  409080:	b.eq	4093b8 <argp_parse@@Base+0x72c>  // b.none
  409084:	cbnz	w24, 4094a0 <argp_parse@@Base+0x814>
  409088:	ldr	w8, [x19, #188]
  40908c:	cbz	w8, 4090a0 <argp_parse@@Base+0x414>
  409090:	ldr	w28, [x19, #176]
  409094:	cmp	w28, w8
  409098:	b.ge	409134 <argp_parse@@Base+0x4a8>  // b.tcont
  40909c:	str	wzr, [x19, #188]
  4090a0:	ldr	w8, [x19, #144]
  4090a4:	ldr	w28, [x19, #176]
  4090a8:	cbz	w8, 409134 <argp_parse@@Base+0x4a8>
  4090ac:	ldr	w0, [x19, #160]
  4090b0:	ldr	x1, [x19, #168]
  4090b4:	ldrb	w8, [x19, #180]
  4090b8:	ldp	x2, x3, [x19, #48]
  4090bc:	mov	x4, xzr
  4090c0:	mov	x5, x23
  4090c4:	str	w28, [x19, #64]
  4090c8:	str	w26, [x19, #72]
  4090cc:	tbnz	w8, #6, 4090d8 <argp_parse@@Base+0x44c>
  4090d0:	bl	40a94c <argp_parse@@Base+0x1cc0>
  4090d4:	b	4090dc <argp_parse@@Base+0x450>
  4090d8:	bl	40a968 <argp_parse@@Base+0x1cdc>
  4090dc:	ldr	w28, [x19, #64]
  4090e0:	mov	w25, w0
  4090e4:	cmn	w0, #0x1
  4090e8:	str	w28, [x19, #176]
  4090ec:	b.eq	409108 <argp_parse@@Base+0x47c>  // b.none
  4090f0:	cmp	w25, #0x3f
  4090f4:	b.eq	40928c <argp_parse@@Base+0x600>  // b.none
  4090f8:	cmp	w25, #0x1
  4090fc:	b.ne	40929c <argp_parse@@Base+0x610>  // b.any
  409100:	ldr	x25, [x19, #80]
  409104:	b	409160 <argp_parse@@Base+0x4d4>
  409108:	cmp	w28, #0x2
  40910c:	str	wzr, [x19, #144]
  409110:	b.lt	409134 <argp_parse@@Base+0x4a8>  // b.tstop
  409114:	ldr	x8, [x19, #168]
  409118:	sub	w9, w28, #0x1
  40911c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  409120:	add	x1, x1, #0xbb6
  409124:	ldr	x0, [x8, w9, sxtw #3]
  409128:	bl	401cb0 <strcmp@plt>
  40912c:	cbnz	w0, 409134 <argp_parse@@Base+0x4a8>
  409130:	str	w28, [x19, #188]
  409134:	ldr	w8, [x19, #160]
  409138:	cmp	w28, w8
  40913c:	b.ge	4093cc <argp_parse@@Base+0x740>  // b.tcont
  409140:	ldrb	w8, [x19, #180]
  409144:	tbnz	w8, #2, 4093cc <argp_parse@@Base+0x740>
  409148:	ldr	x8, [x19, #168]
  40914c:	add	w9, w28, #0x1
  409150:	str	w9, [x19, #176]
  409154:	ldr	x25, [x8, w28, sxtw #3]
  409158:	mov	w28, w9
  40915c:	str	x25, [x19, #80]
  409160:	ldp	x9, x10, [x19, #120]
  409164:	sub	w8, w28, #0x1
  409168:	str	w8, [x19, #176]
  40916c:	cmp	x9, x10
  409170:	b.cs	4093b8 <argp_parse@@Base+0x72c>  // b.hs, b.nlast
  409174:	add	x20, x9, #0x48
  409178:	add	w9, w8, #0x1
  40917c:	str	w9, [x19, #176]
  409180:	ldur	x9, [x20, #-72]
  409184:	cbz	x9, 409210 <argp_parse@@Base+0x584>
  409188:	ldur	x8, [x20, #-8]
  40918c:	mov	w0, wzr
  409190:	mov	x1, x25
  409194:	mov	x2, x21
  409198:	str	x8, [x19, #208]
  40919c:	ldur	q0, [x20, #-24]
  4091a0:	stur	q0, [x22, #152]
  4091a4:	ldur	w8, [x20, #-48]
  4091a8:	str	w8, [x19, #184]
  4091ac:	blr	x9
  4091b0:	ldr	x8, [x19, #208]
  4091b4:	cmp	w0, #0x7
  4091b8:	stur	x8, [x20, #-8]
  4091bc:	b.ne	409238 <argp_parse@@Base+0x5ac>  // b.any
  4091c0:	ldr	w9, [x19, #176]
  4091c4:	ldur	x8, [x20, #-72]
  4091c8:	sub	w9, w9, #0x1
  4091cc:	str	w9, [x19, #176]
  4091d0:	cbz	x8, 409214 <argp_parse@@Base+0x588>
  4091d4:	ldur	q0, [x20, #-24]
  4091d8:	mov	w0, #0x6                   	// #6
  4091dc:	movk	w0, #0x100, lsl #16
  4091e0:	mov	x1, xzr
  4091e4:	stur	q0, [x22, #152]
  4091e8:	ldur	w9, [x20, #-48]
  4091ec:	mov	x2, x21
  4091f0:	str	w9, [x19, #184]
  4091f4:	blr	x8
  4091f8:	ldr	x8, [x19, #208]
  4091fc:	mov	w24, w0
  409200:	stur	x8, [x20, #-8]
  409204:	cmp	w24, #0x7
  409208:	b.eq	409220 <argp_parse@@Base+0x594>  // b.none
  40920c:	b	409070 <argp_parse@@Base+0x3e4>
  409210:	str	w8, [x19, #176]
  409214:	mov	w24, #0x7                   	// #7
  409218:	cmp	w24, #0x7
  40921c:	b.ne	409070 <argp_parse@@Base+0x3e4>  // b.any
  409220:	ldr	x8, [x19, #128]
  409224:	cmp	x20, x8
  409228:	b.cs	409070 <argp_parse@@Base+0x3e4>  // b.hs, b.nlast
  40922c:	ldr	w8, [x19, #176]
  409230:	add	x20, x20, #0x48
  409234:	b	409178 <argp_parse@@Base+0x4ec>
  409238:	mov	w24, w0
  40923c:	mov	w8, wzr
  409240:	cbnz	w24, 40907c <argp_parse@@Base+0x3f0>
  409244:	cmp	w8, w27
  409248:	b.ne	409258 <argp_parse@@Base+0x5cc>  // b.any
  40924c:	ldr	w8, [x19, #160]
  409250:	str	w8, [x19, #176]
  409254:	b	40925c <argp_parse@@Base+0x5d0>
  409258:	ldr	w8, [x19, #176]
  40925c:	mov	w24, wzr
  409260:	subs	w8, w8, w28
  409264:	b.ge	409274 <argp_parse@@Base+0x5e8>  // b.tcont
  409268:	mov	w8, #0x1                   	// #1
  40926c:	str	w8, [x19, #144]
  409270:	b	409084 <argp_parse@@Base+0x3f8>
  409274:	ldur	w9, [x20, #-48]
  409278:	add	w8, w8, w9
  40927c:	add	w8, w8, #0x1
  409280:	stur	w8, [x20, #-48]
  409284:	cbz	w24, 409088 <argp_parse@@Base+0x3fc>
  409288:	b	4094a0 <argp_parse@@Base+0x814>
  40928c:	ldr	w8, [x19, #72]
  409290:	cmn	w8, #0x1
  409294:	b.eq	4092fc <argp_parse@@Base+0x670>  // b.none
  409298:	b	4095c4 <argp_parse@@Base+0x938>
  40929c:	asr	w8, w25, #24
  4092a0:	cbz	w8, 4092fc <argp_parse@@Base+0x670>
  4092a4:	ldr	x9, [x19, #120]
  4092a8:	sxtw	x8, w8
  4092ac:	sub	x10, x8, #0x1
  4092b0:	mov	w8, #0x48                  	// #72
  4092b4:	mul	x8, x10, x8
  4092b8:	ldr	x8, [x9, x8]
  4092bc:	cbz	x8, 4096d8 <argp_parse@@Base+0xa4c>
  4092c0:	mov	w11, #0x48                  	// #72
  4092c4:	madd	x20, x10, x11, x9
  4092c8:	ldr	x1, [x19, #80]
  4092cc:	ldr	x9, [x20, #64]!
  4092d0:	sbfx	w0, w25, #0, #24
  4092d4:	mov	x2, x21
  4092d8:	str	x9, [x19, #208]
  4092dc:	ldur	q0, [x20, #-16]
  4092e0:	stur	q0, [x22, #152]
  4092e4:	ldur	w9, [x20, #-40]
  4092e8:	str	w9, [x19, #184]
  4092ec:	blr	x8
  4092f0:	mov	w24, w0
  4092f4:	mov	w8, wzr
  4092f8:	b	409378 <argp_parse@@Base+0x6ec>
  4092fc:	ldr	x0, [x19, #48]
  409300:	mov	w1, w25
  409304:	bl	401d20 <strchr@plt>
  409308:	cbz	x0, 40938c <argp_parse@@Base+0x700>
  40930c:	ldp	x8, x9, [x19, #120]
  409310:	cmp	x8, x9
  409314:	b.cs	40938c <argp_parse@@Base+0x700>  // b.hs, b.nlast
  409318:	add	x8, x8, #0x30
  40931c:	ldur	x10, [x8, #-32]
  409320:	cmp	x10, x0
  409324:	b.hi	40933c <argp_parse@@Base+0x6b0>  // b.pmore
  409328:	add	x10, x8, #0x18
  40932c:	add	x8, x8, #0x48
  409330:	cmp	x10, x9
  409334:	b.cc	40931c <argp_parse@@Base+0x690>  // b.lo, b.ul, b.last
  409338:	b	40938c <argp_parse@@Base+0x700>
  40933c:	ldur	x9, [x8, #-48]
  409340:	cbz	x9, 40938c <argp_parse@@Base+0x700>
  409344:	mov	x20, x8
  409348:	ldr	x1, [x19, #80]
  40934c:	ldr	x10, [x20, #16]!
  409350:	mov	w0, w25
  409354:	mov	x2, x21
  409358:	str	x10, [x19, #208]
  40935c:	ldr	q0, [x8]
  409360:	stur	q0, [x22, #152]
  409364:	ldur	w8, [x8, #-24]
  409368:	str	w8, [x19, #184]
  40936c:	blr	x9
  409370:	mov	w24, w0
  409374:	mov	w8, #0x1                   	// #1
  409378:	ldr	x9, [x19, #208]
  40937c:	cmp	w24, #0x7
  409380:	str	x9, [x20]
  409384:	b.ne	409084 <argp_parse@@Base+0x3f8>  // b.any
  409388:	cbz	w8, 4096d8 <argp_parse@@Base+0xa4c>
  40938c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  409390:	adrp	x3, 411000 <argp_failure@@Base+0x4d44>
  409394:	add	x1, x1, #0xbb9
  409398:	add	x3, x3, #0xab8
  40939c:	mov	x0, x21
  4093a0:	mov	w2, w25
  4093a4:	bl	40c140 <argp_error@@Base>
  4093a8:	mov	w8, wzr
  4093ac:	cmn	w25, #0x1
  4093b0:	b.ne	4093c8 <argp_parse@@Base+0x73c>  // b.any
  4093b4:	b	4093cc <argp_parse@@Base+0x740>
  4093b8:	mov	w25, #0x1                   	// #1
  4093bc:	mov	w8, #0x1                   	// #1
  4093c0:	cmn	w25, #0x1
  4093c4:	b.eq	4093cc <argp_parse@@Base+0x740>  // b.none
  4093c8:	tbz	w8, #0, 4095c4 <argp_parse@@Base+0x938>
  4093cc:	ldr	w8, [x19, #176]
  4093d0:	ldr	w9, [x19, #160]
  4093d4:	cmp	w8, w9
  4093d8:	b.ne	409460 <argp_parse@@Base+0x7d4>  // b.any
  4093dc:	ldp	x23, x8, [x19, #120]
  4093e0:	cmp	x23, x8
  4093e4:	b.cs	409470 <argp_parse@@Base+0x7e4>  // b.hs, b.nlast
  4093e8:	mov	w24, wzr
  4093ec:	sub	w20, w27, #0x4
  4093f0:	b	409408 <argp_parse@@Base+0x77c>
  4093f4:	ldr	w9, [x23, #24]
  4093f8:	cbz	w9, 409418 <argp_parse@@Base+0x78c>
  4093fc:	add	x23, x23, #0x48
  409400:	cmp	x23, x8
  409404:	b.cs	409478 <argp_parse@@Base+0x7ec>  // b.hs, b.nlast
  409408:	cmp	w24, #0x7
  40940c:	b.eq	4093f4 <argp_parse@@Base+0x768>  // b.none
  409410:	cbz	w24, 4093f4 <argp_parse@@Base+0x768>
  409414:	b	409478 <argp_parse@@Base+0x7ec>
  409418:	ldr	x9, [x23]
  40941c:	cbz	x9, 409458 <argp_parse@@Base+0x7cc>
  409420:	ldr	x8, [x23, #64]
  409424:	mov	w0, w20
  409428:	mov	x1, xzr
  40942c:	mov	x2, x21
  409430:	str	x8, [x19, #208]
  409434:	ldr	q0, [x23, #48]
  409438:	stur	q0, [x22, #152]
  40943c:	str	wzr, [x19, #184]
  409440:	blr	x9
  409444:	ldr	x8, [x19, #208]
  409448:	mov	w24, w0
  40944c:	str	x8, [x23, #64]
  409450:	ldr	x8, [x19, #128]
  409454:	b	4093fc <argp_parse@@Base+0x770>
  409458:	mov	w24, #0x7                   	// #7
  40945c:	b	4093fc <argp_parse@@Base+0x770>
  409460:	ldr	x9, [x19, #8]
  409464:	cbz	x9, 4095a4 <argp_parse@@Base+0x918>
  409468:	str	w8, [x9]
  40946c:	b	4094b0 <argp_parse@@Base+0x824>
  409470:	mov	w24, wzr
  409474:	b	40947c <argp_parse@@Base+0x7f0>
  409478:	ldr	x23, [x19, #120]
  40947c:	ldr	x26, [x19, #8]
  409480:	sub	x25, x8, #0x48
  409484:	cmp	x25, x23
  409488:	b.cs	409538 <argp_parse@@Base+0x8ac>  // b.hs, b.nlast
  40948c:	cmp	w24, #0x7
  409490:	csel	w24, wzr, w24, eq  // eq = none
  409494:	cbz	x26, 4094a0 <argp_parse@@Base+0x814>
  409498:	ldr	w8, [x19, #176]
  40949c:	str	w8, [x26]
  4094a0:	cbz	w24, 4094b0 <argp_parse@@Base+0x824>
  4094a4:	cmp	w24, #0x7
  4094a8:	b.eq	4095c4 <argp_parse@@Base+0x938>  // b.none
  4094ac:	b	4095d8 <argp_parse@@Base+0x94c>
  4094b0:	ldp	x23, x8, [x19, #120]
  4094b4:	sub	x25, x8, #0x48
  4094b8:	cmp	x25, x23
  4094bc:	b.cs	4094c8 <argp_parse@@Base+0x83c>  // b.hs, b.nlast
  4094c0:	mov	w24, wzr
  4094c4:	b	40963c <argp_parse@@Base+0x9b0>
  4094c8:	mov	w24, wzr
  4094cc:	sub	w20, w27, #0x2
  4094d0:	b	409520 <argp_parse@@Base+0x894>
  4094d4:	ldr	x8, [x25]
  4094d8:	cbz	x8, 409530 <argp_parse@@Base+0x8a4>
  4094dc:	ldr	x9, [x25, #64]
  4094e0:	mov	w0, w20
  4094e4:	mov	x1, xzr
  4094e8:	mov	x2, x21
  4094ec:	str	x9, [x19, #208]
  4094f0:	ldr	q0, [x25, #48]
  4094f4:	stur	q0, [x22, #152]
  4094f8:	ldr	w9, [x25, #24]
  4094fc:	str	w9, [x19, #184]
  409500:	blr	x8
  409504:	ldr	x8, [x19, #208]
  409508:	mov	w24, w0
  40950c:	str	x8, [x25, #64]
  409510:	ldr	x23, [x19, #120]
  409514:	sub	x25, x25, #0x48
  409518:	cmp	x25, x23
  40951c:	b.cc	4096cc <argp_parse@@Base+0xa40>  // b.lo, b.ul, b.last
  409520:	cmp	w24, #0x7
  409524:	b.eq	4094d4 <argp_parse@@Base+0x848>  // b.none
  409528:	cbz	w24, 4094d4 <argp_parse@@Base+0x848>
  40952c:	b	40963c <argp_parse@@Base+0x9b0>
  409530:	mov	w24, #0x7                   	// #7
  409534:	b	409514 <argp_parse@@Base+0x888>
  409538:	sub	w20, w27, #0x5
  40953c:	b	40958c <argp_parse@@Base+0x900>
  409540:	ldr	x8, [x25]
  409544:	cbz	x8, 40959c <argp_parse@@Base+0x910>
  409548:	ldr	x9, [x25, #64]
  40954c:	mov	w0, w20
  409550:	mov	x1, xzr
  409554:	mov	x2, x21
  409558:	str	x9, [x19, #208]
  40955c:	ldr	q0, [x25, #48]
  409560:	stur	q0, [x22, #152]
  409564:	ldr	w9, [x25, #24]
  409568:	str	w9, [x19, #184]
  40956c:	blr	x8
  409570:	ldr	x8, [x19, #208]
  409574:	mov	w24, w0
  409578:	str	x8, [x25, #64]
  40957c:	ldr	x23, [x19, #120]
  409580:	sub	x25, x25, #0x48
  409584:	cmp	x25, x23
  409588:	b.cc	40948c <argp_parse@@Base+0x800>  // b.lo, b.ul, b.last
  40958c:	cmp	w24, #0x7
  409590:	b.eq	409540 <argp_parse@@Base+0x8b4>  // b.none
  409594:	cbz	w24, 409540 <argp_parse@@Base+0x8b4>
  409598:	b	409494 <argp_parse@@Base+0x808>
  40959c:	mov	w24, #0x7                   	// #7
  4095a0:	b	409580 <argp_parse@@Base+0x8f4>
  4095a4:	ldrb	w8, [x19, #180]
  4095a8:	tbnz	w8, #1, 4095c4 <argp_parse@@Base+0x938>
  4095ac:	ldr	x0, [x19, #224]
  4095b0:	cbz	x0, 4095c4 <argp_parse@@Base+0x938>
  4095b4:	ldr	x2, [x19, #216]
  4095b8:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  4095bc:	add	x1, x1, #0xbce
  4095c0:	bl	401e80 <fprintf@plt>
  4095c4:	ldr	x1, [x19, #224]
  4095c8:	mov	w2, #0x104                 	// #260
  4095cc:	mov	x0, x21
  4095d0:	bl	40c0a8 <argp_state_help@@Base>
  4095d4:	mov	w24, #0x7                   	// #7
  4095d8:	ldp	x23, x8, [x19, #120]
  4095dc:	cmp	x23, x8
  4095e0:	b.cs	40963c <argp_parse@@Base+0x9b0>  // b.hs, b.nlast
  4095e4:	sub	w20, w27, #0x1
  4095e8:	b	4095f8 <argp_parse@@Base+0x96c>
  4095ec:	add	x23, x23, #0x48
  4095f0:	cmp	x23, x8
  4095f4:	b.cs	409638 <argp_parse@@Base+0x9ac>  // b.hs, b.nlast
  4095f8:	ldr	x9, [x23]
  4095fc:	cbz	x9, 4095ec <argp_parse@@Base+0x960>
  409600:	ldr	x8, [x23, #64]
  409604:	mov	w0, w20
  409608:	mov	x1, xzr
  40960c:	mov	x2, x21
  409610:	str	x8, [x19, #208]
  409614:	ldr	q0, [x23, #48]
  409618:	stur	q0, [x22, #152]
  40961c:	ldr	w8, [x23, #24]
  409620:	str	w8, [x19, #184]
  409624:	blr	x9
  409628:	ldr	x8, [x19, #208]
  40962c:	str	x8, [x23, #64]
  409630:	ldr	x8, [x19, #128]
  409634:	b	4095ec <argp_parse@@Base+0x960>
  409638:	ldr	x23, [x19, #120]
  40963c:	ldr	x8, [x19, #128]
  409640:	sub	x20, x8, #0x48
  409644:	b	40964c <argp_parse@@Base+0x9c0>
  409648:	sub	x20, x20, #0x48
  40964c:	cmp	x20, x23
  409650:	b.cc	409694 <argp_parse@@Base+0xa08>  // b.lo, b.ul, b.last
  409654:	ldr	x8, [x20]
  409658:	cbz	x8, 409648 <argp_parse@@Base+0x9bc>
  40965c:	ldr	x9, [x20, #64]
  409660:	add	w0, w27, #0x1
  409664:	mov	x1, xzr
  409668:	mov	x2, x21
  40966c:	str	x9, [x19, #208]
  409670:	ldr	q0, [x20, #48]
  409674:	stur	q0, [x22, #152]
  409678:	ldr	w9, [x20, #24]
  40967c:	str	w9, [x19, #184]
  409680:	blr	x8
  409684:	ldr	x8, [x19, #208]
  409688:	str	x8, [x20, #64]
  40968c:	ldr	x23, [x19, #120]
  409690:	b	409648 <argp_parse@@Base+0x9bc>
  409694:	ldr	x0, [x19, #248]
  409698:	cmp	w24, #0x7
  40969c:	mov	w8, #0x16                  	// #22
  4096a0:	csel	w24, w8, w24, eq  // eq = none
  4096a4:	bl	401cf0 <free@plt>
  4096a8:	mov	w0, w24
  4096ac:	mov	sp, x29
  4096b0:	ldp	x20, x19, [sp, #80]
  4096b4:	ldp	x22, x21, [sp, #64]
  4096b8:	ldp	x24, x23, [sp, #48]
  4096bc:	ldp	x26, x25, [sp, #32]
  4096c0:	ldp	x28, x27, [sp, #16]
  4096c4:	ldp	x29, x30, [sp], #96
  4096c8:	ret
  4096cc:	cmp	w24, #0x7
  4096d0:	csel	w24, wzr, w24, eq  // eq = none
  4096d4:	b	40963c <argp_parse@@Base+0x9b0>
  4096d8:	ldr	x8, [x19, #56]
  4096dc:	ldr	w9, [x8, #24]
  4096e0:	cmp	w9, w25
  4096e4:	b.eq	409708 <argp_parse@@Base+0xa7c>  // b.none
  4096e8:	ldr	x9, [x8]
  4096ec:	cbz	x9, 409708 <argp_parse@@Base+0xa7c>
  4096f0:	ldr	w10, [x8, #56]
  4096f4:	add	x9, x8, #0x20
  4096f8:	mov	x8, x9
  4096fc:	cmp	w10, w25
  409700:	b.ne	4096e8 <argp_parse@@Base+0xa5c>  // b.any
  409704:	mov	x8, x9
  409708:	ldr	x8, [x8]
  40970c:	adrp	x9, 411000 <argp_failure@@Base+0x4d44>
  409710:	add	x9, x9, #0xbca
  409714:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  409718:	cmp	x8, #0x0
  40971c:	adrp	x3, 411000 <argp_failure@@Base+0x4d44>
  409720:	csel	x2, x9, x8, eq  // eq = none
  409724:	add	x1, x1, #0xbc1
  409728:	add	x3, x3, #0xab8
  40972c:	mov	x0, x21
  409730:	bl	40c140 <argp_error@@Base>
  409734:	b	4093a8 <argp_parse@@Base+0x71c>
  409738:	cbz	x1, 409764 <argp_parse@@Base+0xad8>
  40973c:	ldr	x9, [x1, #88]
  409740:	ldp	x8, x9, [x9, #80]
  409744:	cmp	x8, x9
  409748:	b.cs	409764 <argp_parse@@Base+0xad8>  // b.hs, b.nlast
  40974c:	ldr	x10, [x8, #8]
  409750:	cmp	x10, x0
  409754:	b.eq	40976c <argp_parse@@Base+0xae0>  // b.none
  409758:	add	x8, x8, #0x48
  40975c:	cmp	x8, x9
  409760:	b.cc	40974c <argp_parse@@Base+0xac0>  // b.lo, b.ul, b.last
  409764:	mov	x0, xzr
  409768:	ret
  40976c:	ldr	x0, [x8, #48]
  409770:	ret
  409774:	stp	x29, x30, [sp, #-32]!
  409778:	stp	x20, x19, [sp, #16]
  40977c:	mov	x19, x2
  409780:	mov	x20, x1
  409784:	mov	w8, w0
  409788:	cmn	w0, #0x3
  40978c:	mov	w0, #0x7                   	// #7
  409790:	mov	x29, sp
  409794:	b.gt	4097b4 <argp_parse@@Base+0xb28>
  409798:	cmn	w8, #0x4
  40979c:	b.eq	4097d8 <argp_parse@@Base+0xb4c>  // b.none
  4097a0:	cmn	w8, #0x3
  4097a4:	b.ne	40986c <argp_parse@@Base+0xbe0>  // b.any
  4097a8:	ldr	x1, [x19, #80]
  4097ac:	mov	w2, #0x201                 	// #513
  4097b0:	b	4097cc <argp_parse@@Base+0xb40>
  4097b4:	cmn	w8, #0x2
  4097b8:	b.eq	40982c <argp_parse@@Base+0xba0>  // b.none
  4097bc:	cmp	w8, #0x3f
  4097c0:	b.ne	40986c <argp_parse@@Base+0xbe0>  // b.any
  4097c4:	ldr	x1, [x19, #80]
  4097c8:	mov	w2, #0x27a                 	// #634
  4097cc:	mov	x0, x19
  4097d0:	bl	40c0a8 <argp_state_help@@Base>
  4097d4:	b	409868 <argp_parse@@Base+0xbdc>
  4097d8:	adrp	x8, 411000 <argp_failure@@Base+0x4d44>
  4097dc:	add	x8, x8, #0xb78
  4097e0:	cmp	x20, #0x0
  4097e4:	csel	x0, x8, x20, eq  // eq = none
  4097e8:	mov	w2, #0xa                   	// #10
  4097ec:	mov	x1, xzr
  4097f0:	bl	401cd0 <strtol@plt>
  4097f4:	adrp	x19, 424000 <argp_failure@@Base+0x17d44>
  4097f8:	str	w0, [x19, #1320]
  4097fc:	ldr	w8, [x19, #1320]
  409800:	subs	w8, w8, #0x1
  409804:	str	w8, [x19, #1320]
  409808:	b.lt	409868 <argp_parse@@Base+0xbdc>  // b.tstop
  40980c:	mov	w0, #0x1                   	// #1
  409810:	bl	401bf0 <sleep@plt>
  409814:	ldr	w8, [x19, #1320]
  409818:	sub	w9, w8, #0x1
  40981c:	cmp	w8, #0x0
  409820:	str	w9, [x19, #1320]
  409824:	b.gt	40980c <argp_parse@@Base+0xb80>
  409828:	b	409868 <argp_parse@@Base+0xbdc>
  40982c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  409830:	mov	x0, x20
  409834:	str	x20, [x8, #1120]
  409838:	bl	409c90 <argp_parse@@Base+0x1004>
  40983c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  409840:	str	x0, [x19, #64]
  409844:	str	x0, [x8, #1144]
  409848:	ldr	w8, [x19, #28]
  40984c:	and	w8, w8, #0x3
  409850:	cmp	w8, #0x1
  409854:	b.ne	409868 <argp_parse@@Base+0xbdc>  // b.any
  409858:	ldr	x8, [x19, #16]
  40985c:	mov	w0, wzr
  409860:	str	x20, [x8]
  409864:	b	40986c <argp_parse@@Base+0xbe0>
  409868:	mov	w0, wzr
  40986c:	ldp	x20, x19, [sp, #16]
  409870:	ldp	x29, x30, [sp], #32
  409874:	ret
  409878:	stp	x29, x30, [sp, #-32]!
  40987c:	cmp	w0, #0x56
  409880:	str	x19, [sp, #16]
  409884:	mov	x29, sp
  409888:	b.ne	4098b4 <argp_parse@@Base+0xc28>  // b.any
  40988c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  409890:	ldr	x8, [x8, #1328]
  409894:	mov	x19, x2
  409898:	cbz	x8, 4098bc <argp_parse@@Base+0xc30>
  40989c:	ldr	x0, [x19, #80]
  4098a0:	mov	x1, x19
  4098a4:	blr	x8
  4098a8:	ldrb	w8, [x19, #28]
  4098ac:	tbnz	w8, #5, 4098e0 <argp_parse@@Base+0xc54>
  4098b0:	b	409910 <argp_parse@@Base+0xc84>
  4098b4:	mov	w0, #0x7                   	// #7
  4098b8:	b	4098e4 <argp_parse@@Base+0xc58>
  4098bc:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  4098c0:	ldr	x2, [x8, #1512]
  4098c4:	cbz	x2, 4098f0 <argp_parse@@Base+0xc64>
  4098c8:	ldr	x0, [x19, #80]
  4098cc:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  4098d0:	add	x1, x1, #0xc53
  4098d4:	bl	401e80 <fprintf@plt>
  4098d8:	ldrb	w8, [x19, #28]
  4098dc:	tbz	w8, #5, 409910 <argp_parse@@Base+0xc84>
  4098e0:	mov	w0, wzr
  4098e4:	ldr	x19, [sp, #16]
  4098e8:	ldp	x29, x30, [sp], #32
  4098ec:	ret
  4098f0:	adrp	x1, 40f000 <argp_failure@@Base+0x2d44>
  4098f4:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  4098f8:	add	x1, x1, #0x541
  4098fc:	add	x2, x2, #0xb93
  409900:	mov	x0, x19
  409904:	bl	40c140 <argp_error@@Base>
  409908:	ldrb	w8, [x19, #28]
  40990c:	tbnz	w8, #5, 4098e0 <argp_parse@@Base+0xc54>
  409910:	mov	w0, wzr
  409914:	bl	401ae0 <exit@plt>
  409918:	stp	x29, x30, [sp, #-32]!
  40991c:	stp	x20, x19, [sp, #16]
  409920:	ldr	x11, [x0]
  409924:	ldr	x8, [x0, #32]
  409928:	mov	x19, x1
  40992c:	mov	x29, sp
  409930:	cbz	x11, 409990 <argp_parse@@Base+0xd04>
  409934:	ldr	x12, [x19, #16]
  409938:	mov	w10, wzr
  40993c:	mov	x9, xzr
  409940:	add	x11, x11, #0x28
  409944:	add	x12, x12, #0x1
  409948:	str	x12, [x19, #16]
  40994c:	b	40995c <argp_parse@@Base+0xcd0>
  409950:	add	x11, x11, #0x30
  409954:	add	x9, x9, #0x1
  409958:	add	w10, w10, #0x3
  40995c:	ldur	w12, [x11, #-32]
  409960:	cbnz	w12, 409950 <argp_parse@@Base+0xcc4>
  409964:	ldur	x12, [x11, #-40]
  409968:	cbnz	x12, 409950 <argp_parse@@Base+0xcc4>
  40996c:	ldur	x12, [x11, #-8]
  409970:	cbnz	x12, 409950 <argp_parse@@Base+0xcc4>
  409974:	ldr	w12, [x11]
  409978:	cbnz	w12, 409950 <argp_parse@@Base+0xcc4>
  40997c:	ldr	x11, [x19]
  409980:	add	x11, x11, w10, uxtw
  409984:	mov	x10, x19
  409988:	str	x11, [x10], #8
  40998c:	b	4099a0 <argp_parse@@Base+0xd14>
  409990:	ldr	x9, [x0, #8]
  409994:	cbz	x9, 4099ac <argp_parse@@Base+0xd20>
  409998:	add	x10, x19, #0x10
  40999c:	mov	w9, #0x1                   	// #1
  4099a0:	ldr	x11, [x10]
  4099a4:	add	x9, x11, x9
  4099a8:	str	x9, [x10]
  4099ac:	cbz	x8, 4099d8 <argp_parse@@Base+0xd4c>
  4099b0:	ldr	x0, [x8]
  4099b4:	cbz	x0, 4099d8 <argp_parse@@Base+0xd4c>
  4099b8:	add	x20, x8, #0x20
  4099bc:	mov	x1, x19
  4099c0:	bl	409918 <argp_parse@@Base+0xc8c>
  4099c4:	ldr	x8, [x19, #24]
  4099c8:	add	x8, x8, #0x1
  4099cc:	str	x8, [x19, #24]
  4099d0:	ldr	x0, [x20], #32
  4099d4:	cbnz	x0, 4099bc <argp_parse@@Base+0xd30>
  4099d8:	ldp	x20, x19, [sp, #16]
  4099dc:	ldp	x29, x30, [sp], #32
  4099e0:	ret
  4099e4:	sub	sp, sp, #0x80
  4099e8:	stp	x29, x30, [sp, #32]
  4099ec:	stp	x28, x27, [sp, #48]
  4099f0:	stp	x26, x25, [sp, #64]
  4099f4:	stp	x24, x23, [sp, #80]
  4099f8:	stp	x22, x21, [sp, #96]
  4099fc:	stp	x20, x19, [sp, #112]
  409a00:	ldr	x23, [x0]
  409a04:	ldr	x10, [x0, #32]
  409a08:	mov	x19, x4
  409a0c:	mov	x20, x3
  409a10:	add	x29, sp, #0x20
  409a14:	cbz	x23, 409b8c <argp_parse@@Base+0xf00>
  409a18:	mov	w28, #0x39000000            	// #956301312
  409a1c:	mov	w21, #0x1000000             	// #16777216
  409a20:	mov	x26, x23
  409a24:	stp	x0, x1, [sp]
  409a28:	stur	w2, [x29, #-12]
  409a2c:	stur	x10, [x29, #-8]
  409a30:	b	409a60 <argp_parse@@Base+0xdd4>
  409a34:	ldr	w10, [x25, #80]
  409a38:	add	x11, x8, #0x20
  409a3c:	sub	w10, w20, w10
  409a40:	lsr	w10, w10, #3
  409a44:	mul	w10, w10, w28
  409a48:	bfxil	w10, w9, #0, #24
  409a4c:	add	w9, w10, w21
  409a50:	str	w9, [x8, #24]
  409a54:	str	x11, [x19, #16]
  409a58:	str	xzr, [x8, #32]
  409a5c:	add	x26, x26, #0x30
  409a60:	ldr	w24, [x26, #8]
  409a64:	cbnz	w24, 409a80 <argp_parse@@Base+0xdf4>
  409a68:	ldr	x8, [x26]
  409a6c:	cbnz	x8, 409a80 <argp_parse@@Base+0xdf4>
  409a70:	ldr	x8, [x26, #32]
  409a74:	cbnz	x8, 409a80 <argp_parse@@Base+0xdf4>
  409a78:	ldr	w8, [x26, #40]
  409a7c:	cbz	w8, 409b78 <argp_parse@@Base+0xeec>
  409a80:	ldr	w8, [x26, #24]
  409a84:	tst	w8, #0x4
  409a88:	csel	x23, x26, x23, eq  // eq = none
  409a8c:	ldrb	w9, [x23, #24]
  409a90:	tbnz	w9, #3, 409a5c <argp_parse@@Base+0xdd0>
  409a94:	sub	w9, w24, #0x1
  409a98:	cmp	w9, #0xfe
  409a9c:	b.hi	409b04 <argp_parse@@Base+0xe78>  // b.pmore
  409aa0:	tbnz	w8, #3, 409b04 <argp_parse@@Base+0xe78>
  409aa4:	bl	401cc0 <__ctype_b_loc@plt>
  409aa8:	ldr	x8, [x0]
  409aac:	ldrh	w8, [x8, x24, lsl #1]
  409ab0:	tbz	w8, #14, 409b04 <argp_parse@@Base+0xe78>
  409ab4:	ldr	x8, [x19, #8]
  409ab8:	add	x9, x8, #0x1
  409abc:	str	x9, [x19, #8]
  409ac0:	strb	w24, [x8]
  409ac4:	ldr	x8, [x23, #16]
  409ac8:	cbz	x8, 409afc <argp_parse@@Base+0xe70>
  409acc:	ldr	x8, [x19, #8]
  409ad0:	add	x9, x8, #0x1
  409ad4:	str	x9, [x19, #8]
  409ad8:	mov	w9, #0x3a                  	// #58
  409adc:	strb	w9, [x8]
  409ae0:	ldrb	w8, [x23, #24]
  409ae4:	tbz	w8, #0, 409afc <argp_parse@@Base+0xe70>
  409ae8:	ldr	x8, [x19, #8]
  409aec:	add	x9, x8, #0x1
  409af0:	str	x9, [x19, #8]
  409af4:	mov	w9, #0x3a                  	// #58
  409af8:	strb	w9, [x8]
  409afc:	ldr	x8, [x19, #8]
  409b00:	strb	wzr, [x8]
  409b04:	ldr	x24, [x26]
  409b08:	cbz	x24, 409a5c <argp_parse@@Base+0xdd0>
  409b0c:	ldr	x25, [x19]
  409b10:	ldr	x22, [x25, #16]
  409b14:	ldr	x0, [x22]
  409b18:	cbz	x0, 409b40 <argp_parse@@Base+0xeb4>
  409b1c:	mov	x27, x22
  409b20:	mov	x1, x24
  409b24:	bl	401cb0 <strcmp@plt>
  409b28:	cbz	w0, 409b38 <argp_parse@@Base+0xeac>
  409b2c:	ldr	x0, [x27, #32]!
  409b30:	cbnz	x0, 409b20 <argp_parse@@Base+0xe94>
  409b34:	b	409b40 <argp_parse@@Base+0xeb4>
  409b38:	sub	x8, x27, x22
  409b3c:	tbz	x8, #36, 409a5c <argp_parse@@Base+0xdd0>
  409b40:	ldr	x8, [x19, #16]
  409b44:	str	x24, [x8]
  409b48:	ldr	x9, [x23, #16]
  409b4c:	cbz	x9, 409b60 <argp_parse@@Base+0xed4>
  409b50:	ldrb	w9, [x23, #24]
  409b54:	tst	w9, #0x1
  409b58:	mov	w9, #0x1                   	// #1
  409b5c:	cinc	w9, w9, ne  // ne = any
  409b60:	str	w9, [x8, #8]
  409b64:	str	xzr, [x8, #16]
  409b68:	ldr	w9, [x26, #8]
  409b6c:	cbnz	w9, 409a34 <argp_parse@@Base+0xda8>
  409b70:	ldr	w9, [x23, #8]
  409b74:	b	409a34 <argp_parse@@Base+0xda8>
  409b78:	ldp	x0, x1, [sp]
  409b7c:	ldur	x10, [x29, #-8]
  409b80:	ldur	w2, [x29, #-12]
  409b84:	ldr	x8, [x0, #8]
  409b88:	b	409b94 <argp_parse@@Base+0xf08>
  409b8c:	ldr	x8, [x0, #8]
  409b90:	cbz	x8, 409c38 <argp_parse@@Base+0xfac>
  409b94:	stp	x8, x0, [x20]
  409b98:	ldr	x8, [x19, #8]
  409b9c:	str	wzr, [x20, #24]
  409ba0:	str	x1, [x20, #32]
  409ba4:	str	w2, [x20, #40]
  409ba8:	stp	xzr, xzr, [x20, #56]
  409bac:	str	x8, [x20, #16]
  409bb0:	str	xzr, [x20, #48]
  409bb4:	cbz	x10, 409bdc <argp_parse@@Base+0xf50>
  409bb8:	mov	w8, #0xffffffff            	// #-1
  409bbc:	add	w8, w8, #0x1
  409bc0:	lsl	x9, x8, #5
  409bc4:	ldr	x9, [x10, x9]
  409bc8:	cbnz	x9, 409bbc <argp_parse@@Base+0xf30>
  409bcc:	ldr	x9, [x19, #24]
  409bd0:	add	x8, x9, w8, uxtw #3
  409bd4:	str	x9, [x20, #56]
  409bd8:	str	x8, [x19, #24]
  409bdc:	add	x3, x20, #0x48
  409be0:	cbz	x10, 409c14 <argp_parse@@Base+0xf88>
  409be4:	ldr	x0, [x10]
  409be8:	cbz	x0, 409c14 <argp_parse@@Base+0xf88>
  409bec:	mov	w2, wzr
  409bf0:	add	x21, x10, #0x20
  409bf4:	mov	x1, x20
  409bf8:	mov	x4, x19
  409bfc:	add	w22, w2, #0x1
  409c00:	bl	4099e4 <argp_parse@@Base+0xd58>
  409c04:	mov	x3, x0
  409c08:	ldr	x0, [x21], #32
  409c0c:	mov	w2, w22
  409c10:	cbnz	x0, 409bf4 <argp_parse@@Base+0xf68>
  409c14:	ldp	x20, x19, [sp, #112]
  409c18:	ldp	x22, x21, [sp, #96]
  409c1c:	ldp	x24, x23, [sp, #80]
  409c20:	ldp	x26, x25, [sp, #64]
  409c24:	ldp	x28, x27, [sp, #48]
  409c28:	ldp	x29, x30, [sp, #32]
  409c2c:	mov	x0, x3
  409c30:	add	sp, sp, #0x80
  409c34:	ret
  409c38:	mov	x3, x20
  409c3c:	mov	x20, xzr
  409c40:	cbnz	x10, 409be4 <argp_parse@@Base+0xf58>
  409c44:	b	409c14 <argp_parse@@Base+0xf88>
  409c48:	adrp	x9, 409000 <argp_parse@@Base+0x374>
  409c4c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  409c50:	add	x9, x9, #0xc6c
  409c54:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  409c58:	adrp	x11, 424000 <argp_failure@@Base+0x17d44>
  409c5c:	str	x9, [x8, #1328]
  409c60:	str	x0, [x10, #1336]
  409c64:	str	x1, [x11, #1344]
  409c68:	ret
  409c6c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  409c70:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  409c74:	ldr	x1, [x8, #1336]
  409c78:	ldr	x4, [x9, #1344]
  409c7c:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  409c80:	adrp	x3, 411000 <argp_failure@@Base+0x4d44>
  409c84:	add	x2, x2, #0xbe6
  409c88:	add	x3, x3, #0xbf4
  409c8c:	b	40a27c <argp_parse@@Base+0x15f0>
  409c90:	sub	x0, x0, #0x1
  409c94:	ldrb	w10, [x0, #1]!
  409c98:	cmp	w10, #0x2f
  409c9c:	b.eq	409c94 <argp_parse@@Base+0x1008>  // b.none
  409ca0:	mov	w8, wzr
  409ca4:	mov	x9, x0
  409ca8:	b	409cb4 <argp_parse@@Base+0x1028>
  409cac:	ldrb	w10, [x9, #1]!
  409cb0:	mov	w8, #0x1                   	// #1
  409cb4:	and	w10, w10, #0xff
  409cb8:	cmp	w10, #0x2f
  409cbc:	b.eq	409cac <argp_parse@@Base+0x1020>  // b.none
  409cc0:	cbz	w10, 409cd8 <argp_parse@@Base+0x104c>
  409cc4:	tst	w8, #0x1
  409cc8:	csel	x0, x9, x0, ne  // ne = any
  409ccc:	ldrb	w10, [x9, #1]!
  409cd0:	mov	w8, wzr
  409cd4:	b	409cb4 <argp_parse@@Base+0x1028>
  409cd8:	ret
  409cdc:	stp	x29, x30, [sp, #-32]!
  409ce0:	str	x19, [sp, #16]
  409ce4:	mov	x29, sp
  409ce8:	mov	x19, x0
  409cec:	bl	401ac0 <strlen@plt>
  409cf0:	mov	x8, x0
  409cf4:	sub	x9, x19, #0x1
  409cf8:	mov	x0, x8
  409cfc:	cmp	x8, #0x2
  409d00:	b.cc	409d14 <argp_parse@@Base+0x1088>  // b.lo, b.ul, b.last
  409d04:	ldrb	w8, [x9, x0]
  409d08:	cmp	w8, #0x2f
  409d0c:	sub	x8, x0, #0x1
  409d10:	b.eq	409cf8 <argp_parse@@Base+0x106c>  // b.none
  409d14:	ldr	x19, [sp, #16]
  409d18:	ldp	x29, x30, [sp], #32
  409d1c:	ret
  409d20:	stp	x29, x30, [sp, #-32]!
  409d24:	stp	x20, x19, [sp, #16]
  409d28:	mov	x29, sp
  409d2c:	cbz	x0, 409dac <argp_parse@@Base+0x1120>
  409d30:	mov	w1, #0x2f                  	// #47
  409d34:	mov	x19, x0
  409d38:	bl	401c70 <strrchr@plt>
  409d3c:	cmp	x0, #0x0
  409d40:	csinc	x20, x19, x0, eq  // eq = none
  409d44:	sub	x8, x20, x19
  409d48:	cmp	x8, #0x7
  409d4c:	b.lt	409d90 <argp_parse@@Base+0x1104>  // b.tstop
  409d50:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  409d54:	sub	x0, x20, #0x7
  409d58:	add	x1, x1, #0xc32
  409d5c:	mov	w2, #0x7                   	// #7
  409d60:	bl	401bc0 <strncmp@plt>
  409d64:	cbnz	w0, 409d90 <argp_parse@@Base+0x1104>
  409d68:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  409d6c:	add	x1, x1, #0xc3a
  409d70:	mov	w2, #0x3                   	// #3
  409d74:	mov	x0, x20
  409d78:	bl	401bc0 <strncmp@plt>
  409d7c:	mov	x19, x20
  409d80:	cbnz	w0, 409d90 <argp_parse@@Base+0x1104>
  409d84:	add	x19, x20, #0x3
  409d88:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  409d8c:	str	x19, [x8, #1144]
  409d90:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  409d94:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  409d98:	str	x19, [x8, #1352]
  409d9c:	str	x19, [x9, #1120]
  409da0:	ldp	x20, x19, [sp, #16]
  409da4:	ldp	x29, x30, [sp], #32
  409da8:	ret
  409dac:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  409db0:	ldr	x3, [x8, #1128]
  409db4:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  409db8:	add	x0, x0, #0xbfa
  409dbc:	mov	w1, #0x37                  	// #55
  409dc0:	mov	w2, #0x1                   	// #1
  409dc4:	bl	401d30 <fwrite@plt>
  409dc8:	bl	401c90 <abort@plt>
  409dcc:	sub	sp, sp, #0xc0
  409dd0:	stp	x29, x30, [sp, #128]
  409dd4:	stp	x24, x23, [sp, #144]
  409dd8:	stp	x22, x21, [sp, #160]
  409ddc:	stp	x20, x19, [sp, #176]
  409de0:	add	x29, sp, #0x80
  409de4:	mov	x19, x1
  409de8:	mov	x20, x0
  409dec:	bl	401b70 <fileno@plt>
  409df0:	mov	w1, w0
  409df4:	mov	x2, sp
  409df8:	mov	w0, wzr
  409dfc:	bl	401da0 <__fxstat@plt>
  409e00:	tbnz	w0, #31, 409e3c <argp_parse@@Base+0x11b0>
  409e04:	ldr	w8, [sp, #16]
  409e08:	and	w8, w8, #0xf000
  409e0c:	cmp	w8, #0x8, lsl #12
  409e10:	b.ne	409e3c <argp_parse@@Base+0x11b0>  // b.any
  409e14:	mov	x0, x20
  409e18:	bl	401d50 <ftello@plt>
  409e1c:	tbnz	x0, #63, 409e3c <argp_parse@@Base+0x11b0>
  409e20:	ldr	x8, [sp, #48]
  409e24:	subs	x8, x8, x0
  409e28:	b.le	409e3c <argp_parse@@Base+0x11b0>
  409e2c:	cmn	x8, #0x1
  409e30:	b.eq	409f20 <argp_parse@@Base+0x1294>  // b.none
  409e34:	add	x22, x8, #0x1
  409e38:	b	409e40 <argp_parse@@Base+0x11b4>
  409e3c:	mov	w22, #0x2000                	// #8192
  409e40:	mov	x0, x22
  409e44:	bl	401ba0 <malloc@plt>
  409e48:	cbz	x0, 409ea4 <argp_parse@@Base+0x1218>
  409e4c:	mov	x24, xzr
  409e50:	sub	x23, x22, x24
  409e54:	mov	x21, x0
  409e58:	add	x0, x0, x24
  409e5c:	mov	w1, #0x1                   	// #1
  409e60:	mov	x2, x23
  409e64:	mov	x3, x20
  409e68:	bl	401ce0 <fread@plt>
  409e6c:	cmp	x0, x23
  409e70:	add	x24, x0, x24
  409e74:	b.ne	409eac <argp_parse@@Base+0x1220>  // b.any
  409e78:	cmn	x22, #0x1
  409e7c:	b.eq	409eec <argp_parse@@Base+0x1260>  // b.none
  409e80:	adds	x8, x22, x22, lsr #1
  409e84:	csinv	x22, x8, xzr, cc  // cc = lo, ul, last
  409e88:	mov	x0, x21
  409e8c:	mov	x1, x22
  409e90:	bl	401c30 <realloc@plt>
  409e94:	cbnz	x0, 409e50 <argp_parse@@Base+0x11c4>
  409e98:	bl	401e50 <__errno_location@plt>
  409e9c:	ldr	w23, [x0]
  409ea0:	b	409ef0 <argp_parse@@Base+0x1264>
  409ea4:	mov	x21, xzr
  409ea8:	b	409f04 <argp_parse@@Base+0x1278>
  409eac:	bl	401e50 <__errno_location@plt>
  409eb0:	ldr	w23, [x0]
  409eb4:	mov	x0, x20
  409eb8:	bl	401ea0 <ferror@plt>
  409ebc:	cbnz	w0, 409ef0 <argp_parse@@Base+0x1264>
  409ec0:	sub	x8, x22, #0x1
  409ec4:	cmp	x24, x8
  409ec8:	b.cs	409ee0 <argp_parse@@Base+0x1254>  // b.hs, b.nlast
  409ecc:	add	x1, x24, #0x1
  409ed0:	mov	x0, x21
  409ed4:	bl	401c30 <realloc@plt>
  409ed8:	cmp	x0, #0x0
  409edc:	csel	x21, x21, x0, eq  // eq = none
  409ee0:	strb	wzr, [x21, x24]
  409ee4:	str	x24, [x19]
  409ee8:	b	409f04 <argp_parse@@Base+0x1278>
  409eec:	mov	w23, #0xc                   	// #12
  409ef0:	mov	x0, x21
  409ef4:	bl	401cf0 <free@plt>
  409ef8:	bl	401e50 <__errno_location@plt>
  409efc:	mov	x21, xzr
  409f00:	str	w23, [x0]
  409f04:	mov	x0, x21
  409f08:	ldp	x20, x19, [sp, #176]
  409f0c:	ldp	x22, x21, [sp, #160]
  409f10:	ldp	x24, x23, [sp, #144]
  409f14:	ldp	x29, x30, [sp, #128]
  409f18:	add	sp, sp, #0xc0
  409f1c:	ret
  409f20:	bl	401e50 <__errno_location@plt>
  409f24:	mov	w8, #0xc                   	// #12
  409f28:	mov	x21, xzr
  409f2c:	str	w8, [x0]
  409f30:	b	409f04 <argp_parse@@Base+0x1278>
  409f34:	stp	x29, x30, [sp, #-48]!
  409f38:	stp	x20, x19, [sp, #32]
  409f3c:	mov	x19, x1
  409f40:	adrp	x1, 410000 <argp_failure@@Base+0x3d44>
  409f44:	add	x1, x1, #0xa3a
  409f48:	stp	x22, x21, [sp, #16]
  409f4c:	mov	x29, sp
  409f50:	bl	401b90 <fopen@plt>
  409f54:	cbz	x0, 409f9c <argp_parse@@Base+0x1310>
  409f58:	mov	x1, x19
  409f5c:	mov	x21, x0
  409f60:	bl	409dcc <argp_parse@@Base+0x1140>
  409f64:	mov	x19, x0
  409f68:	bl	401e50 <__errno_location@plt>
  409f6c:	ldr	w22, [x0]
  409f70:	mov	x20, x0
  409f74:	mov	x0, x21
  409f78:	bl	401b80 <fclose@plt>
  409f7c:	cbz	w0, 409fa0 <argp_parse@@Base+0x1314>
  409f80:	cbz	x19, 409f90 <argp_parse@@Base+0x1304>
  409f84:	ldr	w22, [x20]
  409f88:	mov	x0, x19
  409f8c:	bl	401cf0 <free@plt>
  409f90:	mov	x19, xzr
  409f94:	str	w22, [x20]
  409f98:	b	409fa0 <argp_parse@@Base+0x1314>
  409f9c:	mov	x19, xzr
  409fa0:	mov	x0, x19
  409fa4:	ldp	x20, x19, [sp, #32]
  409fa8:	ldp	x22, x21, [sp, #16]
  409fac:	ldp	x29, x30, [sp], #48
  409fb0:	ret
  409fb4:	stp	x29, x30, [sp, #-48]!
  409fb8:	stp	x20, x19, [sp, #32]
  409fbc:	mov	x19, x1
  409fc0:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  409fc4:	add	x1, x1, #0xc3e
  409fc8:	stp	x22, x21, [sp, #16]
  409fcc:	mov	x29, sp
  409fd0:	bl	401b90 <fopen@plt>
  409fd4:	cbz	x0, 40a01c <argp_parse@@Base+0x1390>
  409fd8:	mov	x1, x19
  409fdc:	mov	x21, x0
  409fe0:	bl	409dcc <argp_parse@@Base+0x1140>
  409fe4:	mov	x19, x0
  409fe8:	bl	401e50 <__errno_location@plt>
  409fec:	ldr	w22, [x0]
  409ff0:	mov	x20, x0
  409ff4:	mov	x0, x21
  409ff8:	bl	401b80 <fclose@plt>
  409ffc:	cbz	w0, 40a020 <argp_parse@@Base+0x1394>
  40a000:	cbz	x19, 40a010 <argp_parse@@Base+0x1384>
  40a004:	ldr	w22, [x20]
  40a008:	mov	x0, x19
  40a00c:	bl	401cf0 <free@plt>
  40a010:	mov	x19, xzr
  40a014:	str	w22, [x20]
  40a018:	b	40a020 <argp_parse@@Base+0x1394>
  40a01c:	mov	x19, xzr
  40a020:	mov	x0, x19
  40a024:	ldp	x20, x19, [sp, #32]
  40a028:	ldp	x22, x21, [sp, #16]
  40a02c:	ldp	x29, x30, [sp], #48
  40a030:	ret
  40a034:	sub	sp, sp, #0x50
  40a038:	str	x21, [sp, #48]
  40a03c:	stp	x20, x19, [sp, #64]
  40a040:	mov	x21, x5
  40a044:	mov	x20, x4
  40a048:	mov	x4, x3
  40a04c:	mov	x3, x2
  40a050:	mov	x19, x0
  40a054:	stp	x29, x30, [sp, #32]
  40a058:	add	x29, sp, #0x20
  40a05c:	cbz	x1, 40a078 <argp_parse@@Base+0x13ec>
  40a060:	mov	x2, x1
  40a064:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a068:	add	x1, x1, #0xc4b
  40a06c:	mov	x0, x19
  40a070:	bl	401e80 <fprintf@plt>
  40a074:	b	40a090 <argp_parse@@Base+0x1404>
  40a078:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a07c:	add	x1, x1, #0xc57
  40a080:	mov	x0, x19
  40a084:	mov	x2, x3
  40a088:	mov	x3, x4
  40a08c:	bl	401e80 <fprintf@plt>
  40a090:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a094:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  40a098:	add	x1, x1, #0xf4e
  40a09c:	add	x2, x2, #0xc5e
  40a0a0:	mov	w3, #0x7df                 	// #2015
  40a0a4:	mov	x0, x19
  40a0a8:	bl	401e80 <fprintf@plt>
  40a0ac:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  40a0b0:	add	x0, x0, #0xc62
  40a0b4:	mov	w1, #0xca                  	// #202
  40a0b8:	mov	w2, #0x1                   	// #1
  40a0bc:	mov	x3, x19
  40a0c0:	bl	401d30 <fwrite@plt>
  40a0c4:	cmp	x21, #0x9
  40a0c8:	b.hi	40a108 <argp_parse@@Base+0x147c>  // b.pmore
  40a0cc:	adrp	x8, 411000 <argp_failure@@Base+0x4d44>
  40a0d0:	add	x8, x8, #0xc41
  40a0d4:	adr	x9, 40a0e4 <argp_parse@@Base+0x1458>
  40a0d8:	ldrb	w10, [x8, x21]
  40a0dc:	add	x9, x9, x10, lsl #2
  40a0e0:	br	x9
  40a0e4:	ldr	x2, [x20]
  40a0e8:	mov	x0, x19
  40a0ec:	ldp	x20, x19, [sp, #64]
  40a0f0:	ldr	x21, [sp, #48]
  40a0f4:	ldp	x29, x30, [sp, #32]
  40a0f8:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a0fc:	add	x1, x1, #0xd2d
  40a100:	add	sp, sp, #0x50
  40a104:	b	401e80 <fprintf@plt>
  40a108:	ldr	q0, [x20, #48]
  40a10c:	ldr	x8, [x20, #64]
  40a110:	ldp	x2, x3, [x20]
  40a114:	ldp	x4, x5, [x20, #16]
  40a118:	ldp	x6, x7, [x20, #32]
  40a11c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a120:	str	x8, [sp, #16]
  40a124:	add	x1, x1, #0xe6c
  40a128:	b	40a258 <argp_parse@@Base+0x15cc>
  40a12c:	ldp	x2, x3, [x20]
  40a130:	ldr	x4, [x20, #16]
  40a134:	mov	x0, x19
  40a138:	ldp	x20, x19, [sp, #64]
  40a13c:	ldr	x21, [sp, #48]
  40a140:	ldp	x29, x30, [sp, #32]
  40a144:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a148:	add	x1, x1, #0xd54
  40a14c:	add	sp, sp, #0x50
  40a150:	b	401e80 <fprintf@plt>
  40a154:	ldp	x2, x3, [x20]
  40a158:	mov	x0, x19
  40a15c:	ldp	x20, x19, [sp, #64]
  40a160:	ldr	x21, [sp, #48]
  40a164:	ldp	x29, x30, [sp, #32]
  40a168:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a16c:	add	x1, x1, #0xd3d
  40a170:	add	sp, sp, #0x50
  40a174:	b	401e80 <fprintf@plt>
  40a178:	ldp	x8, x9, [x20, #48]
  40a17c:	ldp	x2, x3, [x20]
  40a180:	ldp	x4, x5, [x20, #16]
  40a184:	ldp	x6, x7, [x20, #32]
  40a188:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a18c:	add	x1, x1, #0xe08
  40a190:	str	x9, [sp, #8]
  40a194:	b	40a230 <argp_parse@@Base+0x15a4>
  40a198:	ldp	x2, x3, [x20]
  40a19c:	ldp	x4, x5, [x20, #16]
  40a1a0:	mov	x0, x19
  40a1a4:	ldp	x20, x19, [sp, #64]
  40a1a8:	ldr	x21, [sp, #48]
  40a1ac:	ldp	x29, x30, [sp, #32]
  40a1b0:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a1b4:	add	x1, x1, #0xd70
  40a1b8:	add	sp, sp, #0x50
  40a1bc:	b	401e80 <fprintf@plt>
  40a1c0:	ldp	x2, x3, [x20]
  40a1c4:	ldp	x4, x5, [x20, #16]
  40a1c8:	ldr	x6, [x20, #32]
  40a1cc:	mov	x0, x19
  40a1d0:	ldp	x20, x19, [sp, #64]
  40a1d4:	ldr	x21, [sp, #48]
  40a1d8:	ldp	x29, x30, [sp, #32]
  40a1dc:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a1e0:	add	x1, x1, #0xd90
  40a1e4:	add	sp, sp, #0x50
  40a1e8:	b	401e80 <fprintf@plt>
  40a1ec:	ldp	x2, x3, [x20]
  40a1f0:	ldp	x4, x5, [x20, #16]
  40a1f4:	ldp	x6, x7, [x20, #32]
  40a1f8:	mov	x0, x19
  40a1fc:	ldp	x20, x19, [sp, #64]
  40a200:	ldr	x21, [sp, #48]
  40a204:	ldp	x29, x30, [sp, #32]
  40a208:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a20c:	add	x1, x1, #0xdb4
  40a210:	add	sp, sp, #0x50
  40a214:	b	401e80 <fprintf@plt>
  40a218:	ldp	x2, x3, [x20]
  40a21c:	ldp	x4, x5, [x20, #16]
  40a220:	ldp	x6, x7, [x20, #32]
  40a224:	ldr	x8, [x20, #48]
  40a228:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a22c:	add	x1, x1, #0xddc
  40a230:	str	x8, [sp]
  40a234:	b	40a25c <argp_parse@@Base+0x15d0>
  40a238:	ldr	q0, [x20, #48]
  40a23c:	ldr	x8, [x20, #64]
  40a240:	ldp	x2, x3, [x20]
  40a244:	ldp	x4, x5, [x20, #16]
  40a248:	ldp	x6, x7, [x20, #32]
  40a24c:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a250:	str	x8, [sp, #16]
  40a254:	add	x1, x1, #0xe38
  40a258:	str	q0, [sp]
  40a25c:	mov	x0, x19
  40a260:	bl	401e80 <fprintf@plt>
  40a264:	ldp	x20, x19, [sp, #64]
  40a268:	ldr	x21, [sp, #48]
  40a26c:	ldp	x29, x30, [sp, #32]
  40a270:	add	sp, sp, #0x50
  40a274:	ret
  40a278:	bl	401c90 <abort@plt>
  40a27c:	mov	x8, xzr
  40a280:	ldr	x9, [x4, x8, lsl #3]
  40a284:	add	x8, x8, #0x1
  40a288:	cbnz	x9, 40a280 <argp_parse@@Base+0x15f4>
  40a28c:	sub	x5, x8, #0x1
  40a290:	b	40a034 <argp_parse@@Base+0x13a8>
  40a294:	sub	sp, sp, #0x60
  40a298:	stp	x29, x30, [sp, #80]
  40a29c:	ldr	w9, [x4, #24]
  40a2a0:	add	x29, sp, #0x50
  40a2a4:	mov	w8, w9
  40a2a8:	tbz	w9, #31, 40a2cc <argp_parse@@Base+0x1640>
  40a2ac:	add	w8, w9, #0x8
  40a2b0:	cmn	w9, #0x8
  40a2b4:	str	w8, [x4, #24]
  40a2b8:	b.gt	40a2cc <argp_parse@@Base+0x1640>
  40a2bc:	ldr	x10, [x4, #8]
  40a2c0:	sxtw	x9, w9
  40a2c4:	add	x9, x10, x9
  40a2c8:	b	40a2d8 <argp_parse@@Base+0x164c>
  40a2cc:	ldr	x9, [x4]
  40a2d0:	add	x10, x9, #0x8
  40a2d4:	str	x10, [x4]
  40a2d8:	ldr	x9, [x9]
  40a2dc:	str	x9, [sp]
  40a2e0:	cbz	x9, 40a2f0 <argp_parse@@Base+0x1664>
  40a2e4:	tbnz	w8, #31, 40a2f8 <argp_parse@@Base+0x166c>
  40a2e8:	mov	w9, w8
  40a2ec:	b	40a314 <argp_parse@@Base+0x1688>
  40a2f0:	mov	x5, xzr
  40a2f4:	b	40a56c <argp_parse@@Base+0x18e0>
  40a2f8:	add	w9, w8, #0x8
  40a2fc:	cmn	w8, #0x8
  40a300:	str	w9, [x4, #24]
  40a304:	b.gt	40a314 <argp_parse@@Base+0x1688>
  40a308:	ldr	x10, [x4, #8]
  40a30c:	add	x8, x10, w8, sxtw
  40a310:	b	40a320 <argp_parse@@Base+0x1694>
  40a314:	ldr	x8, [x4]
  40a318:	add	x10, x8, #0x8
  40a31c:	str	x10, [x4]
  40a320:	ldr	x8, [x8]
  40a324:	str	x8, [sp, #8]
  40a328:	cbz	x8, 40a338 <argp_parse@@Base+0x16ac>
  40a32c:	tbnz	w9, #31, 40a340 <argp_parse@@Base+0x16b4>
  40a330:	mov	w8, w9
  40a334:	b	40a35c <argp_parse@@Base+0x16d0>
  40a338:	mov	w5, #0x1                   	// #1
  40a33c:	b	40a56c <argp_parse@@Base+0x18e0>
  40a340:	add	w8, w9, #0x8
  40a344:	cmn	w9, #0x8
  40a348:	str	w8, [x4, #24]
  40a34c:	b.gt	40a35c <argp_parse@@Base+0x16d0>
  40a350:	ldr	x10, [x4, #8]
  40a354:	add	x9, x10, w9, sxtw
  40a358:	b	40a368 <argp_parse@@Base+0x16dc>
  40a35c:	ldr	x9, [x4]
  40a360:	add	x10, x9, #0x8
  40a364:	str	x10, [x4]
  40a368:	ldr	x9, [x9]
  40a36c:	str	x9, [sp, #16]
  40a370:	cbz	x9, 40a380 <argp_parse@@Base+0x16f4>
  40a374:	tbnz	w8, #31, 40a388 <argp_parse@@Base+0x16fc>
  40a378:	mov	w9, w8
  40a37c:	b	40a3a4 <argp_parse@@Base+0x1718>
  40a380:	mov	w5, #0x2                   	// #2
  40a384:	b	40a56c <argp_parse@@Base+0x18e0>
  40a388:	add	w9, w8, #0x8
  40a38c:	cmn	w8, #0x8
  40a390:	str	w9, [x4, #24]
  40a394:	b.gt	40a3a4 <argp_parse@@Base+0x1718>
  40a398:	ldr	x10, [x4, #8]
  40a39c:	add	x8, x10, w8, sxtw
  40a3a0:	b	40a3b0 <argp_parse@@Base+0x1724>
  40a3a4:	ldr	x8, [x4]
  40a3a8:	add	x10, x8, #0x8
  40a3ac:	str	x10, [x4]
  40a3b0:	ldr	x8, [x8]
  40a3b4:	str	x8, [sp, #24]
  40a3b8:	cbz	x8, 40a3c8 <argp_parse@@Base+0x173c>
  40a3bc:	tbnz	w9, #31, 40a3d0 <argp_parse@@Base+0x1744>
  40a3c0:	mov	w8, w9
  40a3c4:	b	40a3ec <argp_parse@@Base+0x1760>
  40a3c8:	mov	w5, #0x3                   	// #3
  40a3cc:	b	40a56c <argp_parse@@Base+0x18e0>
  40a3d0:	add	w8, w9, #0x8
  40a3d4:	cmn	w9, #0x8
  40a3d8:	str	w8, [x4, #24]
  40a3dc:	b.gt	40a3ec <argp_parse@@Base+0x1760>
  40a3e0:	ldr	x10, [x4, #8]
  40a3e4:	add	x9, x10, w9, sxtw
  40a3e8:	b	40a3f8 <argp_parse@@Base+0x176c>
  40a3ec:	ldr	x9, [x4]
  40a3f0:	add	x10, x9, #0x8
  40a3f4:	str	x10, [x4]
  40a3f8:	ldr	x9, [x9]
  40a3fc:	str	x9, [sp, #32]
  40a400:	cbz	x9, 40a410 <argp_parse@@Base+0x1784>
  40a404:	tbnz	w8, #31, 40a418 <argp_parse@@Base+0x178c>
  40a408:	mov	w9, w8
  40a40c:	b	40a434 <argp_parse@@Base+0x17a8>
  40a410:	mov	w5, #0x4                   	// #4
  40a414:	b	40a56c <argp_parse@@Base+0x18e0>
  40a418:	add	w9, w8, #0x8
  40a41c:	cmn	w8, #0x8
  40a420:	str	w9, [x4, #24]
  40a424:	b.gt	40a434 <argp_parse@@Base+0x17a8>
  40a428:	ldr	x10, [x4, #8]
  40a42c:	add	x8, x10, w8, sxtw
  40a430:	b	40a440 <argp_parse@@Base+0x17b4>
  40a434:	ldr	x8, [x4]
  40a438:	add	x10, x8, #0x8
  40a43c:	str	x10, [x4]
  40a440:	ldr	x8, [x8]
  40a444:	str	x8, [sp, #40]
  40a448:	cbz	x8, 40a458 <argp_parse@@Base+0x17cc>
  40a44c:	tbnz	w9, #31, 40a460 <argp_parse@@Base+0x17d4>
  40a450:	mov	w8, w9
  40a454:	b	40a47c <argp_parse@@Base+0x17f0>
  40a458:	mov	w5, #0x5                   	// #5
  40a45c:	b	40a56c <argp_parse@@Base+0x18e0>
  40a460:	add	w8, w9, #0x8
  40a464:	cmn	w9, #0x8
  40a468:	str	w8, [x4, #24]
  40a46c:	b.gt	40a47c <argp_parse@@Base+0x17f0>
  40a470:	ldr	x10, [x4, #8]
  40a474:	add	x9, x10, w9, sxtw
  40a478:	b	40a488 <argp_parse@@Base+0x17fc>
  40a47c:	ldr	x9, [x4]
  40a480:	add	x10, x9, #0x8
  40a484:	str	x10, [x4]
  40a488:	ldr	x9, [x9]
  40a48c:	str	x9, [sp, #48]
  40a490:	cbz	x9, 40a4a0 <argp_parse@@Base+0x1814>
  40a494:	tbnz	w8, #31, 40a4a8 <argp_parse@@Base+0x181c>
  40a498:	mov	w9, w8
  40a49c:	b	40a4c4 <argp_parse@@Base+0x1838>
  40a4a0:	mov	w5, #0x6                   	// #6
  40a4a4:	b	40a56c <argp_parse@@Base+0x18e0>
  40a4a8:	add	w9, w8, #0x8
  40a4ac:	cmn	w8, #0x8
  40a4b0:	str	w9, [x4, #24]
  40a4b4:	b.gt	40a4c4 <argp_parse@@Base+0x1838>
  40a4b8:	ldr	x10, [x4, #8]
  40a4bc:	add	x8, x10, w8, sxtw
  40a4c0:	b	40a4d0 <argp_parse@@Base+0x1844>
  40a4c4:	ldr	x8, [x4]
  40a4c8:	add	x10, x8, #0x8
  40a4cc:	str	x10, [x4]
  40a4d0:	ldr	x8, [x8]
  40a4d4:	str	x8, [sp, #56]
  40a4d8:	cbz	x8, 40a4e8 <argp_parse@@Base+0x185c>
  40a4dc:	tbnz	w9, #31, 40a4f0 <argp_parse@@Base+0x1864>
  40a4e0:	mov	w8, w9
  40a4e4:	b	40a50c <argp_parse@@Base+0x1880>
  40a4e8:	mov	w5, #0x7                   	// #7
  40a4ec:	b	40a56c <argp_parse@@Base+0x18e0>
  40a4f0:	add	w8, w9, #0x8
  40a4f4:	cmn	w9, #0x8
  40a4f8:	str	w8, [x4, #24]
  40a4fc:	b.gt	40a50c <argp_parse@@Base+0x1880>
  40a500:	ldr	x10, [x4, #8]
  40a504:	add	x9, x10, w9, sxtw
  40a508:	b	40a518 <argp_parse@@Base+0x188c>
  40a50c:	ldr	x9, [x4]
  40a510:	add	x10, x9, #0x8
  40a514:	str	x10, [x4]
  40a518:	ldr	x9, [x9]
  40a51c:	str	x9, [sp, #64]
  40a520:	cbz	x9, 40a568 <argp_parse@@Base+0x18dc>
  40a524:	tbz	w8, #31, 40a544 <argp_parse@@Base+0x18b8>
  40a528:	add	w9, w8, #0x8
  40a52c:	cmn	w8, #0x8
  40a530:	str	w9, [x4, #24]
  40a534:	b.gt	40a544 <argp_parse@@Base+0x18b8>
  40a538:	ldr	x9, [x4, #8]
  40a53c:	add	x8, x9, w8, sxtw
  40a540:	b	40a550 <argp_parse@@Base+0x18c4>
  40a544:	ldr	x8, [x4]
  40a548:	add	x9, x8, #0x8
  40a54c:	str	x9, [x4]
  40a550:	ldr	x8, [x8]
  40a554:	str	x8, [sp, #72]
  40a558:	cmp	x8, #0x0
  40a55c:	mov	w8, #0x9                   	// #9
  40a560:	cinc	x5, x8, ne  // ne = any
  40a564:	b	40a56c <argp_parse@@Base+0x18e0>
  40a568:	mov	w5, #0x8                   	// #8
  40a56c:	mov	x4, sp
  40a570:	bl	40a034 <argp_parse@@Base+0x13a8>
  40a574:	ldp	x29, x30, [sp, #80]
  40a578:	add	sp, sp, #0x60
  40a57c:	ret
  40a580:	sub	sp, sp, #0xf0
  40a584:	stp	x29, x30, [sp, #224]
  40a588:	add	x29, sp, #0xe0
  40a58c:	mov	x8, #0xffffffffffffffe0    	// #-32
  40a590:	mov	x9, sp
  40a594:	sub	x10, x29, #0x60
  40a598:	movk	x8, #0xff80, lsl #32
  40a59c:	add	x11, x29, #0x10
  40a5a0:	add	x9, x9, #0x80
  40a5a4:	add	x10, x10, #0x20
  40a5a8:	stp	x9, x8, [x29, #-16]
  40a5ac:	stp	x11, x10, [x29, #-32]
  40a5b0:	stp	x4, x5, [x29, #-96]
  40a5b4:	stp	x6, x7, [x29, #-80]
  40a5b8:	stp	q0, q1, [sp]
  40a5bc:	ldp	q0, q1, [x29, #-32]
  40a5c0:	sub	x4, x29, #0x40
  40a5c4:	stp	q2, q3, [sp, #32]
  40a5c8:	stp	q4, q5, [sp, #64]
  40a5cc:	stp	q6, q7, [sp, #96]
  40a5d0:	stp	q0, q1, [x29, #-64]
  40a5d4:	bl	40a294 <argp_parse@@Base+0x1608>
  40a5d8:	ldp	x29, x30, [sp, #224]
  40a5dc:	add	sp, sp, #0xf0
  40a5e0:	ret
  40a5e4:	stp	x29, x30, [sp, #-16]!
  40a5e8:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  40a5ec:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a5f0:	add	x0, x0, #0xea8
  40a5f4:	add	x1, x1, #0xebd
  40a5f8:	mov	x29, sp
  40a5fc:	bl	401e30 <printf@plt>
  40a600:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  40a604:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40a608:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  40a60c:	add	x0, x0, #0xed3
  40a610:	add	x1, x1, #0xbe6
  40a614:	add	x2, x2, #0xee7
  40a618:	bl	401e30 <printf@plt>
  40a61c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40a620:	ldr	x3, [x8, #1136]
  40a624:	adrp	x0, 411000 <argp_failure@@Base+0x4d44>
  40a628:	add	x0, x0, #0xf0e
  40a62c:	mov	w1, #0x3f                  	// #63
  40a630:	mov	w2, #0x1                   	// #1
  40a634:	ldp	x29, x30, [sp], #16
  40a638:	b	401d30 <fwrite@plt>
  40a63c:	stp	x29, x30, [sp, #-32]!
  40a640:	umulh	x8, x1, x0
  40a644:	str	x19, [sp, #16]
  40a648:	mov	x29, sp
  40a64c:	cbnz	x8, 40a670 <argp_parse@@Base+0x19e4>
  40a650:	mul	x19, x1, x0
  40a654:	mov	x0, x19
  40a658:	bl	401ba0 <malloc@plt>
  40a65c:	cbz	x19, 40a664 <argp_parse@@Base+0x19d8>
  40a660:	cbz	x0, 40a670 <argp_parse@@Base+0x19e4>
  40a664:	ldr	x19, [sp, #16]
  40a668:	ldp	x29, x30, [sp], #32
  40a66c:	ret
  40a670:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a674:	stp	x29, x30, [sp, #-32]!
  40a678:	str	x19, [sp, #16]
  40a67c:	mov	x29, sp
  40a680:	mov	x19, x0
  40a684:	bl	401ba0 <malloc@plt>
  40a688:	cbz	x19, 40a690 <argp_parse@@Base+0x1a04>
  40a68c:	cbz	x0, 40a69c <argp_parse@@Base+0x1a10>
  40a690:	ldr	x19, [sp, #16]
  40a694:	ldp	x29, x30, [sp], #32
  40a698:	ret
  40a69c:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a6a0:	stp	x29, x30, [sp, #-32]!
  40a6a4:	umulh	x8, x2, x1
  40a6a8:	str	x19, [sp, #16]
  40a6ac:	mov	x29, sp
  40a6b0:	cbnz	x8, 40a6e8 <argp_parse@@Base+0x1a5c>
  40a6b4:	mul	x19, x2, x1
  40a6b8:	cbz	x0, 40a6cc <argp_parse@@Base+0x1a40>
  40a6bc:	cbnz	x19, 40a6cc <argp_parse@@Base+0x1a40>
  40a6c0:	bl	401cf0 <free@plt>
  40a6c4:	mov	x0, xzr
  40a6c8:	b	40a6dc <argp_parse@@Base+0x1a50>
  40a6cc:	mov	x1, x19
  40a6d0:	bl	401c30 <realloc@plt>
  40a6d4:	cbz	x19, 40a6dc <argp_parse@@Base+0x1a50>
  40a6d8:	cbz	x0, 40a6e8 <argp_parse@@Base+0x1a5c>
  40a6dc:	ldr	x19, [sp, #16]
  40a6e0:	ldp	x29, x30, [sp], #32
  40a6e4:	ret
  40a6e8:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a6ec:	stp	x29, x30, [sp, #-32]!
  40a6f0:	str	x19, [sp, #16]
  40a6f4:	mov	x19, x1
  40a6f8:	mov	x29, sp
  40a6fc:	cbz	x0, 40a710 <argp_parse@@Base+0x1a84>
  40a700:	cbnz	x19, 40a710 <argp_parse@@Base+0x1a84>
  40a704:	bl	401cf0 <free@plt>
  40a708:	mov	x0, xzr
  40a70c:	b	40a720 <argp_parse@@Base+0x1a94>
  40a710:	mov	x1, x19
  40a714:	bl	401c30 <realloc@plt>
  40a718:	cbz	x19, 40a720 <argp_parse@@Base+0x1a94>
  40a71c:	cbz	x0, 40a72c <argp_parse@@Base+0x1aa0>
  40a720:	ldr	x19, [sp, #16]
  40a724:	ldp	x29, x30, [sp], #32
  40a728:	ret
  40a72c:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a730:	stp	x29, x30, [sp, #-32]!
  40a734:	ldr	x8, [x1]
  40a738:	str	x19, [sp, #16]
  40a73c:	mov	x29, sp
  40a740:	cbz	x0, 40a774 <argp_parse@@Base+0x1ae8>
  40a744:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40a748:	udiv	x9, x9, x2
  40a74c:	cmp	x9, x8
  40a750:	b.ls	40a7ac <argp_parse@@Base+0x1b20>  // b.plast
  40a754:	add	x8, x8, x8, lsr #1
  40a758:	add	x8, x8, #0x1
  40a75c:	mul	x19, x8, x2
  40a760:	str	x8, [x1]
  40a764:	cbnz	x19, 40a790 <argp_parse@@Base+0x1b04>
  40a768:	bl	401cf0 <free@plt>
  40a76c:	mov	x0, xzr
  40a770:	b	40a7a0 <argp_parse@@Base+0x1b14>
  40a774:	cbnz	x8, 40a788 <argp_parse@@Base+0x1afc>
  40a778:	mov	w8, #0x80                  	// #128
  40a77c:	udiv	x8, x8, x2
  40a780:	cmp	x2, #0x80
  40a784:	cinc	x8, x8, hi  // hi = pmore
  40a788:	mul	x19, x8, x2
  40a78c:	str	x8, [x1]
  40a790:	mov	x1, x19
  40a794:	bl	401c30 <realloc@plt>
  40a798:	cbz	x19, 40a7a0 <argp_parse@@Base+0x1b14>
  40a79c:	cbz	x0, 40a7ac <argp_parse@@Base+0x1b20>
  40a7a0:	ldr	x19, [sp, #16]
  40a7a4:	ldp	x29, x30, [sp], #32
  40a7a8:	ret
  40a7ac:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a7b0:	stp	x29, x30, [sp, #-32]!
  40a7b4:	str	x19, [sp, #16]
  40a7b8:	mov	x29, sp
  40a7bc:	mov	x19, x0
  40a7c0:	bl	401ba0 <malloc@plt>
  40a7c4:	cbz	x19, 40a7cc <argp_parse@@Base+0x1b40>
  40a7c8:	cbz	x0, 40a7d8 <argp_parse@@Base+0x1b4c>
  40a7cc:	ldr	x19, [sp, #16]
  40a7d0:	ldp	x29, x30, [sp], #32
  40a7d4:	ret
  40a7d8:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a7dc:	stp	x29, x30, [sp, #-32]!
  40a7e0:	ldr	x8, [x1]
  40a7e4:	str	x19, [sp, #16]
  40a7e8:	mov	x29, sp
  40a7ec:	cbz	x0, 40a818 <argp_parse@@Base+0x1b8c>
  40a7f0:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40a7f4:	cmp	x8, x9
  40a7f8:	b.cs	40a844 <argp_parse@@Base+0x1bb8>  // b.hs, b.nlast
  40a7fc:	add	x8, x8, x8, lsr #1
  40a800:	adds	x19, x8, #0x1
  40a804:	str	x19, [x1]
  40a808:	b.ne	40a828 <argp_parse@@Base+0x1b9c>  // b.any
  40a80c:	bl	401cf0 <free@plt>
  40a810:	mov	x0, xzr
  40a814:	b	40a838 <argp_parse@@Base+0x1bac>
  40a818:	cmp	x8, #0x0
  40a81c:	mov	w9, #0x80                  	// #128
  40a820:	csel	x19, x9, x8, eq  // eq = none
  40a824:	str	x19, [x1]
  40a828:	mov	x1, x19
  40a82c:	bl	401c30 <realloc@plt>
  40a830:	cbz	x19, 40a838 <argp_parse@@Base+0x1bac>
  40a834:	cbz	x0, 40a844 <argp_parse@@Base+0x1bb8>
  40a838:	ldr	x19, [sp, #16]
  40a83c:	ldp	x29, x30, [sp], #32
  40a840:	ret
  40a844:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a848:	stp	x29, x30, [sp, #-32]!
  40a84c:	str	x19, [sp, #16]
  40a850:	mov	x29, sp
  40a854:	mov	x19, x0
  40a858:	bl	401ba0 <malloc@plt>
  40a85c:	cbz	x19, 40a864 <argp_parse@@Base+0x1bd8>
  40a860:	cbz	x0, 40a878 <argp_parse@@Base+0x1bec>
  40a864:	mov	x2, x19
  40a868:	ldr	x19, [sp, #16]
  40a86c:	mov	w1, wzr
  40a870:	ldp	x29, x30, [sp], #32
  40a874:	b	401be0 <memset@plt>
  40a878:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a87c:	stp	x29, x30, [sp, #-16]!
  40a880:	mov	x29, sp
  40a884:	bl	401c10 <calloc@plt>
  40a888:	cbz	x0, 40a894 <argp_parse@@Base+0x1c08>
  40a88c:	ldp	x29, x30, [sp], #16
  40a890:	ret
  40a894:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a898:	stp	x29, x30, [sp, #-32]!
  40a89c:	stp	x20, x19, [sp, #16]
  40a8a0:	mov	x20, x0
  40a8a4:	mov	x0, x1
  40a8a8:	mov	x29, sp
  40a8ac:	mov	x19, x1
  40a8b0:	bl	401ba0 <malloc@plt>
  40a8b4:	cbz	x19, 40a8bc <argp_parse@@Base+0x1c30>
  40a8b8:	cbz	x0, 40a8d0 <argp_parse@@Base+0x1c44>
  40a8bc:	mov	x1, x20
  40a8c0:	mov	x2, x19
  40a8c4:	ldp	x20, x19, [sp, #16]
  40a8c8:	ldp	x29, x30, [sp], #32
  40a8cc:	b	401a60 <memcpy@plt>
  40a8d0:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a8d4:	stp	x29, x30, [sp, #-32]!
  40a8d8:	stp	x20, x19, [sp, #16]
  40a8dc:	mov	x29, sp
  40a8e0:	mov	x19, x0
  40a8e4:	bl	401ac0 <strlen@plt>
  40a8e8:	add	x20, x0, #0x1
  40a8ec:	mov	x0, x20
  40a8f0:	bl	401ba0 <malloc@plt>
  40a8f4:	cbz	x20, 40a8fc <argp_parse@@Base+0x1c70>
  40a8f8:	cbz	x0, 40a910 <argp_parse@@Base+0x1c84>
  40a8fc:	mov	x1, x19
  40a900:	mov	x2, x20
  40a904:	ldp	x20, x19, [sp, #16]
  40a908:	ldp	x29, x30, [sp], #32
  40a90c:	b	401a60 <memcpy@plt>
  40a910:	bl	40a914 <argp_parse@@Base+0x1c88>
  40a914:	stp	x29, x30, [sp, #-16]!
  40a918:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40a91c:	ldr	w0, [x8, #1096]
  40a920:	adrp	x2, 40f000 <argp_failure@@Base+0x2d44>
  40a924:	adrp	x3, 411000 <argp_failure@@Base+0x4d44>
  40a928:	add	x2, x2, #0x541
  40a92c:	add	x3, x3, #0xf7d
  40a930:	mov	w1, wzr
  40a934:	mov	x29, sp
  40a938:	bl	401af0 <error@plt>
  40a93c:	bl	401c90 <abort@plt>
  40a940:	mov	w5, wzr
  40a944:	mov	w6, wzr
  40a948:	b	40eb68 <argp_failure@@Base+0x28ac>
  40a94c:	mov	x6, x5
  40a950:	mov	w5, wzr
  40a954:	mov	w7, wzr
  40a958:	b	40dc80 <argp_failure@@Base+0x19c4>
  40a95c:	mov	w5, #0x1                   	// #1
  40a960:	mov	w6, wzr
  40a964:	b	40eb68 <argp_failure@@Base+0x28ac>
  40a968:	mov	x6, x5
  40a96c:	mov	w5, #0x1                   	// #1
  40a970:	mov	w7, wzr
  40a974:	b	40dc80 <argp_failure@@Base+0x19c4>
  40a978:	sub	sp, sp, #0xe0
  40a97c:	stp	x29, x30, [sp, #208]
  40a980:	add	x29, sp, #0xd0
  40a984:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a988:	mov	x10, sp
  40a98c:	sub	x11, x29, #0x50
  40a990:	movk	x9, #0xff80, lsl #32
  40a994:	add	x12, x29, #0x10
  40a998:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a99c:	add	x10, x10, #0x80
  40a9a0:	add	x11, x11, #0x30
  40a9a4:	stp	x2, x3, [x29, #-80]
  40a9a8:	stp	x4, x5, [x29, #-64]
  40a9ac:	stp	x6, x7, [x29, #-48]
  40a9b0:	stp	q1, q2, [sp, #16]
  40a9b4:	stp	q3, q4, [sp, #48]
  40a9b8:	str	q0, [sp]
  40a9bc:	stp	q5, q6, [sp, #80]
  40a9c0:	str	q7, [sp, #112]
  40a9c4:	stp	x10, x9, [x29, #-16]
  40a9c8:	stp	x12, x11, [x29, #-32]
  40a9cc:	tbz	w8, #31, 40a9ec <argp_parse@@Base+0x1d60>
  40a9d0:	add	w9, w8, #0x8
  40a9d4:	cmn	w8, #0x8
  40a9d8:	stur	w9, [x29, #-8]
  40a9dc:	b.gt	40a9ec <argp_parse@@Base+0x1d60>
  40a9e0:	ldur	x9, [x29, #-24]
  40a9e4:	add	x8, x9, x8
  40a9e8:	b	40a9f8 <argp_parse@@Base+0x1d6c>
  40a9ec:	ldur	x8, [x29, #-32]
  40a9f0:	add	x9, x8, #0x8
  40a9f4:	stur	x9, [x29, #-32]
  40a9f8:	ldr	x2, [x8]
  40a9fc:	mov	w1, w1
  40aa00:	bl	401e90 <ioctl@plt>
  40aa04:	ldp	x29, x30, [sp, #208]
  40aa08:	add	sp, sp, #0xe0
  40aa0c:	ret

000000000040aa10 <_obstack_begin@@Base>:
  40aa10:	stp	x29, x30, [sp, #-48]!
  40aa14:	stp	x22, x21, [sp, #16]
  40aa18:	stp	x20, x19, [sp, #32]
  40aa1c:	ldrb	w8, [x0, #80]
  40aa20:	cmp	x2, #0x0
  40aa24:	mov	w9, #0x10                  	// #16
  40aa28:	csel	x21, x9, x2, eq  // eq = none
  40aa2c:	mov	w9, #0xfe0                 	// #4064
  40aa30:	cmp	x1, #0x0
  40aa34:	mov	x19, x0
  40aa38:	str	x4, [x0, #64]
  40aa3c:	csel	x0, x9, x1, eq  // eq = none
  40aa40:	and	w8, w8, #0xfe
  40aa44:	sub	x22, x21, #0x1
  40aa48:	mov	x29, sp
  40aa4c:	strb	w8, [x19, #80]
  40aa50:	str	x0, [x19]
  40aa54:	stp	x22, x3, [x19, #48]
  40aa58:	blr	x3
  40aa5c:	mov	x20, x0
  40aa60:	str	x0, [x19, #8]
  40aa64:	cbnz	x0, 40aa74 <_obstack_begin@@Base+0x64>
  40aa68:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40aa6c:	ldr	x8, [x8, #1048]
  40aa70:	blr	x8
  40aa74:	ldr	x10, [x19]
  40aa78:	add	x8, x20, x22
  40aa7c:	neg	x9, x21
  40aa80:	add	x8, x8, #0x10
  40aa84:	and	x8, x8, x9
  40aa88:	stp	x8, x8, [x19, #16]
  40aa8c:	add	x8, x20, x10
  40aa90:	str	x8, [x20]
  40aa94:	str	x8, [x19, #32]
  40aa98:	str	xzr, [x20, #8]
  40aa9c:	ldrb	w8, [x19, #80]
  40aaa0:	mov	w0, #0x1                   	// #1
  40aaa4:	and	w8, w8, #0xfffffff9
  40aaa8:	strb	w8, [x19, #80]
  40aaac:	ldp	x20, x19, [sp, #32]
  40aab0:	ldp	x22, x21, [sp, #16]
  40aab4:	ldp	x29, x30, [sp], #48
  40aab8:	ret

000000000040aabc <_obstack_begin_1@@Base>:
  40aabc:	stp	x29, x30, [sp, #-48]!
  40aac0:	stp	x22, x21, [sp, #16]
  40aac4:	stp	x20, x19, [sp, #32]
  40aac8:	ldrb	w8, [x0, #80]
  40aacc:	cmp	x2, #0x0
  40aad0:	mov	w9, #0x10                  	// #16
  40aad4:	csel	x21, x9, x2, eq  // eq = none
  40aad8:	mov	w9, #0xfe0                 	// #4064
  40aadc:	cmp	x1, #0x0
  40aae0:	csel	x1, x9, x1, eq  // eq = none
  40aae4:	orr	w8, w8, #0x1
  40aae8:	sub	x22, x21, #0x1
  40aaec:	mov	x19, x0
  40aaf0:	stp	x4, x5, [x0, #64]
  40aaf4:	strb	w8, [x0, #80]
  40aaf8:	str	x1, [x0]
  40aafc:	stp	x22, x3, [x0, #48]
  40ab00:	mov	x0, x5
  40ab04:	mov	x29, sp
  40ab08:	blr	x3
  40ab0c:	mov	x20, x0
  40ab10:	str	x0, [x19, #8]
  40ab14:	cbnz	x0, 40ab24 <_obstack_begin_1@@Base+0x68>
  40ab18:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40ab1c:	ldr	x8, [x8, #1048]
  40ab20:	blr	x8
  40ab24:	ldr	x10, [x19]
  40ab28:	add	x8, x20, x22
  40ab2c:	neg	x9, x21
  40ab30:	add	x8, x8, #0x10
  40ab34:	and	x8, x8, x9
  40ab38:	stp	x8, x8, [x19, #16]
  40ab3c:	add	x8, x20, x10
  40ab40:	str	x8, [x20]
  40ab44:	str	x8, [x19, #32]
  40ab48:	str	xzr, [x20, #8]
  40ab4c:	ldrb	w8, [x19, #80]
  40ab50:	mov	w0, #0x1                   	// #1
  40ab54:	and	w8, w8, #0xfffffff9
  40ab58:	strb	w8, [x19, #80]
  40ab5c:	ldp	x20, x19, [sp, #32]
  40ab60:	ldp	x22, x21, [sp, #16]
  40ab64:	ldp	x29, x30, [sp], #48
  40ab68:	ret

000000000040ab6c <_obstack_newchunk@@Base>:
  40ab6c:	stp	x29, x30, [sp, #-80]!
  40ab70:	str	x25, [sp, #16]
  40ab74:	stp	x24, x23, [sp, #32]
  40ab78:	stp	x22, x21, [sp, #48]
  40ab7c:	stp	x20, x19, [sp, #64]
  40ab80:	ldp	x9, x8, [x0, #16]
  40ab84:	ldr	x10, [x0, #48]
  40ab88:	ldp	x11, x21, [x0]
  40ab8c:	mov	x19, x0
  40ab90:	sub	x20, x8, x9
  40ab94:	adds	x8, x20, x1
  40ab98:	lsr	x9, x20, #3
  40ab9c:	cset	w12, cs  // cs = hs, nlast
  40aba0:	adds	x10, x8, x10
  40aba4:	add	x9, x9, #0x64
  40aba8:	cset	w8, cs  // cs = hs, nlast
  40abac:	adds	x9, x9, x10
  40abb0:	csel	x9, x10, x9, cs  // cs = hs, nlast
  40abb4:	cmp	x9, x11
  40abb8:	csel	x22, x11, x9, cc  // cc = lo, ul, last
  40abbc:	mov	x29, sp
  40abc0:	tbnz	w12, #0, 40ac00 <_obstack_newchunk@@Base+0x94>
  40abc4:	tbnz	w8, #0, 40ac00 <_obstack_newchunk@@Base+0x94>
  40abc8:	ldrb	w8, [x19, #80]
  40abcc:	tbnz	w8, #0, 40abe8 <_obstack_newchunk@@Base+0x7c>
  40abd0:	ldr	x8, [x19, #56]
  40abd4:	mov	x0, x22
  40abd8:	blr	x8
  40abdc:	mov	x23, x0
  40abe0:	cbnz	x0, 40ac10 <_obstack_newchunk@@Base+0xa4>
  40abe4:	b	40ac00 <_obstack_newchunk@@Base+0x94>
  40abe8:	ldr	x8, [x19, #56]
  40abec:	ldr	x0, [x19, #72]
  40abf0:	mov	x1, x22
  40abf4:	blr	x8
  40abf8:	mov	x23, x0
  40abfc:	cbnz	x0, 40ac10 <_obstack_newchunk@@Base+0xa4>
  40ac00:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40ac04:	ldr	x8, [x8, #1048]
  40ac08:	blr	x8
  40ac0c:	mov	x23, xzr
  40ac10:	add	x8, x23, x22
  40ac14:	str	x23, [x19, #8]
  40ac18:	str	x21, [x23, #8]
  40ac1c:	str	x8, [x19, #32]
  40ac20:	str	x8, [x23]
  40ac24:	ldr	x25, [x19, #48]
  40ac28:	ldr	x24, [x19, #16]
  40ac2c:	mov	x2, x20
  40ac30:	add	x8, x23, x25
  40ac34:	add	x8, x8, #0x10
  40ac38:	bic	x22, x8, x25
  40ac3c:	mov	x0, x22
  40ac40:	mov	x1, x24
  40ac44:	bl	401a60 <memcpy@plt>
  40ac48:	ldrb	w8, [x19, #80]
  40ac4c:	tbnz	w8, #1, 40ac94 <_obstack_newchunk@@Base+0x128>
  40ac50:	add	x9, x21, x25
  40ac54:	mvn	x8, x25
  40ac58:	add	x9, x9, #0x10
  40ac5c:	and	x8, x9, x8
  40ac60:	cmp	x24, x8
  40ac64:	b.ne	40ac94 <_obstack_newchunk@@Base+0x128>  // b.any
  40ac68:	ldr	x8, [x21, #8]
  40ac6c:	str	x8, [x23, #8]
  40ac70:	ldrb	w8, [x19, #80]
  40ac74:	tbnz	w8, #0, 40ac88 <_obstack_newchunk@@Base+0x11c>
  40ac78:	ldr	x8, [x19, #64]
  40ac7c:	mov	x0, x21
  40ac80:	blr	x8
  40ac84:	b	40ac94 <_obstack_newchunk@@Base+0x128>
  40ac88:	ldp	x8, x0, [x19, #64]
  40ac8c:	mov	x1, x21
  40ac90:	blr	x8
  40ac94:	ldrb	w8, [x19, #80]
  40ac98:	add	x9, x22, x20
  40ac9c:	stp	x22, x9, [x19, #16]
  40aca0:	ldr	x25, [sp, #16]
  40aca4:	and	w8, w8, #0xfffffffd
  40aca8:	strb	w8, [x19, #80]
  40acac:	ldp	x20, x19, [sp, #64]
  40acb0:	ldp	x22, x21, [sp, #48]
  40acb4:	ldp	x24, x23, [sp, #32]
  40acb8:	ldp	x29, x30, [sp], #80
  40acbc:	ret

000000000040acc0 <_obstack_allocated_p@@Base>:
  40acc0:	ldr	x8, [x0, #8]
  40acc4:	cbnz	x8, 40acd8 <_obstack_allocated_p@@Base+0x18>
  40acc8:	mov	w0, wzr
  40accc:	ret
  40acd0:	ldr	x8, [x8, #8]
  40acd4:	cbz	x8, 40acc8 <_obstack_allocated_p@@Base+0x8>
  40acd8:	cmp	x8, x1
  40acdc:	b.cs	40acd0 <_obstack_allocated_p@@Base+0x10>  // b.hs, b.nlast
  40ace0:	ldr	x9, [x8]
  40ace4:	cmp	x9, x1
  40ace8:	b.cc	40acd0 <_obstack_allocated_p@@Base+0x10>  // b.lo, b.ul, b.last
  40acec:	mov	w0, #0x1                   	// #1
  40acf0:	ret

000000000040acf4 <_obstack_free@@Base>:
  40acf4:	stp	x29, x30, [sp, #-48]!
  40acf8:	stp	x20, x19, [sp, #32]
  40acfc:	ldr	x8, [x0, #8]
  40ad00:	mov	x20, x1
  40ad04:	str	x21, [sp, #16]
  40ad08:	mov	x29, sp
  40ad0c:	cbz	x8, 40ad68 <_obstack_free@@Base+0x74>
  40ad10:	mov	x19, x0
  40ad14:	b	40ad38 <_obstack_free@@Base+0x44>
  40ad18:	ldr	x9, [x19, #64]
  40ad1c:	mov	x0, x8
  40ad20:	blr	x9
  40ad24:	ldrb	w8, [x19, #80]
  40ad28:	orr	w8, w8, #0x2
  40ad2c:	strb	w8, [x19, #80]
  40ad30:	mov	x8, x21
  40ad34:	cbz	x21, 40ad68 <_obstack_free@@Base+0x74>
  40ad38:	cmp	x8, x20
  40ad3c:	b.cs	40ad4c <_obstack_free@@Base+0x58>  // b.hs, b.nlast
  40ad40:	ldr	x9, [x8]
  40ad44:	cmp	x9, x20
  40ad48:	b.cs	40ad70 <_obstack_free@@Base+0x7c>  // b.hs, b.nlast
  40ad4c:	ldrb	w9, [x19, #80]
  40ad50:	ldr	x21, [x8, #8]
  40ad54:	tbz	w9, #0, 40ad18 <_obstack_free@@Base+0x24>
  40ad58:	ldp	x9, x0, [x19, #64]
  40ad5c:	mov	x1, x8
  40ad60:	blr	x9
  40ad64:	b	40ad24 <_obstack_free@@Base+0x30>
  40ad68:	cbz	x20, 40ad78 <_obstack_free@@Base+0x84>
  40ad6c:	bl	401c90 <abort@plt>
  40ad70:	stp	x20, x9, [x19, #24]
  40ad74:	stp	x8, x20, [x19, #8]
  40ad78:	ldp	x20, x19, [sp, #32]
  40ad7c:	ldr	x21, [sp, #16]
  40ad80:	ldp	x29, x30, [sp], #48
  40ad84:	ret

000000000040ad88 <_obstack_memory_used@@Base>:
  40ad88:	ldr	x8, [x0, #8]
  40ad8c:	cbz	x8, 40ada8 <_obstack_memory_used@@Base+0x20>
  40ad90:	mov	x0, xzr
  40ad94:	sub	x10, x0, x8
  40ad98:	ldp	x9, x8, [x8]
  40ad9c:	add	x0, x10, x9
  40ada0:	cbnz	x8, 40ad94 <_obstack_memory_used@@Base+0xc>
  40ada4:	ret
  40ada8:	mov	x0, xzr
  40adac:	ret
  40adb0:	stp	x29, x30, [sp, #-16]!
  40adb4:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40adb8:	ldr	x0, [x8, #1128]
  40adbc:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40adc0:	adrp	x2, 411000 <argp_failure@@Base+0x4d44>
  40adc4:	add	x1, x1, #0xc53
  40adc8:	add	x2, x2, #0xf7d
  40adcc:	mov	x29, sp
  40add0:	bl	401e80 <fprintf@plt>
  40add4:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40add8:	ldr	w0, [x8, #1096]
  40addc:	bl	401ae0 <exit@plt>

000000000040ade0 <argp_help@@Base>:
  40ade0:	sub	sp, sp, #0x70
  40ade4:	mov	x4, x3
  40ade8:	mov	w3, w2
  40adec:	mov	x2, x1
  40adf0:	movi	v0.2d, #0x0
  40adf4:	mov	x1, sp
  40adf8:	stp	x29, x30, [sp, #96]
  40adfc:	add	x29, sp, #0x60
  40ae00:	str	xzr, [sp, #88]
  40ae04:	stur	q0, [sp, #72]
  40ae08:	stur	q0, [sp, #56]
  40ae0c:	stur	q0, [sp, #40]
  40ae10:	stur	q0, [sp, #24]
  40ae14:	stur	q0, [sp, #8]
  40ae18:	str	x0, [sp]
  40ae1c:	bl	40ae2c <argp_help@@Base+0x4c>
  40ae20:	ldp	x29, x30, [sp, #96]
  40ae24:	add	sp, sp, #0x70
  40ae28:	ret
  40ae2c:	stp	x29, x30, [sp, #-96]!
  40ae30:	stp	x28, x27, [sp, #16]
  40ae34:	stp	x26, x25, [sp, #32]
  40ae38:	stp	x24, x23, [sp, #48]
  40ae3c:	stp	x22, x21, [sp, #64]
  40ae40:	stp	x20, x19, [sp, #80]
  40ae44:	mov	x29, sp
  40ae48:	sub	sp, sp, #0x80
  40ae4c:	stp	x0, x4, [x29, #-96]
  40ae50:	cbz	x2, 40c07c <argp_help@@Base+0x129c>
  40ae54:	mov	x0, x2
  40ae58:	mov	w28, w3
  40ae5c:	mov	x20, x2
  40ae60:	mov	x19, x1
  40ae64:	bl	401b00 <flockfile@plt>
  40ae68:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40ae6c:	ldr	w8, [x8, #1092]
  40ae70:	stur	w28, [x29, #-68]
  40ae74:	stur	x19, [x29, #-80]
  40ae78:	cbnz	w8, 40b2ec <argp_help@@Base+0x50c>
  40ae7c:	adrp	x0, 412000 <argp_failure@@Base+0x5d44>
  40ae80:	add	x0, x0, #0x109
  40ae84:	bl	401e60 <getenv@plt>
  40ae88:	adrp	x19, 424000 <argp_failure@@Base+0x17d44>
  40ae8c:	add	x19, x19, #0x420
  40ae90:	ldp	q0, q1, [x19]
  40ae94:	ldr	x8, [x19, #32]
  40ae98:	stp	q0, q1, [x29, #-48]
  40ae9c:	stur	x8, [x29, #-16]
  40aea0:	cbz	x0, 40b2ec <argp_help@@Base+0x50c>
  40aea4:	ldrb	w22, [x0]
  40aea8:	mov	x23, x0
  40aeac:	cbz	w22, 40b22c <argp_help@@Base+0x44c>
  40aeb0:	bl	401cc0 <__ctype_b_loc@plt>
  40aeb4:	adrp	x21, 411000 <argp_failure@@Base+0x4d44>
  40aeb8:	mov	x24, x0
  40aebc:	add	x21, x21, #0xf90
  40aec0:	b	40af18 <argp_help@@Base+0x138>
  40aec4:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40aec8:	mov	w2, #0x7                   	// #7
  40aecc:	mov	x0, x23
  40aed0:	add	x1, x1, #0x21a
  40aed4:	bl	401bc0 <strncmp@plt>
  40aed8:	cbz	w0, 40b164 <argp_help@@Base+0x384>
  40aedc:	ldur	x0, [x29, #-80]
  40aee0:	adrp	x3, 412000 <argp_failure@@Base+0x5d44>
  40aee4:	mov	w1, wzr
  40aee8:	mov	w2, wzr
  40aeec:	add	x3, x3, #0x175
  40aef0:	mov	w4, w28
  40aef4:	mov	x5, x23
  40aef8:	bl	40c2bc <argp_failure@@Base>
  40aefc:	mov	x8, x27
  40af00:	ldrb	w9, [x8], #1
  40af04:	ldur	w28, [x29, #-68]
  40af08:	cmp	w9, #0x2c
  40af0c:	csel	x23, x8, x27, eq  // eq = none
  40af10:	ldrb	w22, [x23]
  40af14:	cbz	w22, 40b22c <argp_help@@Base+0x44c>
  40af18:	ldr	x8, [x24]
  40af1c:	and	x9, x22, #0xff
  40af20:	ldrh	w9, [x8, x9, lsl #1]
  40af24:	tbz	w9, #13, 40af34 <argp_help@@Base+0x154>
  40af28:	ldrb	w22, [x23, #1]!
  40af2c:	ldrh	w9, [x8, x22, lsl #1]
  40af30:	tbnz	w9, #13, 40af28 <argp_help@@Base+0x148>
  40af34:	tbz	w9, #10, 40b208 <argp_help@@Base+0x428>
  40af38:	mov	w11, w22
  40af3c:	mov	x10, x23
  40af40:	b	40af48 <argp_help@@Base+0x168>
  40af44:	ldrb	w11, [x10, #1]!
  40af48:	and	x9, x11, #0xff
  40af4c:	ldrh	w9, [x8, x9, lsl #1]
  40af50:	tbnz	w9, #3, 40af44 <argp_help@@Base+0x164>
  40af54:	and	w12, w11, #0xff
  40af58:	cmp	w12, #0x5f
  40af5c:	b.eq	40af44 <argp_help@@Base+0x164>  // b.none
  40af60:	cmp	w12, #0x2d
  40af64:	b.eq	40af44 <argp_help@@Base+0x164>  // b.none
  40af68:	mov	x27, x10
  40af6c:	tbz	w9, #13, 40af80 <argp_help@@Base+0x1a0>
  40af70:	mov	x27, x10
  40af74:	ldrb	w11, [x27, #1]!
  40af78:	ldrh	w9, [x8, x11, lsl #1]
  40af7c:	tbnz	w9, #13, 40af74 <argp_help@@Base+0x194>
  40af80:	ands	w11, w11, #0xff
  40af84:	sub	x28, x10, x23
  40af88:	b.eq	40afb8 <argp_help@@Base+0x1d8>  // b.none
  40af8c:	cmp	w11, #0x2c
  40af90:	b.eq	40afb8 <argp_help@@Base+0x1d8>  // b.none
  40af94:	cmp	w11, #0x3d
  40af98:	b.ne	40afa8 <argp_help@@Base+0x1c8>  // b.any
  40af9c:	ldrb	w9, [x27, #1]!
  40afa0:	ldrh	w9, [x8, x9, lsl #1]
  40afa4:	tbnz	w9, #13, 40af9c <argp_help@@Base+0x1bc>
  40afa8:	tbnz	w9, #11, 40affc <argp_help@@Base+0x21c>
  40afac:	mov	w22, wzr
  40afb0:	mov	w26, wzr
  40afb4:	b	40b038 <argp_help@@Base+0x258>
  40afb8:	and	w8, w22, #0xff
  40afbc:	cmp	w8, #0x6e
  40afc0:	b.ne	40aff0 <argp_help@@Base+0x210>  // b.any
  40afc4:	ldrb	w8, [x23, #1]
  40afc8:	cmp	w8, #0x6f
  40afcc:	b.ne	40aff0 <argp_help@@Base+0x210>  // b.any
  40afd0:	ldrb	w8, [x23, #2]
  40afd4:	cmp	w8, #0x2d
  40afd8:	b.ne	40aff0 <argp_help@@Base+0x210>  // b.any
  40afdc:	mov	w26, wzr
  40afe0:	add	x23, x23, #0x3
  40afe4:	sub	x28, x28, #0x3
  40afe8:	mov	w22, #0x1                   	// #1
  40afec:	b	40b038 <argp_help@@Base+0x258>
  40aff0:	mov	w22, #0x1                   	// #1
  40aff4:	mov	w26, #0x1                   	// #1
  40aff8:	b	40b038 <argp_help@@Base+0x258>
  40affc:	mov	w2, #0xa                   	// #10
  40b000:	mov	x0, x27
  40b004:	mov	x1, xzr
  40b008:	bl	401cd0 <strtol@plt>
  40b00c:	ldr	x8, [x24]
  40b010:	mov	x26, x0
  40b014:	sub	x27, x27, #0x1
  40b018:	ldrb	w9, [x27, #1]!
  40b01c:	ldrh	w9, [x8, x9, lsl #1]
  40b020:	tbnz	w9, #11, 40b018 <argp_help@@Base+0x238>
  40b024:	tbz	w9, #13, 40b034 <argp_help@@Base+0x254>
  40b028:	ldrb	w9, [x27, #1]!
  40b02c:	ldrh	w9, [x8, x9, lsl #1]
  40b030:	tbnz	w9, #13, 40b028 <argp_help@@Base+0x248>
  40b034:	mov	w22, wzr
  40b038:	sub	x8, x28, #0x7
  40b03c:	cmp	x8, #0x6
  40b040:	b.hi	40aedc <argp_help@@Base+0xfc>  // b.pmore
  40b044:	adr	x9, 40aec4 <argp_help@@Base+0xe4>
  40b048:	ldrb	w10, [x21, x8]
  40b04c:	add	x9, x9, x10, lsl #2
  40b050:	br	x9
  40b054:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b058:	mov	w2, #0x8                   	// #8
  40b05c:	mov	x0, x23
  40b060:	add	x1, x1, #0x1b8
  40b064:	bl	401bc0 <strncmp@plt>
  40b068:	cbnz	w0, 40aedc <argp_help@@Base+0xfc>
  40b06c:	adrp	x25, 411000 <argp_failure@@Base+0x4d44>
  40b070:	add	x25, x25, #0xf98
  40b074:	cbnz	w22, 40b1a0 <argp_help@@Base+0x3c0>
  40b078:	b	40b1a8 <argp_help@@Base+0x3c8>
  40b07c:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b080:	mov	w2, #0xa                   	// #10
  40b084:	mov	x0, x23
  40b088:	add	x1, x1, #0x202
  40b08c:	bl	401bc0 <strncmp@plt>
  40b090:	cbnz	w0, 40aedc <argp_help@@Base+0xfc>
  40b094:	adrp	x25, 412000 <argp_failure@@Base+0x5d44>
  40b098:	add	x25, x25, #0x28
  40b09c:	cbnz	w22, 40b1a0 <argp_help@@Base+0x3c0>
  40b0a0:	b	40b1a8 <argp_help@@Base+0x3c8>
  40b0a4:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b0a8:	mov	w2, #0xb                   	// #11
  40b0ac:	mov	x0, x23
  40b0b0:	add	x1, x1, #0x1ea
  40b0b4:	bl	401bc0 <strncmp@plt>
  40b0b8:	cbz	w0, 40b174 <argp_help@@Base+0x394>
  40b0bc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b0c0:	mov	w2, #0xb                   	// #11
  40b0c4:	mov	x0, x23
  40b0c8:	add	x1, x1, #0x1f6
  40b0cc:	bl	401bc0 <strncmp@plt>
  40b0d0:	cbnz	w0, 40aedc <argp_help@@Base+0xfc>
  40b0d4:	adrp	x25, 412000 <argp_failure@@Base+0x5d44>
  40b0d8:	add	x25, x25, #0x10
  40b0dc:	cbnz	w22, 40b1a0 <argp_help@@Base+0x3c0>
  40b0e0:	b	40b1a8 <argp_help@@Base+0x3c8>
  40b0e4:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b0e8:	mov	w2, #0xc                   	// #12
  40b0ec:	mov	x0, x23
  40b0f0:	add	x1, x1, #0x1dd
  40b0f4:	bl	401bc0 <strncmp@plt>
  40b0f8:	cbz	w0, 40b184 <argp_help@@Base+0x3a4>
  40b0fc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b100:	mov	w2, #0xc                   	// #12
  40b104:	mov	x0, x23
  40b108:	add	x1, x1, #0x20d
  40b10c:	bl	401bc0 <strncmp@plt>
  40b110:	cbnz	w0, 40aedc <argp_help@@Base+0xfc>
  40b114:	adrp	x25, 412000 <argp_failure@@Base+0x5d44>
  40b118:	add	x25, x25, #0x40
  40b11c:	cbnz	w22, 40b1a0 <argp_help@@Base+0x3c0>
  40b120:	b	40b1a8 <argp_help@@Base+0x3c8>
  40b124:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b128:	mov	w2, #0xd                   	// #13
  40b12c:	mov	x0, x23
  40b130:	add	x1, x1, #0x1c1
  40b134:	bl	401bc0 <strncmp@plt>
  40b138:	cbz	w0, 40b194 <argp_help@@Base+0x3b4>
  40b13c:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b140:	mov	w2, #0xd                   	// #13
  40b144:	mov	x0, x23
  40b148:	add	x1, x1, #0x1cf
  40b14c:	bl	401bc0 <strncmp@plt>
  40b150:	cbnz	w0, 40aedc <argp_help@@Base+0xfc>
  40b154:	adrp	x25, 411000 <argp_failure@@Base+0x4d44>
  40b158:	add	x25, x25, #0xfc8
  40b15c:	cbnz	w22, 40b1a0 <argp_help@@Base+0x3c0>
  40b160:	b	40b1a8 <argp_help@@Base+0x3c8>
  40b164:	adrp	x25, 412000 <argp_failure@@Base+0x5d44>
  40b168:	add	x25, x25, #0x58
  40b16c:	cbnz	w22, 40b1a0 <argp_help@@Base+0x3c0>
  40b170:	b	40b1a8 <argp_help@@Base+0x3c8>
  40b174:	adrp	x25, 411000 <argp_failure@@Base+0x4d44>
  40b178:	add	x25, x25, #0xff8
  40b17c:	cbnz	w22, 40b1a0 <argp_help@@Base+0x3c0>
  40b180:	b	40b1a8 <argp_help@@Base+0x3c8>
  40b184:	adrp	x25, 411000 <argp_failure@@Base+0x4d44>
  40b188:	add	x25, x25, #0xfe0
  40b18c:	cbnz	w22, 40b1a0 <argp_help@@Base+0x3c0>
  40b190:	b	40b1a8 <argp_help@@Base+0x3c8>
  40b194:	adrp	x25, 411000 <argp_failure@@Base+0x4d44>
  40b198:	add	x25, x25, #0xfb0
  40b19c:	cbz	w22, 40b1a8 <argp_help@@Base+0x3c8>
  40b1a0:	ldr	w8, [x25, #8]
  40b1a4:	cbz	w8, 40b1dc <argp_help@@Base+0x3fc>
  40b1a8:	tbnz	w26, #31, 40b1c4 <argp_help@@Base+0x3e4>
  40b1ac:	ldr	x8, [x25, #16]
  40b1b0:	sub	x9, x29, #0x30
  40b1b4:	str	w26, [x9, x8]
  40b1b8:	ldr	x8, [x25]
  40b1bc:	cbnz	x8, 40aefc <argp_help@@Base+0x11c>
  40b1c0:	b	40aedc <argp_help@@Base+0xfc>
  40b1c4:	ldur	x0, [x29, #-80]
  40b1c8:	adrp	x3, 412000 <argp_failure@@Base+0x5d44>
  40b1cc:	mov	w1, wzr
  40b1d0:	mov	w2, wzr
  40b1d4:	add	x3, x3, #0x146
  40b1d8:	b	40b1f0 <argp_help@@Base+0x410>
  40b1dc:	ldur	x0, [x29, #-80]
  40b1e0:	adrp	x3, 412000 <argp_failure@@Base+0x5d44>
  40b1e4:	mov	w1, wzr
  40b1e8:	mov	w2, wzr
  40b1ec:	add	x3, x3, #0x117
  40b1f0:	mov	w4, w28
  40b1f4:	mov	x5, x23
  40b1f8:	bl	40c2bc <argp_failure@@Base>
  40b1fc:	ldr	x8, [x25]
  40b200:	cbnz	x8, 40aefc <argp_help@@Base+0x11c>
  40b204:	b	40aedc <argp_help@@Base+0xfc>
  40b208:	tst	w22, #0xff
  40b20c:	b.eq	40b22c <argp_help@@Base+0x44c>  // b.none
  40b210:	ldur	x0, [x29, #-80]
  40b214:	adrp	x3, 412000 <argp_failure@@Base+0x5d44>
  40b218:	add	x3, x3, #0x19b
  40b21c:	mov	w1, wzr
  40b220:	mov	w2, wzr
  40b224:	mov	x4, x23
  40b228:	bl	40c2bc <argp_failure@@Base>
  40b22c:	ldur	w9, [x29, #-40]
  40b230:	ldur	w8, [x29, #-16]
  40b234:	cmp	w9, w8
  40b238:	b.ge	40b294 <argp_help@@Base+0x4b4>  // b.tcont
  40b23c:	ldur	w9, [x29, #-36]
  40b240:	cmp	w9, w8
  40b244:	b.ge	40b2a0 <argp_help@@Base+0x4c0>  // b.tcont
  40b248:	ldur	w9, [x29, #-32]
  40b24c:	cmp	w9, w8
  40b250:	b.ge	40b2ac <argp_help@@Base+0x4cc>  // b.tcont
  40b254:	ldur	w9, [x29, #-28]
  40b258:	cmp	w9, w8
  40b25c:	b.ge	40b2b8 <argp_help@@Base+0x4d8>  // b.tcont
  40b260:	ldur	w9, [x29, #-24]
  40b264:	cmp	w9, w8
  40b268:	b.ge	40b2c4 <argp_help@@Base+0x4e4>  // b.tcont
  40b26c:	ldur	w9, [x29, #-20]
  40b270:	ldur	x0, [x29, #-80]
  40b274:	cmp	w9, w8
  40b278:	b.ge	40c09c <argp_help@@Base+0x12bc>  // b.tcont
  40b27c:	ldp	q0, q1, [x29, #-48]
  40b280:	ldur	w8, [x29, #-16]
  40b284:	mov	w9, #0x1                   	// #1
  40b288:	stp	q0, q1, [x19]
  40b28c:	stp	w8, w9, [x19, #32]
  40b290:	b	40b2ec <argp_help@@Base+0x50c>
  40b294:	adrp	x5, 412000 <argp_failure@@Base+0x5d44>
  40b298:	add	x5, x5, #0x1cf
  40b29c:	b	40b2cc <argp_help@@Base+0x4ec>
  40b2a0:	adrp	x5, 412000 <argp_failure@@Base+0x5d44>
  40b2a4:	add	x5, x5, #0x1dd
  40b2a8:	b	40b2cc <argp_help@@Base+0x4ec>
  40b2ac:	adrp	x5, 412000 <argp_failure@@Base+0x5d44>
  40b2b0:	add	x5, x5, #0x1ea
  40b2b4:	b	40b2cc <argp_help@@Base+0x4ec>
  40b2b8:	adrp	x5, 412000 <argp_failure@@Base+0x5d44>
  40b2bc:	add	x5, x5, #0x1f6
  40b2c0:	b	40b2cc <argp_help@@Base+0x4ec>
  40b2c4:	adrp	x5, 412000 <argp_failure@@Base+0x5d44>
  40b2c8:	add	x5, x5, #0x202
  40b2cc:	ldur	x0, [x29, #-80]
  40b2d0:	adrp	x3, 412000 <argp_failure@@Base+0x5d44>
  40b2d4:	adrp	x4, 412000 <argp_failure@@Base+0x5d44>
  40b2d8:	add	x3, x3, #0x222
  40b2dc:	add	x4, x4, #0x21a
  40b2e0:	mov	w1, wzr
  40b2e4:	mov	w2, wzr
  40b2e8:	bl	40c2bc <argp_failure@@Base>
  40b2ec:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40b2f0:	ldrsw	x2, [x8, #1088]
  40b2f4:	mov	x0, x20
  40b2f8:	mov	x1, xzr
  40b2fc:	mov	x3, xzr
  40b300:	bl	40ec34 <argp_failure@@Base+0x2978>
  40b304:	cbz	x0, 40b454 <argp_help@@Base+0x674>
  40b308:	mov	w8, #0xb                   	// #11
  40b30c:	mov	x23, x0
  40b310:	tst	w28, w8
  40b314:	b.eq	40b478 <argp_help@@Base+0x698>  // b.none
  40b318:	ldur	x0, [x29, #-96]
  40b31c:	mov	x1, xzr
  40b320:	bl	40c4e4 <argp_failure@@Base+0x228>
  40b324:	ldr	w26, [x0, #8]
  40b328:	mov	x22, x0
  40b32c:	cbz	w26, 40b4bc <argp_help@@Base+0x6dc>
  40b330:	ldr	x27, [x22]
  40b334:	adrp	x28, 410000 <argp_failure@@Base+0x3d44>
  40b338:	mov	x25, x20
  40b33c:	stur	x22, [x29, #-120]
  40b340:	mov	w19, w26
  40b344:	add	x28, x28, #0x64e
  40b348:	mov	w22, w26
  40b34c:	mov	x21, x27
  40b350:	b	40b360 <argp_help@@Base+0x580>
  40b354:	sub	w22, w22, #0x1
  40b358:	add	x21, x21, #0x38
  40b35c:	cbz	w22, 40b3a4 <argp_help@@Base+0x5c4>
  40b360:	ldr	w24, [x21, #8]
  40b364:	cbz	w24, 40b354 <argp_help@@Base+0x574>
  40b368:	ldr	x20, [x21]
  40b36c:	b	40b37c <argp_help@@Base+0x59c>
  40b370:	sub	w24, w24, #0x1
  40b374:	add	x20, x20, #0x30
  40b378:	cbz	w24, 40b354 <argp_help@@Base+0x574>
  40b37c:	ldr	x0, [x20]
  40b380:	cbz	x0, 40b370 <argp_help@@Base+0x590>
  40b384:	ldrb	w8, [x20, #24]
  40b388:	tbnz	w8, #1, 40b370 <argp_help@@Base+0x590>
  40b38c:	mov	x1, x28
  40b390:	bl	401cb0 <strcmp@plt>
  40b394:	cbnz	w0, 40b370 <argp_help@@Base+0x590>
  40b398:	cbz	x21, 40b3a4 <argp_help@@Base+0x5c4>
  40b39c:	mov	w8, #0xffffffff            	// #-1
  40b3a0:	str	w8, [x21, #24]
  40b3a4:	adrp	x28, 411000 <argp_failure@@Base+0x4d44>
  40b3a8:	add	x28, x28, #0xb8b
  40b3ac:	mov	x21, x27
  40b3b0:	b	40b3c0 <argp_help@@Base+0x5e0>
  40b3b4:	sub	w19, w19, #0x1
  40b3b8:	add	x21, x21, #0x38
  40b3bc:	cbz	w19, 40b404 <argp_help@@Base+0x624>
  40b3c0:	ldr	w22, [x21, #8]
  40b3c4:	cbz	w22, 40b3b4 <argp_help@@Base+0x5d4>
  40b3c8:	ldr	x20, [x21]
  40b3cc:	b	40b3dc <argp_help@@Base+0x5fc>
  40b3d0:	sub	w22, w22, #0x1
  40b3d4:	add	x20, x20, #0x30
  40b3d8:	cbz	w22, 40b3b4 <argp_help@@Base+0x5d4>
  40b3dc:	ldr	x0, [x20]
  40b3e0:	cbz	x0, 40b3d0 <argp_help@@Base+0x5f0>
  40b3e4:	ldrb	w8, [x20, #24]
  40b3e8:	tbnz	w8, #1, 40b3d0 <argp_help@@Base+0x5f0>
  40b3ec:	mov	x1, x28
  40b3f0:	bl	401cb0 <strcmp@plt>
  40b3f4:	cbnz	w0, 40b3d0 <argp_help@@Base+0x5f0>
  40b3f8:	cbz	x21, 40b404 <argp_help@@Base+0x624>
  40b3fc:	mov	w8, #0xffffffff            	// #-1
  40b400:	str	w8, [x21, #24]
  40b404:	subs	w8, w26, #0x1
  40b408:	b.eq	40b480 <argp_help@@Base+0x6a0>  // b.none
  40b40c:	add	x11, x8, #0x1
  40b410:	mov	w9, #0x38                  	// #56
  40b414:	and	x8, x11, #0x1fffffffe
  40b418:	mov	x10, xzr
  40b41c:	madd	x9, x8, x9, x27
  40b420:	add	x12, x27, #0x68
  40b424:	add	w13, w10, #0x1
  40b428:	stur	w10, [x12, #-56]
  40b42c:	add	x10, x10, #0x2
  40b430:	str	w13, [x12], #112
  40b434:	cmp	x8, x10
  40b438:	b.ne	40b424 <argp_help@@Base+0x644>  // b.any
  40b43c:	ldur	w28, [x29, #-68]
  40b440:	ldur	x22, [x29, #-120]
  40b444:	cmp	x11, x8
  40b448:	mov	x20, x25
  40b44c:	b.ne	40b490 <argp_help@@Base+0x6b0>  // b.any
  40b450:	b	40b4a4 <argp_help@@Base+0x6c4>
  40b454:	mov	x0, x20
  40b458:	mov	sp, x29
  40b45c:	ldp	x20, x19, [sp, #80]
  40b460:	ldp	x22, x21, [sp, #64]
  40b464:	ldp	x24, x23, [sp, #48]
  40b468:	ldp	x26, x25, [sp, #32]
  40b46c:	ldp	x28, x27, [sp, #16]
  40b470:	ldp	x29, x30, [sp], #96
  40b474:	b	401bb0 <funlockfile@plt>
  40b478:	mov	x22, xzr
  40b47c:	b	40b4bc <argp_help@@Base+0x6dc>
  40b480:	ldur	w28, [x29, #-68]
  40b484:	ldur	x22, [x29, #-120]
  40b488:	mov	x9, x27
  40b48c:	mov	x20, x25
  40b490:	add	x9, x9, #0x30
  40b494:	str	w8, [x9], #56
  40b498:	add	w8, w8, #0x1
  40b49c:	cmp	w26, w8
  40b4a0:	b.ne	40b494 <argp_help@@Base+0x6b4>  // b.any
  40b4a4:	adrp	x3, 40d000 <argp_failure@@Base+0xd44>
  40b4a8:	add	x3, x3, #0x3f4
  40b4ac:	mov	w2, #0x38                  	// #56
  40b4b0:	mov	x0, x27
  40b4b4:	mov	x1, x26
  40b4b8:	bl	401b40 <qsort@plt>
  40b4bc:	tst	w28, #0x3
  40b4c0:	stur	x20, [x29, #-128]
  40b4c4:	b.eq	40b750 <argp_help@@Base+0x970>  // b.none
  40b4c8:	ldur	x0, [x29, #-96]
  40b4cc:	bl	40ca18 <argp_failure@@Base+0x75c>
  40b4d0:	add	x9, x0, #0xf
  40b4d4:	mov	x8, sp
  40b4d8:	and	x9, x9, #0xfffffffffffffff0
  40b4dc:	sub	x26, x8, x9
  40b4e0:	mov	x2, x0
  40b4e4:	mov	sp, x26
  40b4e8:	mov	x0, x26
  40b4ec:	mov	w1, wzr
  40b4f0:	bl	401be0 <memset@plt>
  40b4f4:	adrp	x19, 412000 <argp_failure@@Base+0x5d44>
  40b4f8:	adrp	x27, 412000 <argp_failure@@Base+0x5d44>
  40b4fc:	adrp	x24, 412000 <argp_failure@@Base+0x5d44>
  40b500:	add	x19, x19, #0xa3
  40b504:	adrp	x21, 424000 <argp_failure@@Base+0x17d44>
  40b508:	add	x27, x27, #0x9d
  40b50c:	add	x24, x24, #0xaa
  40b510:	b	40b52c <argp_help@@Base+0x74c>
  40b514:	add	x9, x8, #0x1
  40b518:	str	x9, [x23, #56]
  40b51c:	mov	w9, #0xa                   	// #10
  40b520:	strb	w9, [x8]
  40b524:	mov	x19, x24
  40b528:	cbz	w28, 40b694 <argp_help@@Base+0x8b4>
  40b52c:	ldp	x9, x8, [x23, #48]
  40b530:	ldr	x10, [x23, #32]
  40b534:	ldrsw	x20, [x21, #1084]
  40b538:	sub	x8, x8, x9
  40b53c:	cmp	x8, x10
  40b540:	b.ls	40b54c <argp_help@@Base+0x76c>  // b.plast
  40b544:	mov	x0, x23
  40b548:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40b54c:	ldur	x3, [x29, #-88]
  40b550:	ldr	x25, [x23, #24]
  40b554:	mov	x0, x23
  40b558:	mov	x1, x27
  40b55c:	mov	x2, x19
  40b560:	str	x20, [x23, #24]
  40b564:	stur	x26, [x29, #-48]
  40b568:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40b56c:	ldp	x9, x8, [x23, #48]
  40b570:	ldr	x10, [x23, #32]
  40b574:	ldrsw	x20, [x21, #1084]
  40b578:	ldur	w28, [x29, #-68]
  40b57c:	sub	x8, x8, x9
  40b580:	cmp	x8, x10
  40b584:	b.ls	40b590 <argp_help@@Base+0x7b0>  // b.plast
  40b588:	mov	x0, x23
  40b58c:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40b590:	ldr	x19, [x23, #8]
  40b594:	str	x20, [x23, #8]
  40b598:	tbnz	w28, #1, 40b5b4 <argp_help@@Base+0x7d4>
  40b59c:	mov	x0, x22
  40b5a0:	mov	x1, x23
  40b5a4:	bl	40ca84 <argp_failure@@Base+0x7c8>
  40b5a8:	orr	w28, w28, #0x2
  40b5ac:	stur	w28, [x29, #-68]
  40b5b0:	b	40b608 <argp_help@@Base+0x828>
  40b5b4:	ldr	w8, [x22, #8]
  40b5b8:	cbz	w8, 40b608 <argp_help@@Base+0x828>
  40b5bc:	ldp	x8, x9, [x23, #56]
  40b5c0:	add	x10, x8, #0xc
  40b5c4:	cmp	x10, x9
  40b5c8:	b.ls	40b5e0 <argp_help@@Base+0x800>  // b.plast
  40b5cc:	mov	w1, #0xc                   	// #12
  40b5d0:	mov	x0, x23
  40b5d4:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40b5d8:	cbz	w0, 40b608 <argp_help@@Base+0x828>
  40b5dc:	ldr	x8, [x23, #56]
  40b5e0:	adrp	x9, 412000 <argp_failure@@Base+0x5d44>
  40b5e4:	add	x9, x9, #0xb1
  40b5e8:	ldr	x9, [x9]
  40b5ec:	mov	w10, #0x2e2e                	// #11822
  40b5f0:	movk	w10, #0x5d2e, lsl #16
  40b5f4:	str	w10, [x8, #8]
  40b5f8:	str	x9, [x8]
  40b5fc:	ldr	x8, [x23, #56]
  40b600:	add	x8, x8, #0xc
  40b604:	str	x8, [x23, #56]
  40b608:	ldur	x0, [x29, #-96]
  40b60c:	ldur	x1, [x29, #-80]
  40b610:	sub	x2, x29, #0x30
  40b614:	mov	w3, #0x1                   	// #1
  40b618:	mov	x4, x23
  40b61c:	bl	40cdec <argp_failure@@Base+0xb30>
  40b620:	ldp	x10, x8, [x23, #48]
  40b624:	ldr	x9, [x23, #32]
  40b628:	mov	w28, w0
  40b62c:	sxtw	x20, w25
  40b630:	sub	x10, x8, x10
  40b634:	cmp	x10, x9
  40b638:	b.ls	40b650 <argp_help@@Base+0x870>  // b.plast
  40b63c:	mov	x0, x23
  40b640:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40b644:	ldp	x10, x8, [x23, #48]
  40b648:	ldr	x9, [x23, #32]
  40b64c:	sub	x10, x8, x10
  40b650:	cmp	x10, x9
  40b654:	sxtw	x19, w19
  40b658:	str	x20, [x23, #24]
  40b65c:	b.ls	40b66c <argp_help@@Base+0x88c>  // b.plast
  40b660:	mov	x0, x23
  40b664:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40b668:	ldr	x8, [x23, #56]
  40b66c:	ldr	x9, [x23, #64]
  40b670:	str	x19, [x23, #8]
  40b674:	cmp	x8, x9
  40b678:	b.cc	40b514 <argp_help@@Base+0x734>  // b.lo, b.ul, b.last
  40b67c:	mov	w1, #0x1                   	// #1
  40b680:	mov	x0, x23
  40b684:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40b688:	cbz	w0, 40b524 <argp_help@@Base+0x744>
  40b68c:	ldr	x8, [x23, #56]
  40b690:	b	40b514 <argp_help@@Base+0x734>
  40b694:	ldur	x20, [x29, #-128]
  40b698:	ldur	w28, [x29, #-68]
  40b69c:	mov	w26, #0x1                   	// #1
  40b6a0:	ldur	x24, [x29, #-80]
  40b6a4:	tbz	w28, #4, 40b6c8 <argp_help@@Base+0x8e8>
  40b6a8:	ldur	x0, [x29, #-96]
  40b6ac:	mov	w4, #0x1                   	// #1
  40b6b0:	mov	x1, x24
  40b6b4:	mov	w2, wzr
  40b6b8:	mov	w3, wzr
  40b6bc:	mov	x5, x23
  40b6c0:	bl	40d064 <argp_failure@@Base+0xda8>
  40b6c4:	orr	w26, w0, w26
  40b6c8:	tbnz	w28, #2, 40b6dc <argp_help@@Base+0x8fc>
  40b6cc:	tbnz	w28, #3, 40b6fc <argp_help@@Base+0x91c>
  40b6d0:	tbnz	w28, #5, 40bfb8 <argp_help@@Base+0x11d8>
  40b6d4:	tbnz	w28, #6, 40bfdc <argp_help@@Base+0x11fc>
  40b6d8:	b	40c030 <argp_help@@Base+0x1250>
  40b6dc:	ldur	x2, [x29, #-88]
  40b6e0:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b6e4:	add	x1, x1, #0xbe
  40b6e8:	mov	x0, x23
  40b6ec:	mov	x3, x2
  40b6f0:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40b6f4:	mov	w26, #0x1                   	// #1
  40b6f8:	tbz	w28, #3, 40b6d0 <argp_help@@Base+0x8f0>
  40b6fc:	stur	x22, [x29, #-120]
  40b700:	ldr	w22, [x22, #8]
  40b704:	cbz	w22, 40bfb0 <argp_help@@Base+0x11d0>
  40b708:	cbz	w26, 40b760 <argp_help@@Base+0x980>
  40b70c:	ldp	x8, x9, [x23, #56]
  40b710:	ldur	x19, [x29, #-120]
  40b714:	cmp	x8, x9
  40b718:	b.cc	40b730 <argp_help@@Base+0x950>  // b.lo, b.ul, b.last
  40b71c:	mov	w1, #0x1                   	// #1
  40b720:	mov	x0, x23
  40b724:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40b728:	cbz	w0, 40b740 <argp_help@@Base+0x960>
  40b72c:	ldr	x8, [x23, #56]
  40b730:	add	x9, x8, #0x1
  40b734:	mov	w10, #0xa                   	// #10
  40b738:	str	x9, [x23, #56]
  40b73c:	strb	w10, [x8]
  40b740:	ldr	w22, [x19, #8]
  40b744:	stp	xzr, xzr, [x29, #-64]
  40b748:	cbnz	w22, 40b764 <argp_help@@Base+0x984>
  40b74c:	b	40bfa8 <argp_help@@Base+0x11c8>
  40b750:	mov	w26, wzr
  40b754:	ldur	x24, [x29, #-80]
  40b758:	tbnz	w28, #4, 40b6a8 <argp_help@@Base+0x8c8>
  40b75c:	b	40b6c8 <argp_help@@Base+0x8e8>
  40b760:	stp	xzr, xzr, [x29, #-64]
  40b764:	ldur	x8, [x29, #-120]
  40b768:	stur	w28, [x29, #-68]
  40b76c:	ldr	x25, [x8]
  40b770:	add	x8, x23, #0x38
  40b774:	stur	x8, [x29, #-88]
  40b778:	b	40b78c <argp_help@@Base+0x9ac>
  40b77c:	subs	w22, w22, #0x1
  40b780:	add	x25, x25, #0x38
  40b784:	str	x19, [x23, #24]
  40b788:	b.eq	40be5c <argp_help@@Base+0x107c>  // b.none
  40b78c:	ldp	x9, x8, [x23, #48]
  40b790:	ldr	x10, [x23, #32]
  40b794:	ldr	x28, [x25]
  40b798:	ldr	x19, [x25, #16]
  40b79c:	sub	x8, x8, x9
  40b7a0:	cmp	x8, x10
  40b7a4:	b.ls	40b7b0 <argp_help@@Base+0x9d0>  // b.plast
  40b7a8:	mov	x0, x23
  40b7ac:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40b7b0:	sub	x8, x29, #0x40
  40b7b4:	ldr	x9, [x23, #8]
  40b7b8:	str	xzr, [x23, #8]
  40b7bc:	ldr	x11, [x23, #24]
  40b7c0:	stur	x8, [x29, #-32]
  40b7c4:	mov	w8, #0x1                   	// #1
  40b7c8:	stp	x25, x23, [x29, #-48]
  40b7cc:	stur	w8, [x29, #-24]
  40b7d0:	stur	x24, [x29, #-16]
  40b7d4:	ldrb	w8, [x28, #24]
  40b7d8:	stp	x11, x9, [x29, #-112]
  40b7dc:	tbnz	w8, #3, 40b814 <argp_help@@Base+0xa34>
  40b7e0:	ldr	w8, [x25, #8]
  40b7e4:	cbz	w8, 40b814 <argp_help@@Base+0xa34>
  40b7e8:	mov	x9, x28
  40b7ec:	b	40b7fc <argp_help@@Base+0xa1c>
  40b7f0:	subs	w8, w8, #0x1
  40b7f4:	add	x9, x9, #0x30
  40b7f8:	b.eq	40b814 <argp_help@@Base+0xa34>  // b.none
  40b7fc:	ldr	x10, [x9]
  40b800:	cbz	x10, 40b7f0 <argp_help@@Base+0xa10>
  40b804:	ldrb	w10, [x9, #24]
  40b808:	tbnz	w10, #1, 40b7f0 <argp_help@@Base+0xa10>
  40b80c:	mov	w26, #0x1                   	// #1
  40b810:	b	40b818 <argp_help@@Base+0xa38>
  40b814:	mov	w26, wzr
  40b818:	ldp	x9, x8, [x23, #48]
  40b81c:	ldr	x10, [x23, #32]
  40b820:	adrp	x11, 424000 <argp_failure@@Base+0x17d44>
  40b824:	ldrsw	x20, [x11, #1064]
  40b828:	sub	x8, x8, x9
  40b82c:	cmp	x8, x10
  40b830:	b.ls	40b83c <argp_help@@Base+0xa5c>  // b.plast
  40b834:	mov	x0, x23
  40b838:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40b83c:	str	x20, [x23, #24]
  40b840:	ldr	w24, [x25, #8]
  40b844:	cbz	w24, 40b968 <argp_help@@Base+0xb88>
  40b848:	add	x21, x28, #0x18
  40b84c:	b	40b870 <argp_help@@Base+0xa90>
  40b850:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b854:	mov	x0, x23
  40b858:	add	x1, x1, #0x3cd
  40b85c:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40b860:	add	x19, x19, #0x1
  40b864:	subs	w24, w24, #0x1
  40b868:	add	x21, x21, #0x30
  40b86c:	b.eq	40b968 <argp_help@@Base+0xb88>  // b.none
  40b870:	ldr	w20, [x21]
  40b874:	tbnz	w20, #3, 40b864 <argp_help@@Base+0xa84>
  40b878:	ldur	w27, [x21, #-16]
  40b87c:	sub	w8, w27, #0x1
  40b880:	cmp	w8, #0xfe
  40b884:	b.hi	40b864 <argp_help@@Base+0xa84>  // b.pmore
  40b888:	bl	401cc0 <__ctype_b_loc@plt>
  40b88c:	ldr	x8, [x0]
  40b890:	ldrh	w8, [x8, x27, lsl #1]
  40b894:	tbz	w8, #14, 40b864 <argp_help@@Base+0xa84>
  40b898:	ldrb	w8, [x19]
  40b89c:	cmp	w27, w8
  40b8a0:	b.ne	40b864 <argp_help@@Base+0xa84>  // b.any
  40b8a4:	tbnz	w20, #1, 40b860 <argp_help@@Base+0xa80>
  40b8a8:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40b8ac:	ldr	w0, [x8, #1064]
  40b8b0:	sub	x1, x29, #0x30
  40b8b4:	bl	40d828 <argp_failure@@Base+0x156c>
  40b8b8:	ldp	x8, x9, [x23, #56]
  40b8bc:	cmp	x8, x9
  40b8c0:	b.cc	40b8dc <argp_help@@Base+0xafc>  // b.lo, b.ul, b.last
  40b8c4:	mov	w1, #0x1                   	// #1
  40b8c8:	mov	x0, x23
  40b8cc:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40b8d0:	cbz	w0, 40b8f0 <argp_help@@Base+0xb10>
  40b8d4:	ldur	x8, [x29, #-88]
  40b8d8:	ldr	x8, [x8]
  40b8dc:	ldur	x10, [x29, #-88]
  40b8e0:	add	x9, x8, #0x1
  40b8e4:	str	x9, [x10]
  40b8e8:	mov	w9, #0x2d                  	// #45
  40b8ec:	strb	w9, [x8]
  40b8f0:	ldp	x8, x9, [x23, #56]
  40b8f4:	ldrb	w20, [x19]
  40b8f8:	cmp	x8, x9
  40b8fc:	b.cc	40b918 <argp_help@@Base+0xb38>  // b.lo, b.ul, b.last
  40b900:	mov	w1, #0x1                   	// #1
  40b904:	mov	x0, x23
  40b908:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40b90c:	cbz	w0, 40b928 <argp_help@@Base+0xb48>
  40b910:	ldur	x8, [x29, #-88]
  40b914:	ldr	x8, [x8]
  40b918:	ldur	x10, [x29, #-88]
  40b91c:	add	x9, x8, #0x1
  40b920:	str	x9, [x10]
  40b924:	strb	w20, [x8]
  40b928:	ldr	x2, [x28, #16]
  40b92c:	cbz	w26, 40b94c <argp_help@@Base+0xb6c>
  40b930:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40b934:	ldr	w8, [x8, #1056]
  40b938:	cbnz	w8, 40b94c <argp_help@@Base+0xb6c>
  40b93c:	cbz	x2, 40b860 <argp_help@@Base+0xa80>
  40b940:	mov	w8, #0x1                   	// #1
  40b944:	stur	w8, [x29, #-52]
  40b948:	b	40b860 <argp_help@@Base+0xa80>
  40b94c:	cbz	x2, 40b860 <argp_help@@Base+0xa80>
  40b950:	ldrb	w8, [x28, #24]
  40b954:	tbnz	w8, #0, 40b850 <argp_help@@Base+0xa70>
  40b958:	adrp	x1, 40f000 <argp_failure@@Base+0x2d44>
  40b95c:	mov	x0, x23
  40b960:	add	x1, x1, #0x540
  40b964:	b	40b85c <argp_help@@Base+0xa7c>
  40b968:	ldrb	w8, [x28, #24]
  40b96c:	adrp	x20, 424000 <argp_failure@@Base+0x17d44>
  40b970:	tbnz	w8, #3, 40ba14 <argp_help@@Base+0xc34>
  40b974:	ldp	x9, x8, [x23, #48]
  40b978:	ldr	x10, [x23, #32]
  40b97c:	ldrsw	x19, [x20, #1068]
  40b980:	sub	x8, x8, x9
  40b984:	cmp	x8, x10
  40b988:	b.ls	40b994 <argp_help@@Base+0xbb4>  // b.plast
  40b98c:	mov	x0, x23
  40b990:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40b994:	str	x19, [x23, #24]
  40b998:	ldr	w19, [x25, #8]
  40b99c:	cbz	w19, 40badc <argp_help@@Base+0xcfc>
  40b9a0:	mov	x21, x28
  40b9a4:	b	40b9c4 <argp_help@@Base+0xbe4>
  40b9a8:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b9ac:	mov	x0, x23
  40b9b0:	add	x1, x1, #0x3d7
  40b9b4:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40b9b8:	subs	w19, w19, #0x1
  40b9bc:	add	x21, x21, #0x30
  40b9c0:	b.eq	40badc <argp_help@@Base+0xcfc>  // b.none
  40b9c4:	ldr	x8, [x21]
  40b9c8:	cbz	x8, 40b9b8 <argp_help@@Base+0xbd8>
  40b9cc:	ldrb	w8, [x21, #24]
  40b9d0:	tbnz	w8, #1, 40b9b8 <argp_help@@Base+0xbd8>
  40b9d4:	ldr	w0, [x20, #1068]
  40b9d8:	sub	x1, x29, #0x30
  40b9dc:	bl	40d828 <argp_failure@@Base+0x156c>
  40b9e0:	ldr	x2, [x21]
  40b9e4:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40b9e8:	mov	x0, x23
  40b9ec:	add	x1, x1, #0x3d2
  40b9f0:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40b9f4:	ldr	x2, [x28, #16]
  40b9f8:	cbz	x2, 40b9b8 <argp_help@@Base+0xbd8>
  40b9fc:	ldrb	w8, [x28, #24]
  40ba00:	tbz	w8, #0, 40b9a8 <argp_help@@Base+0xbc8>
  40ba04:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40ba08:	mov	x0, x23
  40ba0c:	add	x1, x1, #0x3db
  40ba10:	b	40b9b4 <argp_help@@Base+0xbd4>
  40ba14:	ldp	x9, x8, [x23, #48]
  40ba18:	ldr	x10, [x23, #32]
  40ba1c:	adrp	x11, 424000 <argp_failure@@Base+0x17d44>
  40ba20:	ldrsw	x19, [x11, #1072]
  40ba24:	sub	x8, x8, x9
  40ba28:	cmp	x8, x10
  40ba2c:	b.ls	40ba38 <argp_help@@Base+0xc58>  // b.plast
  40ba30:	mov	x0, x23
  40ba34:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40ba38:	str	x19, [x23, #24]
  40ba3c:	ldr	w21, [x25, #8]
  40ba40:	cbz	w21, 40badc <argp_help@@Base+0xcfc>
  40ba44:	mov	x24, x28
  40ba48:	b	40ba74 <argp_help@@Base+0xc94>
  40ba4c:	mov	x1, x19
  40ba50:	mov	x2, x26
  40ba54:	bl	401a60 <memcpy@plt>
  40ba58:	ldur	x9, [x29, #-88]
  40ba5c:	ldr	x8, [x9]
  40ba60:	add	x8, x8, x26
  40ba64:	str	x8, [x9]
  40ba68:	subs	w21, w21, #0x1
  40ba6c:	add	x24, x24, #0x30
  40ba70:	b.eq	40badc <argp_help@@Base+0xcfc>  // b.none
  40ba74:	ldr	x8, [x24]
  40ba78:	cbz	x8, 40ba68 <argp_help@@Base+0xc88>
  40ba7c:	ldrb	w8, [x8]
  40ba80:	cbz	w8, 40ba68 <argp_help@@Base+0xc88>
  40ba84:	ldrb	w8, [x24, #24]
  40ba88:	tbnz	w8, #1, 40ba68 <argp_help@@Base+0xc88>
  40ba8c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40ba90:	ldr	w0, [x8, #1072]
  40ba94:	sub	x1, x29, #0x30
  40ba98:	bl	40d828 <argp_failure@@Base+0x156c>
  40ba9c:	ldr	x19, [x24]
  40baa0:	mov	x0, x19
  40baa4:	bl	401ac0 <strlen@plt>
  40baa8:	cbz	x0, 40ba68 <argp_help@@Base+0xc88>
  40baac:	mov	x26, x0
  40bab0:	ldp	x0, x8, [x23, #56]
  40bab4:	add	x9, x0, x26
  40bab8:	cmp	x9, x8
  40babc:	b.ls	40ba4c <argp_help@@Base+0xc6c>  // b.plast
  40bac0:	mov	x0, x23
  40bac4:	mov	x1, x26
  40bac8:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40bacc:	cbz	w0, 40ba68 <argp_help@@Base+0xc88>
  40bad0:	ldur	x8, [x29, #-88]
  40bad4:	ldr	x0, [x8]
  40bad8:	b	40ba4c <argp_help@@Base+0xc6c>
  40badc:	ldp	x9, x8, [x23, #48]
  40bae0:	ldr	x10, [x23, #32]
  40bae4:	sub	x8, x8, x9
  40bae8:	cmp	x8, x10
  40baec:	b.ls	40baf8 <argp_help@@Base+0xd18>  // b.plast
  40baf0:	mov	x0, x23
  40baf4:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40baf8:	str	xzr, [x23, #8]
  40bafc:	ldur	w8, [x29, #-24]
  40bb00:	ldur	x24, [x29, #-80]
  40bb04:	cbz	w8, 40bb4c <argp_help@@Base+0xd6c>
  40bb08:	ldrb	w8, [x28, #24]
  40bb0c:	tbnz	w8, #3, 40bb30 <argp_help@@Base+0xd50>
  40bb10:	ldr	w19, [x28, #8]
  40bb14:	sub	w8, w19, #0x1
  40bb18:	cmp	w8, #0xfe
  40bb1c:	b.hi	40bb30 <argp_help@@Base+0xd50>  // b.pmore
  40bb20:	bl	401cc0 <__ctype_b_loc@plt>
  40bb24:	ldr	x8, [x0]
  40bb28:	ldrh	w8, [x8, x19, lsl #1]
  40bb2c:	tbnz	w8, #14, 40be0c <argp_help@@Base+0x102c>
  40bb30:	ldr	x8, [x28]
  40bb34:	cbnz	x8, 40be0c <argp_help@@Base+0x102c>
  40bb38:	ldr	x0, [x28, #32]
  40bb3c:	ldr	x1, [x25, #40]
  40bb40:	sub	x2, x29, #0x30
  40bb44:	bl	40d9fc <argp_failure@@Base+0x1740>
  40bb48:	b	40be08 <argp_help@@Base+0x1028>
  40bb4c:	ldr	x19, [x25, #40]
  40bb50:	ldr	x26, [x28, #32]
  40bb54:	ldr	x8, [x19, #40]
  40bb58:	cbz	x8, 40bb8c <argp_help@@Base+0xdac>
  40bb5c:	ldr	w28, [x28, #8]
  40bb60:	mov	x0, x19
  40bb64:	mov	x1, x24
  40bb68:	bl	409738 <argp_parse@@Base+0xaac>
  40bb6c:	ldr	x8, [x19, #40]
  40bb70:	mov	x2, x0
  40bb74:	mov	w0, w28
  40bb78:	mov	x1, x26
  40bb7c:	blr	x8
  40bb80:	mov	x28, x0
  40bb84:	cbnz	x28, 40bb94 <argp_help@@Base+0xdb4>
  40bb88:	b	40bdac <argp_help@@Base+0xfcc>
  40bb8c:	mov	x28, x26
  40bb90:	cbz	x28, 40bdac <argp_help@@Base+0xfcc>
  40bb94:	ldrb	w8, [x28]
  40bb98:	cbz	w8, 40bd9c <argp_help@@Base+0xfbc>
  40bb9c:	ldp	x10, x9, [x23, #48]
  40bba0:	ldr	x8, [x23, #32]
  40bba4:	sub	x9, x9, x10
  40bba8:	cmp	x9, x8
  40bbac:	b.ls	40bbc4 <argp_help@@Base+0xde4>  // b.plast
  40bbb0:	mov	x0, x23
  40bbb4:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40bbb8:	ldp	x10, x9, [x23, #48]
  40bbbc:	ldr	x8, [x23, #32]
  40bbc0:	sub	x9, x9, x10
  40bbc4:	adrp	x11, 424000 <argp_failure@@Base+0x17d44>
  40bbc8:	ldr	x10, [x23, #40]
  40bbcc:	ldr	w19, [x11, #1076]
  40bbd0:	cmp	x10, #0x0
  40bbd4:	sxtw	x24, w19
  40bbd8:	csel	w21, w10, wzr, gt
  40bbdc:	cmp	x9, x8
  40bbe0:	mov	x20, x24
  40bbe4:	b.ls	40bc08 <argp_help@@Base+0xe28>  // b.plast
  40bbe8:	mov	x0, x23
  40bbec:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40bbf0:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40bbf4:	ldr	w19, [x8, #1076]
  40bbf8:	ldp	x10, x9, [x23, #48]
  40bbfc:	ldr	x8, [x23, #32]
  40bc00:	sxtw	x20, w19
  40bc04:	sub	x9, x9, x10
  40bc08:	cmp	x9, x8
  40bc0c:	str	x24, [x23, #8]
  40bc10:	b.ls	40bc24 <argp_help@@Base+0xe44>  // b.plast
  40bc14:	mov	x0, x23
  40bc18:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40bc1c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40bc20:	ldr	w19, [x8, #1076]
  40bc24:	ldur	x24, [x29, #-80]
  40bc28:	add	w8, w19, #0x3
  40bc2c:	cmp	w8, w21
  40bc30:	str	x20, [x23, #24]
  40bc34:	b.cs	40bc74 <argp_help@@Base+0xe94>  // b.hs, b.nlast
  40bc38:	ldp	x8, x9, [x23, #56]
  40bc3c:	cmp	x8, x9
  40bc40:	b.cc	40bc5c <argp_help@@Base+0xe7c>  // b.lo, b.ul, b.last
  40bc44:	mov	w1, #0x1                   	// #1
  40bc48:	mov	x0, x23
  40bc4c:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40bc50:	cbz	w0, 40bd48 <argp_help@@Base+0xf68>
  40bc54:	ldur	x8, [x29, #-88]
  40bc58:	ldr	x8, [x8]
  40bc5c:	ldur	x10, [x29, #-88]
  40bc60:	add	x9, x8, #0x1
  40bc64:	str	x9, [x10]
  40bc68:	mov	w9, #0xa                   	// #10
  40bc6c:	strb	w9, [x8]
  40bc70:	b	40bd48 <argp_help@@Base+0xf68>
  40bc74:	cmp	w19, w21
  40bc78:	b.ls	40bd00 <argp_help@@Base+0xf20>  // b.plast
  40bc7c:	ldp	x9, x8, [x23, #48]
  40bc80:	ldr	x10, [x23, #32]
  40bc84:	sub	x8, x8, x9
  40bc88:	cmp	x8, x10
  40bc8c:	b.ls	40bc98 <argp_help@@Base+0xeb8>  // b.plast
  40bc90:	mov	x0, x23
  40bc94:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40bc98:	ldr	x8, [x23, #40]
  40bc9c:	cmp	x8, #0x0
  40bca0:	csel	w8, w8, wzr, gt
  40bca4:	sub	w8, w19, w8
  40bca8:	cmp	w8, #0x1
  40bcac:	b.lt	40bd48 <argp_help@@Base+0xf68>  // b.tstop
  40bcb0:	add	w19, w8, #0x1
  40bcb4:	b	40bcd8 <argp_help@@Base+0xef8>
  40bcb8:	ldur	x10, [x29, #-88]
  40bcbc:	add	x9, x8, #0x1
  40bcc0:	str	x9, [x10]
  40bcc4:	mov	w9, #0x20                  	// #32
  40bcc8:	strb	w9, [x8]
  40bccc:	sub	w19, w19, #0x1
  40bcd0:	cmp	w19, #0x1
  40bcd4:	b.le	40bd48 <argp_help@@Base+0xf68>
  40bcd8:	ldp	x8, x9, [x23, #56]
  40bcdc:	cmp	x8, x9
  40bce0:	b.cc	40bcb8 <argp_help@@Base+0xed8>  // b.lo, b.ul, b.last
  40bce4:	mov	w1, #0x1                   	// #1
  40bce8:	mov	x0, x23
  40bcec:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40bcf0:	cbz	w0, 40bccc <argp_help@@Base+0xeec>
  40bcf4:	ldur	x8, [x29, #-88]
  40bcf8:	ldr	x8, [x8]
  40bcfc:	b	40bcb8 <argp_help@@Base+0xed8>
  40bd00:	ldp	x8, x9, [x23, #56]
  40bd04:	add	x10, x8, #0x3
  40bd08:	cmp	x10, x9
  40bd0c:	b.ls	40bd28 <argp_help@@Base+0xf48>  // b.plast
  40bd10:	mov	w1, #0x3                   	// #3
  40bd14:	mov	x0, x23
  40bd18:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40bd1c:	cbz	w0, 40bd48 <argp_help@@Base+0xf68>
  40bd20:	ldur	x8, [x29, #-88]
  40bd24:	ldr	x8, [x8]
  40bd28:	mov	w9, #0x20                  	// #32
  40bd2c:	strb	w9, [x8, #2]
  40bd30:	mov	w9, #0x2020                	// #8224
  40bd34:	strh	w9, [x8]
  40bd38:	ldur	x9, [x29, #-88]
  40bd3c:	ldr	x8, [x9]
  40bd40:	add	x8, x8, #0x3
  40bd44:	str	x8, [x9]
  40bd48:	mov	x0, x28
  40bd4c:	bl	401ac0 <strlen@plt>
  40bd50:	cbz	x0, 40bd9c <argp_help@@Base+0xfbc>
  40bd54:	mov	x19, x0
  40bd58:	ldp	x0, x8, [x23, #56]
  40bd5c:	add	x9, x0, x19
  40bd60:	cmp	x9, x8
  40bd64:	b.ls	40bd80 <argp_help@@Base+0xfa0>  // b.plast
  40bd68:	mov	x0, x23
  40bd6c:	mov	x1, x19
  40bd70:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40bd74:	cbz	w0, 40bd9c <argp_help@@Base+0xfbc>
  40bd78:	ldur	x8, [x29, #-88]
  40bd7c:	ldr	x0, [x8]
  40bd80:	mov	x1, x28
  40bd84:	mov	x2, x19
  40bd88:	bl	401a60 <memcpy@plt>
  40bd8c:	ldur	x9, [x29, #-88]
  40bd90:	ldr	x8, [x9]
  40bd94:	add	x8, x8, x19
  40bd98:	str	x8, [x9]
  40bd9c:	cmp	x28, x26
  40bda0:	b.eq	40bdac <argp_help@@Base+0xfcc>  // b.none
  40bda4:	mov	x0, x28
  40bda8:	bl	401cf0 <free@plt>
  40bdac:	ldp	x9, x8, [x23, #48]
  40bdb0:	ldr	x10, [x23, #32]
  40bdb4:	sub	x9, x8, x9
  40bdb8:	cmp	x9, x10
  40bdbc:	b.ls	40bdcc <argp_help@@Base+0xfec>  // b.plast
  40bdc0:	mov	x0, x23
  40bdc4:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40bdc8:	ldr	x8, [x23, #56]
  40bdcc:	ldr	x9, [x23, #64]
  40bdd0:	str	xzr, [x23, #8]
  40bdd4:	cmp	x8, x9
  40bdd8:	b.cc	40bdf4 <argp_help@@Base+0x1014>  // b.lo, b.ul, b.last
  40bddc:	mov	w1, #0x1                   	// #1
  40bde0:	mov	x0, x23
  40bde4:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40bde8:	cbz	w0, 40be08 <argp_help@@Base+0x1028>
  40bdec:	ldur	x8, [x29, #-88]
  40bdf0:	ldr	x8, [x8]
  40bdf4:	ldur	x10, [x29, #-88]
  40bdf8:	add	x9, x8, #0x1
  40bdfc:	str	x9, [x10]
  40be00:	mov	w9, #0xa                   	// #10
  40be04:	strb	w9, [x8]
  40be08:	stur	x25, [x29, #-64]
  40be0c:	ldp	x10, x9, [x23, #48]
  40be10:	ldr	x8, [x23, #32]
  40be14:	sub	x9, x9, x10
  40be18:	ldur	x10, [x29, #-104]
  40be1c:	cmp	x9, x8
  40be20:	sxtw	x19, w10
  40be24:	b.ls	40be3c <argp_help@@Base+0x105c>  // b.plast
  40be28:	mov	x0, x23
  40be2c:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40be30:	ldp	x10, x9, [x23, #48]
  40be34:	ldr	x8, [x23, #32]
  40be38:	sub	x9, x9, x10
  40be3c:	ldur	x10, [x29, #-112]
  40be40:	str	x19, [x23, #8]
  40be44:	cmp	x9, x8
  40be48:	sxtw	x19, w10
  40be4c:	b.ls	40b77c <argp_help@@Base+0x99c>  // b.plast
  40be50:	mov	x0, x23
  40be54:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40be58:	b	40b77c <argp_help@@Base+0x99c>
  40be5c:	ldur	w8, [x29, #-52]
  40be60:	ldur	w28, [x29, #-68]
  40be64:	cbz	w8, 40bfa8 <argp_help@@Base+0x11c8>
  40be68:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40be6c:	ldr	w8, [x8, #1060]
  40be70:	cbz	w8, 40bfa8 <argp_help@@Base+0x11c8>
  40be74:	cbz	x24, 40be80 <argp_help@@Base+0x10a0>
  40be78:	ldr	x19, [x24]
  40be7c:	b	40be84 <argp_help@@Base+0x10a4>
  40be80:	mov	x19, xzr
  40be84:	ldr	x8, [x19, #40]
  40be88:	adrp	x21, 412000 <argp_failure@@Base+0x5d44>
  40be8c:	add	x21, x21, #0x359
  40be90:	cbz	x8, 40bec8 <argp_help@@Base+0x10e8>
  40be94:	mov	x0, x19
  40be98:	mov	x1, x24
  40be9c:	bl	409738 <argp_parse@@Base+0xaac>
  40bea0:	ldr	x8, [x19, #40]
  40bea4:	mov	x2, x0
  40bea8:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40beac:	mov	w0, #0x5                   	// #5
  40beb0:	add	x1, x1, #0x359
  40beb4:	movk	w0, #0x200, lsl #16
  40beb8:	blr	x8
  40bebc:	mov	x25, x0
  40bec0:	cbnz	x0, 40becc <argp_help@@Base+0x10ec>
  40bec4:	b	40bfa8 <argp_help@@Base+0x11c8>
  40bec8:	mov	x25, x21
  40becc:	ldrb	w8, [x25]
  40bed0:	cbz	w8, 40bf98 <argp_help@@Base+0x11b8>
  40bed4:	ldp	x8, x9, [x23, #56]
  40bed8:	cmp	x8, x9
  40bedc:	b.cc	40bef8 <argp_help@@Base+0x1118>  // b.lo, b.ul, b.last
  40bee0:	mov	w1, #0x1                   	// #1
  40bee4:	mov	x0, x23
  40bee8:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40beec:	cbz	w0, 40bf0c <argp_help@@Base+0x112c>
  40bef0:	ldur	x8, [x29, #-88]
  40bef4:	ldr	x8, [x8]
  40bef8:	ldur	x11, [x29, #-88]
  40befc:	add	x9, x8, #0x1
  40bf00:	mov	w10, #0xa                   	// #10
  40bf04:	str	x9, [x11]
  40bf08:	strb	w10, [x8]
  40bf0c:	mov	x0, x25
  40bf10:	bl	401ac0 <strlen@plt>
  40bf14:	cbz	x0, 40bf60 <argp_help@@Base+0x1180>
  40bf18:	mov	x19, x0
  40bf1c:	ldp	x0, x8, [x23, #56]
  40bf20:	add	x9, x0, x19
  40bf24:	cmp	x9, x8
  40bf28:	b.ls	40bf44 <argp_help@@Base+0x1164>  // b.plast
  40bf2c:	mov	x0, x23
  40bf30:	mov	x1, x19
  40bf34:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40bf38:	cbz	w0, 40bf60 <argp_help@@Base+0x1180>
  40bf3c:	ldur	x8, [x29, #-88]
  40bf40:	ldr	x0, [x8]
  40bf44:	mov	x1, x25
  40bf48:	mov	x2, x19
  40bf4c:	bl	401a60 <memcpy@plt>
  40bf50:	ldur	x9, [x29, #-88]
  40bf54:	ldr	x8, [x9]
  40bf58:	add	x8, x8, x19
  40bf5c:	str	x8, [x9]
  40bf60:	ldp	x8, x9, [x23, #56]
  40bf64:	cmp	x8, x9
  40bf68:	b.cc	40bf84 <argp_help@@Base+0x11a4>  // b.lo, b.ul, b.last
  40bf6c:	mov	w1, #0x1                   	// #1
  40bf70:	mov	x0, x23
  40bf74:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40bf78:	cbz	w0, 40bf98 <argp_help@@Base+0x11b8>
  40bf7c:	ldur	x8, [x29, #-88]
  40bf80:	ldr	x8, [x8]
  40bf84:	ldur	x11, [x29, #-88]
  40bf88:	add	x9, x8, #0x1
  40bf8c:	mov	w10, #0xa                   	// #10
  40bf90:	str	x9, [x11]
  40bf94:	strb	w10, [x8]
  40bf98:	cmp	x25, x21
  40bf9c:	b.eq	40bfa8 <argp_help@@Base+0x11c8>  // b.none
  40bfa0:	mov	x0, x25
  40bfa4:	bl	401cf0 <free@plt>
  40bfa8:	ldur	x20, [x29, #-128]
  40bfac:	mov	w26, #0x1                   	// #1
  40bfb0:	ldur	x22, [x29, #-120]
  40bfb4:	tbz	w28, #5, 40b6d4 <argp_help@@Base+0x8f4>
  40bfb8:	ldur	x0, [x29, #-96]
  40bfbc:	mov	w2, #0x1                   	// #1
  40bfc0:	mov	x1, x24
  40bfc4:	mov	w3, w26
  40bfc8:	mov	w4, wzr
  40bfcc:	mov	x5, x23
  40bfd0:	bl	40d064 <argp_failure@@Base+0xda8>
  40bfd4:	orr	w26, w0, w26
  40bfd8:	tbz	w28, #6, 40c030 <argp_help@@Base+0x1250>
  40bfdc:	adrp	x19, 424000 <argp_failure@@Base+0x17d44>
  40bfe0:	ldr	x8, [x19, #1504]
  40bfe4:	cbz	x8, 40c030 <argp_help@@Base+0x1250>
  40bfe8:	cbz	w26, 40c01c <argp_help@@Base+0x123c>
  40bfec:	ldp	x8, x9, [x23, #56]
  40bff0:	cmp	x8, x9
  40bff4:	b.cc	40c00c <argp_help@@Base+0x122c>  // b.lo, b.ul, b.last
  40bff8:	mov	w1, #0x1                   	// #1
  40bffc:	mov	x0, x23
  40c000:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40c004:	cbz	w0, 40c01c <argp_help@@Base+0x123c>
  40c008:	ldr	x8, [x23, #56]
  40c00c:	add	x9, x8, #0x1
  40c010:	mov	w10, #0xa                   	// #10
  40c014:	str	x9, [x23, #56]
  40c018:	strb	w10, [x8]
  40c01c:	ldr	x2, [x19, #1504]
  40c020:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40c024:	add	x1, x1, #0xf5
  40c028:	mov	x0, x23
  40c02c:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40c030:	mov	x0, x20
  40c034:	bl	401bb0 <funlockfile@plt>
  40c038:	cbz	x22, 40c074 <argp_help@@Base+0x1294>
  40c03c:	ldr	x0, [x22, #24]
  40c040:	cbz	x0, 40c054 <argp_help@@Base+0x1274>
  40c044:	ldr	x19, [x0, #40]
  40c048:	bl	401cf0 <free@plt>
  40c04c:	mov	x0, x19
  40c050:	cbnz	x19, 40c044 <argp_help@@Base+0x1264>
  40c054:	ldr	w8, [x22, #8]
  40c058:	cbz	w8, 40c06c <argp_help@@Base+0x128c>
  40c05c:	ldr	x0, [x22]
  40c060:	bl	401cf0 <free@plt>
  40c064:	ldr	x0, [x22, #16]
  40c068:	bl	401cf0 <free@plt>
  40c06c:	mov	x0, x22
  40c070:	bl	401cf0 <free@plt>
  40c074:	mov	x0, x23
  40c078:	bl	40ecb4 <argp_failure@@Base+0x29f8>
  40c07c:	mov	sp, x29
  40c080:	ldp	x20, x19, [sp, #80]
  40c084:	ldp	x22, x21, [sp, #64]
  40c088:	ldp	x24, x23, [sp, #48]
  40c08c:	ldp	x26, x25, [sp, #32]
  40c090:	ldp	x28, x27, [sp, #16]
  40c094:	ldp	x29, x30, [sp], #96
  40c098:	ret
  40c09c:	adrp	x5, 412000 <argp_failure@@Base+0x5d44>
  40c0a0:	add	x5, x5, #0x20d
  40c0a4:	b	40b2d0 <argp_help@@Base+0x4f0>

000000000040c0a8 <argp_state_help@@Base>:
  40c0a8:	stp	x29, x30, [sp, #-32]!
  40c0ac:	stp	x20, x19, [sp, #16]
  40c0b0:	mov	w19, w2
  40c0b4:	mov	x2, x1
  40c0b8:	mov	x29, sp
  40c0bc:	cbz	x0, 40c0fc <argp_state_help@@Base+0x54>
  40c0c0:	cbz	x2, 40c120 <argp_state_help@@Base+0x78>
  40c0c4:	ldr	w8, [x0, #28]
  40c0c8:	mov	x20, x0
  40c0cc:	tbnz	w8, #1, 40c120 <argp_state_help@@Base+0x78>
  40c0d0:	ldr	x0, [x20]
  40c0d4:	ldr	x4, [x20, #64]
  40c0d8:	lsl	w8, w8, #1
  40c0dc:	and	w8, w8, #0x80
  40c0e0:	orr	w19, w8, w19
  40c0e4:	mov	x1, x20
  40c0e8:	mov	w3, w19
  40c0ec:	bl	40ae2c <argp_help@@Base+0x4c>
  40c0f0:	ldrb	w8, [x20, #28]
  40c0f4:	tbz	w8, #5, 40c118 <argp_state_help@@Base+0x70>
  40c0f8:	b	40c120 <argp_state_help@@Base+0x78>
  40c0fc:	cbz	x2, 40c120 <argp_state_help@@Base+0x78>
  40c100:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40c104:	ldr	x4, [x8, #1144]
  40c108:	mov	x0, xzr
  40c10c:	mov	x1, xzr
  40c110:	mov	w3, w19
  40c114:	bl	40ae2c <argp_help@@Base+0x4c>
  40c118:	tbnz	w19, #8, 40c12c <argp_state_help@@Base+0x84>
  40c11c:	tbnz	w19, #9, 40c138 <argp_state_help@@Base+0x90>
  40c120:	ldp	x20, x19, [sp, #16]
  40c124:	ldp	x29, x30, [sp], #32
  40c128:	ret
  40c12c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40c130:	ldr	w0, [x8, #1112]
  40c134:	bl	401ae0 <exit@plt>
  40c138:	mov	w0, wzr
  40c13c:	bl	401ae0 <exit@plt>

000000000040c140 <argp_error@@Base>:
  40c140:	sub	sp, sp, #0x120
  40c144:	stp	x29, x30, [sp, #240]
  40c148:	stp	x20, x19, [sp, #272]
  40c14c:	add	x29, sp, #0xf0
  40c150:	mov	x20, x1
  40c154:	mov	x19, x0
  40c158:	stp	x28, x21, [sp, #256]
  40c15c:	stp	x2, x3, [x29, #-112]
  40c160:	stp	x4, x5, [x29, #-96]
  40c164:	stp	x6, x7, [x29, #-80]
  40c168:	stp	q1, q2, [sp, #16]
  40c16c:	stp	q3, q4, [sp, #48]
  40c170:	str	q0, [sp]
  40c174:	stp	q5, q6, [sp, #80]
  40c178:	str	q7, [sp, #112]
  40c17c:	cbz	x0, 40c198 <argp_error@@Base+0x58>
  40c180:	ldrb	w8, [x19, #28]
  40c184:	tbnz	w8, #1, 40c278 <argp_error@@Base+0x138>
  40c188:	add	x8, x19, #0x48
  40c18c:	ldr	x21, [x8]
  40c190:	cbnz	x21, 40c1a8 <argp_error@@Base+0x68>
  40c194:	b	40c278 <argp_error@@Base+0x138>
  40c198:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40c19c:	add	x8, x8, #0x468
  40c1a0:	ldr	x21, [x8]
  40c1a4:	cbz	x21, 40c278 <argp_error@@Base+0x138>
  40c1a8:	mov	x0, x21
  40c1ac:	bl	401b00 <flockfile@plt>
  40c1b0:	mov	x8, #0xffffffffffffffd0    	// #-48
  40c1b4:	mov	x9, sp
  40c1b8:	sub	x10, x29, #0x70
  40c1bc:	adrp	x13, 424000 <argp_failure@@Base+0x17d44>
  40c1c0:	movk	x8, #0xff80, lsl #32
  40c1c4:	add	x11, x29, #0x30
  40c1c8:	add	x12, x19, #0x40
  40c1cc:	add	x13, x13, #0x478
  40c1d0:	cmp	x19, #0x0
  40c1d4:	add	x9, x9, #0x80
  40c1d8:	add	x10, x10, #0x30
  40c1dc:	stp	x9, x8, [x29, #-16]
  40c1e0:	stp	x11, x10, [x29, #-32]
  40c1e4:	csel	x8, x12, x13, ne  // ne = any
  40c1e8:	ldr	x0, [x8]
  40c1ec:	mov	x1, x21
  40c1f0:	bl	401e00 <fputs_unlocked@plt>
  40c1f4:	ldp	x8, x9, [x21, #40]
  40c1f8:	cmp	x8, x9
  40c1fc:	b.cs	40c28c <argp_error@@Base+0x14c>  // b.hs, b.nlast
  40c200:	add	x9, x8, #0x1
  40c204:	mov	w10, #0x3a                  	// #58
  40c208:	str	x9, [x21, #40]
  40c20c:	strb	w10, [x8]
  40c210:	ldp	x8, x9, [x21, #40]
  40c214:	cmp	x8, x9
  40c218:	b.cs	40c29c <argp_error@@Base+0x15c>  // b.hs, b.nlast
  40c21c:	add	x9, x8, #0x1
  40c220:	mov	w10, #0x20                  	// #32
  40c224:	str	x9, [x21, #40]
  40c228:	strb	w10, [x8]
  40c22c:	ldp	q0, q1, [x29, #-32]
  40c230:	sub	x2, x29, #0x40
  40c234:	mov	x0, x21
  40c238:	mov	x1, x20
  40c23c:	stp	q0, q1, [x29, #-64]
  40c240:	bl	401e20 <vfprintf@plt>
  40c244:	ldp	x8, x9, [x21, #40]
  40c248:	cmp	x8, x9
  40c24c:	b.cs	40c2ac <argp_error@@Base+0x16c>  // b.hs, b.nlast
  40c250:	add	x9, x8, #0x1
  40c254:	mov	w10, #0xa                   	// #10
  40c258:	str	x9, [x21, #40]
  40c25c:	strb	w10, [x8]
  40c260:	mov	w2, #0x104                 	// #260
  40c264:	mov	x0, x19
  40c268:	mov	x1, x21
  40c26c:	bl	40c0a8 <argp_state_help@@Base>
  40c270:	mov	x0, x21
  40c274:	bl	401bb0 <funlockfile@plt>
  40c278:	ldp	x20, x19, [sp, #272]
  40c27c:	ldp	x28, x21, [sp, #256]
  40c280:	ldp	x29, x30, [sp, #240]
  40c284:	add	sp, sp, #0x120
  40c288:	ret
  40c28c:	mov	w1, #0x3a                  	// #58
  40c290:	mov	x0, x21
  40c294:	bl	401ca0 <__overflow@plt>
  40c298:	b	40c210 <argp_error@@Base+0xd0>
  40c29c:	mov	w1, #0x20                  	// #32
  40c2a0:	mov	x0, x21
  40c2a4:	bl	401ca0 <__overflow@plt>
  40c2a8:	b	40c22c <argp_error@@Base+0xec>
  40c2ac:	mov	w1, #0xa                   	// #10
  40c2b0:	mov	x0, x21
  40c2b4:	bl	401ca0 <__overflow@plt>
  40c2b8:	b	40c260 <argp_error@@Base+0x120>

000000000040c2bc <argp_failure@@Base>:
  40c2bc:	sub	sp, sp, #0x1d0
  40c2c0:	stp	x28, x23, [sp, #416]
  40c2c4:	stp	x22, x21, [sp, #432]
  40c2c8:	stp	x20, x19, [sp, #448]
  40c2cc:	mov	x23, x3
  40c2d0:	mov	w22, w2
  40c2d4:	mov	w19, w1
  40c2d8:	mov	x20, x0
  40c2dc:	stp	x29, x30, [sp, #400]
  40c2e0:	add	x29, sp, #0x190
  40c2e4:	stp	x4, x5, [sp, #136]
  40c2e8:	stp	x6, x7, [sp, #152]
  40c2ec:	stp	q0, q1, [sp]
  40c2f0:	stp	q2, q3, [sp, #32]
  40c2f4:	stp	q4, q5, [sp, #64]
  40c2f8:	stp	q6, q7, [sp, #96]
  40c2fc:	cbz	x0, 40c318 <argp_failure@@Base+0x5c>
  40c300:	ldrb	w8, [x20, #28]
  40c304:	tbnz	w8, #1, 40c470 <argp_failure@@Base+0x1b4>
  40c308:	add	x8, x20, #0x48
  40c30c:	ldr	x21, [x8]
  40c310:	cbnz	x21, 40c328 <argp_failure@@Base+0x6c>
  40c314:	b	40c470 <argp_failure@@Base+0x1b4>
  40c318:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40c31c:	add	x8, x8, #0x468
  40c320:	ldr	x21, [x8]
  40c324:	cbz	x21, 40c470 <argp_failure@@Base+0x1b4>
  40c328:	mov	x0, x21
  40c32c:	bl	401b00 <flockfile@plt>
  40c330:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  40c334:	add	x8, x20, #0x40
  40c338:	add	x9, x9, #0x478
  40c33c:	cmp	x20, #0x0
  40c340:	csel	x8, x8, x9, ne  // ne = any
  40c344:	ldr	x0, [x8]
  40c348:	mov	x1, x21
  40c34c:	bl	401e00 <fputs_unlocked@plt>
  40c350:	cbz	x23, 40c3cc <argp_failure@@Base+0x110>
  40c354:	mov	x8, #0xffffffffffffffe0    	// #-32
  40c358:	mov	x10, sp
  40c35c:	add	x11, sp, #0x88
  40c360:	movk	x8, #0xff80, lsl #32
  40c364:	add	x9, x29, #0x40
  40c368:	add	x10, x10, #0x80
  40c36c:	add	x11, x11, #0x20
  40c370:	stp	x10, x8, [sp, #184]
  40c374:	stp	x9, x11, [sp, #168]
  40c378:	ldp	x8, x9, [x21, #40]
  40c37c:	cmp	x8, x9
  40c380:	b.cs	40c498 <argp_failure@@Base+0x1dc>  // b.hs, b.nlast
  40c384:	add	x9, x8, #0x1
  40c388:	mov	w10, #0x3a                  	// #58
  40c38c:	str	x9, [x21, #40]
  40c390:	strb	w10, [x8]
  40c394:	ldp	x9, x8, [x21, #40]
  40c398:	cmp	x9, x8
  40c39c:	add	x8, sp, #0xa8
  40c3a0:	b.cs	40c4a8 <argp_failure@@Base+0x1ec>  // b.hs, b.nlast
  40c3a4:	add	x10, x9, #0x1
  40c3a8:	mov	w11, #0x20                  	// #32
  40c3ac:	str	x10, [x21, #40]
  40c3b0:	strb	w11, [x9]
  40c3b4:	ldp	q0, q1, [x8]
  40c3b8:	sub	x2, x29, #0x20
  40c3bc:	mov	x0, x21
  40c3c0:	mov	x1, x23
  40c3c4:	stp	q0, q1, [x29, #-32]
  40c3c8:	bl	401e20 <vfprintf@plt>
  40c3cc:	cbz	w22, 40c43c <argp_failure@@Base+0x180>
  40c3d0:	ldp	x8, x9, [x21, #40]
  40c3d4:	cmp	x8, x9
  40c3d8:	b.cs	40c4bc <argp_failure@@Base+0x200>  // b.hs, b.nlast
  40c3dc:	add	x9, x8, #0x1
  40c3e0:	mov	w10, #0x3a                  	// #58
  40c3e4:	str	x9, [x21, #40]
  40c3e8:	strb	w10, [x8]
  40c3ec:	ldp	x8, x9, [x21, #40]
  40c3f0:	cmp	x8, x9
  40c3f4:	b.cs	40c4cc <argp_failure@@Base+0x210>  // b.hs, b.nlast
  40c3f8:	add	x9, x8, #0x1
  40c3fc:	mov	w10, #0x20                  	// #32
  40c400:	str	x9, [x21, #40]
  40c404:	strb	w10, [x8]
  40c408:	add	x1, sp, #0xa8
  40c40c:	mov	w2, #0xc8                  	// #200
  40c410:	mov	w0, w22
  40c414:	bl	401c00 <strerror_r@plt>
  40c418:	cbnz	x0, 40c434 <argp_failure@@Base+0x178>
  40c41c:	mov	w0, w22
  40c420:	bl	401c50 <strerror@plt>
  40c424:	adrp	x8, 412000 <argp_failure@@Base+0x5d44>
  40c428:	add	x8, x8, #0x88
  40c42c:	cmp	x0, #0x0
  40c430:	csel	x0, x8, x0, eq  // eq = none
  40c434:	mov	x1, x21
  40c438:	bl	401ad0 <fputs@plt>
  40c43c:	ldp	x8, x9, [x21, #40]
  40c440:	cmp	x8, x9
  40c444:	b.cs	40c488 <argp_failure@@Base+0x1cc>  // b.hs, b.nlast
  40c448:	add	x9, x8, #0x1
  40c44c:	mov	w10, #0xa                   	// #10
  40c450:	str	x9, [x21, #40]
  40c454:	strb	w10, [x8]
  40c458:	mov	x0, x21
  40c45c:	bl	401bb0 <funlockfile@plt>
  40c460:	cbz	w19, 40c470 <argp_failure@@Base+0x1b4>
  40c464:	cbz	x20, 40c4dc <argp_failure@@Base+0x220>
  40c468:	ldrb	w8, [x20, #28]
  40c46c:	tbz	w8, #5, 40c4dc <argp_failure@@Base+0x220>
  40c470:	ldp	x20, x19, [sp, #448]
  40c474:	ldp	x22, x21, [sp, #432]
  40c478:	ldp	x28, x23, [sp, #416]
  40c47c:	ldp	x29, x30, [sp, #400]
  40c480:	add	sp, sp, #0x1d0
  40c484:	ret
  40c488:	mov	w1, #0xa                   	// #10
  40c48c:	mov	x0, x21
  40c490:	bl	401ca0 <__overflow@plt>
  40c494:	b	40c458 <argp_failure@@Base+0x19c>
  40c498:	mov	w1, #0x3a                  	// #58
  40c49c:	mov	x0, x21
  40c4a0:	bl	401ca0 <__overflow@plt>
  40c4a4:	b	40c394 <argp_failure@@Base+0xd8>
  40c4a8:	mov	w1, #0x20                  	// #32
  40c4ac:	mov	x0, x21
  40c4b0:	bl	401ca0 <__overflow@plt>
  40c4b4:	add	x8, sp, #0xa8
  40c4b8:	b	40c3b4 <argp_failure@@Base+0xf8>
  40c4bc:	mov	w1, #0x3a                  	// #58
  40c4c0:	mov	x0, x21
  40c4c4:	bl	401ca0 <__overflow@plt>
  40c4c8:	b	40c3ec <argp_failure@@Base+0x130>
  40c4cc:	mov	w1, #0x20                  	// #32
  40c4d0:	mov	x0, x21
  40c4d4:	bl	401ca0 <__overflow@plt>
  40c4d8:	b	40c408 <argp_failure@@Base+0x14c>
  40c4dc:	mov	w0, w19
  40c4e0:	bl	401ae0 <exit@plt>
  40c4e4:	sub	sp, sp, #0xa0
  40c4e8:	stp	x29, x30, [sp, #64]
  40c4ec:	stp	x28, x27, [sp, #80]
  40c4f0:	stp	x26, x25, [sp, #96]
  40c4f4:	stp	x24, x23, [sp, #112]
  40c4f8:	stp	x22, x21, [sp, #128]
  40c4fc:	stp	x20, x19, [sp, #144]
  40c500:	ldr	x27, [x0, #32]
  40c504:	ldr	x24, [x0]
  40c508:	mov	x26, x0
  40c50c:	mov	w0, #0x20                  	// #32
  40c510:	add	x29, sp, #0x40
  40c514:	mov	x28, x1
  40c518:	bl	401ba0 <malloc@plt>
  40c51c:	cbz	x0, 40c9d8 <argp_failure@@Base+0x71c>
  40c520:	mov	x22, x0
  40c524:	mov	x20, x0
  40c528:	str	xzr, [x22, #24]!
  40c52c:	stur	wzr, [x22, #-16]
  40c530:	str	x22, [sp, #16]
  40c534:	cbz	x24, 40c6d8 <argp_failure@@Base+0x41c>
  40c538:	ldrb	w8, [x24, #24]
  40c53c:	tbnz	w8, #2, 40c9f8 <argp_failure@@Base+0x73c>
  40c540:	mov	w22, wzr
  40c544:	mov	w19, wzr
  40c548:	add	x23, x24, #0x28
  40c54c:	b	40c554 <argp_failure@@Base+0x298>
  40c550:	add	x23, x23, #0x30
  40c554:	ldur	w25, [x23, #-32]
  40c558:	cbnz	w25, 40c574 <argp_failure@@Base+0x2b8>
  40c55c:	ldur	x8, [x23, #-40]
  40c560:	cbnz	x8, 40c574 <argp_failure@@Base+0x2b8>
  40c564:	ldur	x8, [x23, #-8]
  40c568:	cbnz	x8, 40c574 <argp_failure@@Base+0x2b8>
  40c56c:	ldr	w8, [x23]
  40c570:	cbz	w8, 40c5ac <argp_failure@@Base+0x2f0>
  40c574:	ldur	w8, [x23, #-16]
  40c578:	tbnz	w8, #2, 40c584 <argp_failure@@Base+0x2c8>
  40c57c:	add	w22, w22, #0x1
  40c580:	str	w22, [x20, #8]
  40c584:	sub	w9, w25, #0x1
  40c588:	cmp	w9, #0xfe
  40c58c:	b.hi	40c550 <argp_failure@@Base+0x294>  // b.pmore
  40c590:	tbnz	w8, #3, 40c550 <argp_failure@@Base+0x294>
  40c594:	bl	401cc0 <__ctype_b_loc@plt>
  40c598:	ldr	x8, [x0]
  40c59c:	ldrh	w8, [x8, x25, lsl #1]
  40c5a0:	tbz	w8, #14, 40c550 <argp_failure@@Base+0x294>
  40c5a4:	add	w19, w19, #0x1
  40c5a8:	b	40c550 <argp_failure@@Base+0x294>
  40c5ac:	mov	w8, #0x38                  	// #56
  40c5b0:	umull	x0, w22, w8
  40c5b4:	bl	401ba0 <malloc@plt>
  40c5b8:	mov	x22, x0
  40c5bc:	str	x0, [x20]
  40c5c0:	add	w0, w19, #0x1
  40c5c4:	bl	401ba0 <malloc@plt>
  40c5c8:	str	x0, [x20, #16]
  40c5cc:	cbz	x22, 40c9b8 <argp_failure@@Base+0x6fc>
  40c5d0:	mov	x23, x0
  40c5d4:	cbz	x0, 40c9b8 <argp_failure@@Base+0x6fc>
  40c5d8:	mov	w8, wzr
  40c5dc:	b	40c5ec <argp_failure@@Base+0x330>
  40c5e0:	add	x22, x22, #0x38
  40c5e4:	mov	x24, x8
  40c5e8:	mov	w8, w25
  40c5ec:	ldr	w9, [x24, #8]
  40c5f0:	cbnz	w9, 40c60c <argp_failure@@Base+0x350>
  40c5f4:	ldr	x10, [x24]
  40c5f8:	cbnz	x10, 40c60c <argp_failure@@Base+0x350>
  40c5fc:	ldr	x10, [x24, #32]
  40c600:	cbnz	x10, 40c60c <argp_failure@@Base+0x350>
  40c604:	ldr	w10, [x24, #40]
  40c608:	cbz	w10, 40c6d0 <argp_failure@@Base+0x414>
  40c60c:	str	x24, [x22]
  40c610:	str	wzr, [x22, #8]
  40c614:	str	x23, [x22, #16]
  40c618:	ldr	w25, [x24, #40]
  40c61c:	cbnz	w25, 40c638 <argp_failure@@Base+0x37c>
  40c620:	ldr	x10, [x24]
  40c624:	cbz	x10, 40c630 <argp_failure@@Base+0x374>
  40c628:	mov	w25, w8
  40c62c:	b	40c638 <argp_failure@@Base+0x37c>
  40c630:	cmp	w9, #0x0
  40c634:	cinc	w25, w8, eq  // eq = none
  40c638:	mov	w9, wzr
  40c63c:	str	w25, [x22, #24]
  40c640:	stp	x28, x26, [x22, #32]
  40c644:	add	w8, w9, #0x1
  40c648:	str	w8, [x22, #8]
  40c64c:	ldrb	w8, [x24, #24]
  40c650:	tbnz	w8, #3, 40c698 <argp_failure@@Base+0x3dc>
  40c654:	ldr	w19, [x24, #8]
  40c658:	sub	w8, w19, #0x1
  40c65c:	cmp	w8, #0xfe
  40c660:	b.hi	40c698 <argp_failure@@Base+0x3dc>  // b.pmore
  40c664:	bl	401cc0 <__ctype_b_loc@plt>
  40c668:	ldr	x8, [x0]
  40c66c:	ldrh	w8, [x8, x19, lsl #1]
  40c670:	tbz	w8, #14, 40c698 <argp_failure@@Base+0x3dc>
  40c674:	ldr	x8, [x20, #16]
  40c678:	cmp	x8, x23
  40c67c:	b.cs	40c694 <argp_failure@@Base+0x3d8>  // b.hs, b.nlast
  40c680:	ldrb	w9, [x8], #1
  40c684:	cmp	w9, w19, uxtb
  40c688:	b.eq	40c698 <argp_failure@@Base+0x3dc>  // b.none
  40c68c:	cmp	x23, x8
  40c690:	b.ne	40c680 <argp_failure@@Base+0x3c4>  // b.any
  40c694:	strb	w19, [x23], #1
  40c698:	ldr	w9, [x24, #56]
  40c69c:	add	x8, x24, #0x30
  40c6a0:	cbnz	w9, 40c6bc <argp_failure@@Base+0x400>
  40c6a4:	ldr	x9, [x8]
  40c6a8:	cbnz	x9, 40c6bc <argp_failure@@Base+0x400>
  40c6ac:	ldr	x9, [x24, #80]
  40c6b0:	cbnz	x9, 40c6bc <argp_failure@@Base+0x400>
  40c6b4:	ldr	w9, [x24, #88]
  40c6b8:	cbz	w9, 40c5e0 <argp_failure@@Base+0x324>
  40c6bc:	ldrb	w9, [x24, #72]
  40c6c0:	tbz	w9, #2, 40c5e0 <argp_failure@@Base+0x324>
  40c6c4:	ldr	w9, [x22, #8]
  40c6c8:	mov	x24, x8
  40c6cc:	b	40c644 <argp_failure@@Base+0x388>
  40c6d0:	ldr	x22, [sp, #16]
  40c6d4:	strb	wzr, [x23]
  40c6d8:	cbz	x27, 40c974 <argp_failure@@Base+0x6b8>
  40c6dc:	ldr	x8, [x27]
  40c6e0:	cbz	x8, 40c974 <argp_failure@@Base+0x6b8>
  40c6e4:	stp	x28, x26, [sp]
  40c6e8:	stur	x20, [x29, #-8]
  40c6ec:	b	40c714 <argp_failure@@Base+0x458>
  40c6f0:	ldr	x8, [x21]
  40c6f4:	ldr	x9, [x21, #16]
  40c6f8:	str	w23, [x20, #8]
  40c6fc:	str	x8, [x20]
  40c700:	str	x9, [x20, #16]
  40c704:	mov	x0, x21
  40c708:	bl	401cf0 <free@plt>
  40c70c:	ldr	x8, [x27, #32]!
  40c710:	cbz	x8, 40c974 <argp_failure@@Base+0x6b8>
  40c714:	ldr	w19, [x27, #24]
  40c718:	cbz	w19, 40c724 <argp_failure@@Base+0x468>
  40c71c:	ldr	x20, [x27, #16]
  40c720:	b	40c730 <argp_failure@@Base+0x474>
  40c724:	ldr	x20, [x27, #16]
  40c728:	mov	x1, x28
  40c72c:	cbz	x20, 40c77c <argp_failure@@Base+0x4c0>
  40c730:	ldr	x21, [x26, #32]
  40c734:	mov	w0, #0x30                  	// #48
  40c738:	bl	401ba0 <malloc@plt>
  40c73c:	mov	x1, x0
  40c740:	cbz	x0, 40c77c <argp_failure@@Base+0x4c0>
  40c744:	sub	x8, x27, x21
  40c748:	lsr	x8, x8, #5
  40c74c:	str	x20, [x1]
  40c750:	stp	w8, w19, [x1, #8]
  40c754:	stp	x28, x26, [x1, #16]
  40c758:	cbz	x28, 40c768 <argp_failure@@Base+0x4ac>
  40c75c:	ldr	w8, [x28, #32]
  40c760:	add	w8, w8, #0x1
  40c764:	b	40c76c <argp_failure@@Base+0x4b0>
  40c768:	mov	w8, wzr
  40c76c:	ldr	x9, [x22]
  40c770:	str	w8, [x1, #32]
  40c774:	str	x1, [x22]
  40c778:	str	x9, [x1, #40]
  40c77c:	ldr	x0, [x27]
  40c780:	bl	40c4e4 <argp_failure@@Base+0x228>
  40c784:	ldur	x20, [x29, #-8]
  40c788:	mov	x21, x0
  40c78c:	mov	x9, x22
  40c790:	ldr	x10, [x9]
  40c794:	mov	x8, x9
  40c798:	add	x9, x10, #0x28
  40c79c:	cbnz	x10, 40c790 <argp_failure@@Base+0x4d4>
  40c7a0:	ldr	x9, [x21, #24]
  40c7a4:	str	x9, [x8]
  40c7a8:	ldr	w23, [x21, #8]
  40c7ac:	str	xzr, [x21, #24]
  40c7b0:	cbz	w23, 40c704 <argp_failure@@Base+0x448>
  40c7b4:	ldr	w19, [x20, #8]
  40c7b8:	cbz	w19, 40c6f0 <argp_failure@@Base+0x434>
  40c7bc:	add	w22, w19, w23
  40c7c0:	mov	w8, #0x38                  	// #56
  40c7c4:	umull	x0, w22, w8
  40c7c8:	str	x27, [sp, #32]
  40c7cc:	bl	401ba0 <malloc@plt>
  40c7d0:	ldr	x27, [x20, #16]
  40c7d4:	mov	x28, x0
  40c7d8:	mov	x0, x27
  40c7dc:	bl	401ac0 <strlen@plt>
  40c7e0:	ldr	x25, [x21, #16]
  40c7e4:	and	x26, x0, #0xffffffff
  40c7e8:	stur	x21, [x29, #-16]
  40c7ec:	mov	x0, x25
  40c7f0:	bl	401ac0 <strlen@plt>
  40c7f4:	add	x8, x26, x0
  40c7f8:	add	x0, x8, #0x1
  40c7fc:	bl	401ba0 <malloc@plt>
  40c800:	stur	x28, [x29, #-24]
  40c804:	cbz	x28, 40c998 <argp_failure@@Base+0x6dc>
  40c808:	mov	x24, x0
  40c80c:	cbz	x0, 40c998 <argp_failure@@Base+0x6dc>
  40c810:	str	w22, [sp, #28]
  40c814:	ldur	x22, [x29, #-24]
  40c818:	ldr	x1, [x20]
  40c81c:	mov	w21, #0x38                  	// #56
  40c820:	mul	x28, x19, x21
  40c824:	mov	x0, x22
  40c828:	mov	x2, x28
  40c82c:	bl	401a60 <memcpy@plt>
  40c830:	ldur	x8, [x29, #-16]
  40c834:	add	x0, x22, x28
  40c838:	mul	x2, x23, x21
  40c83c:	ldr	x1, [x8]
  40c840:	bl	401a60 <memcpy@plt>
  40c844:	mov	x0, x24
  40c848:	mov	x1, x27
  40c84c:	mov	x2, x26
  40c850:	bl	401a60 <memcpy@plt>
  40c854:	mov	x28, x22
  40c858:	ldr	x8, [x28, #16]
  40c85c:	subs	w19, w19, #0x1
  40c860:	sub	x8, x8, x27
  40c864:	add	x8, x24, x8
  40c868:	str	x8, [x28, #16]
  40c86c:	add	x28, x28, #0x38
  40c870:	b.ne	40c858 <argp_failure@@Base+0x59c>  // b.any
  40c874:	add	x27, x24, x26
  40c878:	b	40c888 <argp_failure@@Base+0x5cc>
  40c87c:	subs	w23, w23, #0x1
  40c880:	add	x28, x28, #0x38
  40c884:	b.eq	40c90c <argp_failure@@Base+0x650>  // b.none
  40c888:	ldr	w22, [x28, #8]
  40c88c:	str	x27, [x28, #16]
  40c890:	cbz	w22, 40c87c <argp_failure@@Base+0x5c0>
  40c894:	ldr	x19, [x28]
  40c898:	b	40c8b4 <argp_failure@@Base+0x5f8>
  40c89c:	strb	w20, [x27], #1
  40c8a0:	add	x25, x25, #0x1
  40c8a4:	ldur	x20, [x29, #-8]
  40c8a8:	subs	w22, w22, #0x1
  40c8ac:	add	x19, x19, #0x30
  40c8b0:	b.eq	40c87c <argp_failure@@Base+0x5c0>  // b.none
  40c8b4:	ldrb	w8, [x19, #24]
  40c8b8:	tbnz	w8, #3, 40c8a8 <argp_failure@@Base+0x5ec>
  40c8bc:	ldr	w21, [x19, #8]
  40c8c0:	sub	w8, w21, #0x1
  40c8c4:	cmp	w8, #0xfe
  40c8c8:	b.hi	40c8a8 <argp_failure@@Base+0x5ec>  // b.pmore
  40c8cc:	ldrb	w20, [x25]
  40c8d0:	bl	401cc0 <__ctype_b_loc@plt>
  40c8d4:	cmp	w21, w20
  40c8d8:	b.ne	40c8a4 <argp_failure@@Base+0x5e8>  // b.any
  40c8dc:	ldr	x8, [x0]
  40c8e0:	ldrh	w8, [x8, x21, lsl #1]
  40c8e4:	tbz	w8, #14, 40c8a4 <argp_failure@@Base+0x5e8>
  40c8e8:	mov	x8, x26
  40c8ec:	mov	x9, x24
  40c8f0:	cbz	x26, 40c89c <argp_failure@@Base+0x5e0>
  40c8f4:	ldrb	w10, [x9], #1
  40c8f8:	cmp	w10, w20
  40c8fc:	b.eq	40c8a0 <argp_failure@@Base+0x5e4>  // b.none
  40c900:	subs	x8, x8, #0x1
  40c904:	b.ne	40c8f4 <argp_failure@@Base+0x638>  // b.any
  40c908:	b	40c89c <argp_failure@@Base+0x5e0>
  40c90c:	ldr	x0, [x20]
  40c910:	strb	wzr, [x27]
  40c914:	bl	401cf0 <free@plt>
  40c918:	ldr	x0, [x20, #16]
  40c91c:	bl	401cf0 <free@plt>
  40c920:	ldp	x8, x21, [x29, #-24]
  40c924:	str	x24, [x20, #16]
  40c928:	ldr	x0, [x21, #24]
  40c92c:	str	x8, [x20]
  40c930:	ldr	w8, [sp, #28]
  40c934:	str	w8, [x20, #8]
  40c938:	cbz	x0, 40c94c <argp_failure@@Base+0x690>
  40c93c:	ldr	x19, [x0, #40]
  40c940:	bl	401cf0 <free@plt>
  40c944:	mov	x0, x19
  40c948:	cbnz	x19, 40c93c <argp_failure@@Base+0x680>
  40c94c:	ldr	w8, [x21, #8]
  40c950:	ldp	x28, x26, [sp]
  40c954:	ldr	x27, [sp, #32]
  40c958:	ldr	x22, [sp, #16]
  40c95c:	cbz	w8, 40c704 <argp_failure@@Base+0x448>
  40c960:	ldr	x0, [x21]
  40c964:	bl	401cf0 <free@plt>
  40c968:	ldr	x0, [x21, #16]
  40c96c:	bl	401cf0 <free@plt>
  40c970:	b	40c704 <argp_failure@@Base+0x448>
  40c974:	mov	x0, x20
  40c978:	ldp	x20, x19, [sp, #144]
  40c97c:	ldp	x22, x21, [sp, #128]
  40c980:	ldp	x24, x23, [sp, #112]
  40c984:	ldp	x26, x25, [sp, #96]
  40c988:	ldp	x28, x27, [sp, #80]
  40c98c:	ldp	x29, x30, [sp, #64]
  40c990:	add	sp, sp, #0xa0
  40c994:	ret
  40c998:	adrp	x0, 412000 <argp_failure@@Base+0x5d44>
  40c99c:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40c9a0:	adrp	x3, 412000 <argp_failure@@Base+0x5d44>
  40c9a4:	add	x0, x0, #0x2d9
  40c9a8:	add	x1, x1, #0x25a
  40c9ac:	add	x3, x3, #0x2f2
  40c9b0:	mov	w2, #0x372                 	// #882
  40c9b4:	bl	401e40 <__assert_fail@plt>
  40c9b8:	adrp	x0, 412000 <argp_failure@@Base+0x5d44>
  40c9bc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40c9c0:	adrp	x3, 412000 <argp_failure@@Base+0x5d44>
  40c9c4:	add	x0, x0, #0x2b6
  40c9c8:	add	x1, x1, #0x25a
  40c9cc:	add	x3, x3, #0x266
  40c9d0:	mov	w2, #0x1d2                 	// #466
  40c9d4:	bl	401e40 <__assert_fail@plt>
  40c9d8:	adrp	x0, 412000 <argp_failure@@Base+0x5d44>
  40c9dc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40c9e0:	adrp	x3, 412000 <argp_failure@@Base+0x5d44>
  40c9e4:	add	x0, x0, #0x256
  40c9e8:	add	x1, x1, #0x25a
  40c9ec:	add	x3, x3, #0x266
  40c9f0:	mov	w2, #0x1ba                 	// #442
  40c9f4:	bl	401e40 <__assert_fail@plt>
  40c9f8:	adrp	x0, 412000 <argp_failure@@Base+0x5d44>
  40c9fc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40ca00:	adrp	x3, 412000 <argp_failure@@Base+0x5d44>
  40ca04:	add	x0, x0, #0x2a6
  40ca08:	add	x1, x1, #0x25a
  40ca0c:	add	x3, x3, #0x266
  40ca10:	mov	w2, #0x1c4                 	// #452
  40ca14:	bl	401e40 <__assert_fail@plt>
  40ca18:	stp	x29, x30, [sp, #-32]!
  40ca1c:	stp	x20, x19, [sp, #16]
  40ca20:	mov	x8, x0
  40ca24:	ldr	x0, [x0, #16]
  40ca28:	ldr	x20, [x8, #32]
  40ca2c:	mov	x29, sp
  40ca30:	cbz	x0, 40ca4c <argp_failure@@Base+0x790>
  40ca34:	mov	w1, #0xa                   	// #10
  40ca38:	bl	401d20 <strchr@plt>
  40ca3c:	cmp	x0, #0x0
  40ca40:	cset	w19, ne  // ne = any
  40ca44:	cbnz	x20, 40ca54 <argp_failure@@Base+0x798>
  40ca48:	b	40ca74 <argp_failure@@Base+0x7b8>
  40ca4c:	mov	x19, xzr
  40ca50:	cbz	x20, 40ca74 <argp_failure@@Base+0x7b8>
  40ca54:	ldr	x8, [x20]
  40ca58:	cbz	x8, 40ca74 <argp_failure@@Base+0x7b8>
  40ca5c:	add	x20, x20, #0x20
  40ca60:	mov	x0, x8
  40ca64:	bl	40ca18 <argp_failure@@Base+0x75c>
  40ca68:	ldr	x8, [x20], #32
  40ca6c:	add	x19, x0, x19
  40ca70:	cbnz	x8, 40ca60 <argp_failure@@Base+0x7a4>
  40ca74:	mov	x0, x19
  40ca78:	ldp	x20, x19, [sp, #16]
  40ca7c:	ldp	x29, x30, [sp], #32
  40ca80:	ret
  40ca84:	stp	x29, x30, [sp, #-96]!
  40ca88:	stp	x28, x27, [sp, #16]
  40ca8c:	stp	x26, x25, [sp, #32]
  40ca90:	stp	x24, x23, [sp, #48]
  40ca94:	stp	x22, x21, [sp, #64]
  40ca98:	stp	x20, x19, [sp, #80]
  40ca9c:	mov	x29, sp
  40caa0:	sub	sp, sp, #0x10
  40caa4:	ldr	w22, [x0, #8]
  40caa8:	cbz	w22, 40cdcc <argp_failure@@Base+0xb10>
  40caac:	mov	x20, x0
  40cab0:	ldr	x0, [x0, #16]
  40cab4:	mov	x19, x1
  40cab8:	bl	401ac0 <strlen@plt>
  40cabc:	add	x9, x0, #0x10
  40cac0:	mov	x8, sp
  40cac4:	and	x9, x9, #0xfffffffffffffff0
  40cac8:	sub	x23, x8, x9
  40cacc:	mov	sp, x23
  40cad0:	stp	x23, x20, [x29, #-16]
  40cad4:	ldr	x24, [x20]
  40cad8:	b	40cae8 <argp_failure@@Base+0x82c>
  40cadc:	subs	w22, w22, #0x1
  40cae0:	add	x24, x24, #0x38
  40cae4:	b.eq	40cb74 <argp_failure@@Base+0x8b8>  // b.none
  40cae8:	ldr	w25, [x24, #8]
  40caec:	cbz	w25, 40cadc <argp_failure@@Base+0x820>
  40caf0:	ldr	x26, [x24]
  40caf4:	ldr	x27, [x24, #16]
  40caf8:	mov	x28, x26
  40cafc:	b	40cb10 <argp_failure@@Base+0x854>
  40cb00:	add	x27, x27, #0x1
  40cb04:	subs	w25, w25, #0x1
  40cb08:	add	x28, x28, #0x30
  40cb0c:	b.eq	40cadc <argp_failure@@Base+0x820>  // b.none
  40cb10:	ldr	w21, [x28, #24]
  40cb14:	tbnz	w21, #3, 40cb04 <argp_failure@@Base+0x848>
  40cb18:	ldr	w20, [x28, #8]
  40cb1c:	sub	w8, w20, #0x1
  40cb20:	cmp	w8, #0xfe
  40cb24:	b.hi	40cb04 <argp_failure@@Base+0x848>  // b.pmore
  40cb28:	bl	401cc0 <__ctype_b_loc@plt>
  40cb2c:	ldr	x8, [x0]
  40cb30:	ldrh	w8, [x8, x20, lsl #1]
  40cb34:	tbz	w8, #14, 40cb04 <argp_failure@@Base+0x848>
  40cb38:	ldrb	w8, [x27]
  40cb3c:	cmp	w20, w8
  40cb40:	b.ne	40cb04 <argp_failure@@Base+0x848>  // b.any
  40cb44:	tst	w21, #0x4
  40cb48:	csel	x26, x28, x26, eq  // eq = none
  40cb4c:	tbnz	w21, #1, 40cb00 <argp_failure@@Base+0x844>
  40cb50:	ldr	x8, [x28, #16]
  40cb54:	cbnz	x8, 40cb00 <argp_failure@@Base+0x844>
  40cb58:	ldr	x8, [x26, #16]
  40cb5c:	cbnz	x8, 40cb00 <argp_failure@@Base+0x844>
  40cb60:	ldr	w8, [x26, #24]
  40cb64:	orr	w8, w8, w21
  40cb68:	tbnz	w8, #4, 40cb00 <argp_failure@@Base+0x844>
  40cb6c:	strb	w20, [x23], #1
  40cb70:	b	40cb00 <argp_failure@@Base+0x844>
  40cb74:	ldur	x2, [x29, #-16]
  40cb78:	cmp	x23, x2
  40cb7c:	b.ls	40cb94 <argp_failure@@Base+0x8d8>  // b.plast
  40cb80:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40cb84:	add	x1, x1, #0x31e
  40cb88:	mov	x0, x19
  40cb8c:	strb	wzr, [x23]
  40cb90:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40cb94:	ldur	x23, [x29, #-8]
  40cb98:	ldr	w25, [x23, #8]
  40cb9c:	cbz	w25, 40cdcc <argp_failure@@Base+0xb10>
  40cba0:	ldr	x26, [x23]
  40cba4:	b	40cbb4 <argp_failure@@Base+0x8f8>
  40cba8:	subs	w25, w25, #0x1
  40cbac:	add	x26, x26, #0x38
  40cbb0:	b.eq	40cd0c <argp_failure@@Base+0xa50>  // b.none
  40cbb4:	ldr	w27, [x26, #8]
  40cbb8:	cbz	w27, 40cba8 <argp_failure@@Base+0x8ec>
  40cbbc:	ldr	x22, [x26]
  40cbc0:	ldr	x21, [x26, #16]
  40cbc4:	mov	x28, x22
  40cbc8:	b	40cbf8 <argp_failure@@Base+0x93c>
  40cbcc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40cbd0:	mov	x0, x19
  40cbd4:	add	x1, x1, #0x325
  40cbd8:	mov	w2, w24
  40cbdc:	mov	x3, x23
  40cbe0:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40cbe4:	ldur	x23, [x29, #-8]
  40cbe8:	add	x21, x21, #0x1
  40cbec:	subs	w27, w27, #0x1
  40cbf0:	add	x28, x28, #0x30
  40cbf4:	b.eq	40cba8 <argp_failure@@Base+0x8ec>  // b.none
  40cbf8:	ldr	w20, [x28, #24]
  40cbfc:	tbnz	w20, #3, 40cbec <argp_failure@@Base+0x930>
  40cc00:	ldr	w24, [x28, #8]
  40cc04:	sub	w8, w24, #0x1
  40cc08:	cmp	w8, #0xfe
  40cc0c:	b.hi	40cbec <argp_failure@@Base+0x930>  // b.pmore
  40cc10:	bl	401cc0 <__ctype_b_loc@plt>
  40cc14:	ldr	x8, [x0]
  40cc18:	ldrh	w8, [x8, x24, lsl #1]
  40cc1c:	tbz	w8, #14, 40cbec <argp_failure@@Base+0x930>
  40cc20:	ldrb	w8, [x21]
  40cc24:	cmp	w24, w8
  40cc28:	b.ne	40cbec <argp_failure@@Base+0x930>  // b.any
  40cc2c:	tst	w20, #0x4
  40cc30:	csel	x22, x28, x22, eq  // eq = none
  40cc34:	tbnz	w20, #1, 40cbe4 <argp_failure@@Base+0x928>
  40cc38:	ldr	w8, [x22, #24]
  40cc3c:	ldr	x23, [x28, #16]
  40cc40:	orr	w8, w8, w20
  40cc44:	cbnz	x23, 40cc4c <argp_failure@@Base+0x990>
  40cc48:	ldr	x23, [x22, #16]
  40cc4c:	tbnz	w8, #4, 40cbe4 <argp_failure@@Base+0x928>
  40cc50:	cbz	x23, 40cbe4 <argp_failure@@Base+0x928>
  40cc54:	tbnz	w8, #0, 40cbcc <argp_failure@@Base+0x910>
  40cc58:	mov	x0, x23
  40cc5c:	bl	401ac0 <strlen@plt>
  40cc60:	ldp	x9, x8, [x19, #48]
  40cc64:	ldr	x10, [x19, #32]
  40cc68:	add	x20, x0, #0x6
  40cc6c:	sub	x9, x8, x9
  40cc70:	cmp	x9, x10
  40cc74:	b.ls	40cc84 <argp_failure@@Base+0x9c8>  // b.plast
  40cc78:	mov	x0, x19
  40cc7c:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40cc80:	ldr	x8, [x19, #56]
  40cc84:	ldr	x9, [x19, #40]
  40cc88:	ldr	x10, [x19, #16]
  40cc8c:	bic	x11, x9, x9, asr #63
  40cc90:	ldr	x9, [x19, #64]
  40cc94:	add	x11, x20, x11
  40cc98:	cmp	x11, x10
  40cc9c:	b.cs	40cccc <argp_failure@@Base+0xa10>  // b.hs, b.nlast
  40cca0:	cmp	x8, x9
  40cca4:	b.cc	40ccbc <argp_failure@@Base+0xa00>  // b.lo, b.ul, b.last
  40cca8:	mov	w1, #0x1                   	// #1
  40ccac:	mov	x0, x19
  40ccb0:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40ccb4:	cbz	w0, 40ccf8 <argp_failure@@Base+0xa3c>
  40ccb8:	ldr	x8, [x19, #56]
  40ccbc:	add	x9, x8, #0x1
  40ccc0:	str	x9, [x19, #56]
  40ccc4:	mov	w9, #0x20                  	// #32
  40ccc8:	b	40ccf4 <argp_failure@@Base+0xa38>
  40cccc:	cmp	x8, x9
  40ccd0:	b.cc	40cce8 <argp_failure@@Base+0xa2c>  // b.lo, b.ul, b.last
  40ccd4:	mov	w1, #0x1                   	// #1
  40ccd8:	mov	x0, x19
  40ccdc:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40cce0:	cbz	w0, 40ccf8 <argp_failure@@Base+0xa3c>
  40cce4:	ldr	x8, [x19, #56]
  40cce8:	add	x9, x8, #0x1
  40ccec:	str	x9, [x19, #56]
  40ccf0:	mov	w9, #0xa                   	// #10
  40ccf4:	strb	w9, [x8]
  40ccf8:	ldr	w2, [x28, #8]
  40ccfc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40cd00:	mov	x0, x19
  40cd04:	add	x1, x1, #0x330
  40cd08:	b	40cbdc <argp_failure@@Base+0x920>
  40cd0c:	mov	x8, x23
  40cd10:	ldr	w23, [x23, #8]
  40cd14:	cbz	w23, 40cdcc <argp_failure@@Base+0xb10>
  40cd18:	ldr	x24, [x8]
  40cd1c:	adrp	x20, 412000 <argp_failure@@Base+0x5d44>
  40cd20:	adrp	x21, 412000 <argp_failure@@Base+0x5d44>
  40cd24:	adrp	x22, 412000 <argp_failure@@Base+0x5d44>
  40cd28:	add	x20, x20, #0x351
  40cd2c:	add	x21, x21, #0x346
  40cd30:	add	x22, x22, #0x339
  40cd34:	b	40cd44 <argp_failure@@Base+0xa88>
  40cd38:	subs	w23, w23, #0x1
  40cd3c:	add	x24, x24, #0x38
  40cd40:	b.eq	40cdcc <argp_failure@@Base+0xb10>  // b.none
  40cd44:	ldr	w25, [x24, #8]
  40cd48:	cbz	w25, 40cd38 <argp_failure@@Base+0xa7c>
  40cd4c:	ldr	x26, [x24]
  40cd50:	mov	x27, x26
  40cd54:	b	40cd6c <argp_failure@@Base+0xab0>
  40cd58:	mov	x1, x20
  40cd5c:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40cd60:	subs	w25, w25, #0x1
  40cd64:	add	x27, x27, #0x30
  40cd68:	b.eq	40cd38 <argp_failure@@Base+0xa7c>  // b.none
  40cd6c:	ldr	x2, [x27]
  40cd70:	cbz	x2, 40cd60 <argp_failure@@Base+0xaa4>
  40cd74:	ldr	w8, [x27, #24]
  40cd78:	tst	w8, #0x4
  40cd7c:	csel	x26, x27, x26, eq  // eq = none
  40cd80:	tbnz	w8, #1, 40cd60 <argp_failure@@Base+0xaa4>
  40cd84:	ldr	w9, [x26, #24]
  40cd88:	ldr	x3, [x27, #16]
  40cd8c:	orr	w9, w9, w8
  40cd90:	cbnz	x3, 40cd98 <argp_failure@@Base+0xadc>
  40cd94:	ldr	x3, [x26, #16]
  40cd98:	and	w10, w9, #0x10
  40cd9c:	and	w8, w8, #0x8
  40cda0:	orr	w8, w10, w8
  40cda4:	cbnz	w8, 40cd60 <argp_failure@@Base+0xaa4>
  40cda8:	mov	x0, x19
  40cdac:	cbz	x3, 40cd58 <argp_failure@@Base+0xa9c>
  40cdb0:	tbnz	w9, #0, 40cdc0 <argp_failure@@Base+0xb04>
  40cdb4:	mov	x1, x21
  40cdb8:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40cdbc:	b	40cd60 <argp_failure@@Base+0xaa4>
  40cdc0:	mov	x1, x22
  40cdc4:	bl	40f26c <argp_failure@@Base+0x2fb0>
  40cdc8:	b	40cd60 <argp_failure@@Base+0xaa4>
  40cdcc:	mov	sp, x29
  40cdd0:	ldp	x20, x19, [sp, #80]
  40cdd4:	ldp	x22, x21, [sp, #64]
  40cdd8:	ldp	x24, x23, [sp, #48]
  40cddc:	ldp	x26, x25, [sp, #32]
  40cde0:	ldp	x28, x27, [sp, #16]
  40cde4:	ldp	x29, x30, [sp], #96
  40cde8:	ret
  40cdec:	sub	sp, sp, #0x80
  40cdf0:	stp	x29, x30, [sp, #32]
  40cdf4:	stp	x28, x27, [sp, #48]
  40cdf8:	stp	x26, x25, [sp, #64]
  40cdfc:	stp	x24, x23, [sp, #80]
  40ce00:	stp	x22, x21, [sp, #96]
  40ce04:	stp	x20, x19, [sp, #112]
  40ce08:	ldr	x26, [x2]
  40ce0c:	ldp	x28, x8, [x0, #32]
  40ce10:	ldr	x24, [x0, #16]
  40ce14:	mov	x20, x4
  40ce18:	mov	w19, w3
  40ce1c:	mov	x21, x2
  40ce20:	mov	x22, x1
  40ce24:	add	x29, sp, #0x20
  40ce28:	cbz	x8, 40cea8 <argp_failure@@Base+0xbec>
  40ce2c:	mov	x1, x22
  40ce30:	mov	x23, x0
  40ce34:	bl	409738 <argp_parse@@Base+0xaac>
  40ce38:	ldr	x8, [x23, #40]
  40ce3c:	mov	x2, x0
  40ce40:	mov	w0, #0x6                   	// #6
  40ce44:	movk	w0, #0x200, lsl #16
  40ce48:	mov	x1, x24
  40ce4c:	blr	x8
  40ce50:	mov	x25, x0
  40ce54:	cbz	x25, 40ceb0 <argp_failure@@Base+0xbf4>
  40ce58:	mov	w1, #0xa                   	// #10
  40ce5c:	mov	x0, x25
  40ce60:	bl	401dc0 <strchrnul@plt>
  40ce64:	ldrb	w8, [x0]
  40ce68:	mov	x23, x0
  40ce6c:	stur	x26, [x29, #-8]
  40ce70:	str	x28, [sp, #16]
  40ce74:	cbz	w8, 40cebc <argp_failure@@Base+0xc00>
  40ce78:	ldrb	w27, [x26]
  40ce7c:	cbz	w27, 40cec8 <argp_failure@@Base+0xc0c>
  40ce80:	mov	w28, wzr
  40ce84:	add	x26, x23, #0x1
  40ce88:	mov	w1, #0xa                   	// #10
  40ce8c:	mov	x0, x26
  40ce90:	bl	401dc0 <strchrnul@plt>
  40ce94:	add	w28, w28, #0x1
  40ce98:	cmp	w28, w27
  40ce9c:	mov	x23, x0
  40cea0:	b.cc	40ce84 <argp_failure@@Base+0xbc8>  // b.lo, b.ul, b.last
  40cea4:	b	40cecc <argp_failure@@Base+0xc10>
  40cea8:	mov	x25, x24
  40ceac:	cbnz	x25, 40ce58 <argp_failure@@Base+0xb9c>
  40ceb0:	mov	x23, xzr
  40ceb4:	cbnz	x28, 40cfd8 <argp_failure@@Base+0xd1c>
  40ceb8:	b	40d00c <argp_failure@@Base+0xd50>
  40cebc:	str	wzr, [sp, #12]
  40cec0:	mov	x26, x25
  40cec4:	b	40cee0 <argp_failure@@Base+0xc24>
  40cec8:	mov	x26, x25
  40cecc:	ldr	x8, [x21]
  40ced0:	add	x8, x8, #0x1
  40ced4:	str	x8, [x21]
  40ced8:	mov	w8, #0x1                   	// #1
  40cedc:	str	w8, [sp, #12]
  40cee0:	ldp	x9, x8, [x20, #48]
  40cee4:	ldr	x10, [x20, #32]
  40cee8:	sub	x27, x23, x26
  40ceec:	add	x28, x27, #0x1
  40cef0:	sub	x9, x8, x9
  40cef4:	cmp	x9, x10
  40cef8:	b.ls	40cf08 <argp_failure@@Base+0xc4c>  // b.plast
  40cefc:	mov	x0, x20
  40cf00:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40cf04:	ldr	x8, [x20, #56]
  40cf08:	ldr	x9, [x20, #40]
  40cf0c:	ldr	x10, [x20, #16]
  40cf10:	bic	x11, x9, x9, asr #63
  40cf14:	ldr	x9, [x20, #64]
  40cf18:	add	x11, x28, x11
  40cf1c:	cmp	x11, x10
  40cf20:	b.cs	40cf50 <argp_failure@@Base+0xc94>  // b.hs, b.nlast
  40cf24:	ldr	x28, [sp, #16]
  40cf28:	cmp	x8, x9
  40cf2c:	b.cc	40cf44 <argp_failure@@Base+0xc88>  // b.lo, b.ul, b.last
  40cf30:	mov	w1, #0x1                   	// #1
  40cf34:	mov	x0, x20
  40cf38:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40cf3c:	cbz	w0, 40cf80 <argp_failure@@Base+0xcc4>
  40cf40:	ldr	x8, [x20, #56]
  40cf44:	add	x9, x8, #0x1
  40cf48:	mov	w10, #0x20                  	// #32
  40cf4c:	b	40cf78 <argp_failure@@Base+0xcbc>
  40cf50:	ldr	x28, [sp, #16]
  40cf54:	cmp	x8, x9
  40cf58:	b.cc	40cf70 <argp_failure@@Base+0xcb4>  // b.lo, b.ul, b.last
  40cf5c:	mov	w1, #0x1                   	// #1
  40cf60:	mov	x0, x20
  40cf64:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40cf68:	cbz	w0, 40cf80 <argp_failure@@Base+0xcc4>
  40cf6c:	ldr	x8, [x20, #56]
  40cf70:	add	x9, x8, #0x1
  40cf74:	mov	w10, #0xa                   	// #10
  40cf78:	str	x9, [x20, #56]
  40cf7c:	strb	w10, [x8]
  40cf80:	ldp	x0, x8, [x20, #56]
  40cf84:	add	x9, x0, x27
  40cf88:	cmp	x9, x8
  40cf8c:	b.ls	40cfa4 <argp_failure@@Base+0xce8>  // b.plast
  40cf90:	mov	x0, x20
  40cf94:	mov	x1, x27
  40cf98:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40cf9c:	cbz	w0, 40cfbc <argp_failure@@Base+0xd00>
  40cfa0:	ldr	x0, [x20, #56]
  40cfa4:	mov	x1, x26
  40cfa8:	mov	x2, x27
  40cfac:	bl	401a60 <memcpy@plt>
  40cfb0:	ldr	x8, [x20, #56]
  40cfb4:	add	x8, x8, x27
  40cfb8:	str	x8, [x20, #56]
  40cfbc:	cmp	x25, x24
  40cfc0:	b.eq	40cfcc <argp_failure@@Base+0xd10>  // b.none
  40cfc4:	mov	x0, x25
  40cfc8:	bl	401cf0 <free@plt>
  40cfcc:	ldur	x26, [x29, #-8]
  40cfd0:	ldr	w25, [sp, #12]
  40cfd4:	cbz	x28, 40d00c <argp_failure@@Base+0xd50>
  40cfd8:	ldr	x8, [x28]
  40cfdc:	cbz	x8, 40d00c <argp_failure@@Base+0xd50>
  40cfe0:	add	x24, x28, #0x20
  40cfe4:	mov	x0, x8
  40cfe8:	mov	x1, x22
  40cfec:	mov	x2, x21
  40cff0:	mov	w3, w19
  40cff4:	mov	x4, x20
  40cff8:	bl	40cdec <argp_failure@@Base+0xb30>
  40cffc:	ldr	x8, [x24], #32
  40d000:	cmp	w0, #0x0
  40d004:	cset	w19, eq  // eq = none
  40d008:	cbnz	x8, 40cfe4 <argp_failure@@Base+0xd28>
  40d00c:	cbz	w25, 40d03c <argp_failure@@Base+0xd80>
  40d010:	cbz	w19, 40d03c <argp_failure@@Base+0xd80>
  40d014:	ldrb	w9, [x23]
  40d018:	ldrb	w8, [x26]
  40d01c:	cbz	w9, 40d030 <argp_failure@@Base+0xd74>
  40d020:	add	w8, w8, #0x1
  40d024:	mov	w19, wzr
  40d028:	strb	w8, [x26]
  40d02c:	b	40d03c <argp_failure@@Base+0xd80>
  40d030:	cbz	w8, 40d038 <argp_failure@@Base+0xd7c>
  40d034:	strb	wzr, [x26]
  40d038:	mov	w19, #0x1                   	// #1
  40d03c:	cmp	w19, #0x0
  40d040:	ldp	x20, x19, [sp, #112]
  40d044:	ldp	x22, x21, [sp, #96]
  40d048:	ldp	x24, x23, [sp, #80]
  40d04c:	ldp	x26, x25, [sp, #64]
  40d050:	ldp	x28, x27, [sp, #48]
  40d054:	ldp	x29, x30, [sp, #32]
  40d058:	cset	w0, eq  // eq = none
  40d05c:	add	sp, sp, #0x80
  40d060:	ret
  40d064:	sub	sp, sp, #0x70
  40d068:	stp	x29, x30, [sp, #16]
  40d06c:	stp	x28, x27, [sp, #32]
  40d070:	stp	x26, x25, [sp, #48]
  40d074:	stp	x24, x23, [sp, #64]
  40d078:	stp	x22, x21, [sp, #80]
  40d07c:	stp	x20, x19, [sp, #96]
  40d080:	ldp	x25, x28, [x0, #24]
  40d084:	mov	x19, x5
  40d088:	mov	w20, w4
  40d08c:	mov	w21, w3
  40d090:	mov	w22, w2
  40d094:	mov	x24, x0
  40d098:	mov	x23, x1
  40d09c:	add	x29, sp, #0x10
  40d0a0:	cbz	x25, 40d0fc <argp_failure@@Base+0xe40>
  40d0a4:	mov	w1, #0xb                   	// #11
  40d0a8:	mov	x0, x25
  40d0ac:	bl	401d20 <strchr@plt>
  40d0b0:	cbz	x0, 40d0cc <argp_failure@@Base+0xe10>
  40d0b4:	cbz	w22, 40d0dc <argp_failure@@Base+0xe20>
  40d0b8:	ldrb	w8, [x0, #1]!
  40d0bc:	mov	x26, xzr
  40d0c0:	cmp	w8, #0x0
  40d0c4:	csel	x25, xzr, x0, eq  // eq = none
  40d0c8:	b	40d100 <argp_failure@@Base+0xe44>
  40d0cc:	cmp	w22, #0x0
  40d0d0:	mov	x26, xzr
  40d0d4:	csel	x25, xzr, x25, ne  // ne = any
  40d0d8:	b	40d100 <argp_failure@@Base+0xe44>
  40d0dc:	subs	x1, x0, x25
  40d0e0:	b.eq	40d0f8 <argp_failure@@Base+0xe3c>  // b.none
  40d0e4:	mov	x0, x25
  40d0e8:	bl	401d10 <strndup@plt>
  40d0ec:	mov	x25, x0
  40d0f0:	mov	w26, #0x1                   	// #1
  40d0f4:	b	40d100 <argp_failure@@Base+0xe44>
  40d0f8:	mov	x25, xzr
  40d0fc:	mov	x26, xzr
  40d100:	ldr	x8, [x24, #40]
  40d104:	mov	w27, #0x1                   	// #1
  40d108:	movk	w27, #0x200, lsl #16
  40d10c:	cbz	x8, 40d144 <argp_failure@@Base+0xe88>
  40d110:	mov	x0, x24
  40d114:	mov	x1, x23
  40d118:	bl	409738 <argp_parse@@Base+0xaac>
  40d11c:	ldr	x8, [x24, #40]
  40d120:	cmp	w22, #0x0
  40d124:	mov	x2, x0
  40d128:	cinc	w0, w27, ne  // ne = any
  40d12c:	mov	x1, x25
  40d130:	str	x2, [sp, #8]
  40d134:	blr	x8
  40d138:	mov	x27, x0
  40d13c:	cbnz	x27, 40d150 <argp_failure@@Base+0xe94>
  40d140:	b	40d254 <argp_failure@@Base+0xf98>
  40d144:	str	xzr, [sp, #8]
  40d148:	mov	x27, x25
  40d14c:	cbz	x27, 40d254 <argp_failure@@Base+0xf98>
  40d150:	cbz	w21, 40d184 <argp_failure@@Base+0xec8>
  40d154:	ldp	x8, x9, [x19, #56]
  40d158:	cmp	x8, x9
  40d15c:	b.cc	40d174 <argp_failure@@Base+0xeb8>  // b.lo, b.ul, b.last
  40d160:	mov	w1, #0x1                   	// #1
  40d164:	mov	x0, x19
  40d168:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40d16c:	cbz	w0, 40d184 <argp_failure@@Base+0xec8>
  40d170:	ldr	x8, [x19, #56]
  40d174:	add	x9, x8, #0x1
  40d178:	mov	w10, #0xa                   	// #10
  40d17c:	str	x9, [x19, #56]
  40d180:	strb	w10, [x8]
  40d184:	mov	x0, x27
  40d188:	str	x26, [sp]
  40d18c:	mov	x26, x28
  40d190:	bl	401ac0 <strlen@plt>
  40d194:	cbz	x0, 40d1d8 <argp_failure@@Base+0xf1c>
  40d198:	mov	x28, x0
  40d19c:	ldp	x0, x8, [x19, #56]
  40d1a0:	add	x9, x0, x28
  40d1a4:	cmp	x9, x8
  40d1a8:	b.ls	40d1c0 <argp_failure@@Base+0xf04>  // b.plast
  40d1ac:	mov	x0, x19
  40d1b0:	mov	x1, x28
  40d1b4:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40d1b8:	cbz	w0, 40d1d8 <argp_failure@@Base+0xf1c>
  40d1bc:	ldr	x0, [x19, #56]
  40d1c0:	mov	x1, x27
  40d1c4:	mov	x2, x28
  40d1c8:	bl	401a60 <memcpy@plt>
  40d1cc:	ldr	x8, [x19, #56]
  40d1d0:	add	x8, x8, x28
  40d1d4:	str	x8, [x19, #56]
  40d1d8:	ldp	x9, x8, [x19, #48]
  40d1dc:	ldr	x10, [x19, #32]
  40d1e0:	sub	x8, x8, x9
  40d1e4:	cmp	x8, x10
  40d1e8:	b.ls	40d1f4 <argp_failure@@Base+0xf38>  // b.plast
  40d1ec:	mov	x0, x19
  40d1f0:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40d1f4:	ldr	x8, [x19, #40]
  40d1f8:	ldr	x9, [x19, #8]
  40d1fc:	mov	x28, x26
  40d200:	ldr	x26, [sp]
  40d204:	bic	x8, x8, x8, asr #63
  40d208:	cmp	x8, x9
  40d20c:	b.ls	40d240 <argp_failure@@Base+0xf84>  // b.plast
  40d210:	ldp	x8, x9, [x19, #56]
  40d214:	cmp	x8, x9
  40d218:	b.cc	40d230 <argp_failure@@Base+0xf74>  // b.lo, b.ul, b.last
  40d21c:	mov	w1, #0x1                   	// #1
  40d220:	mov	x0, x19
  40d224:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40d228:	cbz	w0, 40d240 <argp_failure@@Base+0xf84>
  40d22c:	ldr	x8, [x19, #56]
  40d230:	add	x9, x8, #0x1
  40d234:	mov	w10, #0xa                   	// #10
  40d238:	str	x9, [x19, #56]
  40d23c:	strb	w10, [x8]
  40d240:	cmp	x27, x25
  40d244:	b.eq	40d250 <argp_failure@@Base+0xf94>  // b.none
  40d248:	mov	x0, x27
  40d24c:	bl	401cf0 <free@plt>
  40d250:	mov	w27, #0x1                   	// #1
  40d254:	cbz	x25, 40d264 <argp_failure@@Base+0xfa8>
  40d258:	cbz	x26, 40d264 <argp_failure@@Base+0xfa8>
  40d25c:	mov	x0, x25
  40d260:	bl	401cf0 <free@plt>
  40d264:	cbz	w22, 40d384 <argp_failure@@Base+0x10c8>
  40d268:	ldr	x8, [x24, #40]
  40d26c:	cbz	x8, 40d384 <argp_failure@@Base+0x10c8>
  40d270:	ldr	x2, [sp, #8]
  40d274:	mov	w9, #0x1                   	// #1
  40d278:	movk	w9, #0x200, lsl #16
  40d27c:	add	w0, w9, #0x3
  40d280:	mov	x1, xzr
  40d284:	blr	x8
  40d288:	cbz	x0, 40d384 <argp_failure@@Base+0x10c8>
  40d28c:	mov	x24, x0
  40d290:	orr	w8, w27, w21
  40d294:	cbz	w8, 40d2c8 <argp_failure@@Base+0x100c>
  40d298:	ldp	x8, x9, [x19, #56]
  40d29c:	cmp	x8, x9
  40d2a0:	b.cc	40d2b8 <argp_failure@@Base+0xffc>  // b.lo, b.ul, b.last
  40d2a4:	mov	w1, #0x1                   	// #1
  40d2a8:	mov	x0, x19
  40d2ac:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40d2b0:	cbz	w0, 40d2c8 <argp_failure@@Base+0x100c>
  40d2b4:	ldr	x8, [x19, #56]
  40d2b8:	add	x9, x8, #0x1
  40d2bc:	mov	w10, #0xa                   	// #10
  40d2c0:	str	x9, [x19, #56]
  40d2c4:	strb	w10, [x8]
  40d2c8:	mov	x0, x24
  40d2cc:	bl	401ac0 <strlen@plt>
  40d2d0:	cbz	x0, 40d314 <argp_failure@@Base+0x1058>
  40d2d4:	mov	x25, x0
  40d2d8:	ldp	x0, x8, [x19, #56]
  40d2dc:	add	x9, x0, x25
  40d2e0:	cmp	x9, x8
  40d2e4:	b.ls	40d2fc <argp_failure@@Base+0x1040>  // b.plast
  40d2e8:	mov	x0, x19
  40d2ec:	mov	x1, x25
  40d2f0:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40d2f4:	cbz	w0, 40d314 <argp_failure@@Base+0x1058>
  40d2f8:	ldr	x0, [x19, #56]
  40d2fc:	mov	x1, x24
  40d300:	mov	x2, x25
  40d304:	bl	401a60 <memcpy@plt>
  40d308:	ldr	x8, [x19, #56]
  40d30c:	add	x8, x8, x25
  40d310:	str	x8, [x19, #56]
  40d314:	mov	x0, x24
  40d318:	bl	401cf0 <free@plt>
  40d31c:	ldp	x9, x8, [x19, #48]
  40d320:	ldr	x10, [x19, #32]
  40d324:	sub	x8, x8, x9
  40d328:	cmp	x8, x10
  40d32c:	b.ls	40d338 <argp_failure@@Base+0x107c>  // b.plast
  40d330:	mov	x0, x19
  40d334:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40d338:	ldr	x8, [x19, #40]
  40d33c:	ldr	x9, [x19, #8]
  40d340:	bic	x8, x8, x8, asr #63
  40d344:	cmp	x8, x9
  40d348:	b.ls	40d380 <argp_failure@@Base+0x10c4>  // b.plast
  40d34c:	ldp	x8, x9, [x19, #56]
  40d350:	cmp	x8, x9
  40d354:	b.cc	40d370 <argp_failure@@Base+0x10b4>  // b.lo, b.ul, b.last
  40d358:	mov	w1, #0x1                   	// #1
  40d35c:	mov	x0, x19
  40d360:	mov	w27, #0x1                   	// #1
  40d364:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40d368:	cbz	w0, 40d384 <argp_failure@@Base+0x10c8>
  40d36c:	ldr	x8, [x19, #56]
  40d370:	add	x9, x8, #0x1
  40d374:	mov	w10, #0xa                   	// #10
  40d378:	str	x9, [x19, #56]
  40d37c:	strb	w10, [x8]
  40d380:	mov	w27, #0x1                   	// #1
  40d384:	cbz	x28, 40d3d0 <argp_failure@@Base+0x1114>
  40d388:	ldr	x8, [x28]
  40d38c:	cbz	x8, 40d3d0 <argp_failure@@Base+0x1114>
  40d390:	add	x24, x28, #0x20
  40d394:	b	40d3c8 <argp_failure@@Base+0x110c>
  40d398:	orr	w9, w27, w21
  40d39c:	cmp	w9, #0x0
  40d3a0:	cset	w3, ne  // ne = any
  40d3a4:	mov	x0, x8
  40d3a8:	mov	x1, x23
  40d3ac:	mov	w2, w22
  40d3b0:	mov	w4, w20
  40d3b4:	mov	x5, x19
  40d3b8:	bl	40d064 <argp_failure@@Base+0xda8>
  40d3bc:	ldr	x8, [x24], #32
  40d3c0:	orr	w27, w0, w27
  40d3c4:	cbz	x8, 40d3d0 <argp_failure@@Base+0x1114>
  40d3c8:	cbz	w20, 40d398 <argp_failure@@Base+0x10dc>
  40d3cc:	cbz	w27, 40d398 <argp_failure@@Base+0x10dc>
  40d3d0:	mov	w0, w27
  40d3d4:	ldp	x20, x19, [sp, #96]
  40d3d8:	ldp	x22, x21, [sp, #80]
  40d3dc:	ldp	x24, x23, [sp, #64]
  40d3e0:	ldp	x26, x25, [sp, #48]
  40d3e4:	ldp	x28, x27, [sp, #32]
  40d3e8:	ldp	x29, x30, [sp, #16]
  40d3ec:	add	sp, sp, #0x70
  40d3f0:	ret
  40d3f4:	sub	sp, sp, #0x70
  40d3f8:	stp	x29, x30, [sp, #16]
  40d3fc:	stp	x28, x27, [sp, #32]
  40d400:	stp	x26, x25, [sp, #48]
  40d404:	stp	x24, x23, [sp, #64]
  40d408:	stp	x22, x21, [sp, #80]
  40d40c:	stp	x20, x19, [sp, #96]
  40d410:	ldr	x8, [x0, #32]
  40d414:	ldr	x9, [x1, #32]
  40d418:	ldr	w11, [x0, #24]
  40d41c:	ldr	w10, [x1, #24]
  40d420:	mov	x19, x1
  40d424:	mov	x20, x0
  40d428:	cmp	x8, x9
  40d42c:	add	x29, sp, #0x10
  40d430:	b.eq	40d4e8 <argp_failure@@Base+0x122c>  // b.none
  40d434:	cbz	x8, 40d460 <argp_failure@@Base+0x11a4>
  40d438:	cbz	x9, 40d480 <argp_failure@@Base+0x11c4>
  40d43c:	ldr	w10, [x8, #32]
  40d440:	ldr	w11, [x9, #32]
  40d444:	cmp	w10, w11
  40d448:	b.le	40d4a8 <argp_failure@@Base+0x11ec>
  40d44c:	ldr	x8, [x8, #16]
  40d450:	ldr	w10, [x8, #32]
  40d454:	cmp	w10, w11
  40d458:	b.gt	40d44c <argp_failure@@Base+0x1190>
  40d45c:	b	40d4a8 <argp_failure@@Base+0x11ec>
  40d460:	mov	x8, x9
  40d464:	ldr	x9, [x9, #16]
  40d468:	cbnz	x9, 40d460 <argp_failure@@Base+0x11a4>
  40d46c:	ldr	w8, [x8, #12]
  40d470:	subs	w0, w11, w8
  40d474:	b.ne	40d5ac <argp_failure@@Base+0x12f0>  // b.any
  40d478:	mov	w0, #0xffffffff            	// #-1
  40d47c:	b	40d808 <argp_failure@@Base+0x154c>
  40d480:	mov	x9, x8
  40d484:	ldr	x8, [x8, #16]
  40d488:	cbnz	x8, 40d480 <argp_failure@@Base+0x11c4>
  40d48c:	ldr	w8, [x9, #12]
  40d490:	subs	w0, w8, w10
  40d494:	b.ne	40d5c4 <argp_failure@@Base+0x1308>  // b.any
  40d498:	mov	w0, #0x1                   	// #1
  40d49c:	b	40d808 <argp_failure@@Base+0x154c>
  40d4a0:	ldr	x9, [x9, #16]
  40d4a4:	ldr	w11, [x9, #32]
  40d4a8:	cmp	w11, w10
  40d4ac:	b.gt	40d4a0 <argp_failure@@Base+0x11e4>
  40d4b0:	mov	x11, x9
  40d4b4:	mov	x10, x8
  40d4b8:	ldr	x8, [x8, #16]
  40d4bc:	ldr	x9, [x9, #16]
  40d4c0:	cmp	x8, x9
  40d4c4:	b.ne	40d4b0 <argp_failure@@Base+0x11f4>  // b.any
  40d4c8:	ldr	w8, [x10, #12]
  40d4cc:	ldr	w9, [x11, #12]
  40d4d0:	subs	w0, w8, w9
  40d4d4:	b.ne	40d57c <argp_failure@@Base+0x12c0>  // b.any
  40d4d8:	ldr	w8, [x11, #8]
  40d4dc:	ldr	w9, [x10, #8]
  40d4e0:	sub	w0, w8, w9
  40d4e4:	b	40d590 <argp_failure@@Base+0x12d4>
  40d4e8:	subs	w0, w11, w10
  40d4ec:	b.ne	40d564 <argp_failure@@Base+0x12a8>  // b.any
  40d4f0:	ldr	w22, [x20, #8]
  40d4f4:	cbz	w22, 40d5dc <argp_failure@@Base+0x1320>
  40d4f8:	ldr	x8, [x20]
  40d4fc:	ldr	x21, [x20, #16]
  40d500:	sub	w25, w22, #0x1
  40d504:	add	x24, x8, #0x18
  40d508:	ldr	w23, [x24]
  40d50c:	tbnz	w23, #3, 40d54c <argp_failure@@Base+0x1290>
  40d510:	ldur	w26, [x24, #-16]
  40d514:	sub	w8, w26, #0x1
  40d518:	cmp	w8, #0xfe
  40d51c:	b.hi	40d54c <argp_failure@@Base+0x1290>  // b.pmore
  40d520:	bl	401cc0 <__ctype_b_loc@plt>
  40d524:	ldr	x8, [x0]
  40d528:	ldrh	w8, [x8, x26, lsl #1]
  40d52c:	tbz	w8, #14, 40d54c <argp_failure@@Base+0x1290>
  40d530:	ldrb	w8, [x21]
  40d534:	cmp	w26, w8
  40d538:	b.ne	40d54c <argp_failure@@Base+0x1290>  // b.any
  40d53c:	tst	w23, #0x2
  40d540:	csel	w23, w26, wzr, eq  // eq = none
  40d544:	add	x21, x21, #0x1
  40d548:	b	40d550 <argp_failure@@Base+0x1294>
  40d54c:	mov	w23, wzr
  40d550:	subs	w25, w25, #0x1
  40d554:	b.cc	40d5e0 <argp_failure@@Base+0x1324>  // b.lo, b.ul, b.last
  40d558:	add	x24, x24, #0x30
  40d55c:	cbz	w23, 40d508 <argp_failure@@Base+0x124c>
  40d560:	b	40d5e0 <argp_failure@@Base+0x1324>
  40d564:	tst	w10, w11
  40d568:	b.lt	40d808 <argp_failure@@Base+0x154c>  // b.tstop
  40d56c:	orr	w8, w10, w11
  40d570:	tbz	w8, #31, 40d808 <argp_failure@@Base+0x154c>
  40d574:	sub	w0, w10, w11
  40d578:	b	40d808 <argp_failure@@Base+0x154c>
  40d57c:	tst	w9, w8
  40d580:	b.lt	40d590 <argp_failure@@Base+0x12d4>  // b.tstop
  40d584:	orr	w10, w9, w8
  40d588:	tbz	w10, #31, 40d590 <argp_failure@@Base+0x12d4>
  40d58c:	sub	w0, w9, w8
  40d590:	cbnz	w0, 40d808 <argp_failure@@Base+0x154c>
  40d594:	ldr	w8, [x20, #48]
  40d598:	ldr	w9, [x19, #48]
  40d59c:	cmp	w8, w9
  40d5a0:	mov	w8, #0xffffffff            	// #-1
  40d5a4:	cneg	w0, w8, cs  // cs = hs, nlast
  40d5a8:	b	40d808 <argp_failure@@Base+0x154c>
  40d5ac:	tst	w8, w11
  40d5b0:	b.lt	40d808 <argp_failure@@Base+0x154c>  // b.tstop
  40d5b4:	orr	w9, w8, w11
  40d5b8:	tbz	w9, #31, 40d808 <argp_failure@@Base+0x154c>
  40d5bc:	sub	w0, w8, w11
  40d5c0:	b	40d808 <argp_failure@@Base+0x154c>
  40d5c4:	tst	w8, w10
  40d5c8:	b.lt	40d808 <argp_failure@@Base+0x154c>  // b.tstop
  40d5cc:	orr	w9, w8, w10
  40d5d0:	tbz	w9, #31, 40d808 <argp_failure@@Base+0x154c>
  40d5d4:	sub	w0, w10, w8
  40d5d8:	b	40d808 <argp_failure@@Base+0x154c>
  40d5dc:	mov	w23, wzr
  40d5e0:	ldr	w26, [x19, #8]
  40d5e4:	ldr	x27, [x19]
  40d5e8:	str	x19, [sp, #8]
  40d5ec:	cbz	w26, 40d658 <argp_failure@@Base+0x139c>
  40d5f0:	ldr	x21, [x19, #16]
  40d5f4:	add	x25, x27, #0x18
  40d5f8:	sub	w28, w26, #0x1
  40d5fc:	ldr	w24, [x25]
  40d600:	tbnz	w24, #3, 40d640 <argp_failure@@Base+0x1384>
  40d604:	ldur	w19, [x25, #-16]
  40d608:	sub	w8, w19, #0x1
  40d60c:	cmp	w8, #0xfe
  40d610:	b.hi	40d640 <argp_failure@@Base+0x1384>  // b.pmore
  40d614:	bl	401cc0 <__ctype_b_loc@plt>
  40d618:	ldr	x8, [x0]
  40d61c:	ldrh	w8, [x8, x19, lsl #1]
  40d620:	tbz	w8, #14, 40d640 <argp_failure@@Base+0x1384>
  40d624:	ldrb	w8, [x21]
  40d628:	cmp	w19, w8
  40d62c:	b.ne	40d640 <argp_failure@@Base+0x1384>  // b.any
  40d630:	tst	w24, #0x2
  40d634:	csel	w24, w19, wzr, eq  // eq = none
  40d638:	add	x21, x21, #0x1
  40d63c:	b	40d644 <argp_failure@@Base+0x1388>
  40d640:	mov	w24, wzr
  40d644:	subs	w28, w28, #0x1
  40d648:	b.cc	40d65c <argp_failure@@Base+0x13a0>  // b.lo, b.ul, b.last
  40d64c:	add	x25, x25, #0x30
  40d650:	cbz	w24, 40d5fc <argp_failure@@Base+0x1340>
  40d654:	b	40d65c <argp_failure@@Base+0x13a0>
  40d658:	mov	w24, wzr
  40d65c:	ldr	x9, [x20]
  40d660:	ldr	w25, [x27, #24]
  40d664:	ldr	w8, [x9, #24]
  40d668:	cbz	w22, 40d6a4 <argp_failure@@Base+0x13e8>
  40d66c:	ldr	x19, [sp, #8]
  40d670:	b	40d680 <argp_failure@@Base+0x13c4>
  40d674:	subs	w22, w22, #0x1
  40d678:	add	x9, x9, #0x30
  40d67c:	b.eq	40d698 <argp_failure@@Base+0x13dc>  // b.none
  40d680:	ldr	x21, [x9]
  40d684:	cbz	x21, 40d674 <argp_failure@@Base+0x13b8>
  40d688:	ldrb	w10, [x9, #24]
  40d68c:	tbnz	w10, #1, 40d674 <argp_failure@@Base+0x13b8>
  40d690:	cbnz	w26, 40d6c4 <argp_failure@@Base+0x1408>
  40d694:	b	40d6b0 <argp_failure@@Base+0x13f4>
  40d698:	mov	x21, xzr
  40d69c:	cbnz	w26, 40d6c4 <argp_failure@@Base+0x1408>
  40d6a0:	b	40d6b0 <argp_failure@@Base+0x13f4>
  40d6a4:	ldr	x19, [sp, #8]
  40d6a8:	mov	x21, xzr
  40d6ac:	cbnz	w26, 40d6c4 <argp_failure@@Base+0x1408>
  40d6b0:	mov	x22, xzr
  40d6b4:	b	40d6d4 <argp_failure@@Base+0x1418>
  40d6b8:	subs	w26, w26, #0x1
  40d6bc:	add	x27, x27, #0x30
  40d6c0:	b.eq	40d6b0 <argp_failure@@Base+0x13f4>  // b.none
  40d6c4:	ldr	x22, [x27]
  40d6c8:	cbz	x22, 40d6b8 <argp_failure@@Base+0x13fc>
  40d6cc:	ldrb	w9, [x27, #24]
  40d6d0:	tbnz	w9, #1, 40d6b8 <argp_failure@@Base+0x13fc>
  40d6d4:	tbnz	w8, #3, 40d6e0 <argp_failure@@Base+0x1424>
  40d6d8:	mov	w26, wzr
  40d6dc:	b	40d72c <argp_failure@@Base+0x1470>
  40d6e0:	cbz	x21, 40d728 <argp_failure@@Base+0x146c>
  40d6e4:	bl	401cc0 <__ctype_b_loc@plt>
  40d6e8:	ldr	x8, [x0]
  40d6ec:	ldrb	w9, [x21]
  40d6f0:	ldrh	w10, [x8, x9, lsl #1]
  40d6f4:	tbz	w10, #13, 40d704 <argp_failure@@Base+0x1448>
  40d6f8:	ldrb	w9, [x21, #1]!
  40d6fc:	ldrh	w10, [x8, x9, lsl #1]
  40d700:	tbnz	w10, #13, 40d6f8 <argp_failure@@Base+0x143c>
  40d704:	cmp	w9, #0x2d
  40d708:	cset	w26, ne  // ne = any
  40d70c:	cbz	w9, 40d72c <argp_failure@@Base+0x1470>
  40d710:	and	x9, x9, #0xff
  40d714:	ldrh	w9, [x8, x9, lsl #1]
  40d718:	tbnz	w9, #3, 40d72c <argp_failure@@Base+0x1470>
  40d71c:	ldrb	w9, [x21, #1]!
  40d720:	cbnz	w9, 40d710 <argp_failure@@Base+0x1454>
  40d724:	b	40d72c <argp_failure@@Base+0x1470>
  40d728:	mov	w26, #0x1                   	// #1
  40d72c:	tbnz	w25, #3, 40d738 <argp_failure@@Base+0x147c>
  40d730:	mov	w9, wzr
  40d734:	b	40d784 <argp_failure@@Base+0x14c8>
  40d738:	cbz	x22, 40d780 <argp_failure@@Base+0x14c4>
  40d73c:	bl	401cc0 <__ctype_b_loc@plt>
  40d740:	ldr	x8, [x0]
  40d744:	ldrb	w10, [x22]
  40d748:	ldrh	w9, [x8, x10, lsl #1]
  40d74c:	tbz	w9, #13, 40d75c <argp_failure@@Base+0x14a0>
  40d750:	ldrb	w10, [x22, #1]!
  40d754:	ldrh	w9, [x8, x10, lsl #1]
  40d758:	tbnz	w9, #13, 40d750 <argp_failure@@Base+0x1494>
  40d75c:	cmp	w10, #0x2d
  40d760:	cset	w9, ne  // ne = any
  40d764:	cbz	w10, 40d784 <argp_failure@@Base+0x14c8>
  40d768:	and	x10, x10, #0xff
  40d76c:	ldrh	w10, [x8, x10, lsl #1]
  40d770:	tbnz	w10, #3, 40d784 <argp_failure@@Base+0x14c8>
  40d774:	ldrb	w10, [x22, #1]!
  40d778:	cbnz	w10, 40d768 <argp_failure@@Base+0x14ac>
  40d77c:	b	40d784 <argp_failure@@Base+0x14c8>
  40d780:	mov	w9, #0x1                   	// #1
  40d784:	subs	w0, w26, w9
  40d788:	b.ne	40d808 <argp_failure@@Base+0x154c>  // b.any
  40d78c:	orr	w8, w24, w23
  40d790:	tst	w8, #0xff
  40d794:	b.ne	40d7b4 <argp_failure@@Base+0x14f8>  // b.any
  40d798:	cbz	x21, 40d7b4 <argp_failure@@Base+0x14f8>
  40d79c:	cbz	x22, 40d7b4 <argp_failure@@Base+0x14f8>
  40d7a0:	mov	x0, x21
  40d7a4:	mov	x1, x22
  40d7a8:	bl	401c20 <strcasecmp@plt>
  40d7ac:	cbnz	w0, 40d808 <argp_failure@@Base+0x154c>
  40d7b0:	b	40d594 <argp_failure@@Base+0x12d8>
  40d7b4:	tst	w23, #0xff
  40d7b8:	b.ne	40d7c4 <argp_failure@@Base+0x1508>  // b.any
  40d7bc:	cbz	x21, 40d7c4 <argp_failure@@Base+0x1508>
  40d7c0:	ldrb	w23, [x21]
  40d7c4:	tst	w24, #0xff
  40d7c8:	b.ne	40d7dc <argp_failure@@Base+0x1520>  // b.any
  40d7cc:	cbz	x22, 40d7d8 <argp_failure@@Base+0x151c>
  40d7d0:	ldrb	w24, [x22]
  40d7d4:	b	40d7dc <argp_failure@@Base+0x1520>
  40d7d8:	mov	w24, wzr
  40d7dc:	bl	401b60 <__ctype_tolower_loc@plt>
  40d7e0:	ldr	x8, [x0]
  40d7e4:	and	x9, x23, #0xff
  40d7e8:	and	x10, x24, #0xff
  40d7ec:	ldr	w9, [x8, x9, lsl #2]
  40d7f0:	ldr	w8, [x8, x10, lsl #2]
  40d7f4:	subs	w0, w9, w8
  40d7f8:	b.ne	40d808 <argp_failure@@Base+0x154c>  // b.any
  40d7fc:	and	w8, w24, #0xff
  40d800:	subs	w0, w8, w23, uxtb
  40d804:	b.eq	40d594 <argp_failure@@Base+0x12d8>  // b.none
  40d808:	ldp	x20, x19, [sp, #96]
  40d80c:	ldp	x22, x21, [sp, #80]
  40d810:	ldp	x24, x23, [sp, #64]
  40d814:	ldp	x26, x25, [sp, #48]
  40d818:	ldp	x28, x27, [sp, #32]
  40d81c:	ldp	x29, x30, [sp, #16]
  40d820:	add	sp, sp, #0x70
  40d824:	ret
  40d828:	stp	x29, x30, [sp, #-64]!
  40d82c:	stp	x22, x21, [sp, #32]
  40d830:	stp	x20, x19, [sp, #48]
  40d834:	ldr	w8, [x1, #24]
  40d838:	mov	x20, x1
  40d83c:	mov	w19, w0
  40d840:	str	x23, [sp, #16]
  40d844:	mov	x29, sp
  40d848:	cbz	w8, 40d92c <argp_failure@@Base+0x1670>
  40d84c:	ldr	x9, [x20, #16]
  40d850:	ldr	x8, [x20]
  40d854:	ldr	x23, [x9]
  40d858:	ldr	x22, [x8, #32]
  40d85c:	cbz	x23, 40d8ac <argp_failure@@Base+0x15f0>
  40d860:	ldr	w9, [x9, #8]
  40d864:	cbz	w9, 40d8ac <argp_failure@@Base+0x15f0>
  40d868:	ldr	w8, [x8, #24]
  40d86c:	ldr	w9, [x23, #24]
  40d870:	cmp	w8, w9
  40d874:	b.eq	40d8ac <argp_failure@@Base+0x15f0>  // b.none
  40d878:	ldr	x21, [x20, #8]
  40d87c:	ldp	x8, x9, [x21, #56]
  40d880:	cmp	x8, x9
  40d884:	b.cc	40d89c <argp_failure@@Base+0x15e0>  // b.lo, b.ul, b.last
  40d888:	mov	w1, #0x1                   	// #1
  40d88c:	mov	x0, x21
  40d890:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40d894:	cbz	w0, 40d8ac <argp_failure@@Base+0x15f0>
  40d898:	ldr	x8, [x21, #56]
  40d89c:	add	x9, x8, #0x1
  40d8a0:	mov	w10, #0xa                   	// #10
  40d8a4:	str	x9, [x21, #56]
  40d8a8:	strb	w10, [x8]
  40d8ac:	cbz	x22, 40d924 <argp_failure@@Base+0x1668>
  40d8b0:	ldr	x0, [x22]
  40d8b4:	cbz	x0, 40d924 <argp_failure@@Base+0x1668>
  40d8b8:	ldrb	w8, [x0]
  40d8bc:	cbz	w8, 40d924 <argp_failure@@Base+0x1668>
  40d8c0:	cbz	x23, 40d8ec <argp_failure@@Base+0x1630>
  40d8c4:	ldr	x8, [x23, #32]
  40d8c8:	cmp	x8, x22
  40d8cc:	b.eq	40d924 <argp_failure@@Base+0x1668>  // b.none
  40d8d0:	cbz	x8, 40d8e4 <argp_failure@@Base+0x1628>
  40d8d4:	ldr	x8, [x8, #16]
  40d8d8:	cmp	x8, x22
  40d8dc:	b.eq	40d8e4 <argp_failure@@Base+0x1628>  // b.none
  40d8e0:	cbnz	x8, 40d8d4 <argp_failure@@Base+0x1618>
  40d8e4:	cmp	x8, x22
  40d8e8:	b.eq	40d924 <argp_failure@@Base+0x1668>  // b.none
  40d8ec:	ldr	x8, [x20, #8]
  40d8f0:	ldr	x1, [x22, #24]
  40d8f4:	mov	x2, x20
  40d8f8:	ldrsw	x23, [x8, #24]
  40d8fc:	bl	40d9fc <argp_failure@@Base+0x1740>
  40d900:	ldr	x21, [x20, #8]
  40d904:	ldp	x9, x8, [x21, #48]
  40d908:	ldr	x10, [x21, #32]
  40d90c:	sub	x8, x8, x9
  40d910:	cmp	x8, x10
  40d914:	b.ls	40d920 <argp_failure@@Base+0x1664>  // b.plast
  40d918:	mov	x0, x21
  40d91c:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40d920:	str	x23, [x21, #24]
  40d924:	str	wzr, [x20, #24]
  40d928:	b	40d968 <argp_failure@@Base+0x16ac>
  40d92c:	ldr	x21, [x20, #8]
  40d930:	ldp	x8, x9, [x21, #56]
  40d934:	add	x10, x8, #0x2
  40d938:	cmp	x10, x9
  40d93c:	b.ls	40d954 <argp_failure@@Base+0x1698>  // b.plast
  40d940:	mov	w1, #0x2                   	// #2
  40d944:	mov	x0, x21
  40d948:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40d94c:	cbz	w0, 40d968 <argp_failure@@Base+0x16ac>
  40d950:	ldr	x8, [x21, #56]
  40d954:	mov	w9, #0x202c                	// #8236
  40d958:	strh	w9, [x8]
  40d95c:	ldr	x8, [x21, #56]
  40d960:	add	x8, x8, #0x2
  40d964:	str	x8, [x21, #56]
  40d968:	ldr	x20, [x20, #8]
  40d96c:	ldp	x9, x8, [x20, #48]
  40d970:	ldr	x10, [x20, #32]
  40d974:	sub	x8, x8, x9
  40d978:	cmp	x8, x10
  40d97c:	b.ls	40d988 <argp_failure@@Base+0x16cc>  // b.plast
  40d980:	mov	x0, x20
  40d984:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40d988:	ldr	x8, [x20, #40]
  40d98c:	cmp	x8, #0x0
  40d990:	csel	w8, w8, wzr, gt
  40d994:	sub	w8, w19, w8
  40d998:	cmp	w8, #0x1
  40d99c:	b.lt	40d9e8 <argp_failure@@Base+0x172c>  // b.tstop
  40d9a0:	add	w19, w8, #0x1
  40d9a4:	mov	w21, #0x20                  	// #32
  40d9a8:	b	40d9c4 <argp_failure@@Base+0x1708>
  40d9ac:	add	x9, x8, #0x1
  40d9b0:	str	x9, [x20, #56]
  40d9b4:	strb	w21, [x8]
  40d9b8:	sub	w19, w19, #0x1
  40d9bc:	cmp	w19, #0x1
  40d9c0:	b.le	40d9e8 <argp_failure@@Base+0x172c>
  40d9c4:	ldp	x8, x9, [x20, #56]
  40d9c8:	cmp	x8, x9
  40d9cc:	b.cc	40d9ac <argp_failure@@Base+0x16f0>  // b.lo, b.ul, b.last
  40d9d0:	mov	w1, #0x1                   	// #1
  40d9d4:	mov	x0, x20
  40d9d8:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40d9dc:	cbz	w0, 40d9b8 <argp_failure@@Base+0x16fc>
  40d9e0:	ldr	x8, [x20, #56]
  40d9e4:	b	40d9ac <argp_failure@@Base+0x16f0>
  40d9e8:	ldp	x20, x19, [sp, #48]
  40d9ec:	ldp	x22, x21, [sp, #32]
  40d9f0:	ldr	x23, [sp, #16]
  40d9f4:	ldp	x29, x30, [sp], #64
  40d9f8:	ret
  40d9fc:	stp	x29, x30, [sp, #-80]!
  40da00:	stp	x24, x23, [sp, #32]
  40da04:	stp	x22, x21, [sp, #48]
  40da08:	stp	x20, x19, [sp, #64]
  40da0c:	ldr	x8, [x1, #40]
  40da10:	mov	x20, x2
  40da14:	mov	x19, x0
  40da18:	mov	x21, x0
  40da1c:	str	x25, [sp, #16]
  40da20:	mov	x29, sp
  40da24:	cbz	x8, 40da54 <argp_failure@@Base+0x1798>
  40da28:	mov	x22, x1
  40da2c:	ldr	x1, [x20, #32]
  40da30:	mov	x0, x22
  40da34:	bl	409738 <argp_parse@@Base+0xaac>
  40da38:	ldr	x8, [x22, #40]
  40da3c:	mov	x2, x0
  40da40:	mov	w0, #0x3                   	// #3
  40da44:	movk	w0, #0x200, lsl #16
  40da48:	mov	x1, x19
  40da4c:	blr	x8
  40da50:	mov	x21, x0
  40da54:	cbz	x21, 40dc44 <argp_failure@@Base+0x1988>
  40da58:	ldrb	w8, [x21]
  40da5c:	cbz	w8, 40dc38 <argp_failure@@Base+0x197c>
  40da60:	ldr	x8, [x20, #16]
  40da64:	ldr	x8, [x8]
  40da68:	cbz	x8, 40daa0 <argp_failure@@Base+0x17e4>
  40da6c:	ldr	x22, [x20, #8]
  40da70:	ldp	x8, x9, [x22, #56]
  40da74:	cmp	x8, x9
  40da78:	b.cc	40da90 <argp_failure@@Base+0x17d4>  // b.lo, b.ul, b.last
  40da7c:	mov	w1, #0x1                   	// #1
  40da80:	mov	x0, x22
  40da84:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40da88:	cbz	w0, 40daa0 <argp_failure@@Base+0x17e4>
  40da8c:	ldr	x8, [x22, #56]
  40da90:	add	x9, x8, #0x1
  40da94:	mov	w10, #0xa                   	// #10
  40da98:	str	x9, [x22, #56]
  40da9c:	strb	w10, [x8]
  40daa0:	ldr	x22, [x20, #8]
  40daa4:	adrp	x24, 424000 <argp_failure@@Base+0x17d44>
  40daa8:	ldr	w23, [x24, #1080]
  40daac:	ldp	x9, x8, [x22, #48]
  40dab0:	ldr	x10, [x22, #32]
  40dab4:	sub	x8, x8, x9
  40dab8:	cmp	x8, x10
  40dabc:	b.ls	40dac8 <argp_failure@@Base+0x180c>  // b.plast
  40dac0:	mov	x0, x22
  40dac4:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40dac8:	ldr	x8, [x22, #40]
  40dacc:	cmp	x8, #0x0
  40dad0:	csel	w8, w8, wzr, gt
  40dad4:	sub	w8, w23, w8
  40dad8:	cmp	w8, #0x1
  40dadc:	b.lt	40db28 <argp_failure@@Base+0x186c>  // b.tstop
  40dae0:	add	w23, w8, #0x1
  40dae4:	mov	w25, #0x20                  	// #32
  40dae8:	b	40db04 <argp_failure@@Base+0x1848>
  40daec:	add	x9, x8, #0x1
  40daf0:	str	x9, [x22, #56]
  40daf4:	strb	w25, [x8]
  40daf8:	sub	w23, w23, #0x1
  40dafc:	cmp	w23, #0x1
  40db00:	b.le	40db28 <argp_failure@@Base+0x186c>
  40db04:	ldp	x8, x9, [x22, #56]
  40db08:	cmp	x8, x9
  40db0c:	b.cc	40daec <argp_failure@@Base+0x1830>  // b.lo, b.ul, b.last
  40db10:	mov	w1, #0x1                   	// #1
  40db14:	mov	x0, x22
  40db18:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40db1c:	cbz	w0, 40daf8 <argp_failure@@Base+0x183c>
  40db20:	ldr	x8, [x22, #56]
  40db24:	b	40daec <argp_failure@@Base+0x1830>
  40db28:	ldr	x22, [x20, #8]
  40db2c:	ldrsw	x25, [x24, #1080]
  40db30:	ldp	x10, x9, [x22, #48]
  40db34:	ldr	x8, [x22, #32]
  40db38:	sub	x9, x9, x10
  40db3c:	cmp	x9, x8
  40db40:	b.ls	40db64 <argp_failure@@Base+0x18a8>  // b.plast
  40db44:	mov	x0, x22
  40db48:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40db4c:	ldr	x23, [x20, #8]
  40db50:	ldrsw	x24, [x24, #1080]
  40db54:	ldp	x10, x9, [x23, #48]
  40db58:	ldr	x8, [x23, #32]
  40db5c:	sub	x9, x9, x10
  40db60:	b	40db6c <argp_failure@@Base+0x18b0>
  40db64:	mov	x24, x25
  40db68:	mov	x23, x22
  40db6c:	cmp	x9, x8
  40db70:	str	x25, [x22, #8]
  40db74:	mov	x22, x23
  40db78:	b.ls	40db88 <argp_failure@@Base+0x18cc>  // b.plast
  40db7c:	mov	x0, x23
  40db80:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40db84:	ldr	x22, [x20, #8]
  40db88:	mov	x0, x21
  40db8c:	str	x24, [x23, #24]
  40db90:	bl	401ac0 <strlen@plt>
  40db94:	cbz	x0, 40dbd8 <argp_failure@@Base+0x191c>
  40db98:	mov	x23, x0
  40db9c:	ldp	x0, x8, [x22, #56]
  40dba0:	add	x9, x0, x23
  40dba4:	cmp	x9, x8
  40dba8:	b.ls	40dbc0 <argp_failure@@Base+0x1904>  // b.plast
  40dbac:	mov	x0, x22
  40dbb0:	mov	x1, x23
  40dbb4:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40dbb8:	cbz	w0, 40dbd8 <argp_failure@@Base+0x191c>
  40dbbc:	ldr	x0, [x22, #56]
  40dbc0:	mov	x1, x21
  40dbc4:	mov	x2, x23
  40dbc8:	bl	401a60 <memcpy@plt>
  40dbcc:	ldr	x8, [x22, #56]
  40dbd0:	add	x8, x8, x23
  40dbd4:	str	x8, [x22, #56]
  40dbd8:	ldr	x23, [x20, #8]
  40dbdc:	ldp	x9, x8, [x23, #48]
  40dbe0:	ldr	x10, [x23, #32]
  40dbe4:	mov	x22, x23
  40dbe8:	sub	x9, x8, x9
  40dbec:	cmp	x9, x10
  40dbf0:	b.ls	40dc04 <argp_failure@@Base+0x1948>  // b.plast
  40dbf4:	mov	x0, x23
  40dbf8:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40dbfc:	ldr	x22, [x20, #8]
  40dc00:	ldr	x8, [x22, #56]
  40dc04:	str	xzr, [x23, #8]
  40dc08:	ldr	x9, [x22, #64]
  40dc0c:	cmp	x8, x9
  40dc10:	b.cc	40dc28 <argp_failure@@Base+0x196c>  // b.lo, b.ul, b.last
  40dc14:	mov	w1, #0x1                   	// #1
  40dc18:	mov	x0, x22
  40dc1c:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40dc20:	cbz	w0, 40dc38 <argp_failure@@Base+0x197c>
  40dc24:	ldr	x8, [x22, #56]
  40dc28:	add	x9, x8, #0x1
  40dc2c:	mov	w10, #0xa                   	// #10
  40dc30:	str	x9, [x22, #56]
  40dc34:	strb	w10, [x8]
  40dc38:	ldr	x8, [x20, #16]
  40dc3c:	mov	w9, #0x1                   	// #1
  40dc40:	str	w9, [x8, #8]
  40dc44:	cmp	x21, x19
  40dc48:	b.eq	40dc68 <argp_failure@@Base+0x19ac>  // b.none
  40dc4c:	mov	x0, x21
  40dc50:	ldp	x20, x19, [sp, #64]
  40dc54:	ldp	x22, x21, [sp, #48]
  40dc58:	ldp	x24, x23, [sp, #32]
  40dc5c:	ldr	x25, [sp, #16]
  40dc60:	ldp	x29, x30, [sp], #80
  40dc64:	b	401cf0 <free@plt>
  40dc68:	ldp	x20, x19, [sp, #64]
  40dc6c:	ldp	x22, x21, [sp, #48]
  40dc70:	ldp	x24, x23, [sp, #32]
  40dc74:	ldr	x25, [sp, #16]
  40dc78:	ldp	x29, x30, [sp], #80
  40dc7c:	ret
  40dc80:	sub	sp, sp, #0xb0
  40dc84:	cmp	w0, #0x1
  40dc88:	stp	x29, x30, [sp, #80]
  40dc8c:	stp	x28, x27, [sp, #96]
  40dc90:	stp	x26, x25, [sp, #112]
  40dc94:	stp	x24, x23, [sp, #128]
  40dc98:	stp	x22, x21, [sp, #144]
  40dc9c:	stp	x20, x19, [sp, #160]
  40dca0:	add	x29, sp, #0x50
  40dca4:	b.lt	40e4a4 <argp_failure@@Base+0x21e8>  // b.tstop
  40dca8:	ldp	w23, w20, [x6]
  40dcac:	mov	x19, x6
  40dcb0:	mov	w26, w5
  40dcb4:	mov	x28, x4
  40dcb8:	mov	x27, x3
  40dcbc:	mov	x25, x2
  40dcc0:	mov	w24, w0
  40dcc4:	mov	x21, x1
  40dcc8:	str	xzr, [x6, #16]
  40dccc:	cbz	w23, 40dcf4 <argp_failure@@Base+0x1a38>
  40dcd0:	ldr	w8, [x19, #24]
  40dcd4:	cbz	w8, 40dcfc <argp_failure@@Base+0x1a40>
  40dcd8:	ldrb	w8, [x25]
  40dcdc:	cmp	w8, #0x2d
  40dce0:	b.eq	40dcec <argp_failure@@Base+0x1a30>  // b.none
  40dce4:	cmp	w8, #0x2b
  40dce8:	b.ne	40dd74 <argp_failure@@Base+0x1ab8>  // b.any
  40dcec:	add	x25, x25, #0x1
  40dcf0:	b	40dd74 <argp_failure@@Base+0x1ab8>
  40dcf4:	mov	w23, #0x1                   	// #1
  40dcf8:	str	w23, [x19]
  40dcfc:	stp	w23, w23, [x19, #48]
  40dd00:	str	xzr, [x19, #32]
  40dd04:	cbz	w7, 40dd10 <argp_failure@@Base+0x1a54>
  40dd08:	mov	w8, #0x1                   	// #1
  40dd0c:	b	40dd24 <argp_failure@@Base+0x1a68>
  40dd10:	adrp	x0, 412000 <argp_failure@@Base+0x5d44>
  40dd14:	add	x0, x0, #0x5b7
  40dd18:	bl	401e60 <getenv@plt>
  40dd1c:	cmp	x0, #0x0
  40dd20:	cset	w8, ne  // ne = any
  40dd24:	str	w8, [x19, #44]
  40dd28:	ldrb	w9, [x25]
  40dd2c:	cmp	w9, #0x2b
  40dd30:	b.eq	40dd4c <argp_failure@@Base+0x1a90>  // b.none
  40dd34:	cmp	w9, #0x2d
  40dd38:	b.ne	40dd58 <argp_failure@@Base+0x1a9c>  // b.any
  40dd3c:	mov	w8, #0x2                   	// #2
  40dd40:	str	w8, [x19, #40]
  40dd44:	add	x25, x25, #0x1
  40dd48:	b	40dd6c <argp_failure@@Base+0x1ab0>
  40dd4c:	str	wzr, [x19, #40]
  40dd50:	add	x25, x25, #0x1
  40dd54:	b	40dd6c <argp_failure@@Base+0x1ab0>
  40dd58:	cbz	w8, 40dd64 <argp_failure@@Base+0x1aa8>
  40dd5c:	str	wzr, [x19, #40]
  40dd60:	b	40dd6c <argp_failure@@Base+0x1ab0>
  40dd64:	mov	w8, #0x1                   	// #1
  40dd68:	str	w8, [x19, #40]
  40dd6c:	mov	w8, #0x1                   	// #1
  40dd70:	str	w8, [x19, #24]
  40dd74:	ldrb	w8, [x25]
  40dd78:	ldr	x22, [x19, #32]
  40dd7c:	cmp	w8, #0x3a
  40dd80:	csel	w8, wzr, w20, eq  // eq = none
  40dd84:	stp	w8, w26, [x29, #-24]
  40dd88:	cbz	x22, 40dee8 <argp_failure@@Base+0x1c2c>
  40dd8c:	ldrb	w8, [x22]
  40dd90:	cbz	w8, 40dee8 <argp_failure@@Base+0x1c2c>
  40dd94:	cbz	x27, 40e53c <argp_failure@@Base+0x2280>
  40dd98:	ldr	x8, [x21, w23, sxtw #3]
  40dd9c:	ldrb	w1, [x8, #1]
  40dda0:	cmp	w1, #0x2d
  40dda4:	b.eq	40ddb4 <argp_failure@@Base+0x1af8>  // b.none
  40dda8:	cbz	w26, 40e53c <argp_failure@@Base+0x2280>
  40ddac:	ldrb	w8, [x8, #2]
  40ddb0:	cbz	w8, 40e530 <argp_failure@@Base+0x2274>
  40ddb4:	str	x28, [sp, #16]
  40ddb8:	mov	x28, x22
  40ddbc:	ldrb	w8, [x28]
  40ddc0:	cbz	w8, 40ddd8 <argp_failure@@Base+0x1b1c>
  40ddc4:	cmp	w8, #0x3d
  40ddc8:	b.eq	40ddd8 <argp_failure@@Base+0x1b1c>  // b.none
  40ddcc:	add	x28, x28, #0x1
  40ddd0:	ldrb	w8, [x28]
  40ddd4:	cbnz	w8, 40ddc4 <argp_failure@@Base+0x1b08>
  40ddd8:	stp	x25, x21, [sp, #24]
  40dddc:	ldr	x23, [x27]
  40dde0:	str	w24, [sp, #40]
  40dde4:	cbz	x23, 40e394 <argp_failure@@Base+0x20d8>
  40dde8:	sub	x8, x28, x22
  40ddec:	mov	w24, wzr
  40ddf0:	mov	w20, wzr
  40ddf4:	mov	x26, xzr
  40ddf8:	mov	x21, xzr
  40ddfc:	mov	x25, x27
  40de00:	stur	x8, [x29, #-32]
  40de04:	and	x27, x8, #0xffffffff
  40de08:	mov	w8, #0xffffffff            	// #-1
  40de0c:	stur	w8, [x29, #-36]
  40de10:	str	x25, [sp, #8]
  40de14:	mov	x0, x23
  40de18:	mov	x1, x22
  40de1c:	mov	x2, x27
  40de20:	bl	401bc0 <strncmp@plt>
  40de24:	cbz	w0, 40de3c <argp_failure@@Base+0x1b80>
  40de28:	ldr	x23, [x25, #32]!
  40de2c:	cbz	x23, 40e384 <argp_failure@@Base+0x20c8>
  40de30:	ldr	x22, [x19, #32]
  40de34:	add	w24, w24, #0x1
  40de38:	b	40de14 <argp_failure@@Base+0x1b58>
  40de3c:	mov	x0, x23
  40de40:	bl	401ac0 <strlen@plt>
  40de44:	ldur	x8, [x29, #-32]
  40de48:	cmp	w8, w0
  40de4c:	b.eq	40e520 <argp_failure@@Base+0x2264>  // b.none
  40de50:	cbz	x21, 40de98 <argp_failure@@Base+0x1bdc>
  40de54:	cbnz	w20, 40de28 <argp_failure@@Base+0x1b6c>
  40de58:	ldur	w8, [x29, #-20]
  40de5c:	cbnz	w8, 40dea4 <argp_failure@@Base+0x1be8>
  40de60:	ldr	w8, [x21, #8]
  40de64:	ldr	w9, [x25, #8]
  40de68:	cmp	w8, w9
  40de6c:	b.ne	40dea4 <argp_failure@@Base+0x1be8>  // b.any
  40de70:	ldr	x8, [x21, #16]
  40de74:	ldr	x9, [x25, #16]
  40de78:	cmp	x8, x9
  40de7c:	b.ne	40dea4 <argp_failure@@Base+0x1be8>  // b.any
  40de80:	ldr	w8, [x21, #24]
  40de84:	ldr	w9, [x25, #24]
  40de88:	cmp	w8, w9
  40de8c:	b.ne	40dea4 <argp_failure@@Base+0x1be8>  // b.any
  40de90:	mov	w20, wzr
  40de94:	b	40de28 <argp_failure@@Base+0x1b6c>
  40de98:	mov	x21, x25
  40de9c:	stur	w24, [x29, #-36]
  40dea0:	b	40de28 <argp_failure@@Base+0x1b6c>
  40dea4:	mov	w0, #0x10                  	// #16
  40dea8:	bl	401ba0 <malloc@plt>
  40deac:	cbz	x0, 40dec0 <argp_failure@@Base+0x1c04>
  40deb0:	mov	w20, wzr
  40deb4:	stp	x25, x26, [x0]
  40deb8:	mov	x26, x0
  40debc:	b	40de28 <argp_failure@@Base+0x1b6c>
  40dec0:	cbz	x26, 40dee0 <argp_failure@@Base+0x1c24>
  40dec4:	ldr	x22, [x26, #8]
  40dec8:	mov	x0, x26
  40decc:	bl	401cf0 <free@plt>
  40ded0:	mov	w20, #0x1                   	// #1
  40ded4:	mov	x26, x22
  40ded8:	cbnz	x22, 40dec4 <argp_failure@@Base+0x1c08>
  40dedc:	b	40de28 <argp_failure@@Base+0x1b6c>
  40dee0:	mov	w20, #0x1                   	// #1
  40dee4:	b	40de28 <argp_failure@@Base+0x1b6c>
  40dee8:	mov	x22, x27
  40deec:	ldr	w27, [x19, #52]
  40def0:	cmp	w27, w23
  40def4:	b.le	40df00 <argp_failure@@Base+0x1c44>
  40def8:	mov	w27, w23
  40defc:	str	w23, [x19, #52]
  40df00:	ldr	w26, [x19, #48]
  40df04:	mov	x20, x28
  40df08:	cmp	w26, w23
  40df0c:	b.le	40df18 <argp_failure@@Base+0x1c5c>
  40df10:	mov	w26, w23
  40df14:	str	w23, [x19, #48]
  40df18:	ldr	w28, [x19, #40]
  40df1c:	cmp	w28, #0x1
  40df20:	b.ne	40e14c <argp_failure@@Base+0x1e90>  // b.any
  40df24:	cmp	w26, w27
  40df28:	b.eq	40e0e0 <argp_failure@@Base+0x1e24>  // b.none
  40df2c:	cmp	w27, w23
  40df30:	b.eq	40e0e0 <argp_failure@@Base+0x1e24>  // b.none
  40df34:	cmp	w23, w27
  40df38:	b.le	40e0f4 <argp_failure@@Base+0x1e38>
  40df3c:	cmp	w26, w27
  40df40:	b.ge	40e0f4 <argp_failure@@Base+0x1e38>  // b.tcont
  40df44:	add	x9, x21, w27, sxtw #3
  40df48:	sxtw	x8, w27
  40df4c:	add	x10, x21, #0x10
  40df50:	add	x11, x9, #0x10
  40df54:	mov	w12, w26
  40df58:	mov	w13, w23
  40df5c:	sub	w14, w13, w27
  40df60:	sub	w15, w27, w12
  40df64:	cmp	w14, w15
  40df68:	b.le	40dfe8 <argp_failure@@Base+0x1d2c>
  40df6c:	cmp	w15, #0x1
  40df70:	sub	w13, w13, w15
  40df74:	b.lt	40e054 <argp_failure@@Base+0x1d98>  // b.tstop
  40df78:	sxtw	x14, w12
  40df7c:	sxtw	x16, w13
  40df80:	cmp	w15, #0x4
  40df84:	mov	w15, w15
  40df88:	b.cc	40dfb4 <argp_failure@@Base+0x1cf8>  // b.lo, b.ul, b.last
  40df8c:	add	x18, x16, x15
  40df90:	add	x17, x21, x14, lsl #3
  40df94:	add	x18, x21, x18, lsl #3
  40df98:	cmp	x17, x18
  40df9c:	b.cs	40e068 <argp_failure@@Base+0x1dac>  // b.hs, b.nlast
  40dfa0:	add	x17, x14, x15
  40dfa4:	add	x17, x21, x17, lsl #3
  40dfa8:	add	x18, x21, x16, lsl #3
  40dfac:	cmp	x18, x17
  40dfb0:	b.cs	40e068 <argp_failure@@Base+0x1dac>  // b.hs, b.nlast
  40dfb4:	mov	x17, xzr
  40dfb8:	add	x16, x17, x16
  40dfbc:	add	x18, x17, x14
  40dfc0:	add	x14, x21, x16, lsl #3
  40dfc4:	add	x16, x21, x18, lsl #3
  40dfc8:	sub	x15, x15, x17
  40dfcc:	ldr	x17, [x14]
  40dfd0:	ldr	x18, [x16]
  40dfd4:	subs	x15, x15, #0x1
  40dfd8:	str	x17, [x16], #8
  40dfdc:	str	x18, [x14], #8
  40dfe0:	b.ne	40dfcc <argp_failure@@Base+0x1d10>  // b.any
  40dfe4:	b	40e054 <argp_failure@@Base+0x1d98>
  40dfe8:	cmp	w14, #0x1
  40dfec:	b.lt	40e050 <argp_failure@@Base+0x1d94>  // b.tstop
  40dff0:	sxtw	x15, w12
  40dff4:	cmp	w14, #0x3
  40dff8:	mov	w16, w14
  40dffc:	b.ls	40e020 <argp_failure@@Base+0x1d64>  // b.plast
  40e000:	add	x17, x21, x15, lsl #3
  40e004:	add	x18, x9, x16, lsl #3
  40e008:	cmp	x17, x18
  40e00c:	b.cs	40e0a4 <argp_failure@@Base+0x1de8>  // b.hs, b.nlast
  40e010:	add	x17, x15, x16
  40e014:	add	x17, x21, x17, lsl #3
  40e018:	cmp	x9, x17
  40e01c:	b.cs	40e0a4 <argp_failure@@Base+0x1de8>  // b.hs, b.nlast
  40e020:	mov	x17, xzr
  40e024:	add	x18, x8, x17
  40e028:	add	x0, x17, x15
  40e02c:	add	x15, x21, x18, lsl #3
  40e030:	add	x18, x21, x0, lsl #3
  40e034:	sub	x16, x16, x17
  40e038:	ldr	x17, [x15]
  40e03c:	ldr	x0, [x18]
  40e040:	subs	x16, x16, #0x1
  40e044:	str	x17, [x18], #8
  40e048:	str	x0, [x15], #8
  40e04c:	b.ne	40e038 <argp_failure@@Base+0x1d7c>  // b.any
  40e050:	add	w12, w14, w12
  40e054:	cmp	w13, w27
  40e058:	b.le	40e0f4 <argp_failure@@Base+0x1e38>
  40e05c:	cmp	w27, w12
  40e060:	b.gt	40df5c <argp_failure@@Base+0x1ca0>
  40e064:	b	40e0f4 <argp_failure@@Base+0x1e38>
  40e068:	and	x17, x15, #0xfffffffc
  40e06c:	add	x18, x10, x14, lsl #3
  40e070:	add	x0, x10, x16, lsl #3
  40e074:	mov	x1, x17
  40e078:	ldp	q0, q3, [x18, #-16]
  40e07c:	ldp	q1, q2, [x0, #-16]
  40e080:	subs	x1, x1, #0x4
  40e084:	stp	q1, q2, [x18, #-16]
  40e088:	stp	q0, q3, [x0, #-16]
  40e08c:	add	x18, x18, #0x20
  40e090:	add	x0, x0, #0x20
  40e094:	b.ne	40e078 <argp_failure@@Base+0x1dbc>  // b.any
  40e098:	cmp	x17, x15
  40e09c:	b.eq	40e054 <argp_failure@@Base+0x1d98>  // b.none
  40e0a0:	b	40dfb8 <argp_failure@@Base+0x1cfc>
  40e0a4:	and	x17, x16, #0xfffffffc
  40e0a8:	add	x18, x10, x15, lsl #3
  40e0ac:	mov	x0, x17
  40e0b0:	mov	x1, x11
  40e0b4:	ldp	q0, q3, [x18, #-16]
  40e0b8:	ldp	q1, q2, [x1, #-16]
  40e0bc:	subs	x0, x0, #0x4
  40e0c0:	stp	q1, q2, [x18, #-16]
  40e0c4:	stp	q0, q3, [x1, #-16]
  40e0c8:	add	x18, x18, #0x20
  40e0cc:	add	x1, x1, #0x20
  40e0d0:	b.ne	40e0b4 <argp_failure@@Base+0x1df8>  // b.any
  40e0d4:	cmp	x17, x16
  40e0d8:	b.ne	40e024 <argp_failure@@Base+0x1d68>  // b.any
  40e0dc:	b	40e050 <argp_failure@@Base+0x1d94>
  40e0e0:	cmp	w27, w23
  40e0e4:	b.eq	40e100 <argp_failure@@Base+0x1e44>  // b.none
  40e0e8:	mov	w26, w23
  40e0ec:	str	w23, [x19, #48]
  40e0f0:	b	40e100 <argp_failure@@Base+0x1e44>
  40e0f4:	add	w8, w26, w23
  40e0f8:	sub	w26, w8, w27
  40e0fc:	stp	w26, w23, [x19, #48]
  40e100:	cmp	w23, w24
  40e104:	b.ge	40e144 <argp_failure@@Base+0x1e88>  // b.tcont
  40e108:	add	x8, x21, w23, sxtw #3
  40e10c:	b	40e124 <argp_failure@@Base+0x1e68>
  40e110:	add	w23, w23, #0x1
  40e114:	cmp	w24, w23
  40e118:	add	x8, x8, #0x8
  40e11c:	str	w23, [x19]
  40e120:	b.eq	40e140 <argp_failure@@Base+0x1e84>  // b.none
  40e124:	ldr	x9, [x8]
  40e128:	ldrb	w10, [x9]
  40e12c:	cmp	w10, #0x2d
  40e130:	b.ne	40e110 <argp_failure@@Base+0x1e54>  // b.any
  40e134:	ldrb	w9, [x9, #1]
  40e138:	cbz	w9, 40e110 <argp_failure@@Base+0x1e54>
  40e13c:	b	40e144 <argp_failure@@Base+0x1e88>
  40e140:	mov	w23, w24
  40e144:	mov	w27, w23
  40e148:	str	w23, [x19, #52]
  40e14c:	cmp	w23, w24
  40e150:	b.eq	40e49c <argp_failure@@Base+0x21e0>  // b.none
  40e154:	ldr	x0, [x21, w23, sxtw #3]
  40e158:	adrp	x1, 411000 <argp_failure@@Base+0x4d44>
  40e15c:	add	x1, x1, #0xbb6
  40e160:	bl	401cb0 <strcmp@plt>
  40e164:	cbz	w0, 40e1c0 <argp_failure@@Base+0x1f04>
  40e168:	cmp	w23, w24
  40e16c:	b.eq	40e49c <argp_failure@@Base+0x21e0>  // b.none
  40e170:	sxtw	x8, w23
  40e174:	ldr	x8, [x21, x8, lsl #3]
  40e178:	ldrb	w9, [x8]
  40e17c:	cmp	w9, #0x2d
  40e180:	b.ne	40e458 <argp_failure@@Base+0x219c>  // b.any
  40e184:	mov	x9, x8
  40e188:	ldrb	w10, [x9, #1]!
  40e18c:	cbz	w10, 40e458 <argp_failure@@Base+0x219c>
  40e190:	cmp	x22, #0x0
  40e194:	cset	w8, ne  // ne = any
  40e198:	cmp	w10, #0x2d
  40e19c:	ldur	w26, [x29, #-20]
  40e1a0:	cset	w10, eq  // eq = none
  40e1a4:	and	w8, w8, w10
  40e1a8:	mov	x27, x22
  40e1ac:	add	x22, x9, x8
  40e1b0:	mov	x28, x20
  40e1b4:	str	x22, [x19, #32]
  40e1b8:	cbnz	x27, 40dd98 <argp_failure@@Base+0x1adc>
  40e1bc:	b	40e53c <argp_failure@@Base+0x2280>
  40e1c0:	add	w8, w23, #0x1
  40e1c4:	cmp	w26, w27
  40e1c8:	str	w8, [x19]
  40e1cc:	b.eq	40e470 <argp_failure@@Base+0x21b4>  // b.none
  40e1d0:	cmp	w27, w8
  40e1d4:	b.eq	40e470 <argp_failure@@Base+0x21b4>  // b.none
  40e1d8:	cmp	w23, w27
  40e1dc:	b.lt	40e484 <argp_failure@@Base+0x21c8>  // b.tstop
  40e1e0:	cmp	w26, w27
  40e1e4:	b.ge	40e484 <argp_failure@@Base+0x21c8>  // b.tcont
  40e1e8:	add	x10, x21, w27, sxtw #3
  40e1ec:	sxtw	x9, w27
  40e1f0:	add	x11, x21, #0x10
  40e1f4:	add	x12, x10, #0x10
  40e1f8:	mov	w13, w26
  40e1fc:	mov	w14, w8
  40e200:	sub	w15, w14, w27
  40e204:	sub	w16, w27, w13
  40e208:	cmp	w15, w16
  40e20c:	b.le	40e28c <argp_failure@@Base+0x1fd0>
  40e210:	cmp	w16, #0x1
  40e214:	sub	w14, w14, w16
  40e218:	b.lt	40e2f8 <argp_failure@@Base+0x203c>  // b.tstop
  40e21c:	sxtw	x15, w13
  40e220:	sxtw	x17, w14
  40e224:	cmp	w16, #0x4
  40e228:	mov	w16, w16
  40e22c:	b.cc	40e258 <argp_failure@@Base+0x1f9c>  // b.lo, b.ul, b.last
  40e230:	add	x0, x17, x16
  40e234:	add	x18, x21, x15, lsl #3
  40e238:	add	x0, x21, x0, lsl #3
  40e23c:	cmp	x18, x0
  40e240:	b.cs	40e30c <argp_failure@@Base+0x2050>  // b.hs, b.nlast
  40e244:	add	x18, x15, x16
  40e248:	add	x18, x21, x18, lsl #3
  40e24c:	add	x0, x21, x17, lsl #3
  40e250:	cmp	x0, x18
  40e254:	b.cs	40e30c <argp_failure@@Base+0x2050>  // b.hs, b.nlast
  40e258:	mov	x18, xzr
  40e25c:	add	x17, x18, x17
  40e260:	add	x0, x18, x15
  40e264:	add	x15, x21, x17, lsl #3
  40e268:	add	x17, x21, x0, lsl #3
  40e26c:	sub	x16, x16, x18
  40e270:	ldr	x18, [x15]
  40e274:	ldr	x0, [x17]
  40e278:	subs	x16, x16, #0x1
  40e27c:	str	x18, [x17], #8
  40e280:	str	x0, [x15], #8
  40e284:	b.ne	40e270 <argp_failure@@Base+0x1fb4>  // b.any
  40e288:	b	40e2f8 <argp_failure@@Base+0x203c>
  40e28c:	cmp	w15, #0x1
  40e290:	b.lt	40e2f4 <argp_failure@@Base+0x2038>  // b.tstop
  40e294:	sxtw	x16, w13
  40e298:	cmp	w15, #0x3
  40e29c:	mov	w17, w15
  40e2a0:	b.ls	40e2c4 <argp_failure@@Base+0x2008>  // b.plast
  40e2a4:	add	x18, x21, x16, lsl #3
  40e2a8:	add	x0, x10, x17, lsl #3
  40e2ac:	cmp	x18, x0
  40e2b0:	b.cs	40e348 <argp_failure@@Base+0x208c>  // b.hs, b.nlast
  40e2b4:	add	x18, x16, x17
  40e2b8:	add	x18, x21, x18, lsl #3
  40e2bc:	cmp	x10, x18
  40e2c0:	b.cs	40e348 <argp_failure@@Base+0x208c>  // b.hs, b.nlast
  40e2c4:	mov	x18, xzr
  40e2c8:	add	x0, x9, x18
  40e2cc:	add	x1, x18, x16
  40e2d0:	add	x16, x21, x0, lsl #3
  40e2d4:	add	x0, x21, x1, lsl #3
  40e2d8:	sub	x17, x17, x18
  40e2dc:	ldr	x18, [x16]
  40e2e0:	ldr	x1, [x0]
  40e2e4:	subs	x17, x17, #0x1
  40e2e8:	str	x18, [x0], #8
  40e2ec:	str	x1, [x16], #8
  40e2f0:	b.ne	40e2dc <argp_failure@@Base+0x2020>  // b.any
  40e2f4:	add	w13, w15, w13
  40e2f8:	cmp	w14, w27
  40e2fc:	b.le	40e484 <argp_failure@@Base+0x21c8>
  40e300:	cmp	w27, w13
  40e304:	b.gt	40e200 <argp_failure@@Base+0x1f44>
  40e308:	b	40e484 <argp_failure@@Base+0x21c8>
  40e30c:	and	x18, x16, #0xfffffffc
  40e310:	add	x0, x11, x15, lsl #3
  40e314:	add	x1, x11, x17, lsl #3
  40e318:	mov	x2, x18
  40e31c:	ldp	q0, q3, [x0, #-16]
  40e320:	ldp	q1, q2, [x1, #-16]
  40e324:	subs	x2, x2, #0x4
  40e328:	stp	q1, q2, [x0, #-16]
  40e32c:	stp	q0, q3, [x1, #-16]
  40e330:	add	x0, x0, #0x20
  40e334:	add	x1, x1, #0x20
  40e338:	b.ne	40e31c <argp_failure@@Base+0x2060>  // b.any
  40e33c:	cmp	x18, x16
  40e340:	b.eq	40e2f8 <argp_failure@@Base+0x203c>  // b.none
  40e344:	b	40e25c <argp_failure@@Base+0x1fa0>
  40e348:	and	x18, x17, #0xfffffffc
  40e34c:	add	x0, x11, x16, lsl #3
  40e350:	mov	x1, x18
  40e354:	mov	x2, x12
  40e358:	ldp	q0, q3, [x0, #-16]
  40e35c:	ldp	q1, q2, [x2, #-16]
  40e360:	subs	x1, x1, #0x4
  40e364:	stp	q1, q2, [x0, #-16]
  40e368:	stp	q0, q3, [x2, #-16]
  40e36c:	add	x0, x0, #0x20
  40e370:	add	x2, x2, #0x20
  40e374:	b.ne	40e358 <argp_failure@@Base+0x209c>  // b.any
  40e378:	cmp	x18, x17
  40e37c:	b.ne	40e2c8 <argp_failure@@Base+0x200c>  // b.any
  40e380:	b	40e2f4 <argp_failure@@Base+0x2038>
  40e384:	ldr	x27, [sp, #8]
  40e388:	ldur	w8, [x29, #-36]
  40e38c:	cbz	x26, 40e3a8 <argp_failure@@Base+0x20ec>
  40e390:	b	40e400 <argp_failure@@Base+0x2144>
  40e394:	mov	x26, xzr
  40e398:	mov	w20, wzr
  40e39c:	mov	x21, xzr
  40e3a0:	mov	w8, #0xffffffff            	// #-1
  40e3a4:	cbnz	x26, 40e400 <argp_failure@@Base+0x2144>
  40e3a8:	cbnz	w20, 40e400 <argp_failure@@Base+0x2144>
  40e3ac:	mov	w24, w8
  40e3b0:	mov	x25, x21
  40e3b4:	ldr	x21, [sp, #32]
  40e3b8:	cbz	x26, 40e3d0 <argp_failure@@Base+0x2114>
  40e3bc:	ldr	x20, [x26, #8]
  40e3c0:	mov	x0, x26
  40e3c4:	bl	401cf0 <free@plt>
  40e3c8:	mov	x26, x20
  40e3cc:	cbnz	x20, 40e3bc <argp_failure@@Base+0x2100>
  40e3d0:	cbz	x25, 40e4b8 <argp_failure@@Base+0x21fc>
  40e3d4:	ldrsw	x8, [x19]
  40e3d8:	add	x9, x8, #0x1
  40e3dc:	str	w9, [x19]
  40e3e0:	ldrb	w11, [x28]
  40e3e4:	ldr	w10, [x25, #8]
  40e3e8:	cbz	w11, 40e5ec <argp_failure@@Base+0x2330>
  40e3ec:	cbz	w10, 40e648 <argp_failure@@Base+0x238c>
  40e3f0:	ldr	x22, [sp, #16]
  40e3f4:	add	x8, x28, #0x1
  40e3f8:	str	x8, [x19, #16]
  40e3fc:	b	40e614 <argp_failure@@Base+0x2358>
  40e400:	ldur	w8, [x29, #-24]
  40e404:	cbz	w8, 40e40c <argp_failure@@Base+0x2150>
  40e408:	cbnz	x26, 40e8b8 <argp_failure@@Base+0x25fc>
  40e40c:	cbz	w8, 40e414 <argp_failure@@Base+0x2158>
  40e410:	cbnz	w20, 40e934 <argp_failure@@Base+0x2678>
  40e414:	ldr	x20, [x19, #32]
  40e418:	mov	x0, x20
  40e41c:	bl	401ac0 <strlen@plt>
  40e420:	ldr	w8, [x19]
  40e424:	add	x9, x20, x0
  40e428:	str	x9, [x19, #32]
  40e42c:	str	wzr, [x19, #8]
  40e430:	add	w8, w8, #0x1
  40e434:	str	w8, [x19]
  40e438:	cbz	x26, 40e450 <argp_failure@@Base+0x2194>
  40e43c:	ldr	x19, [x26, #8]
  40e440:	mov	x0, x26
  40e444:	bl	401cf0 <free@plt>
  40e448:	mov	x26, x19
  40e44c:	cbnz	x19, 40e43c <argp_failure@@Base+0x2180>
  40e450:	mov	w27, #0x3f                  	// #63
  40e454:	b	40e894 <argp_failure@@Base+0x25d8>
  40e458:	cbz	w28, 40e4a4 <argp_failure@@Base+0x21e8>
  40e45c:	add	w9, w23, #0x1
  40e460:	str	x8, [x19, #16]
  40e464:	str	w9, [x19]
  40e468:	mov	w27, #0x1                   	// #1
  40e46c:	b	40e894 <argp_failure@@Base+0x25d8>
  40e470:	cmp	w26, w27
  40e474:	b.ne	40e490 <argp_failure@@Base+0x21d4>  // b.any
  40e478:	mov	w26, w8
  40e47c:	str	w8, [x19, #48]
  40e480:	b	40e490 <argp_failure@@Base+0x21d4>
  40e484:	add	w9, w26, w8
  40e488:	sub	w26, w9, w27
  40e48c:	stp	w26, w8, [x19, #48]
  40e490:	str	w24, [x19, #52]
  40e494:	str	w24, [x19]
  40e498:	mov	w27, w24
  40e49c:	cmp	w26, w27
  40e4a0:	b.ne	40e4ac <argp_failure@@Base+0x21f0>  // b.any
  40e4a4:	mov	w27, #0xffffffff            	// #-1
  40e4a8:	b	40e894 <argp_failure@@Base+0x25d8>
  40e4ac:	str	w26, [x19]
  40e4b0:	mov	w27, #0xffffffff            	// #-1
  40e4b4:	b	40e894 <argp_failure@@Base+0x25d8>
  40e4b8:	ldur	w8, [x29, #-20]
  40e4bc:	cbz	w8, 40e4f4 <argp_failure@@Base+0x2238>
  40e4c0:	ldrsw	x23, [x19]
  40e4c4:	ldr	x8, [x21, x23, lsl #3]
  40e4c8:	ldrb	w8, [x8, #1]
  40e4cc:	cmp	w8, #0x2d
  40e4d0:	b.eq	40e4f4 <argp_failure@@Base+0x2238>  // b.none
  40e4d4:	ldr	x22, [x19, #32]
  40e4d8:	ldr	x0, [sp, #24]
  40e4dc:	ldrb	w1, [x22]
  40e4e0:	bl	401d20 <strchr@plt>
  40e4e4:	cbz	x0, 40e4f4 <argp_failure@@Base+0x2238>
  40e4e8:	ldr	w24, [sp, #40]
  40e4ec:	ldp	x28, x25, [sp, #16]
  40e4f0:	b	40e53c <argp_failure@@Base+0x2280>
  40e4f4:	ldur	w8, [x29, #-24]
  40e4f8:	cbnz	w8, 40e998 <argp_failure@@Base+0x26dc>
  40e4fc:	ldr	w8, [x19]
  40e500:	adrp	x9, 411000 <argp_failure@@Base+0x4d44>
  40e504:	add	x9, x9, #0xd2c
  40e508:	str	wzr, [x19, #8]
  40e50c:	add	w8, w8, #0x1
  40e510:	str	x9, [x19, #32]
  40e514:	str	w8, [x19]
  40e518:	mov	w27, #0x3f                  	// #63
  40e51c:	b	40e894 <argp_failure@@Base+0x25d8>
  40e520:	ldr	x27, [sp, #8]
  40e524:	ldr	x21, [sp, #32]
  40e528:	cbnz	x26, 40e3bc <argp_failure@@Base+0x2100>
  40e52c:	b	40e3d0 <argp_failure@@Base+0x2114>
  40e530:	mov	x0, x25
  40e534:	bl	401d20 <strchr@plt>
  40e538:	cbz	x0, 40ddb4 <argp_failure@@Base+0x1af8>
  40e53c:	mov	x20, x27
  40e540:	add	x26, x22, #0x1
  40e544:	str	x26, [x19, #32]
  40e548:	ldrb	w27, [x22]
  40e54c:	mov	x0, x25
  40e550:	mov	w1, w27
  40e554:	bl	401d20 <strchr@plt>
  40e558:	ldrb	w8, [x22, #1]
  40e55c:	cbnz	w8, 40e568 <argp_failure@@Base+0x22ac>
  40e560:	add	w23, w23, #0x1
  40e564:	str	w23, [x19]
  40e568:	orr	w8, w27, #0x1
  40e56c:	cmp	w8, #0x3b
  40e570:	b.eq	40e5b4 <argp_failure@@Base+0x22f8>  // b.none
  40e574:	cbz	x0, 40e5b4 <argp_failure@@Base+0x22f8>
  40e578:	ldrb	w9, [x0]
  40e57c:	ldrb	w8, [x0, #1]
  40e580:	str	w24, [sp, #40]
  40e584:	cmp	w9, #0x57
  40e588:	b.ne	40e5c8 <argp_failure@@Base+0x230c>  // b.any
  40e58c:	cmp	w8, #0x3b
  40e590:	b.ne	40e5c8 <argp_failure@@Base+0x230c>  // b.any
  40e594:	str	x25, [sp, #24]
  40e598:	cbz	x20, 40e88c <argp_failure@@Base+0x25d0>
  40e59c:	ldrb	w8, [x26]
  40e5a0:	cbz	w8, 40e68c <argp_failure@@Base+0x23d0>
  40e5a4:	add	w9, w23, #0x1
  40e5a8:	str	x26, [x19, #16]
  40e5ac:	str	w9, [x19]
  40e5b0:	b	40e6d8 <argp_failure@@Base+0x241c>
  40e5b4:	ldur	w8, [x29, #-24]
  40e5b8:	cbnz	w8, 40e6a8 <argp_failure@@Base+0x23ec>
  40e5bc:	str	w27, [x19, #8]
  40e5c0:	mov	w27, #0x3f                  	// #63
  40e5c4:	b	40e894 <argp_failure@@Base+0x25d8>
  40e5c8:	cmp	w8, #0x3a
  40e5cc:	b.ne	40e894 <argp_failure@@Base+0x25d8>  // b.any
  40e5d0:	ldrb	w9, [x0, #2]
  40e5d4:	ldrb	w8, [x26]
  40e5d8:	cmp	w9, #0x3a
  40e5dc:	b.ne	40e674 <argp_failure@@Base+0x23b8>  // b.any
  40e5e0:	cbnz	w8, 40e678 <argp_failure@@Base+0x23bc>
  40e5e4:	str	xzr, [x19, #16]
  40e5e8:	b	40e684 <argp_failure@@Base+0x23c8>
  40e5ec:	ldr	x22, [sp, #16]
  40e5f0:	cmp	w10, #0x1
  40e5f4:	b.ne	40e614 <argp_failure@@Base+0x2358>  // b.any
  40e5f8:	ldr	w10, [sp, #40]
  40e5fc:	cmp	w9, w10
  40e600:	b.ge	40e7e8 <argp_failure@@Base+0x252c>  // b.tcont
  40e604:	add	w8, w8, #0x2
  40e608:	str	w8, [x19]
  40e60c:	ldr	x8, [x21, x9, lsl #3]
  40e610:	b	40e3f8 <argp_failure@@Base+0x213c>
  40e614:	ldr	x20, [x19, #32]
  40e618:	mov	x0, x20
  40e61c:	bl	401ac0 <strlen@plt>
  40e620:	add	x8, x20, x0
  40e624:	str	x8, [x19, #32]
  40e628:	cbz	x22, 40e630 <argp_failure@@Base+0x2374>
  40e62c:	str	w24, [x22]
  40e630:	ldr	x8, [x25, #16]
  40e634:	ldr	w27, [x25, #24]
  40e638:	cbz	x8, 40e894 <argp_failure@@Base+0x25d8>
  40e63c:	str	w27, [x8]
  40e640:	mov	w27, wzr
  40e644:	b	40e894 <argp_failure@@Base+0x25d8>
  40e648:	ldur	w9, [x29, #-24]
  40e64c:	cbnz	w9, 40ea30 <argp_failure@@Base+0x2774>
  40e650:	ldr	x20, [x19, #32]
  40e654:	mov	x0, x20
  40e658:	bl	401ac0 <strlen@plt>
  40e65c:	add	x8, x20, x0
  40e660:	str	x8, [x19, #32]
  40e664:	ldr	w8, [x25, #24]
  40e668:	mov	w27, #0x3f                  	// #63
  40e66c:	str	w8, [x19, #8]
  40e670:	b	40e894 <argp_failure@@Base+0x25d8>
  40e674:	cbz	w8, 40e824 <argp_failure@@Base+0x2568>
  40e678:	add	w8, w23, #0x1
  40e67c:	str	x26, [x19, #16]
  40e680:	str	w8, [x19]
  40e684:	str	xzr, [x19, #32]
  40e688:	b	40e894 <argp_failure@@Base+0x25d8>
  40e68c:	ldr	w8, [sp, #40]
  40e690:	cmp	w23, w8
  40e694:	b.ne	40e6c8 <argp_failure@@Base+0x240c>  // b.any
  40e698:	ldur	w8, [x29, #-24]
  40e69c:	cbnz	w8, 40eac0 <argp_failure@@Base+0x2804>
  40e6a0:	str	w27, [x19, #8]
  40e6a4:	b	40e80c <argp_failure@@Base+0x2550>
  40e6a8:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40e6ac:	ldr	x0, [x8, #1128]
  40e6b0:	ldr	x2, [x21]
  40e6b4:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40e6b8:	add	x1, x1, #0x4fa
  40e6bc:	mov	w3, w27
  40e6c0:	bl	401e80 <fprintf@plt>
  40e6c4:	b	40e5bc <argp_failure@@Base+0x2300>
  40e6c8:	add	w9, w23, #0x1
  40e6cc:	str	w9, [x19]
  40e6d0:	ldr	x26, [x21, w23, sxtw #3]
  40e6d4:	str	x26, [x19, #16]
  40e6d8:	mov	x24, x26
  40e6dc:	mov	x8, x20
  40e6e0:	str	x26, [x19, #32]
  40e6e4:	ldrb	w25, [x24]
  40e6e8:	cbz	w25, 40e700 <argp_failure@@Base+0x2444>
  40e6ec:	cmp	w25, #0x3d
  40e6f0:	b.eq	40e700 <argp_failure@@Base+0x2444>  // b.none
  40e6f4:	add	x24, x24, #0x1
  40e6f8:	ldrb	w25, [x24]
  40e6fc:	cbnz	w25, 40e6ec <argp_failure@@Base+0x2430>
  40e700:	ldr	x23, [x8]
  40e704:	cbz	x23, 40e88c <argp_failure@@Base+0x25d0>
  40e708:	sub	x27, x24, x26
  40e70c:	mov	x20, x8
  40e710:	str	x28, [sp, #16]
  40e714:	str	x21, [sp, #32]
  40e718:	mov	w28, wzr
  40e71c:	mov	x21, xzr
  40e720:	and	x22, x27, #0xffffffff
  40e724:	str	w9, [sp, #8]
  40e728:	stur	xzr, [x29, #-36]
  40e72c:	b	40e744 <argp_failure@@Base+0x2488>
  40e730:	mov	w8, #0x1                   	// #1
  40e734:	stur	w8, [x29, #-32]
  40e738:	ldr	x23, [x20, #32]!
  40e73c:	add	w28, w28, #0x1
  40e740:	cbz	x23, 40e7b4 <argp_failure@@Base+0x24f8>
  40e744:	mov	x0, x23
  40e748:	mov	x1, x26
  40e74c:	mov	x2, x27
  40e750:	bl	401bc0 <strncmp@plt>
  40e754:	cbnz	w0, 40e738 <argp_failure@@Base+0x247c>
  40e758:	mov	x0, x23
  40e75c:	bl	401ac0 <strlen@plt>
  40e760:	cmp	x22, x0
  40e764:	b.eq	40e850 <argp_failure@@Base+0x2594>  // b.none
  40e768:	cbz	x21, 40e7a8 <argp_failure@@Base+0x24ec>
  40e76c:	ldur	w8, [x29, #-20]
  40e770:	cbnz	w8, 40e730 <argp_failure@@Base+0x2474>
  40e774:	ldr	w8, [x21, #8]
  40e778:	ldr	w9, [x20, #8]
  40e77c:	cmp	w8, w9
  40e780:	b.ne	40e730 <argp_failure@@Base+0x2474>  // b.any
  40e784:	ldr	x8, [x21, #16]
  40e788:	ldr	x9, [x20, #16]
  40e78c:	cmp	x8, x9
  40e790:	b.ne	40e730 <argp_failure@@Base+0x2474>  // b.any
  40e794:	ldr	w8, [x21, #24]
  40e798:	ldr	w9, [x20, #24]
  40e79c:	cmp	w8, w9
  40e7a0:	b.ne	40e730 <argp_failure@@Base+0x2474>  // b.any
  40e7a4:	b	40e738 <argp_failure@@Base+0x247c>
  40e7a8:	mov	x21, x20
  40e7ac:	stur	w28, [x29, #-36]
  40e7b0:	b	40e738 <argp_failure@@Base+0x247c>
  40e7b4:	ldr	w22, [sp, #8]
  40e7b8:	ldur	w8, [x29, #-32]
  40e7bc:	cbz	w8, 40e864 <argp_failure@@Base+0x25a8>
  40e7c0:	ldur	w8, [x29, #-24]
  40e7c4:	cbnz	w8, 40ea7c <argp_failure@@Base+0x27c0>
  40e7c8:	mov	x0, x26
  40e7cc:	bl	401ac0 <strlen@plt>
  40e7d0:	add	x8, x26, x0
  40e7d4:	add	w9, w22, #0x1
  40e7d8:	str	x8, [x19, #32]
  40e7dc:	str	w9, [x19]
  40e7e0:	mov	w27, #0x3f                  	// #63
  40e7e4:	b	40e894 <argp_failure@@Base+0x25d8>
  40e7e8:	ldur	w8, [x29, #-24]
  40e7ec:	cbnz	w8, 40eae0 <argp_failure@@Base+0x2824>
  40e7f0:	ldr	x20, [x19, #32]
  40e7f4:	mov	x0, x20
  40e7f8:	bl	401ac0 <strlen@plt>
  40e7fc:	add	x8, x20, x0
  40e800:	str	x8, [x19, #32]
  40e804:	ldr	w8, [x25, #24]
  40e808:	str	w8, [x19, #8]
  40e80c:	ldr	x8, [sp, #24]
  40e810:	mov	w9, #0x3f                  	// #63
  40e814:	ldrb	w8, [x8]
  40e818:	cmp	w8, #0x3a
  40e81c:	csel	w27, w8, w9, eq  // eq = none
  40e820:	b	40e894 <argp_failure@@Base+0x25d8>
  40e824:	ldr	w8, [sp, #40]
  40e828:	cmp	w23, w8
  40e82c:	b.ne	40e984 <argp_failure@@Base+0x26c8>  // b.any
  40e830:	ldur	w8, [x29, #-24]
  40e834:	cbnz	w8, 40eb00 <argp_failure@@Base+0x2844>
  40e838:	str	w27, [x19, #8]
  40e83c:	ldrb	w8, [x25]
  40e840:	mov	w9, #0x3f                  	// #63
  40e844:	cmp	w8, #0x3a
  40e848:	csel	w27, w8, w9, eq  // eq = none
  40e84c:	b	40e684 <argp_failure@@Base+0x23c8>
  40e850:	mov	x21, x20
  40e854:	ldr	x9, [sp, #32]
  40e858:	ldr	x20, [sp, #16]
  40e85c:	ldr	w22, [sp, #8]
  40e860:	b	40e874 <argp_failure@@Base+0x25b8>
  40e864:	ldr	x9, [sp, #32]
  40e868:	ldr	x20, [sp, #16]
  40e86c:	ldur	w28, [x29, #-36]
  40e870:	cbz	x21, 40e88c <argp_failure@@Base+0x25d0>
  40e874:	ldr	w8, [x21, #8]
  40e878:	cbz	w25, 40e95c <argp_failure@@Base+0x26a0>
  40e87c:	cbz	w8, 40e9cc <argp_failure@@Base+0x2710>
  40e880:	add	x8, x24, #0x1
  40e884:	str	x8, [x19, #16]
  40e888:	b	40e9f0 <argp_failure@@Base+0x2734>
  40e88c:	str	xzr, [x19, #32]
  40e890:	mov	w27, #0x57                  	// #87
  40e894:	mov	w0, w27
  40e898:	ldp	x20, x19, [sp, #160]
  40e89c:	ldp	x22, x21, [sp, #144]
  40e8a0:	ldp	x24, x23, [sp, #128]
  40e8a4:	ldp	x26, x25, [sp, #112]
  40e8a8:	ldp	x28, x27, [sp, #96]
  40e8ac:	ldp	x29, x30, [sp, #80]
  40e8b0:	add	sp, sp, #0xb0
  40e8b4:	ret
  40e8b8:	stp	x21, x26, [x29, #-16]
  40e8bc:	ldrsw	x8, [x19]
  40e8c0:	ldr	x9, [sp, #32]
  40e8c4:	adrp	x22, 424000 <argp_failure@@Base+0x17d44>
  40e8c8:	ldr	x0, [x22, #1128]
  40e8cc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40e8d0:	ldr	x2, [x9]
  40e8d4:	ldr	x3, [x9, x8, lsl #3]
  40e8d8:	add	x1, x1, #0x3e5
  40e8dc:	bl	401e80 <fprintf@plt>
  40e8e0:	ldr	x0, [x22, #1128]
  40e8e4:	ldr	x2, [x21]
  40e8e8:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40e8ec:	add	x1, x1, #0x412
  40e8f0:	bl	401e80 <fprintf@plt>
  40e8f4:	ldur	x21, [x29, #-8]
  40e8f8:	cbz	x21, 40e920 <argp_failure@@Base+0x2664>
  40e8fc:	adrp	x20, 412000 <argp_failure@@Base+0x5d44>
  40e900:	add	x20, x20, #0x412
  40e904:	ldr	x8, [x21]
  40e908:	ldr	x0, [x22, #1128]
  40e90c:	mov	x1, x20
  40e910:	ldr	x2, [x8]
  40e914:	bl	401e80 <fprintf@plt>
  40e918:	ldr	x21, [x21, #8]
  40e91c:	cbnz	x21, 40e904 <argp_failure@@Base+0x2648>
  40e920:	ldr	x1, [x22, #1128]
  40e924:	mov	w0, #0xa                   	// #10
  40e928:	bl	401b30 <fputc@plt>
  40e92c:	mov	x26, xzr
  40e930:	b	40e414 <argp_failure@@Base+0x2158>
  40e934:	adrp	x9, 424000 <argp_failure@@Base+0x17d44>
  40e938:	ldrsw	x8, [x19]
  40e93c:	ldr	x0, [x9, #1128]
  40e940:	ldr	x9, [sp, #32]
  40e944:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40e948:	add	x1, x1, #0x41a
  40e94c:	ldr	x2, [x9]
  40e950:	ldr	x3, [x9, x8, lsl #3]
  40e954:	bl	401e80 <fprintf@plt>
  40e958:	b	40e414 <argp_failure@@Base+0x2158>
  40e95c:	cmp	w8, #0x1
  40e960:	b.ne	40e9ec <argp_failure@@Base+0x2730>  // b.any
  40e964:	ldr	w8, [sp, #40]
  40e968:	cmp	w22, w8
  40e96c:	b.ge	40ea60 <argp_failure@@Base+0x27a4>  // b.tcont
  40e970:	add	w8, w22, #0x1
  40e974:	str	w8, [x19]
  40e978:	ldr	x8, [x9, w22, sxtw #3]
  40e97c:	str	x8, [x19, #16]
  40e980:	b	40e9f0 <argp_failure@@Base+0x2734>
  40e984:	add	w8, w23, #0x1
  40e988:	str	w8, [x19]
  40e98c:	ldr	x8, [x21, w23, sxtw #3]
  40e990:	str	x8, [x19, #16]
  40e994:	b	40e684 <argp_failure@@Base+0x23c8>
  40e998:	ldrsw	x8, [x19]
  40e99c:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  40e9a0:	ldr	x0, [x10, #1128]
  40e9a4:	ldr	x2, [x21]
  40e9a8:	ldr	x8, [x21, x8, lsl #3]
  40e9ac:	ldrb	w9, [x8, #1]
  40e9b0:	cmp	w9, #0x2d
  40e9b4:	b.ne	40ea18 <argp_failure@@Base+0x275c>  // b.any
  40e9b8:	ldr	x3, [x19, #32]
  40e9bc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40e9c0:	add	x1, x1, #0x4ba
  40e9c4:	bl	401e80 <fprintf@plt>
  40e9c8:	b	40e4fc <argp_failure@@Base+0x2240>
  40e9cc:	ldur	w8, [x29, #-24]
  40e9d0:	cbnz	w8, 40eb20 <argp_failure@@Base+0x2864>
  40e9d4:	mov	x0, x26
  40e9d8:	bl	401ac0 <strlen@plt>
  40e9dc:	add	x8, x26, x0
  40e9e0:	str	x8, [x19, #32]
  40e9e4:	mov	w27, #0x3f                  	// #63
  40e9e8:	b	40e894 <argp_failure@@Base+0x25d8>
  40e9ec:	str	xzr, [x19, #16]
  40e9f0:	mov	x0, x26
  40e9f4:	bl	401ac0 <strlen@plt>
  40e9f8:	add	x8, x26, x0
  40e9fc:	str	x8, [x19, #32]
  40ea00:	cbz	x20, 40ea08 <argp_failure@@Base+0x274c>
  40ea04:	str	w28, [x20]
  40ea08:	ldr	x8, [x21, #16]
  40ea0c:	ldr	w27, [x21, #24]
  40ea10:	cbnz	x8, 40e63c <argp_failure@@Base+0x2380>
  40ea14:	b	40e894 <argp_failure@@Base+0x25d8>
  40ea18:	ldrb	w3, [x8]
  40ea1c:	ldr	x4, [x19, #32]
  40ea20:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40ea24:	add	x1, x1, #0x4da
  40ea28:	bl	401e80 <fprintf@plt>
  40ea2c:	b	40e4fc <argp_failure@@Base+0x2240>
  40ea30:	ldr	x8, [x21, x8, lsl #3]
  40ea34:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  40ea38:	ldr	x0, [x10, #1128]
  40ea3c:	ldr	x2, [x21]
  40ea40:	ldrb	w9, [x8, #1]
  40ea44:	cmp	w9, #0x2d
  40ea48:	b.ne	40eaa8 <argp_failure@@Base+0x27ec>  // b.any
  40ea4c:	ldr	x3, [x25]
  40ea50:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40ea54:	add	x1, x1, #0x438
  40ea58:	bl	401e80 <fprintf@plt>
  40ea5c:	b	40e650 <argp_failure@@Base+0x2394>
  40ea60:	ldur	w8, [x29, #-24]
  40ea64:	cbnz	w8, 40eb44 <argp_failure@@Base+0x2888>
  40ea68:	mov	x0, x26
  40ea6c:	bl	401ac0 <strlen@plt>
  40ea70:	add	x8, x26, x0
  40ea74:	str	x8, [x19, #32]
  40ea78:	b	40e80c <argp_failure@@Base+0x2550>
  40ea7c:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40ea80:	ldr	x0, [x8, #1128]
  40ea84:	ldr	x8, [sp, #32]
  40ea88:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40ea8c:	add	x1, x1, #0x53f
  40ea90:	mov	x3, x26
  40ea94:	ldr	x2, [x8]
  40ea98:	bl	401e80 <fprintf@plt>
  40ea9c:	ldr	x26, [x19, #32]
  40eaa0:	ldr	w22, [x19]
  40eaa4:	b	40e7c8 <argp_failure@@Base+0x250c>
  40eaa8:	ldrb	w3, [x8]
  40eaac:	ldr	x4, [x25]
  40eab0:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40eab4:	add	x1, x1, #0x465
  40eab8:	bl	401e80 <fprintf@plt>
  40eabc:	b	40e650 <argp_failure@@Base+0x2394>
  40eac0:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40eac4:	ldr	x0, [x8, #1128]
  40eac8:	ldr	x2, [x21]
  40eacc:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40ead0:	add	x1, x1, #0x516
  40ead4:	mov	w3, w27
  40ead8:	bl	401e80 <fprintf@plt>
  40eadc:	b	40e6a0 <argp_failure@@Base+0x23e4>
  40eae0:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40eae4:	ldr	x2, [x21]
  40eae8:	ldr	x0, [x8, #1128]
  40eaec:	ldr	x3, [x25]
  40eaf0:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40eaf4:	add	x1, x1, #0x492
  40eaf8:	bl	401e80 <fprintf@plt>
  40eafc:	b	40e7f0 <argp_failure@@Base+0x2534>
  40eb00:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40eb04:	ldr	x0, [x8, #1128]
  40eb08:	ldr	x2, [x21]
  40eb0c:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40eb10:	add	x1, x1, #0x516
  40eb14:	mov	w3, w27
  40eb18:	bl	401e80 <fprintf@plt>
  40eb1c:	b	40e838 <argp_failure@@Base+0x257c>
  40eb20:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40eb24:	ldr	x2, [x9]
  40eb28:	ldr	x0, [x8, #1128]
  40eb2c:	ldr	x3, [x21]
  40eb30:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40eb34:	add	x1, x1, #0x560
  40eb38:	bl	401e80 <fprintf@plt>
  40eb3c:	ldr	x26, [x19, #32]
  40eb40:	b	40e9d4 <argp_failure@@Base+0x2718>
  40eb44:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40eb48:	ldr	x2, [x9]
  40eb4c:	ldr	x0, [x8, #1128]
  40eb50:	ldr	x3, [x21]
  40eb54:	adrp	x1, 412000 <argp_failure@@Base+0x5d44>
  40eb58:	add	x1, x1, #0x58e
  40eb5c:	bl	401e80 <fprintf@plt>
  40eb60:	ldr	x26, [x19, #32]
  40eb64:	b	40ea68 <argp_failure@@Base+0x27ac>
  40eb68:	stp	x29, x30, [sp, #-32]!
  40eb6c:	stp	x20, x19, [sp, #16]
  40eb70:	adrp	x20, 424000 <argp_failure@@Base+0x17d44>
  40eb74:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40eb78:	ldr	w9, [x20, #1100]
  40eb7c:	ldr	w8, [x8, #1104]
  40eb80:	adrp	x19, 424000 <argp_failure@@Base+0x17d44>
  40eb84:	add	x19, x19, #0x550
  40eb88:	mov	w7, w6
  40eb8c:	mov	x6, x19
  40eb90:	mov	x29, sp
  40eb94:	stp	w9, w8, [x19]
  40eb98:	bl	40dc80 <argp_failure@@Base+0x19c4>
  40eb9c:	ldr	w8, [x19]
  40eba0:	ldr	x9, [x19, #16]
  40eba4:	ldr	w11, [x19, #8]
  40eba8:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  40ebac:	str	w8, [x20, #1100]
  40ebb0:	ldp	x20, x19, [sp, #16]
  40ebb4:	adrp	x12, 424000 <argp_failure@@Base+0x17d44>
  40ebb8:	str	x9, [x10, #1520]
  40ebbc:	str	w11, [x12, #1108]
  40ebc0:	ldp	x29, x30, [sp], #32
  40ebc4:	ret
  40ebc8:	stp	x29, x30, [sp, #-32]!
  40ebcc:	stp	x20, x19, [sp, #16]
  40ebd0:	adrp	x20, 424000 <argp_failure@@Base+0x17d44>
  40ebd4:	adrp	x8, 424000 <argp_failure@@Base+0x17d44>
  40ebd8:	ldr	w9, [x20, #1100]
  40ebdc:	ldr	w8, [x8, #1104]
  40ebe0:	adrp	x19, 424000 <argp_failure@@Base+0x17d44>
  40ebe4:	add	x19, x19, #0x550
  40ebe8:	mov	w7, #0x1                   	// #1
  40ebec:	mov	x3, xzr
  40ebf0:	mov	x4, xzr
  40ebf4:	mov	w5, wzr
  40ebf8:	mov	x6, x19
  40ebfc:	mov	x29, sp
  40ec00:	stp	w9, w8, [x19]
  40ec04:	bl	40dc80 <argp_failure@@Base+0x19c4>
  40ec08:	ldr	w8, [x19]
  40ec0c:	ldr	x9, [x19, #16]
  40ec10:	ldr	w11, [x19, #8]
  40ec14:	adrp	x10, 424000 <argp_failure@@Base+0x17d44>
  40ec18:	str	w8, [x20, #1100]
  40ec1c:	ldp	x20, x19, [sp, #16]
  40ec20:	adrp	x12, 424000 <argp_failure@@Base+0x17d44>
  40ec24:	str	x9, [x10, #1520]
  40ec28:	str	w11, [x12, #1108]
  40ec2c:	ldp	x29, x30, [sp], #32
  40ec30:	ret
  40ec34:	stp	x29, x30, [sp, #-64]!
  40ec38:	str	x23, [sp, #16]
  40ec3c:	mov	x23, x0
  40ec40:	mov	w0, #0x48                  	// #72
  40ec44:	stp	x22, x21, [sp, #32]
  40ec48:	stp	x20, x19, [sp, #48]
  40ec4c:	mov	x29, sp
  40ec50:	mov	x20, x3
  40ec54:	mov	x21, x2
  40ec58:	mov	x22, x1
  40ec5c:	bl	401ba0 <malloc@plt>
  40ec60:	mov	x19, x0
  40ec64:	cbz	x0, 40ec9c <argp_failure@@Base+0x29e0>
  40ec68:	mov	w0, #0xc8                  	// #200
  40ec6c:	stp	x23, x22, [x19]
  40ec70:	stp	x21, x20, [x19, #16]
  40ec74:	stp	xzr, xzr, [x19, #32]
  40ec78:	bl	401ba0 <malloc@plt>
  40ec7c:	str	x0, [x19, #48]
  40ec80:	cbz	x0, 40ec90 <argp_failure@@Base+0x29d4>
  40ec84:	add	x8, x0, #0xc8
  40ec88:	stp	x0, x8, [x19, #56]
  40ec8c:	b	40ec9c <argp_failure@@Base+0x29e0>
  40ec90:	mov	x0, x19
  40ec94:	bl	401cf0 <free@plt>
  40ec98:	mov	x19, xzr
  40ec9c:	mov	x0, x19
  40eca0:	ldp	x20, x19, [sp, #48]
  40eca4:	ldp	x22, x21, [sp, #32]
  40eca8:	ldr	x23, [sp, #16]
  40ecac:	ldp	x29, x30, [sp], #64
  40ecb0:	ret
  40ecb4:	stp	x29, x30, [sp, #-32]!
  40ecb8:	str	x19, [sp, #16]
  40ecbc:	mov	x29, sp
  40ecc0:	mov	x19, x0
  40ecc4:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40ecc8:	ldp	x0, x8, [x19, #48]
  40eccc:	subs	x2, x8, x0
  40ecd0:	b.ls	40ece0 <argp_failure@@Base+0x2a24>  // b.plast
  40ecd4:	ldr	x3, [x19]
  40ecd8:	mov	w1, #0x1                   	// #1
  40ecdc:	bl	401aa0 <fwrite_unlocked@plt>
  40ece0:	ldr	x0, [x19, #48]
  40ece4:	bl	401cf0 <free@plt>
  40ece8:	mov	x0, x19
  40ecec:	ldr	x19, [sp, #16]
  40ecf0:	ldp	x29, x30, [sp], #32
  40ecf4:	b	401cf0 <free@plt>
  40ecf8:	sub	sp, sp, #0x70
  40ecfc:	stp	x29, x30, [sp, #16]
  40ed00:	stp	x28, x27, [sp, #32]
  40ed04:	stp	x26, x25, [sp, #48]
  40ed08:	stp	x24, x23, [sp, #64]
  40ed0c:	stp	x22, x21, [sp, #80]
  40ed10:	stp	x20, x19, [sp, #96]
  40ed14:	ldr	x8, [x0, #32]
  40ed18:	ldp	x9, x27, [x0, #48]
  40ed1c:	mov	x19, x0
  40ed20:	add	x29, sp, #0x10
  40ed24:	add	x21, x9, x8
  40ed28:	cmp	x21, x27
  40ed2c:	b.cs	40f168 <argp_failure@@Base+0x2eac>  // b.hs, b.nlast
  40ed30:	ldr	x23, [x19, #40]
  40ed34:	mov	w25, #0x20                  	// #32
  40ed38:	b	40ed54 <argp_failure@@Base+0x2a98>
  40ed3c:	mov	x23, xzr
  40ed40:	add	x20, x24, #0x1
  40ed44:	str	xzr, [x19, #40]
  40ed48:	cmp	x20, x27
  40ed4c:	mov	x21, x20
  40ed50:	b.cs	40f168 <argp_failure@@Base+0x2eac>  // b.hs, b.nlast
  40ed54:	cbnz	x23, 40edb0 <argp_failure@@Base+0x2af4>
  40ed58:	ldr	x23, [x19, #8]
  40ed5c:	cbz	x23, 40edb0 <argp_failure@@Base+0x2af4>
  40ed60:	ldr	x8, [x19, #64]
  40ed64:	add	x9, x27, x23
  40ed68:	mov	x20, x23
  40ed6c:	cmp	x9, x8
  40ed70:	b.cs	40ede8 <argp_failure@@Base+0x2b2c>  // b.hs, b.nlast
  40ed74:	add	x20, x21, x23
  40ed78:	sub	x2, x27, x21
  40ed7c:	mov	x0, x20
  40ed80:	mov	x1, x21
  40ed84:	bl	401a70 <memmove@plt>
  40ed88:	ldr	x8, [x19, #56]
  40ed8c:	mov	w1, #0x20                  	// #32
  40ed90:	mov	x0, x21
  40ed94:	mov	x2, x23
  40ed98:	add	x8, x8, x23
  40ed9c:	str	x8, [x19, #56]
  40eda0:	bl	401be0 <memset@plt>
  40eda4:	mov	x21, x20
  40eda8:	ldr	x27, [x19, #56]
  40edac:	str	x23, [x19, #40]
  40edb0:	sub	x26, x27, x21
  40edb4:	mov	w1, #0xa                   	// #10
  40edb8:	mov	x0, x21
  40edbc:	mov	x2, x26
  40edc0:	bl	401d80 <memchr@plt>
  40edc4:	mov	x24, x0
  40edc8:	tbnz	x23, #63, 40ee24 <argp_failure@@Base+0x2b68>
  40edcc:	cbz	x24, 40ee30 <argp_failure@@Base+0x2b74>
  40edd0:	ldr	x20, [x19, #16]
  40edd4:	sub	x8, x24, x21
  40edd8:	add	x8, x8, x23
  40eddc:	cmp	x8, x20
  40ede0:	b.lt	40ed3c <argp_failure@@Base+0x2a80>  // b.tstop
  40ede4:	b	40ee44 <argp_failure@@Base+0x2b88>
  40ede8:	ldr	x0, [x19]
  40edec:	ldp	x8, x9, [x0, #40]
  40edf0:	cmp	x8, x9
  40edf4:	b.cs	40ee10 <argp_failure@@Base+0x2b54>  // b.hs, b.nlast
  40edf8:	add	x9, x8, #0x1
  40edfc:	str	x9, [x0, #40]
  40ee00:	strb	w25, [x8]
  40ee04:	subs	x20, x20, #0x1
  40ee08:	b.ne	40ede8 <argp_failure@@Base+0x2b2c>  // b.any
  40ee0c:	b	40eda8 <argp_failure@@Base+0x2aec>
  40ee10:	mov	w1, #0x20                  	// #32
  40ee14:	bl	401ca0 <__overflow@plt>
  40ee18:	subs	x20, x20, #0x1
  40ee1c:	b.ne	40ede8 <argp_failure@@Base+0x2b2c>  // b.any
  40ee20:	b	40eda8 <argp_failure@@Base+0x2aec>
  40ee24:	mov	x23, xzr
  40ee28:	str	xzr, [x19, #40]
  40ee2c:	cbnz	x24, 40edd0 <argp_failure@@Base+0x2b14>
  40ee30:	ldr	x20, [x19, #16]
  40ee34:	add	x8, x23, x26
  40ee38:	mov	x24, x27
  40ee3c:	cmp	x8, x20
  40ee40:	b.cc	40f14c <argp_failure@@Base+0x2e90>  // b.lo, b.ul, b.last
  40ee44:	ldr	x28, [x19, #24]
  40ee48:	tbnz	x28, #63, 40ee88 <argp_failure@@Base+0x2bcc>
  40ee4c:	str	x26, [sp, #8]
  40ee50:	subs	x26, x20, x23
  40ee54:	add	x20, x21, x26
  40ee58:	b.mi	40eed4 <argp_failure@@Base+0x2c18>  // b.first
  40ee5c:	bl	401cc0 <__ctype_b_loc@plt>
  40ee60:	ldr	x8, [x0]
  40ee64:	mov	x22, x20
  40ee68:	ldrb	w9, [x22]
  40ee6c:	ldrh	w9, [x8, x9, lsl #1]
  40ee70:	tbnz	w9, #0, 40eee0 <argp_failure@@Base+0x2c24>
  40ee74:	sub	x22, x22, #0x1
  40ee78:	cmp	x22, x21
  40ee7c:	b.cs	40ee68 <argp_failure@@Base+0x2bac>  // b.hs, b.nlast
  40ee80:	mov	w8, wzr
  40ee84:	b	40eee4 <argp_failure@@Base+0x2c28>
  40ee88:	cmp	x24, x27
  40ee8c:	sub	x22, x20, #0x1
  40ee90:	b.cs	40f154 <argp_failure@@Base+0x2e98>  // b.hs, b.nlast
  40ee94:	sub	x8, x22, x23
  40ee98:	add	x0, x21, x8
  40ee9c:	sub	x2, x27, x24
  40eea0:	mov	x1, x24
  40eea4:	bl	401a70 <memmove@plt>
  40eea8:	ldr	x8, [x19, #40]
  40eeac:	ldr	x9, [x19, #56]
  40eeb0:	mov	x23, xzr
  40eeb4:	str	xzr, [x19, #40]
  40eeb8:	sub	x8, x22, x8
  40eebc:	add	x8, x21, x8
  40eec0:	sub	x8, x24, x8
  40eec4:	add	x27, x9, x8
  40eec8:	str	x27, [x19, #56]
  40eecc:	add	x20, x21, x20
  40eed0:	b	40ed48 <argp_failure@@Base+0x2a8c>
  40eed4:	mov	w8, wzr
  40eed8:	mov	x22, x20
  40eedc:	b	40eee4 <argp_failure@@Base+0x2c28>
  40eee0:	mov	w8, #0x1                   	// #1
  40eee4:	add	x23, x22, #0x1
  40eee8:	cmp	x23, x21
  40eeec:	b.ls	40ef24 <argp_failure@@Base+0x2c68>  // b.plast
  40eef0:	cbz	w8, 40ef80 <argp_failure@@Base+0x2cc4>
  40eef4:	ldr	x24, [sp, #8]
  40eef8:	sub	x8, x22, #0x1
  40eefc:	mov	x22, x8
  40ef00:	cmp	x8, x21
  40ef04:	b.cc	40ef84 <argp_failure@@Base+0x2cc8>  // b.lo, b.ul, b.last
  40ef08:	bl	401cc0 <__ctype_b_loc@plt>
  40ef0c:	mov	x8, x22
  40ef10:	ldr	x9, [x0]
  40ef14:	ldrb	w10, [x8], #-1
  40ef18:	ldrh	w9, [x9, x10, lsl #1]
  40ef1c:	tbnz	w9, #0, 40eefc <argp_failure@@Base+0x2c40>
  40ef20:	b	40ef84 <argp_failure@@Base+0x2cc8>
  40ef24:	cmp	x20, x24
  40ef28:	b.cs	40ef58 <argp_failure@@Base+0x2c9c>  // b.hs, b.nlast
  40ef2c:	add	x8, x21, x26
  40ef30:	add	x8, x8, #0x1
  40ef34:	mov	x20, x8
  40ef38:	cmp	x8, x24
  40ef3c:	b.cs	40ef58 <argp_failure@@Base+0x2c9c>  // b.hs, b.nlast
  40ef40:	bl	401cc0 <__ctype_b_loc@plt>
  40ef44:	mov	x8, x20
  40ef48:	ldr	x9, [x0]
  40ef4c:	ldrb	w10, [x8], #1
  40ef50:	ldrh	w9, [x9, x10, lsl #1]
  40ef54:	tbz	w9, #0, 40ef34 <argp_failure@@Base+0x2c78>
  40ef58:	cmp	x20, x24
  40ef5c:	b.eq	40ed3c <argp_failure@@Base+0x2a80>  // b.none
  40ef60:	bl	401cc0 <__ctype_b_loc@plt>
  40ef64:	ldr	x8, [x0]
  40ef68:	mov	x23, x20
  40ef6c:	ldrb	w9, [x23, #1]!
  40ef70:	ldrh	w9, [x8, x9, lsl #1]
  40ef74:	tbnz	w9, #0, 40ef6c <argp_failure@@Base+0x2cb0>
  40ef78:	ldr	x24, [sp, #8]
  40ef7c:	b	40ef88 <argp_failure@@Base+0x2ccc>
  40ef80:	ldr	x24, [sp, #8]
  40ef84:	add	x20, x22, #0x1
  40ef88:	add	x8, x27, #0x1
  40ef8c:	cmp	x23, x8
  40ef90:	b.eq	40efb4 <argp_failure@@Base+0x2cf8>  // b.none
  40ef94:	cmp	x27, x23
  40ef98:	b.ls	40f014 <argp_failure@@Base+0x2d58>  // b.plast
  40ef9c:	mvn	x8, x20
  40efa0:	add	x8, x8, x23
  40efa4:	cmp	x8, x28
  40efa8:	b.ge	40f014 <argp_failure@@Base+0x2d58>  // b.tcont
  40efac:	ldr	x8, [x19, #64]
  40efb0:	b	40efcc <argp_failure@@Base+0x2d10>
  40efb4:	cmp	x27, x23
  40efb8:	b.ls	40f014 <argp_failure@@Base+0x2d58>  // b.plast
  40efbc:	ldr	x8, [x19, #64]
  40efc0:	sub	x9, x8, x20
  40efc4:	cmp	x9, x28
  40efc8:	b.gt	40f014 <argp_failure@@Base+0x2d58>
  40efcc:	sub	x8, x8, x27
  40efd0:	add	x9, x28, #0x1
  40efd4:	cmp	x8, x9
  40efd8:	b.le	40f020 <argp_failure@@Base+0x2d64>
  40efdc:	sub	x22, x27, x23
  40efe0:	add	x24, x20, #0x1
  40efe4:	add	x0, x24, x28
  40efe8:	mov	x1, x23
  40efec:	mov	x2, x22
  40eff0:	bl	401a70 <memmove@plt>
  40eff4:	ldr	x8, [x19, #24]
  40eff8:	mov	w9, #0xa                   	// #10
  40effc:	strb	w9, [x20]
  40f000:	mov	x20, x24
  40f004:	add	x23, x24, x8
  40f008:	add	x8, x23, x22
  40f00c:	sub	x24, x8, x21
  40f010:	b	40f064 <argp_failure@@Base+0x2da8>
  40f014:	mov	w8, #0xa                   	// #10
  40f018:	strb	w8, [x20], #1
  40f01c:	b	40f064 <argp_failure@@Base+0x2da8>
  40f020:	ldr	x0, [x19, #48]
  40f024:	subs	x2, x20, x0
  40f028:	b.ls	40f038 <argp_failure@@Base+0x2d7c>  // b.plast
  40f02c:	ldr	x3, [x19]
  40f030:	mov	w1, #0x1                   	// #1
  40f034:	bl	401aa0 <fwrite_unlocked@plt>
  40f038:	ldr	x0, [x19]
  40f03c:	ldp	x8, x9, [x0, #40]
  40f040:	cmp	x8, x9
  40f044:	b.cs	40f140 <argp_failure@@Base+0x2e84>  // b.hs, b.nlast
  40f048:	add	x9, x8, #0x1
  40f04c:	str	x9, [x0, #40]
  40f050:	mov	w9, #0xa                   	// #10
  40f054:	strb	w9, [x8]
  40f058:	ldr	x20, [x19, #48]
  40f05c:	sub	x24, x27, x20
  40f060:	mov	x21, x20
  40f064:	ldr	x8, [x19, #24]
  40f068:	sub	x9, x23, x20
  40f06c:	cmp	x9, x8
  40f070:	b.ge	40f0dc <argp_failure@@Base+0x2e20>  // b.tcont
  40f074:	add	x9, x21, x24
  40f078:	add	x9, x9, #0x1
  40f07c:	cmp	x23, x9
  40f080:	b.ne	40f094 <argp_failure@@Base+0x2dd8>  // b.any
  40f084:	ldr	x9, [x19, #64]
  40f088:	sub	x9, x9, x23
  40f08c:	cmp	x9, x8
  40f090:	b.ge	40f0dc <argp_failure@@Base+0x2e20>  // b.tcont
  40f094:	cmp	x8, #0x1
  40f098:	b.lt	40f100 <argp_failure@@Base+0x2e44>  // b.tstop
  40f09c:	mov	x22, xzr
  40f0a0:	ldr	x0, [x19]
  40f0a4:	ldp	x8, x9, [x0, #40]
  40f0a8:	cmp	x8, x9
  40f0ac:	b.cs	40f0d0 <argp_failure@@Base+0x2e14>  // b.hs, b.nlast
  40f0b0:	add	x9, x8, #0x1
  40f0b4:	str	x9, [x0, #40]
  40f0b8:	strb	w25, [x8]
  40f0bc:	ldr	x8, [x19, #24]
  40f0c0:	add	x22, x22, #0x1
  40f0c4:	cmp	x8, x22
  40f0c8:	b.gt	40f0a0 <argp_failure@@Base+0x2de4>
  40f0cc:	b	40f100 <argp_failure@@Base+0x2e44>
  40f0d0:	mov	w1, #0x20                  	// #32
  40f0d4:	bl	401ca0 <__overflow@plt>
  40f0d8:	b	40f0bc <argp_failure@@Base+0x2e00>
  40f0dc:	cmp	x8, #0x1
  40f0e0:	b.lt	40f100 <argp_failure@@Base+0x2e44>  // b.tstop
  40f0e4:	mov	x9, xzr
  40f0e8:	strb	w25, [x20, x9]
  40f0ec:	ldr	x8, [x19, #24]
  40f0f0:	add	x9, x9, #0x1
  40f0f4:	cmp	x8, x9
  40f0f8:	b.gt	40f0e8 <argp_failure@@Base+0x2e2c>
  40f0fc:	add	x20, x20, x9
  40f100:	cmp	x20, x23
  40f104:	b.cs	40f120 <argp_failure@@Base+0x2e64>  // b.hs, b.nlast
  40f108:	add	x8, x21, x24
  40f10c:	sub	x2, x8, x23
  40f110:	mov	x0, x20
  40f114:	mov	x1, x23
  40f118:	bl	401a70 <memmove@plt>
  40f11c:	ldr	x8, [x19, #24]
  40f120:	sub	x9, x24, x23
  40f124:	cmp	x8, #0x0
  40f128:	add	x9, x9, x21
  40f12c:	csinv	x23, x8, xzr, ne  // ne = any
  40f130:	add	x27, x20, x9
  40f134:	str	x27, [x19, #56]
  40f138:	str	x23, [x19, #40]
  40f13c:	b	40ed48 <argp_failure@@Base+0x2a8c>
  40f140:	mov	w1, #0xa                   	// #10
  40f144:	bl	401ca0 <__overflow@plt>
  40f148:	b	40f058 <argp_failure@@Base+0x2d9c>
  40f14c:	str	x8, [x19, #40]
  40f150:	b	40f168 <argp_failure@@Base+0x2eac>
  40f154:	add	x8, x23, x26
  40f158:	str	x8, [x19, #40]
  40f15c:	sub	x8, x22, x8
  40f160:	add	x27, x27, x8
  40f164:	str	x27, [x19, #56]
  40f168:	ldr	x8, [x19, #48]
  40f16c:	sub	x8, x27, x8
  40f170:	str	x8, [x19, #32]
  40f174:	ldp	x20, x19, [sp, #96]
  40f178:	ldp	x22, x21, [sp, #80]
  40f17c:	ldp	x24, x23, [sp, #64]
  40f180:	ldp	x26, x25, [sp, #48]
  40f184:	ldp	x28, x27, [sp, #32]
  40f188:	ldp	x29, x30, [sp, #16]
  40f18c:	add	sp, sp, #0x70
  40f190:	ret
  40f194:	stp	x29, x30, [sp, #-32]!
  40f198:	stp	x20, x19, [sp, #16]
  40f19c:	ldp	x9, x8, [x0, #56]
  40f1a0:	mov	x29, sp
  40f1a4:	sub	x8, x8, x9
  40f1a8:	cmp	x8, x1
  40f1ac:	b.cs	40f21c <argp_failure@@Base+0x2f60>  // b.hs, b.nlast
  40f1b0:	mov	x20, x1
  40f1b4:	mov	x19, x0
  40f1b8:	bl	40ecf8 <argp_failure@@Base+0x2a3c>
  40f1bc:	ldp	x0, x8, [x19, #48]
  40f1c0:	ldr	x3, [x19]
  40f1c4:	mov	w1, #0x1                   	// #1
  40f1c8:	sub	x2, x8, x0
  40f1cc:	bl	401aa0 <fwrite_unlocked@plt>
  40f1d0:	mov	x8, x0
  40f1d4:	ldp	x0, x9, [x19, #48]
  40f1d8:	sub	x10, x9, x0
  40f1dc:	cmp	x8, x10
  40f1e0:	b.ne	40f224 <argp_failure@@Base+0x2f68>  // b.any
  40f1e4:	ldr	x8, [x19, #64]
  40f1e8:	str	x0, [x19, #56]
  40f1ec:	str	xzr, [x19, #32]
  40f1f0:	sub	x8, x8, x0
  40f1f4:	cmp	x8, x20
  40f1f8:	b.cs	40f21c <argp_failure@@Base+0x2f60>  // b.hs, b.nlast
  40f1fc:	adds	x20, x8, x20
  40f200:	b.cs	40f24c <argp_failure@@Base+0x2f90>  // b.hs, b.nlast
  40f204:	mov	x1, x20
  40f208:	bl	401c30 <realloc@plt>
  40f20c:	cbz	x0, 40f24c <argp_failure@@Base+0x2f90>
  40f210:	add	x8, x0, x20
  40f214:	stp	x0, x0, [x19, #48]
  40f218:	str	x8, [x19, #64]
  40f21c:	mov	w0, #0x1                   	// #1
  40f220:	b	40f260 <argp_failure@@Base+0x2fa4>
  40f224:	ldr	x10, [x19, #32]
  40f228:	sub	x9, x9, x8
  40f22c:	add	x1, x0, x8
  40f230:	sub	x2, x9, x0
  40f234:	sub	x8, x10, x8
  40f238:	str	x9, [x19, #56]
  40f23c:	str	x8, [x19, #32]
  40f240:	bl	401a70 <memmove@plt>
  40f244:	mov	w0, wzr
  40f248:	b	40f260 <argp_failure@@Base+0x2fa4>
  40f24c:	bl	401e50 <__errno_location@plt>
  40f250:	mov	x8, x0
  40f254:	mov	w0, wzr
  40f258:	mov	w9, #0xc                   	// #12
  40f25c:	str	w9, [x8]
  40f260:	ldp	x20, x19, [sp, #16]
  40f264:	ldp	x29, x30, [sp], #32
  40f268:	ret
  40f26c:	sub	sp, sp, #0x140
  40f270:	stp	x29, x30, [sp, #240]
  40f274:	add	x29, sp, #0xf0
  40f278:	stp	x22, x21, [sp, #288]
  40f27c:	mov	x22, #0xffffffffffffffd0    	// #-48
  40f280:	mov	x8, sp
  40f284:	sub	x9, x29, #0x70
  40f288:	stp	x28, x25, [sp, #256]
  40f28c:	stp	x24, x23, [sp, #272]
  40f290:	stp	x20, x19, [sp, #304]
  40f294:	mov	x20, x1
  40f298:	mov	x19, x0
  40f29c:	mov	w1, #0x96                  	// #150
  40f2a0:	movk	x22, #0xff80, lsl #32
  40f2a4:	add	x23, x29, #0x50
  40f2a8:	add	x24, x8, #0x80
  40f2ac:	add	x25, x9, #0x30
  40f2b0:	stp	x2, x3, [x29, #-112]
  40f2b4:	stp	x4, x5, [x29, #-96]
  40f2b8:	stp	x6, x7, [x29, #-80]
  40f2bc:	stp	q1, q2, [sp, #16]
  40f2c0:	stp	q3, q4, [sp, #48]
  40f2c4:	str	q0, [sp]
  40f2c8:	stp	q5, q6, [sp, #80]
  40f2cc:	str	q7, [sp, #112]
  40f2d0:	mov	x0, x19
  40f2d4:	bl	40f194 <argp_failure@@Base+0x2ed8>
  40f2d8:	cbz	w0, 40f32c <argp_failure@@Base+0x3070>
  40f2dc:	stp	x24, x22, [x29, #-16]
  40f2e0:	stp	x23, x25, [x29, #-32]
  40f2e4:	ldp	x0, x8, [x19, #56]
  40f2e8:	ldp	q0, q1, [x29, #-32]
  40f2ec:	sub	x3, x29, #0x40
  40f2f0:	mov	x2, x20
  40f2f4:	sub	x21, x8, x0
  40f2f8:	mov	x1, x21
  40f2fc:	stp	q0, q1, [x29, #-64]
  40f300:	bl	401df0 <vsnprintf@plt>
  40f304:	mov	w8, w0
  40f308:	sxtw	x0, w8
  40f30c:	add	w8, w8, #0x1
  40f310:	cmp	x21, x0
  40f314:	sxtw	x1, w8
  40f318:	b.ls	40f2d0 <argp_failure@@Base+0x3014>  // b.plast
  40f31c:	ldr	x8, [x19, #56]
  40f320:	add	x8, x8, x0
  40f324:	str	x8, [x19, #56]
  40f328:	b	40f330 <argp_failure@@Base+0x3074>
  40f32c:	mov	x0, #0xffffffffffffffff    	// #-1
  40f330:	ldp	x20, x19, [sp, #304]
  40f334:	ldp	x22, x21, [sp, #288]
  40f338:	ldp	x24, x23, [sp, #272]
  40f33c:	ldp	x28, x25, [sp, #256]
  40f340:	ldp	x29, x30, [sp, #240]
  40f344:	add	sp, sp, #0x140
  40f348:	ret
  40f34c:	nop
  40f350:	stp	x29, x30, [sp, #-64]!
  40f354:	mov	x29, sp
  40f358:	stp	x19, x20, [sp, #16]
  40f35c:	adrp	x20, 422000 <argp_failure@@Base+0x15d44>
  40f360:	add	x20, x20, #0xdf0
  40f364:	stp	x21, x22, [sp, #32]
  40f368:	adrp	x21, 422000 <argp_failure@@Base+0x15d44>
  40f36c:	add	x21, x21, #0xde8
  40f370:	sub	x20, x20, x21
  40f374:	mov	w22, w0
  40f378:	stp	x23, x24, [sp, #48]
  40f37c:	mov	x23, x1
  40f380:	mov	x24, x2
  40f384:	bl	401a28 <memcpy@plt-0x38>
  40f388:	cmp	xzr, x20, asr #3
  40f38c:	b.eq	40f3b8 <argp_failure@@Base+0x30fc>  // b.none
  40f390:	asr	x20, x20, #3
  40f394:	mov	x19, #0x0                   	// #0
  40f398:	ldr	x3, [x21, x19, lsl #3]
  40f39c:	mov	x2, x24
  40f3a0:	add	x19, x19, #0x1
  40f3a4:	mov	x1, x23
  40f3a8:	mov	w0, w22
  40f3ac:	blr	x3
  40f3b0:	cmp	x20, x19
  40f3b4:	b.ne	40f398 <argp_failure@@Base+0x30dc>  // b.any
  40f3b8:	ldp	x19, x20, [sp, #16]
  40f3bc:	ldp	x21, x22, [sp, #32]
  40f3c0:	ldp	x23, x24, [sp, #48]
  40f3c4:	ldp	x29, x30, [sp], #64
  40f3c8:	ret
  40f3cc:	nop
  40f3d0:	ret

Disassembly of section .fini:

000000000040f3d4 <.fini>:
  40f3d4:	stp	x29, x30, [sp, #-16]!
  40f3d8:	mov	x29, sp
  40f3dc:	ldp	x29, x30, [sp], #16
  40f3e0:	ret
