// Seed: 1892869983
module module_0 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    output supply1 id_3,
    output supply1 id_4,
    output tri0 id_5
    , id_7
);
  parameter id_8 = -1;
  wire id_9;
  ;
  assign id_4 = -1 == id_2;
  logic id_10;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_2 = 32'd37,
    parameter id_3 = 32'd63
) (
    input  tri   id_0
    , id_6,
    input  uwire _id_1,
    input  uwire _id_2,
    output tri   _id_3,
    output tri0  id_4
);
  wire [id_2  -  -1 : id_3  &  !  id_1] id_7;
  always_comb @(posedge id_1 or posedge id_7) id_6 <= id_0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_4,
      id_4,
      id_4
  );
endmodule
