<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>efx_regs_mcdi.h source code [master/drivers/net/sfc/base/efx_regs_mcdi.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/sfc/base/efx_regs_mcdi.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>master</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>sfc</a>/<a href='./'>base</a>/<a href='efx_regs_mcdi.h.html'>efx_regs_mcdi.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> *</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright 2008-2018 Solarflare Communications Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i class="doc">/*!<span class="command"> \cidoxg</span>_firmware_mc_cmd */</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/_SIENA_MC_DRIVER_PCOL_H">_SIENA_MC_DRIVER_PCOL_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define	<dfn class="macro" id="_M/_SIENA_MC_DRIVER_PCOL_H" data-ref="_M/_SIENA_MC_DRIVER_PCOL_H">_SIENA_MC_DRIVER_PCOL_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>/* Values to be written into FMCR_CZ_RESET_STATE_REG to control boot. */</i></td></tr>
<tr><th id="14">14</th><td><i>/* Power-on reset state */</i></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/MC_FW_STATE_POR" data-ref="_M/MC_FW_STATE_POR">MC_FW_STATE_POR</dfn> (1)</u></td></tr>
<tr><th id="16">16</th><td><i>/* If this is set in MC_RESET_STATE_REG then it should be</i></td></tr>
<tr><th id="17">17</th><td><i> * possible to jump into IMEM without loading code from flash. */</i></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/MC_FW_WARM_BOOT_OK" data-ref="_M/MC_FW_WARM_BOOT_OK">MC_FW_WARM_BOOT_OK</dfn> (2)</u></td></tr>
<tr><th id="19">19</th><td><i>/* The MC main image has started to boot. */</i></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/MC_FW_STATE_BOOTING" data-ref="_M/MC_FW_STATE_BOOTING">MC_FW_STATE_BOOTING</dfn> (4)</u></td></tr>
<tr><th id="21">21</th><td><i>/* The Scheduler has started. */</i></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/MC_FW_STATE_SCHED" data-ref="_M/MC_FW_STATE_SCHED">MC_FW_STATE_SCHED</dfn> (8)</u></td></tr>
<tr><th id="23">23</th><td><i>/* If this is set in MC_RESET_STATE_REG then it should be</i></td></tr>
<tr><th id="24">24</th><td><i> * possible to jump into IMEM without loading code from flash.</i></td></tr>
<tr><th id="25">25</th><td><i> * Unlike a warm boot, assume DMEM has been reloaded, so that</i></td></tr>
<tr><th id="26">26</th><td><i> * the MC persistent data must be reinitialised. */</i></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/MC_FW_TEPID_BOOT_OK" data-ref="_M/MC_FW_TEPID_BOOT_OK">MC_FW_TEPID_BOOT_OK</dfn> (16)</u></td></tr>
<tr><th id="28">28</th><td><i>/* We have entered the main firmware via recovery mode.  This</i></td></tr>
<tr><th id="29">29</th><td><i> * means that MC persistent data must be reinitialised, but that</i></td></tr>
<tr><th id="30">30</th><td><i> * we shouldn't touch PCIe config. */</i></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/MC_FW_RECOVERY_MODE_PCIE_INIT_OK" data-ref="_M/MC_FW_RECOVERY_MODE_PCIE_INIT_OK">MC_FW_RECOVERY_MODE_PCIE_INIT_OK</dfn> (32)</u></td></tr>
<tr><th id="32">32</th><td><i>/* BIST state has been initialized */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/MC_FW_BIST_INIT_OK" data-ref="_M/MC_FW_BIST_INIT_OK">MC_FW_BIST_INIT_OK</dfn> (128)</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* Siena MC shared memmory offsets */</i></td></tr>
<tr><th id="36">36</th><td><i>/* The 'doorbell' addresses are hard-wired to alert the MC when written */</i></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/MC_SMEM_P0_DOORBELL_OFST" data-ref="_M/MC_SMEM_P0_DOORBELL_OFST">MC_SMEM_P0_DOORBELL_OFST</dfn>	0x000</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/MC_SMEM_P1_DOORBELL_OFST" data-ref="_M/MC_SMEM_P1_DOORBELL_OFST">MC_SMEM_P1_DOORBELL_OFST</dfn>	0x004</u></td></tr>
<tr><th id="39">39</th><td><i>/* The rest of these are firmware-defined */</i></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/MC_SMEM_P0_PDU_OFST" data-ref="_M/MC_SMEM_P0_PDU_OFST">MC_SMEM_P0_PDU_OFST</dfn>		0x008</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/MC_SMEM_P1_PDU_OFST" data-ref="_M/MC_SMEM_P1_PDU_OFST">MC_SMEM_P1_PDU_OFST</dfn>		0x108</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/MC_SMEM_PDU_LEN" data-ref="_M/MC_SMEM_PDU_LEN">MC_SMEM_PDU_LEN</dfn>			0x100</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/MC_SMEM_P0_PTP_TIME_OFST" data-ref="_M/MC_SMEM_P0_PTP_TIME_OFST">MC_SMEM_P0_PTP_TIME_OFST</dfn>	0x7f0</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/MC_SMEM_P0_STATUS_OFST" data-ref="_M/MC_SMEM_P0_STATUS_OFST">MC_SMEM_P0_STATUS_OFST</dfn>		0x7f8</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/MC_SMEM_P1_STATUS_OFST" data-ref="_M/MC_SMEM_P1_STATUS_OFST">MC_SMEM_P1_STATUS_OFST</dfn>		0x7fc</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* Values to be written to the per-port status dword in shared</i></td></tr>
<tr><th id="48">48</th><td><i> * memory on reboot and assert */</i></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MC_STATUS_DWORD_REBOOT" data-ref="_M/MC_STATUS_DWORD_REBOOT">MC_STATUS_DWORD_REBOOT</dfn> (0xb007b007)</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MC_STATUS_DWORD_ASSERT" data-ref="_M/MC_STATUS_DWORD_ASSERT">MC_STATUS_DWORD_ASSERT</dfn> (0xdeaddead)</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* Check whether an mcfw version (in host order) belongs to a bootloader */</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/MC_FW_VERSION_IS_BOOTLOADER" data-ref="_M/MC_FW_VERSION_IS_BOOTLOADER">MC_FW_VERSION_IS_BOOTLOADER</dfn>(_v) (((_v) &gt;&gt; 16) == 0xb007)</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* The current version of the MCDI protocol.</i></td></tr>
<tr><th id="56">56</th><td><i> *</i></td></tr>
<tr><th id="57">57</th><td><i> * Note that the ROM burnt into the card only talks V0, so at the very</i></td></tr>
<tr><th id="58">58</th><td><i> * least every driver must support version 0 and MCDI_PCOL_VERSION</i></td></tr>
<tr><th id="59">59</th><td><i> */</i></td></tr>
<tr><th id="60">60</th><td><u>#<span data-ppcond="60">ifdef</span> <a class="macro" href="efx.h.html#214" data-ref="_M/WITH_MCDI_V2">WITH_MCDI_V2</a></u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/MCDI_PCOL_VERSION" data-ref="_M/MCDI_PCOL_VERSION">MCDI_PCOL_VERSION</dfn> 2</u></td></tr>
<tr><th id="62">62</th><td><u>#<span data-ppcond="60">else</span></u></td></tr>
<tr><th id="63">63</th><td><u>#define MCDI_PCOL_VERSION 1</u></td></tr>
<tr><th id="64">64</th><td><u>#<span data-ppcond="60">endif</span></u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/* Unused commands: 0x23, 0x27, 0x30, 0x31 */</i></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* MCDI version 1</i></td></tr>
<tr><th id="69">69</th><td><i> *</i></td></tr>
<tr><th id="70">70</th><td><i> * Each MCDI request starts with an MCDI_HEADER, which is a 32bit</i></td></tr>
<tr><th id="71">71</th><td><i> * structure, filled in by the client.</i></td></tr>
<tr><th id="72">72</th><td><i> *</i></td></tr>
<tr><th id="73">73</th><td><i> *       0       7  8     16    20     22  23  24    31</i></td></tr>
<tr><th id="74">74</th><td><i> *      | CODE | R | LEN | SEQ | Rsvd | E | R | XFLAGS |</i></td></tr>
<tr><th id="75">75</th><td><i> *               |                      |   |</i></td></tr>
<tr><th id="76">76</th><td><i> *               |                      |   \--- Response</i></td></tr>
<tr><th id="77">77</th><td><i> *               |                      \------- Error</i></td></tr>
<tr><th id="78">78</th><td><i> *               \------------------------------ Resync (always set)</i></td></tr>
<tr><th id="79">79</th><td><i> *</i></td></tr>
<tr><th id="80">80</th><td><i> * The client writes it's request into MC shared memory, and rings the</i></td></tr>
<tr><th id="81">81</th><td><i> * doorbell. Each request is completed by either by the MC writting</i></td></tr>
<tr><th id="82">82</th><td><i> * back into shared memory, or by writting out an event.</i></td></tr>
<tr><th id="83">83</th><td><i> *</i></td></tr>
<tr><th id="84">84</th><td><i> * All MCDI commands support completion by shared memory response. Each</i></td></tr>
<tr><th id="85">85</th><td><i> * request may also contain additional data (accounted for by HEADER.LEN),</i></td></tr>
<tr><th id="86">86</th><td><i> * and some response's may also contain additional data (again, accounted</i></td></tr>
<tr><th id="87">87</th><td><i> * for by HEADER.LEN).</i></td></tr>
<tr><th id="88">88</th><td><i> *</i></td></tr>
<tr><th id="89">89</th><td><i> * Some MCDI commands support completion by event, in which any associated</i></td></tr>
<tr><th id="90">90</th><td><i> * response data is included in the event.</i></td></tr>
<tr><th id="91">91</th><td><i> *</i></td></tr>
<tr><th id="92">92</th><td><i> * The protocol requires one response to be delivered for every request, a</i></td></tr>
<tr><th id="93">93</th><td><i> * request should not be sent unless the response for the previous request</i></td></tr>
<tr><th id="94">94</th><td><i> * has been received (either by polling shared memory, or by receiving</i></td></tr>
<tr><th id="95">95</th><td><i> * an event).</i></td></tr>
<tr><th id="96">96</th><td><i> */</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i class="doc">/** Request/Response structure */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_OFST" data-ref="_M/MCDI_HEADER_OFST">MCDI_HEADER_OFST</dfn> 0</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_CODE_LBN" data-ref="_M/MCDI_HEADER_CODE_LBN">MCDI_HEADER_CODE_LBN</dfn> 0</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_CODE_WIDTH" data-ref="_M/MCDI_HEADER_CODE_WIDTH">MCDI_HEADER_CODE_WIDTH</dfn> 7</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_RESYNC_LBN" data-ref="_M/MCDI_HEADER_RESYNC_LBN">MCDI_HEADER_RESYNC_LBN</dfn> 7</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_RESYNC_WIDTH" data-ref="_M/MCDI_HEADER_RESYNC_WIDTH">MCDI_HEADER_RESYNC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_DATALEN_LBN" data-ref="_M/MCDI_HEADER_DATALEN_LBN">MCDI_HEADER_DATALEN_LBN</dfn> 8</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_DATALEN_WIDTH" data-ref="_M/MCDI_HEADER_DATALEN_WIDTH">MCDI_HEADER_DATALEN_WIDTH</dfn> 8</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_SEQ_LBN" data-ref="_M/MCDI_HEADER_SEQ_LBN">MCDI_HEADER_SEQ_LBN</dfn> 16</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_SEQ_WIDTH" data-ref="_M/MCDI_HEADER_SEQ_WIDTH">MCDI_HEADER_SEQ_WIDTH</dfn> 4</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_RSVD_LBN" data-ref="_M/MCDI_HEADER_RSVD_LBN">MCDI_HEADER_RSVD_LBN</dfn> 20</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_RSVD_WIDTH" data-ref="_M/MCDI_HEADER_RSVD_WIDTH">MCDI_HEADER_RSVD_WIDTH</dfn> 1</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_NOT_EPOCH_LBN" data-ref="_M/MCDI_HEADER_NOT_EPOCH_LBN">MCDI_HEADER_NOT_EPOCH_LBN</dfn> 21</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_NOT_EPOCH_WIDTH" data-ref="_M/MCDI_HEADER_NOT_EPOCH_WIDTH">MCDI_HEADER_NOT_EPOCH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_ERROR_LBN" data-ref="_M/MCDI_HEADER_ERROR_LBN">MCDI_HEADER_ERROR_LBN</dfn> 22</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_ERROR_WIDTH" data-ref="_M/MCDI_HEADER_ERROR_WIDTH">MCDI_HEADER_ERROR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_RESPONSE_LBN" data-ref="_M/MCDI_HEADER_RESPONSE_LBN">MCDI_HEADER_RESPONSE_LBN</dfn> 23</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_RESPONSE_WIDTH" data-ref="_M/MCDI_HEADER_RESPONSE_WIDTH">MCDI_HEADER_RESPONSE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_XFLAGS_LBN" data-ref="_M/MCDI_HEADER_XFLAGS_LBN">MCDI_HEADER_XFLAGS_LBN</dfn> 24</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_XFLAGS_WIDTH" data-ref="_M/MCDI_HEADER_XFLAGS_WIDTH">MCDI_HEADER_XFLAGS_WIDTH</dfn> 8</u></td></tr>
<tr><th id="118">118</th><td><i>/* Request response using event */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_XFLAGS_EVREQ" data-ref="_M/MCDI_HEADER_XFLAGS_EVREQ">MCDI_HEADER_XFLAGS_EVREQ</dfn> 0x01</u></td></tr>
<tr><th id="120">120</th><td><i>/* Request (and signal) early doorbell return */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MCDI_HEADER_XFLAGS_DBRET" data-ref="_M/MCDI_HEADER_XFLAGS_DBRET">MCDI_HEADER_XFLAGS_DBRET</dfn> 0x02</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* Maximum number of payload bytes */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/MCDI_CTL_SDU_LEN_MAX_V1" data-ref="_M/MCDI_CTL_SDU_LEN_MAX_V1">MCDI_CTL_SDU_LEN_MAX_V1</dfn> 0xfc</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MCDI_CTL_SDU_LEN_MAX_V2" data-ref="_M/MCDI_CTL_SDU_LEN_MAX_V2">MCDI_CTL_SDU_LEN_MAX_V2</dfn> 0x400</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#<span data-ppcond="127">ifdef</span> <a class="macro" href="efx.h.html#214" data-ref="_M/WITH_MCDI_V2">WITH_MCDI_V2</a></u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/MCDI_CTL_SDU_LEN_MAX" data-ref="_M/MCDI_CTL_SDU_LEN_MAX">MCDI_CTL_SDU_LEN_MAX</dfn> MCDI_CTL_SDU_LEN_MAX_V2</u></td></tr>
<tr><th id="129">129</th><td><u>#<span data-ppcond="127">else</span></u></td></tr>
<tr><th id="130">130</th><td><u>#define MCDI_CTL_SDU_LEN_MAX MCDI_CTL_SDU_LEN_MAX_V1</u></td></tr>
<tr><th id="131">131</th><td><u>#<span data-ppcond="127">endif</span></u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/* The MC can generate events for two reasons:</i></td></tr>
<tr><th id="135">135</th><td><i> *   - To advance a shared memory request if XFLAGS_EVREQ was set</i></td></tr>
<tr><th id="136">136</th><td><i> *   - As a notification (link state, i2c event), controlled</i></td></tr>
<tr><th id="137">137</th><td><i> *     via MC_CMD_LOG_CTRL</i></td></tr>
<tr><th id="138">138</th><td><i> *</i></td></tr>
<tr><th id="139">139</th><td><i> * Both events share a common structure:</i></td></tr>
<tr><th id="140">140</th><td><i> *</i></td></tr>
<tr><th id="141">141</th><td><i> *  0      32     33      36    44     52     60</i></td></tr>
<tr><th id="142">142</th><td><i> * | Data | Cont | Level | Src | Code | Rsvd |</i></td></tr>
<tr><th id="143">143</th><td><i> *           |</i></td></tr>
<tr><th id="144">144</th><td><i> *           \ There is another event pending in this notification</i></td></tr>
<tr><th id="145">145</th><td><i> *</i></td></tr>
<tr><th id="146">146</th><td><i> * If Code==CMDDONE, then the fields are further interpreted as:</i></td></tr>
<tr><th id="147">147</th><td><i> *</i></td></tr>
<tr><th id="148">148</th><td><i> *   - LEVEL==INFO    Command succeeded</i></td></tr>
<tr><th id="149">149</th><td><i> *   - LEVEL==ERR     Command failed</i></td></tr>
<tr><th id="150">150</th><td><i> *</i></td></tr>
<tr><th id="151">151</th><td><i> *    0     8         16      24     32</i></td></tr>
<tr><th id="152">152</th><td><i> *   | Seq | Datalen | Errno | Rsvd |</i></td></tr>
<tr><th id="153">153</th><td><i> *</i></td></tr>
<tr><th id="154">154</th><td><i> *   These fields are taken directly out of the standard MCDI header, i.e.,</i></td></tr>
<tr><th id="155">155</th><td><i> *   LEVEL==ERR, Datalen == 0 =&gt; Reboot</i></td></tr>
<tr><th id="156">156</th><td><i> *</i></td></tr>
<tr><th id="157">157</th><td><i> * Events can be squirted out of the UART (using LOG_CTRL) without a</i></td></tr>
<tr><th id="158">158</th><td><i> * MCDI header.  An event can be distinguished from a MCDI response by</i></td></tr>
<tr><th id="159">159</th><td><i> * examining the first byte which is 0xc0.  This corresponds to the</i></td></tr>
<tr><th id="160">160</th><td><i> * non-existent MCDI command MC_CMD_DEBUG_LOG.</i></td></tr>
<tr><th id="161">161</th><td><i> *</i></td></tr>
<tr><th id="162">162</th><td><i> *      0         7        8</i></td></tr>
<tr><th id="163">163</th><td><i> *     | command | Resync |     = 0xc0</i></td></tr>
<tr><th id="164">164</th><td><i> *</i></td></tr>
<tr><th id="165">165</th><td><i> * Since the event is written in big-endian byte order, this works</i></td></tr>
<tr><th id="166">166</th><td><i> * providing bits 56-63 of the event are 0xc0.</i></td></tr>
<tr><th id="167">167</th><td><i> *</i></td></tr>
<tr><th id="168">168</th><td><i> *      56     60  63</i></td></tr>
<tr><th id="169">169</th><td><i> *     | Rsvd | Code |    = 0xc0</i></td></tr>
<tr><th id="170">170</th><td><i> *</i></td></tr>
<tr><th id="171">171</th><td><i> * Which means for convenience the event code is 0xc for all MC</i></td></tr>
<tr><th id="172">172</th><td><i> * generated events.</i></td></tr>
<tr><th id="173">173</th><td><i> */</i></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/FSE_AZ_EV_CODE_MCDI_EVRESPONSE" data-ref="_M/FSE_AZ_EV_CODE_MCDI_EVRESPONSE">FSE_AZ_EV_CODE_MCDI_EVRESPONSE</dfn> 0xc</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* Operation not permitted. */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EPERM" data-ref="_M/MC_CMD_ERR_EPERM">MC_CMD_ERR_EPERM</dfn> 1</u></td></tr>
<tr><th id="179">179</th><td><i>/* Non-existent command target */</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ENOENT" data-ref="_M/MC_CMD_ERR_ENOENT">MC_CMD_ERR_ENOENT</dfn> 2</u></td></tr>
<tr><th id="181">181</th><td><i>/* assert() has killed the MC */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EINTR" data-ref="_M/MC_CMD_ERR_EINTR">MC_CMD_ERR_EINTR</dfn> 4</u></td></tr>
<tr><th id="183">183</th><td><i>/* I/O failure */</i></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EIO" data-ref="_M/MC_CMD_ERR_EIO">MC_CMD_ERR_EIO</dfn> 5</u></td></tr>
<tr><th id="185">185</th><td><i>/* Already exists */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EEXIST" data-ref="_M/MC_CMD_ERR_EEXIST">MC_CMD_ERR_EEXIST</dfn> 6</u></td></tr>
<tr><th id="187">187</th><td><i>/* Try again */</i></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EAGAIN" data-ref="_M/MC_CMD_ERR_EAGAIN">MC_CMD_ERR_EAGAIN</dfn> 11</u></td></tr>
<tr><th id="189">189</th><td><i>/* Out of memory */</i></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ENOMEM" data-ref="_M/MC_CMD_ERR_ENOMEM">MC_CMD_ERR_ENOMEM</dfn> 12</u></td></tr>
<tr><th id="191">191</th><td><i>/* Caller does not hold required locks */</i></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EACCES" data-ref="_M/MC_CMD_ERR_EACCES">MC_CMD_ERR_EACCES</dfn> 13</u></td></tr>
<tr><th id="193">193</th><td><i>/* Resource is currently unavailable (e.g. lock contention) */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EBUSY" data-ref="_M/MC_CMD_ERR_EBUSY">MC_CMD_ERR_EBUSY</dfn> 16</u></td></tr>
<tr><th id="195">195</th><td><i>/* No such device */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ENODEV" data-ref="_M/MC_CMD_ERR_ENODEV">MC_CMD_ERR_ENODEV</dfn> 19</u></td></tr>
<tr><th id="197">197</th><td><i>/* Invalid argument to target */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EINVAL" data-ref="_M/MC_CMD_ERR_EINVAL">MC_CMD_ERR_EINVAL</dfn> 22</u></td></tr>
<tr><th id="199">199</th><td><i>/* Broken pipe */</i></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EPIPE" data-ref="_M/MC_CMD_ERR_EPIPE">MC_CMD_ERR_EPIPE</dfn> 32</u></td></tr>
<tr><th id="201">201</th><td><i>/* Read-only */</i></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EROFS" data-ref="_M/MC_CMD_ERR_EROFS">MC_CMD_ERR_EROFS</dfn> 30</u></td></tr>
<tr><th id="203">203</th><td><i>/* Out of range */</i></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ERANGE" data-ref="_M/MC_CMD_ERR_ERANGE">MC_CMD_ERR_ERANGE</dfn> 34</u></td></tr>
<tr><th id="205">205</th><td><i>/* Non-recursive resource is already acquired */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EDEADLK" data-ref="_M/MC_CMD_ERR_EDEADLK">MC_CMD_ERR_EDEADLK</dfn> 35</u></td></tr>
<tr><th id="207">207</th><td><i>/* Operation not implemented */</i></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ENOSYS" data-ref="_M/MC_CMD_ERR_ENOSYS">MC_CMD_ERR_ENOSYS</dfn> 38</u></td></tr>
<tr><th id="209">209</th><td><i>/* Operation timed out */</i></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ETIME" data-ref="_M/MC_CMD_ERR_ETIME">MC_CMD_ERR_ETIME</dfn> 62</u></td></tr>
<tr><th id="211">211</th><td><i>/* Link has been severed */</i></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ENOLINK" data-ref="_M/MC_CMD_ERR_ENOLINK">MC_CMD_ERR_ENOLINK</dfn> 67</u></td></tr>
<tr><th id="213">213</th><td><i>/* Protocol error */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EPROTO" data-ref="_M/MC_CMD_ERR_EPROTO">MC_CMD_ERR_EPROTO</dfn> 71</u></td></tr>
<tr><th id="215">215</th><td><i>/* Operation not supported */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ENOTSUP" data-ref="_M/MC_CMD_ERR_ENOTSUP">MC_CMD_ERR_ENOTSUP</dfn> 95</u></td></tr>
<tr><th id="217">217</th><td><i>/* Address not available */</i></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EADDRNOTAVAIL" data-ref="_M/MC_CMD_ERR_EADDRNOTAVAIL">MC_CMD_ERR_EADDRNOTAVAIL</dfn> 99</u></td></tr>
<tr><th id="219">219</th><td><i>/* Not connected */</i></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ENOTCONN" data-ref="_M/MC_CMD_ERR_ENOTCONN">MC_CMD_ERR_ENOTCONN</dfn> 107</u></td></tr>
<tr><th id="221">221</th><td><i>/* Operation already in progress */</i></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_EALREADY" data-ref="_M/MC_CMD_ERR_EALREADY">MC_CMD_ERR_EALREADY</dfn> 114</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i>/* Resource allocation failed. */</i></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ALLOC_FAIL" data-ref="_M/MC_CMD_ERR_ALLOC_FAIL">MC_CMD_ERR_ALLOC_FAIL</dfn>  0x1000</u></td></tr>
<tr><th id="226">226</th><td><i>/* V-adaptor not found. */</i></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_NO_VADAPTOR" data-ref="_M/MC_CMD_ERR_NO_VADAPTOR">MC_CMD_ERR_NO_VADAPTOR</dfn> 0x1001</u></td></tr>
<tr><th id="228">228</th><td><i>/* EVB port not found. */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_NO_EVB_PORT" data-ref="_M/MC_CMD_ERR_NO_EVB_PORT">MC_CMD_ERR_NO_EVB_PORT</dfn> 0x1002</u></td></tr>
<tr><th id="230">230</th><td><i>/* V-switch not found. */</i></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_NO_VSWITCH" data-ref="_M/MC_CMD_ERR_NO_VSWITCH">MC_CMD_ERR_NO_VSWITCH</dfn>  0x1003</u></td></tr>
<tr><th id="232">232</th><td><i>/* Too many VLAN tags. */</i></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_VLAN_LIMIT" data-ref="_M/MC_CMD_ERR_VLAN_LIMIT">MC_CMD_ERR_VLAN_LIMIT</dfn>  0x1004</u></td></tr>
<tr><th id="234">234</th><td><i>/* Bad PCI function number. */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_BAD_PCI_FUNC" data-ref="_M/MC_CMD_ERR_BAD_PCI_FUNC">MC_CMD_ERR_BAD_PCI_FUNC</dfn> 0x1005</u></td></tr>
<tr><th id="236">236</th><td><i>/* Invalid VLAN mode. */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_BAD_VLAN_MODE" data-ref="_M/MC_CMD_ERR_BAD_VLAN_MODE">MC_CMD_ERR_BAD_VLAN_MODE</dfn> 0x1006</u></td></tr>
<tr><th id="238">238</th><td><i>/* Invalid v-switch type. */</i></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_BAD_VSWITCH_TYPE" data-ref="_M/MC_CMD_ERR_BAD_VSWITCH_TYPE">MC_CMD_ERR_BAD_VSWITCH_TYPE</dfn> 0x1007</u></td></tr>
<tr><th id="240">240</th><td><i>/* Invalid v-port type. */</i></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_BAD_VPORT_TYPE" data-ref="_M/MC_CMD_ERR_BAD_VPORT_TYPE">MC_CMD_ERR_BAD_VPORT_TYPE</dfn> 0x1008</u></td></tr>
<tr><th id="242">242</th><td><i>/* MAC address exists. */</i></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_MAC_EXIST" data-ref="_M/MC_CMD_ERR_MAC_EXIST">MC_CMD_ERR_MAC_EXIST</dfn> 0x1009</u></td></tr>
<tr><th id="244">244</th><td><i>/* Slave core not present */</i></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_SLAVE_NOT_PRESENT" data-ref="_M/MC_CMD_ERR_SLAVE_NOT_PRESENT">MC_CMD_ERR_SLAVE_NOT_PRESENT</dfn> 0x100a</u></td></tr>
<tr><th id="246">246</th><td><i>/* The datapath is disabled. */</i></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_DATAPATH_DISABLED" data-ref="_M/MC_CMD_ERR_DATAPATH_DISABLED">MC_CMD_ERR_DATAPATH_DISABLED</dfn> 0x100b</u></td></tr>
<tr><th id="248">248</th><td><i>/* The requesting client is not a function */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_CLIENT_NOT_FN" data-ref="_M/MC_CMD_ERR_CLIENT_NOT_FN">MC_CMD_ERR_CLIENT_NOT_FN</dfn>  0x100c</u></td></tr>
<tr><th id="250">250</th><td><i>/* The requested operation might require the</i></td></tr>
<tr><th id="251">251</th><td><i>   command to be passed between MCs, and the</i></td></tr>
<tr><th id="252">252</th><td><i>   transport doesn't support that.  Should</i></td></tr>
<tr><th id="253">253</th><td><i>   only ever been seen over the UART. */</i></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_TRANSPORT_NOPROXY" data-ref="_M/MC_CMD_ERR_TRANSPORT_NOPROXY">MC_CMD_ERR_TRANSPORT_NOPROXY</dfn> 0x100d</u></td></tr>
<tr><th id="255">255</th><td><i>/* VLAN tag(s) exists */</i></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_VLAN_EXIST" data-ref="_M/MC_CMD_ERR_VLAN_EXIST">MC_CMD_ERR_VLAN_EXIST</dfn> 0x100e</u></td></tr>
<tr><th id="257">257</th><td><i>/* No MAC address assigned to an EVB port */</i></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_NO_MAC_ADDR" data-ref="_M/MC_CMD_ERR_NO_MAC_ADDR">MC_CMD_ERR_NO_MAC_ADDR</dfn> 0x100f</u></td></tr>
<tr><th id="259">259</th><td><i>/* Notifies the driver that the request has been relayed</i></td></tr>
<tr><th id="260">260</th><td><i> * to an admin function for authorization. The driver should</i></td></tr>
<tr><th id="261">261</th><td><i> * wait for a PROXY_RESPONSE event and then resend its request.</i></td></tr>
<tr><th id="262">262</th><td><i> * This error code is followed by a 32-bit handle that</i></td></tr>
<tr><th id="263">263</th><td><i> * helps matching it with the respective PROXY_RESPONSE event. */</i></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_PROXY_PENDING" data-ref="_M/MC_CMD_ERR_PROXY_PENDING">MC_CMD_ERR_PROXY_PENDING</dfn> 0x1010</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_PROXY_PENDING_HANDLE_OFST" data-ref="_M/MC_CMD_ERR_PROXY_PENDING_HANDLE_OFST">MC_CMD_ERR_PROXY_PENDING_HANDLE_OFST</dfn> 4</u></td></tr>
<tr><th id="266">266</th><td><i>/* The request cannot be passed for authorization because</i></td></tr>
<tr><th id="267">267</th><td><i> * another request from the same function is currently being</i></td></tr>
<tr><th id="268">268</th><td><i> * authorized. The drvier should try again later. */</i></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_PROXY_INPROGRESS" data-ref="_M/MC_CMD_ERR_PROXY_INPROGRESS">MC_CMD_ERR_PROXY_INPROGRESS</dfn> 0x1011</u></td></tr>
<tr><th id="270">270</th><td><i>/* Returned by MC_CMD_PROXY_COMPLETE if the caller is not the function</i></td></tr>
<tr><th id="271">271</th><td><i> * that has enabled proxying or BLOCK_INDEX points to a function that</i></td></tr>
<tr><th id="272">272</th><td><i> * doesn't await an authorization. */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_PROXY_UNEXPECTED" data-ref="_M/MC_CMD_ERR_PROXY_UNEXPECTED">MC_CMD_ERR_PROXY_UNEXPECTED</dfn> 0x1012</u></td></tr>
<tr><th id="274">274</th><td><i>/* This code is currently only used internally in FW. Its meaning is that</i></td></tr>
<tr><th id="275">275</th><td><i> * an operation failed due to lack of SR-IOV privilege.</i></td></tr>
<tr><th id="276">276</th><td><i> * Normally it is translated to EPERM by send_cmd_err(),</i></td></tr>
<tr><th id="277">277</th><td><i> * but it may also be used to trigger some special mechanism</i></td></tr>
<tr><th id="278">278</th><td><i> * for handling such case, e.g. to relay the failed request</i></td></tr>
<tr><th id="279">279</th><td><i> * to a designated admin function for authorization. */</i></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_NO_PRIVILEGE" data-ref="_M/MC_CMD_ERR_NO_PRIVILEGE">MC_CMD_ERR_NO_PRIVILEGE</dfn> 0x1013</u></td></tr>
<tr><th id="281">281</th><td><i>/* Workaround 26807 could not be turned on/off because some functions</i></td></tr>
<tr><th id="282">282</th><td><i> * have already installed filters. See the comment at</i></td></tr>
<tr><th id="283">283</th><td><i> * MC_CMD_WORKAROUND_BUG26807.</i></td></tr>
<tr><th id="284">284</th><td><i> * May also returned for other operations such as sub-variant switching. */</i></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_FILTERS_PRESENT" data-ref="_M/MC_CMD_ERR_FILTERS_PRESENT">MC_CMD_ERR_FILTERS_PRESENT</dfn> 0x1014</u></td></tr>
<tr><th id="286">286</th><td><i>/* The clock whose frequency you've attempted to set set</i></td></tr>
<tr><th id="287">287</th><td><i> * doesn't exist on this NIC */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_NO_CLOCK" data-ref="_M/MC_CMD_ERR_NO_CLOCK">MC_CMD_ERR_NO_CLOCK</dfn> 0x1015</u></td></tr>
<tr><th id="289">289</th><td><i>/* Returned by MC_CMD_TESTASSERT if the action that should</i></td></tr>
<tr><th id="290">290</th><td><i> * have caused an assertion failed to do so.  */</i></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_UNREACHABLE" data-ref="_M/MC_CMD_ERR_UNREACHABLE">MC_CMD_ERR_UNREACHABLE</dfn> 0x1016</u></td></tr>
<tr><th id="292">292</th><td><i>/* This command needs to be processed in the background but there were no</i></td></tr>
<tr><th id="293">293</th><td><i> * resources to do so. Send it again after a command has completed. */</i></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_QUEUE_FULL" data-ref="_M/MC_CMD_ERR_QUEUE_FULL">MC_CMD_ERR_QUEUE_FULL</dfn> 0x1017</u></td></tr>
<tr><th id="295">295</th><td><i>/* The operation could not be completed because the PCIe link has gone</i></td></tr>
<tr><th id="296">296</th><td><i> * away.  This error code is never expected to be returned over the TLP</i></td></tr>
<tr><th id="297">297</th><td><i> * transport. */</i></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_NO_PCIE" data-ref="_M/MC_CMD_ERR_NO_PCIE">MC_CMD_ERR_NO_PCIE</dfn> 0x1018</u></td></tr>
<tr><th id="299">299</th><td><i>/* The operation could not be completed because the datapath has gone</i></td></tr>
<tr><th id="300">300</th><td><i> * away.  This is distinct from MC_CMD_ERR_DATAPATH_DISABLED in that the</i></td></tr>
<tr><th id="301">301</th><td><i> * datapath absence may be temporary*/</i></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_NO_DATAPATH" data-ref="_M/MC_CMD_ERR_NO_DATAPATH">MC_CMD_ERR_NO_DATAPATH</dfn> 0x1019</u></td></tr>
<tr><th id="303">303</th><td><i>/* The operation could not complete because some VIs are allocated */</i></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_VIS_PRESENT" data-ref="_M/MC_CMD_ERR_VIS_PRESENT">MC_CMD_ERR_VIS_PRESENT</dfn> 0x101a</u></td></tr>
<tr><th id="305">305</th><td><i>/* The operation could not complete because some PIO buffers are allocated */</i></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_PIOBUFS_PRESENT" data-ref="_M/MC_CMD_ERR_PIOBUFS_PRESENT">MC_CMD_ERR_PIOBUFS_PRESENT</dfn> 0x101b</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_CODE_OFST" data-ref="_M/MC_CMD_ERR_CODE_OFST">MC_CMD_ERR_CODE_OFST</dfn> 0</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>/* We define 8 "escape" commands to allow</i></td></tr>
<tr><th id="311">311</th><td><i>   for command number space extension */</i></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_CMD_SPACE_ESCAPE_0" data-ref="_M/MC_CMD_CMD_SPACE_ESCAPE_0">MC_CMD_CMD_SPACE_ESCAPE_0</dfn>	      0x78</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_CMD_SPACE_ESCAPE_1" data-ref="_M/MC_CMD_CMD_SPACE_ESCAPE_1">MC_CMD_CMD_SPACE_ESCAPE_1</dfn>	      0x79</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_CMD_SPACE_ESCAPE_2" data-ref="_M/MC_CMD_CMD_SPACE_ESCAPE_2">MC_CMD_CMD_SPACE_ESCAPE_2</dfn>	      0x7A</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_CMD_SPACE_ESCAPE_3" data-ref="_M/MC_CMD_CMD_SPACE_ESCAPE_3">MC_CMD_CMD_SPACE_ESCAPE_3</dfn>	      0x7B</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_CMD_SPACE_ESCAPE_4" data-ref="_M/MC_CMD_CMD_SPACE_ESCAPE_4">MC_CMD_CMD_SPACE_ESCAPE_4</dfn>	      0x7C</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_CMD_SPACE_ESCAPE_5" data-ref="_M/MC_CMD_CMD_SPACE_ESCAPE_5">MC_CMD_CMD_SPACE_ESCAPE_5</dfn>	      0x7D</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_CMD_SPACE_ESCAPE_6" data-ref="_M/MC_CMD_CMD_SPACE_ESCAPE_6">MC_CMD_CMD_SPACE_ESCAPE_6</dfn>	      0x7E</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_CMD_SPACE_ESCAPE_7" data-ref="_M/MC_CMD_CMD_SPACE_ESCAPE_7">MC_CMD_CMD_SPACE_ESCAPE_7</dfn>	      0x7F</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/* Vectors in the boot ROM */</i></td></tr>
<tr><th id="323">323</th><td><i>/* Point to the copycode entry point. */</i></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/SIENA_MC_BOOTROM_COPYCODE_VEC" data-ref="_M/SIENA_MC_BOOTROM_COPYCODE_VEC">SIENA_MC_BOOTROM_COPYCODE_VEC</dfn> (0x800 - 3 * 0x4)</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/HUNT_MC_BOOTROM_COPYCODE_VEC" data-ref="_M/HUNT_MC_BOOTROM_COPYCODE_VEC">HUNT_MC_BOOTROM_COPYCODE_VEC</dfn> (0x8000 - 3 * 0x4)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/MEDFORD_MC_BOOTROM_COPYCODE_VEC" data-ref="_M/MEDFORD_MC_BOOTROM_COPYCODE_VEC">MEDFORD_MC_BOOTROM_COPYCODE_VEC</dfn> (0x10000 - 3 * 0x4)</u></td></tr>
<tr><th id="327">327</th><td><i>/* Points to the recovery mode entry point. Misnamed but kept for compatibility. */</i></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/SIENA_MC_BOOTROM_NOFLASH_VEC" data-ref="_M/SIENA_MC_BOOTROM_NOFLASH_VEC">SIENA_MC_BOOTROM_NOFLASH_VEC</dfn> (0x800 - 2 * 0x4)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/HUNT_MC_BOOTROM_NOFLASH_VEC" data-ref="_M/HUNT_MC_BOOTROM_NOFLASH_VEC">HUNT_MC_BOOTROM_NOFLASH_VEC</dfn> (0x8000 - 2 * 0x4)</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/MEDFORD_MC_BOOTROM_NOFLASH_VEC" data-ref="_M/MEDFORD_MC_BOOTROM_NOFLASH_VEC">MEDFORD_MC_BOOTROM_NOFLASH_VEC</dfn> (0x10000 - 2 * 0x4)</u></td></tr>
<tr><th id="331">331</th><td><i>/* Points to the recovery mode entry point. Same as above, but the right name. */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/SIENA_MC_BOOTROM_RECOVERY_VEC" data-ref="_M/SIENA_MC_BOOTROM_RECOVERY_VEC">SIENA_MC_BOOTROM_RECOVERY_VEC</dfn> (0x800 - 2 * 0x4)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/HUNT_MC_BOOTROM_RECOVERY_VEC" data-ref="_M/HUNT_MC_BOOTROM_RECOVERY_VEC">HUNT_MC_BOOTROM_RECOVERY_VEC</dfn> (0x8000 - 2 * 0x4)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/MEDFORD_MC_BOOTROM_RECOVERY_VEC" data-ref="_M/MEDFORD_MC_BOOTROM_RECOVERY_VEC">MEDFORD_MC_BOOTROM_RECOVERY_VEC</dfn> (0x10000 - 2 * 0x4)</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><i>/* Points to noflash mode entry point. */</i></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/MEDFORD_MC_BOOTROM_REAL_NOFLASH_VEC" data-ref="_M/MEDFORD_MC_BOOTROM_REAL_NOFLASH_VEC">MEDFORD_MC_BOOTROM_REAL_NOFLASH_VEC</dfn> (0x10000 - 4 * 0x4)</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i>/* The command set exported by the boot ROM (MCDI v0) */</i></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_GET_VERSION_V0_SUPPORTED_FUNCS" data-ref="_M/MC_CMD_GET_VERSION_V0_SUPPORTED_FUNCS">MC_CMD_GET_VERSION_V0_SUPPORTED_FUNCS</dfn> {		\</u></td></tr>
<tr><th id="341">341</th><td><u>	(1 &lt;&lt; MC_CMD_READ32)	|			\</u></td></tr>
<tr><th id="342">342</th><td><u>	(1 &lt;&lt; MC_CMD_WRITE32)	|			\</u></td></tr>
<tr><th id="343">343</th><td><u>	(1 &lt;&lt; MC_CMD_COPYCODE)	|			\</u></td></tr>
<tr><th id="344">344</th><td><u>	(1 &lt;&lt; MC_CMD_GET_VERSION),			\</u></td></tr>
<tr><th id="345">345</th><td><u>	0, 0, 0 }</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_OUT_OFFSET_OFST" data-ref="_M/MC_CMD_SENSOR_INFO_OUT_OFFSET_OFST">MC_CMD_SENSOR_INFO_OUT_OFFSET_OFST</dfn>(_x)		\</u></td></tr>
<tr><th id="348">348</th><td><u>	(MC_CMD_SENSOR_ENTRY_OFST + (_x))</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_ADDRESS_OFST" data-ref="_M/MC_CMD_DBI_WRITE_IN_ADDRESS_OFST">MC_CMD_DBI_WRITE_IN_ADDRESS_OFST</dfn>(n)		\</u></td></tr>
<tr><th id="351">351</th><td><u>	(MC_CMD_DBI_WRITE_IN_DBIWROP_OFST +		\</u></td></tr>
<tr><th id="352">352</th><td><u>	 MC_CMD_DBIWROP_TYPEDEF_ADDRESS_OFST +		\</u></td></tr>
<tr><th id="353">353</th><td><u>	 (n) * MC_CMD_DBIWROP_TYPEDEF_LEN)</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_BYTE_MASK_OFST" data-ref="_M/MC_CMD_DBI_WRITE_IN_BYTE_MASK_OFST">MC_CMD_DBI_WRITE_IN_BYTE_MASK_OFST</dfn>(n)		\</u></td></tr>
<tr><th id="356">356</th><td><u>	(MC_CMD_DBI_WRITE_IN_DBIWROP_OFST +		\</u></td></tr>
<tr><th id="357">357</th><td><u>	 MC_CMD_DBIWROP_TYPEDEF_BYTE_MASK_OFST +	\</u></td></tr>
<tr><th id="358">358</th><td><u>	 (n) * MC_CMD_DBIWROP_TYPEDEF_LEN)</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_VALUE_OFST" data-ref="_M/MC_CMD_DBI_WRITE_IN_VALUE_OFST">MC_CMD_DBI_WRITE_IN_VALUE_OFST</dfn>(n)		\</u></td></tr>
<tr><th id="361">361</th><td><u>	(MC_CMD_DBI_WRITE_IN_DBIWROP_OFST +		\</u></td></tr>
<tr><th id="362">362</th><td><u>	 MC_CMD_DBIWROP_TYPEDEF_VALUE_OFST +		\</u></td></tr>
<tr><th id="363">363</th><td><u>	 (n) * MC_CMD_DBIWROP_TYPEDEF_LEN)</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><i>/* This may be ORed with an EVB_PORT_ID_xxx constant to pass a non-default</i></td></tr>
<tr><th id="366">366</th><td><i> * stack ID (which must be in the range 1-255) along with an EVB port ID.</i></td></tr>
<tr><th id="367">367</th><td><i> */</i></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/EVB_STACK_ID" data-ref="_M/EVB_STACK_ID">EVB_STACK_ID</dfn>(n)  (((n) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><u>#<span data-ppcond="371">ifdef</span> <a class="macro" href="efx.h.html#214" data-ref="_M/WITH_MCDI_V2">WITH_MCDI_V2</a></u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><i>/* Version 2 adds an optional argument to error returns: the errno value</i></td></tr>
<tr><th id="374">374</th><td><i> * may be followed by the (0-based) number of the first argument that</i></td></tr>
<tr><th id="375">375</th><td><i> * could not be processed.</i></td></tr>
<tr><th id="376">376</th><td><i> */</i></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ARG_OFST" data-ref="_M/MC_CMD_ERR_ARG_OFST">MC_CMD_ERR_ARG_OFST</dfn> 4</u></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><i>/* No space */</i></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/MC_CMD_ERR_ENOSPC" data-ref="_M/MC_CMD_ERR_ENOSPC">MC_CMD_ERR_ENOSPC</dfn> 28</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><u>#<span data-ppcond="371">endif</span></u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i>/* MCDI_EVENT structuredef */</i></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LEN" data-ref="_M/MCDI_EVENT_LEN">MCDI_EVENT_LEN</dfn> 8</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CONT_LBN" data-ref="_M/MCDI_EVENT_CONT_LBN">MCDI_EVENT_CONT_LBN</dfn> 32</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CONT_WIDTH" data-ref="_M/MCDI_EVENT_CONT_WIDTH">MCDI_EVENT_CONT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LEVEL_LBN" data-ref="_M/MCDI_EVENT_LEVEL_LBN">MCDI_EVENT_LEVEL_LBN</dfn> 33</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LEVEL_WIDTH" data-ref="_M/MCDI_EVENT_LEVEL_WIDTH">MCDI_EVENT_LEVEL_WIDTH</dfn> 3</u></td></tr>
<tr><th id="390">390</th><td><i>/* enum: Info. */</i></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LEVEL_INFO" data-ref="_M/MCDI_EVENT_LEVEL_INFO">MCDI_EVENT_LEVEL_INFO</dfn> 0x0</u></td></tr>
<tr><th id="392">392</th><td><i>/* enum: Warning. */</i></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LEVEL_WARN" data-ref="_M/MCDI_EVENT_LEVEL_WARN">MCDI_EVENT_LEVEL_WARN</dfn> 0x1</u></td></tr>
<tr><th id="394">394</th><td><i>/* enum: Error. */</i></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LEVEL_ERR" data-ref="_M/MCDI_EVENT_LEVEL_ERR">MCDI_EVENT_LEVEL_ERR</dfn> 0x2</u></td></tr>
<tr><th id="396">396</th><td><i>/* enum: Fatal. */</i></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LEVEL_FATAL" data-ref="_M/MCDI_EVENT_LEVEL_FATAL">MCDI_EVENT_LEVEL_FATAL</dfn> 0x3</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DATA_OFST" data-ref="_M/MCDI_EVENT_DATA_OFST">MCDI_EVENT_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DATA_LEN" data-ref="_M/MCDI_EVENT_DATA_LEN">MCDI_EVENT_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_SEQ_LBN" data-ref="_M/MCDI_EVENT_CMDDONE_SEQ_LBN">MCDI_EVENT_CMDDONE_SEQ_LBN</dfn> 0</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_SEQ_WIDTH" data-ref="_M/MCDI_EVENT_CMDDONE_SEQ_WIDTH">MCDI_EVENT_CMDDONE_SEQ_WIDTH</dfn> 8</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_DATALEN_LBN" data-ref="_M/MCDI_EVENT_CMDDONE_DATALEN_LBN">MCDI_EVENT_CMDDONE_DATALEN_LBN</dfn> 8</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_DATALEN_WIDTH" data-ref="_M/MCDI_EVENT_CMDDONE_DATALEN_WIDTH">MCDI_EVENT_CMDDONE_DATALEN_WIDTH</dfn> 8</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_ERRNO_LBN" data-ref="_M/MCDI_EVENT_CMDDONE_ERRNO_LBN">MCDI_EVENT_CMDDONE_ERRNO_LBN</dfn> 16</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_ERRNO_WIDTH" data-ref="_M/MCDI_EVENT_CMDDONE_ERRNO_WIDTH">MCDI_EVENT_CMDDONE_ERRNO_WIDTH</dfn> 8</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_LP_CAP_LBN" data-ref="_M/MCDI_EVENT_LINKCHANGE_LP_CAP_LBN">MCDI_EVENT_LINKCHANGE_LP_CAP_LBN</dfn> 0</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_LP_CAP_WIDTH" data-ref="_M/MCDI_EVENT_LINKCHANGE_LP_CAP_WIDTH">MCDI_EVENT_LINKCHANGE_LP_CAP_WIDTH</dfn> 16</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_LBN" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_LBN">MCDI_EVENT_LINKCHANGE_SPEED_LBN</dfn> 16</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_WIDTH" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_WIDTH">MCDI_EVENT_LINKCHANGE_SPEED_WIDTH</dfn> 4</u></td></tr>
<tr><th id="410">410</th><td><i>/* enum: Link is down or link speed could not be determined */</i></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_UNKNOWN" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_UNKNOWN">MCDI_EVENT_LINKCHANGE_SPEED_UNKNOWN</dfn> 0x0</u></td></tr>
<tr><th id="412">412</th><td><i>/* enum: 100Mbs */</i></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_100M" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_100M">MCDI_EVENT_LINKCHANGE_SPEED_100M</dfn> 0x1</u></td></tr>
<tr><th id="414">414</th><td><i>/* enum: 1Gbs */</i></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_1G" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_1G">MCDI_EVENT_LINKCHANGE_SPEED_1G</dfn> 0x2</u></td></tr>
<tr><th id="416">416</th><td><i>/* enum: 10Gbs */</i></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_10G" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_10G">MCDI_EVENT_LINKCHANGE_SPEED_10G</dfn> 0x3</u></td></tr>
<tr><th id="418">418</th><td><i>/* enum: 40Gbs */</i></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_40G" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_40G">MCDI_EVENT_LINKCHANGE_SPEED_40G</dfn> 0x4</u></td></tr>
<tr><th id="420">420</th><td><i>/* enum: 25Gbs */</i></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_25G" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_25G">MCDI_EVENT_LINKCHANGE_SPEED_25G</dfn> 0x5</u></td></tr>
<tr><th id="422">422</th><td><i>/* enum: 50Gbs */</i></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_50G" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_50G">MCDI_EVENT_LINKCHANGE_SPEED_50G</dfn> 0x6</u></td></tr>
<tr><th id="424">424</th><td><i>/* enum: 100Gbs */</i></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_SPEED_100G" data-ref="_M/MCDI_EVENT_LINKCHANGE_SPEED_100G">MCDI_EVENT_LINKCHANGE_SPEED_100G</dfn> 0x7</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_FCNTL_LBN" data-ref="_M/MCDI_EVENT_LINKCHANGE_FCNTL_LBN">MCDI_EVENT_LINKCHANGE_FCNTL_LBN</dfn> 20</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_FCNTL_WIDTH" data-ref="_M/MCDI_EVENT_LINKCHANGE_FCNTL_WIDTH">MCDI_EVENT_LINKCHANGE_FCNTL_WIDTH</dfn> 4</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_LINK_FLAGS_LBN" data-ref="_M/MCDI_EVENT_LINKCHANGE_LINK_FLAGS_LBN">MCDI_EVENT_LINKCHANGE_LINK_FLAGS_LBN</dfn> 24</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_LINK_FLAGS_WIDTH" data-ref="_M/MCDI_EVENT_LINKCHANGE_LINK_FLAGS_WIDTH">MCDI_EVENT_LINKCHANGE_LINK_FLAGS_WIDTH</dfn> 8</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_MONITOR_LBN" data-ref="_M/MCDI_EVENT_SENSOREVT_MONITOR_LBN">MCDI_EVENT_SENSOREVT_MONITOR_LBN</dfn> 0</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_MONITOR_WIDTH" data-ref="_M/MCDI_EVENT_SENSOREVT_MONITOR_WIDTH">MCDI_EVENT_SENSOREVT_MONITOR_WIDTH</dfn> 8</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_STATE_LBN" data-ref="_M/MCDI_EVENT_SENSOREVT_STATE_LBN">MCDI_EVENT_SENSOREVT_STATE_LBN</dfn> 8</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_STATE_WIDTH" data-ref="_M/MCDI_EVENT_SENSOREVT_STATE_WIDTH">MCDI_EVENT_SENSOREVT_STATE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_VALUE_LBN" data-ref="_M/MCDI_EVENT_SENSOREVT_VALUE_LBN">MCDI_EVENT_SENSOREVT_VALUE_LBN</dfn> 16</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_VALUE_WIDTH" data-ref="_M/MCDI_EVENT_SENSOREVT_VALUE_WIDTH">MCDI_EVENT_SENSOREVT_VALUE_WIDTH</dfn> 16</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_FWALERT_DATA_LBN" data-ref="_M/MCDI_EVENT_FWALERT_DATA_LBN">MCDI_EVENT_FWALERT_DATA_LBN</dfn> 8</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_FWALERT_DATA_WIDTH" data-ref="_M/MCDI_EVENT_FWALERT_DATA_WIDTH">MCDI_EVENT_FWALERT_DATA_WIDTH</dfn> 24</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_FWALERT_REASON_LBN" data-ref="_M/MCDI_EVENT_FWALERT_REASON_LBN">MCDI_EVENT_FWALERT_REASON_LBN</dfn> 0</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_FWALERT_REASON_WIDTH" data-ref="_M/MCDI_EVENT_FWALERT_REASON_WIDTH">MCDI_EVENT_FWALERT_REASON_WIDTH</dfn> 8</u></td></tr>
<tr><th id="440">440</th><td><i>/* enum: SRAM Access. */</i></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_FWALERT_REASON_SRAM_ACCESS" data-ref="_M/MCDI_EVENT_FWALERT_REASON_SRAM_ACCESS">MCDI_EVENT_FWALERT_REASON_SRAM_ACCESS</dfn> 0x1</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_FLR_VF_LBN" data-ref="_M/MCDI_EVENT_FLR_VF_LBN">MCDI_EVENT_FLR_VF_LBN</dfn> 0</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_FLR_VF_WIDTH" data-ref="_M/MCDI_EVENT_FLR_VF_WIDTH">MCDI_EVENT_FLR_VF_WIDTH</dfn> 8</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_TXQ_LBN" data-ref="_M/MCDI_EVENT_TX_ERR_TXQ_LBN">MCDI_EVENT_TX_ERR_TXQ_LBN</dfn> 0</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_TXQ_WIDTH" data-ref="_M/MCDI_EVENT_TX_ERR_TXQ_WIDTH">MCDI_EVENT_TX_ERR_TXQ_WIDTH</dfn> 12</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_TYPE_LBN" data-ref="_M/MCDI_EVENT_TX_ERR_TYPE_LBN">MCDI_EVENT_TX_ERR_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_TYPE_WIDTH" data-ref="_M/MCDI_EVENT_TX_ERR_TYPE_WIDTH">MCDI_EVENT_TX_ERR_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="448">448</th><td><i>/* enum: Descriptor loader reported failure */</i></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_DL_FAIL" data-ref="_M/MCDI_EVENT_TX_ERR_DL_FAIL">MCDI_EVENT_TX_ERR_DL_FAIL</dfn> 0x1</u></td></tr>
<tr><th id="450">450</th><td><i>/* enum: Descriptor ring empty and no EOP seen for packet */</i></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_NO_EOP" data-ref="_M/MCDI_EVENT_TX_ERR_NO_EOP">MCDI_EVENT_TX_ERR_NO_EOP</dfn> 0x2</u></td></tr>
<tr><th id="452">452</th><td><i>/* enum: Overlength packet */</i></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_2BIG" data-ref="_M/MCDI_EVENT_TX_ERR_2BIG">MCDI_EVENT_TX_ERR_2BIG</dfn> 0x3</u></td></tr>
<tr><th id="454">454</th><td><i>/* enum: Malformed option descriptor */</i></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_BAD_OPTDESC" data-ref="_M/MCDI_EVENT_TX_BAD_OPTDESC">MCDI_EVENT_TX_BAD_OPTDESC</dfn> 0x5</u></td></tr>
<tr><th id="456">456</th><td><i>/* enum: Option descriptor part way through a packet */</i></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_OPT_IN_PKT" data-ref="_M/MCDI_EVENT_TX_OPT_IN_PKT">MCDI_EVENT_TX_OPT_IN_PKT</dfn> 0x8</u></td></tr>
<tr><th id="458">458</th><td><i>/* enum: DMA or PIO data access error */</i></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_BAD_DMA_OR_PIO" data-ref="_M/MCDI_EVENT_TX_ERR_BAD_DMA_OR_PIO">MCDI_EVENT_TX_ERR_BAD_DMA_OR_PIO</dfn> 0x9</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_INFO_LBN" data-ref="_M/MCDI_EVENT_TX_ERR_INFO_LBN">MCDI_EVENT_TX_ERR_INFO_LBN</dfn> 16</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_INFO_WIDTH" data-ref="_M/MCDI_EVENT_TX_ERR_INFO_WIDTH">MCDI_EVENT_TX_ERR_INFO_WIDTH</dfn> 16</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_FLUSH_TO_DRIVER_LBN" data-ref="_M/MCDI_EVENT_TX_FLUSH_TO_DRIVER_LBN">MCDI_EVENT_TX_FLUSH_TO_DRIVER_LBN</dfn> 12</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_FLUSH_TO_DRIVER_WIDTH" data-ref="_M/MCDI_EVENT_TX_FLUSH_TO_DRIVER_WIDTH">MCDI_EVENT_TX_FLUSH_TO_DRIVER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_FLUSH_TXQ_LBN" data-ref="_M/MCDI_EVENT_TX_FLUSH_TXQ_LBN">MCDI_EVENT_TX_FLUSH_TXQ_LBN</dfn> 0</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_FLUSH_TXQ_WIDTH" data-ref="_M/MCDI_EVENT_TX_FLUSH_TXQ_WIDTH">MCDI_EVENT_TX_FLUSH_TXQ_WIDTH</dfn> 12</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_ERR_TYPE_LBN" data-ref="_M/MCDI_EVENT_PTP_ERR_TYPE_LBN">MCDI_EVENT_PTP_ERR_TYPE_LBN</dfn> 0</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_ERR_TYPE_WIDTH" data-ref="_M/MCDI_EVENT_PTP_ERR_TYPE_WIDTH">MCDI_EVENT_PTP_ERR_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="468">468</th><td><i>/* enum: PLL lost lock */</i></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_ERR_PLL_LOST" data-ref="_M/MCDI_EVENT_PTP_ERR_PLL_LOST">MCDI_EVENT_PTP_ERR_PLL_LOST</dfn> 0x1</u></td></tr>
<tr><th id="470">470</th><td><i>/* enum: Filter overflow (PDMA) */</i></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_ERR_FILTER" data-ref="_M/MCDI_EVENT_PTP_ERR_FILTER">MCDI_EVENT_PTP_ERR_FILTER</dfn> 0x2</u></td></tr>
<tr><th id="472">472</th><td><i>/* enum: FIFO overflow (FPGA) */</i></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_ERR_FIFO" data-ref="_M/MCDI_EVENT_PTP_ERR_FIFO">MCDI_EVENT_PTP_ERR_FIFO</dfn> 0x3</u></td></tr>
<tr><th id="474">474</th><td><i>/* enum: Merge queue overflow */</i></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_ERR_QUEUE" data-ref="_M/MCDI_EVENT_PTP_ERR_QUEUE">MCDI_EVENT_PTP_ERR_QUEUE</dfn> 0x4</u></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_TYPE_LBN" data-ref="_M/MCDI_EVENT_AOE_ERR_TYPE_LBN">MCDI_EVENT_AOE_ERR_TYPE_LBN</dfn> 0</u></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_TYPE_WIDTH" data-ref="_M/MCDI_EVENT_AOE_ERR_TYPE_WIDTH">MCDI_EVENT_AOE_ERR_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="478">478</th><td><i>/* enum: AOE failed to load - no valid image? */</i></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_NO_LOAD" data-ref="_M/MCDI_EVENT_AOE_NO_LOAD">MCDI_EVENT_AOE_NO_LOAD</dfn> 0x1</u></td></tr>
<tr><th id="480">480</th><td><i>/* enum: AOE FC reported an exception */</i></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FC_ASSERT" data-ref="_M/MCDI_EVENT_AOE_FC_ASSERT">MCDI_EVENT_AOE_FC_ASSERT</dfn> 0x2</u></td></tr>
<tr><th id="482">482</th><td><i>/* enum: AOE FC watchdogged */</i></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FC_WATCHDOG" data-ref="_M/MCDI_EVENT_AOE_FC_WATCHDOG">MCDI_EVENT_AOE_FC_WATCHDOG</dfn> 0x3</u></td></tr>
<tr><th id="484">484</th><td><i>/* enum: AOE FC failed to start */</i></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FC_NO_START" data-ref="_M/MCDI_EVENT_AOE_FC_NO_START">MCDI_EVENT_AOE_FC_NO_START</dfn> 0x4</u></td></tr>
<tr><th id="486">486</th><td><i>/* enum: Generic AOE fault - likely to have been reported via other means too</i></td></tr>
<tr><th id="487">487</th><td><i> * but intended for use by aoex driver.</i></td></tr>
<tr><th id="488">488</th><td><i> */</i></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FAULT" data-ref="_M/MCDI_EVENT_AOE_FAULT">MCDI_EVENT_AOE_FAULT</dfn> 0x5</u></td></tr>
<tr><th id="490">490</th><td><i>/* enum: Results of reprogramming the CPLD (status in AOE_ERR_DATA) */</i></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_CPLD_REPROGRAMMED" data-ref="_M/MCDI_EVENT_AOE_CPLD_REPROGRAMMED">MCDI_EVENT_AOE_CPLD_REPROGRAMMED</dfn> 0x6</u></td></tr>
<tr><th id="492">492</th><td><i>/* enum: AOE loaded successfully */</i></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_LOAD" data-ref="_M/MCDI_EVENT_AOE_LOAD">MCDI_EVENT_AOE_LOAD</dfn> 0x7</u></td></tr>
<tr><th id="494">494</th><td><i>/* enum: AOE DMA operation completed (LSB of HOST_HANDLE in AOE_ERR_DATA) */</i></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_DMA" data-ref="_M/MCDI_EVENT_AOE_DMA">MCDI_EVENT_AOE_DMA</dfn> 0x8</u></td></tr>
<tr><th id="496">496</th><td><i>/* enum: AOE byteblaster connected/disconnected (Connection status in</i></td></tr>
<tr><th id="497">497</th><td><i> * AOE_ERR_DATA)</i></td></tr>
<tr><th id="498">498</th><td><i> */</i></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_BYTEBLASTER" data-ref="_M/MCDI_EVENT_AOE_BYTEBLASTER">MCDI_EVENT_AOE_BYTEBLASTER</dfn> 0x9</u></td></tr>
<tr><th id="500">500</th><td><i>/* enum: DDR ECC status update */</i></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_DDR_ECC_STATUS" data-ref="_M/MCDI_EVENT_AOE_DDR_ECC_STATUS">MCDI_EVENT_AOE_DDR_ECC_STATUS</dfn> 0xa</u></td></tr>
<tr><th id="502">502</th><td><i>/* enum: PTP status update */</i></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_PTP_STATUS" data-ref="_M/MCDI_EVENT_AOE_PTP_STATUS">MCDI_EVENT_AOE_PTP_STATUS</dfn> 0xb</u></td></tr>
<tr><th id="504">504</th><td><i>/* enum: FPGA header incorrect */</i></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FPGA_LOAD_HEADER_ERR" data-ref="_M/MCDI_EVENT_AOE_FPGA_LOAD_HEADER_ERR">MCDI_EVENT_AOE_FPGA_LOAD_HEADER_ERR</dfn> 0xc</u></td></tr>
<tr><th id="506">506</th><td><i>/* enum: FPGA Powered Off due to error in powering up FPGA */</i></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FPGA_POWER_OFF" data-ref="_M/MCDI_EVENT_AOE_FPGA_POWER_OFF">MCDI_EVENT_AOE_FPGA_POWER_OFF</dfn> 0xd</u></td></tr>
<tr><th id="508">508</th><td><i>/* enum: AOE FPGA load failed due to MC to MUM communication failure */</i></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FPGA_LOAD_FAILED" data-ref="_M/MCDI_EVENT_AOE_FPGA_LOAD_FAILED">MCDI_EVENT_AOE_FPGA_LOAD_FAILED</dfn> 0xe</u></td></tr>
<tr><th id="510">510</th><td><i>/* enum: Notify that invalid flash type detected */</i></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_INVALID_FPGA_FLASH_TYPE" data-ref="_M/MCDI_EVENT_AOE_INVALID_FPGA_FLASH_TYPE">MCDI_EVENT_AOE_INVALID_FPGA_FLASH_TYPE</dfn> 0xf</u></td></tr>
<tr><th id="512">512</th><td><i>/* enum: Notify that the attempt to run FPGA Controller firmware timedout */</i></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FC_RUN_TIMEDOUT" data-ref="_M/MCDI_EVENT_AOE_FC_RUN_TIMEDOUT">MCDI_EVENT_AOE_FC_RUN_TIMEDOUT</dfn> 0x10</u></td></tr>
<tr><th id="514">514</th><td><i>/* enum: Failure to probe one or more FPGA boot flash chips */</i></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FPGA_BOOT_FLASH_INVALID" data-ref="_M/MCDI_EVENT_AOE_FPGA_BOOT_FLASH_INVALID">MCDI_EVENT_AOE_FPGA_BOOT_FLASH_INVALID</dfn> 0x11</u></td></tr>
<tr><th id="516">516</th><td><i>/* enum: FPGA boot-flash contains an invalid image header */</i></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FPGA_BOOT_FLASH_HDR_INVALID" data-ref="_M/MCDI_EVENT_AOE_FPGA_BOOT_FLASH_HDR_INVALID">MCDI_EVENT_AOE_FPGA_BOOT_FLASH_HDR_INVALID</dfn> 0x12</u></td></tr>
<tr><th id="518">518</th><td><i>/* enum: Failed to program clocks required by the FPGA */</i></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FPGA_CLOCKS_PROGRAM_FAILED" data-ref="_M/MCDI_EVENT_AOE_FPGA_CLOCKS_PROGRAM_FAILED">MCDI_EVENT_AOE_FPGA_CLOCKS_PROGRAM_FAILED</dfn> 0x13</u></td></tr>
<tr><th id="520">520</th><td><i>/* enum: Notify that FPGA Controller is alive to serve MCDI requests */</i></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FC_RUNNING" data-ref="_M/MCDI_EVENT_AOE_FC_RUNNING">MCDI_EVENT_AOE_FC_RUNNING</dfn> 0x14</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_DATA_LBN" data-ref="_M/MCDI_EVENT_AOE_ERR_DATA_LBN">MCDI_EVENT_AOE_ERR_DATA_LBN</dfn> 8</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_DATA_WIDTH" data-ref="_M/MCDI_EVENT_AOE_ERR_DATA_WIDTH">MCDI_EVENT_AOE_ERR_DATA_WIDTH</dfn> 8</u></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FC_ASSERT_INFO_LBN" data-ref="_M/MCDI_EVENT_AOE_ERR_FC_ASSERT_INFO_LBN">MCDI_EVENT_AOE_ERR_FC_ASSERT_INFO_LBN</dfn> 8</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FC_ASSERT_INFO_WIDTH" data-ref="_M/MCDI_EVENT_AOE_ERR_FC_ASSERT_INFO_WIDTH">MCDI_EVENT_AOE_ERR_FC_ASSERT_INFO_WIDTH</dfn> 8</u></td></tr>
<tr><th id="526">526</th><td><i>/* enum: FC Assert happened, but the register information is not available */</i></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FC_ASSERT_SEEN" data-ref="_M/MCDI_EVENT_AOE_ERR_FC_ASSERT_SEEN">MCDI_EVENT_AOE_ERR_FC_ASSERT_SEEN</dfn> 0x0</u></td></tr>
<tr><th id="528">528</th><td><i>/* enum: The register information for FC Assert is ready for readinng by driver</i></td></tr>
<tr><th id="529">529</th><td><i> */</i></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FC_ASSERT_DATA_READY" data-ref="_M/MCDI_EVENT_AOE_ERR_FC_ASSERT_DATA_READY">MCDI_EVENT_AOE_ERR_FC_ASSERT_DATA_READY</dfn> 0x1</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_HEADER_VERIFY_FAILED_LBN" data-ref="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_HEADER_VERIFY_FAILED_LBN">MCDI_EVENT_AOE_ERR_CODE_FPGA_HEADER_VERIFY_FAILED_LBN</dfn> 8</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_HEADER_VERIFY_FAILED_WIDTH" data-ref="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_HEADER_VERIFY_FAILED_WIDTH">MCDI_EVENT_AOE_ERR_CODE_FPGA_HEADER_VERIFY_FAILED_WIDTH</dfn> 8</u></td></tr>
<tr><th id="533">533</th><td><i>/* enum: Reading from NV failed */</i></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_NV_READ_FAIL" data-ref="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_NV_READ_FAIL">MCDI_EVENT_AOE_ERR_FPGA_HEADER_NV_READ_FAIL</dfn> 0x0</u></td></tr>
<tr><th id="535">535</th><td><i>/* enum: Invalid Magic Number if FPGA header */</i></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_MAGIC_FAIL" data-ref="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_MAGIC_FAIL">MCDI_EVENT_AOE_ERR_FPGA_HEADER_MAGIC_FAIL</dfn> 0x1</u></td></tr>
<tr><th id="537">537</th><td><i>/* enum: Invalid Silicon type detected in header */</i></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_SILICON_TYPE" data-ref="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_SILICON_TYPE">MCDI_EVENT_AOE_ERR_FPGA_HEADER_SILICON_TYPE</dfn> 0x2</u></td></tr>
<tr><th id="539">539</th><td><i>/* enum: Unsupported VRatio */</i></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_VRATIO" data-ref="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_VRATIO">MCDI_EVENT_AOE_ERR_FPGA_HEADER_VRATIO</dfn> 0x3</u></td></tr>
<tr><th id="541">541</th><td><i>/* enum: Unsupported DDR Type */</i></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_TYPE" data-ref="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_TYPE">MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_TYPE</dfn> 0x4</u></td></tr>
<tr><th id="543">543</th><td><i>/* enum: DDR Voltage out of supported range */</i></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_VOLTAGE" data-ref="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_VOLTAGE">MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_VOLTAGE</dfn> 0x5</u></td></tr>
<tr><th id="545">545</th><td><i>/* enum: Unsupported DDR speed */</i></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_SPEED" data-ref="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_SPEED">MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_SPEED</dfn> 0x6</u></td></tr>
<tr><th id="547">547</th><td><i>/* enum: Unsupported DDR size */</i></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_SIZE" data-ref="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_SIZE">MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_SIZE</dfn> 0x7</u></td></tr>
<tr><th id="549">549</th><td><i>/* enum: Unsupported DDR rank */</i></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_RANK" data-ref="_M/MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_RANK">MCDI_EVENT_AOE_ERR_FPGA_HEADER_DDR_RANK</dfn> 0x8</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_CODE_INVALID_FPGA_FLASH_TYPE_INFO_LBN" data-ref="_M/MCDI_EVENT_AOE_ERR_CODE_INVALID_FPGA_FLASH_TYPE_INFO_LBN">MCDI_EVENT_AOE_ERR_CODE_INVALID_FPGA_FLASH_TYPE_INFO_LBN</dfn> 8</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_CODE_INVALID_FPGA_FLASH_TYPE_INFO_WIDTH" data-ref="_M/MCDI_EVENT_AOE_ERR_CODE_INVALID_FPGA_FLASH_TYPE_INFO_WIDTH">MCDI_EVENT_AOE_ERR_CODE_INVALID_FPGA_FLASH_TYPE_INFO_WIDTH</dfn> 8</u></td></tr>
<tr><th id="553">553</th><td><i>/* enum: Primary boot flash */</i></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FLASH_TYPE_BOOT_PRIMARY" data-ref="_M/MCDI_EVENT_AOE_FLASH_TYPE_BOOT_PRIMARY">MCDI_EVENT_AOE_FLASH_TYPE_BOOT_PRIMARY</dfn> 0x0</u></td></tr>
<tr><th id="555">555</th><td><i>/* enum: Secondary boot flash */</i></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_FLASH_TYPE_BOOT_SECONDARY" data-ref="_M/MCDI_EVENT_AOE_FLASH_TYPE_BOOT_SECONDARY">MCDI_EVENT_AOE_FLASH_TYPE_BOOT_SECONDARY</dfn> 0x1</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_POWER_OFF_LBN" data-ref="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_POWER_OFF_LBN">MCDI_EVENT_AOE_ERR_CODE_FPGA_POWER_OFF_LBN</dfn> 8</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_POWER_OFF_WIDTH" data-ref="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_POWER_OFF_WIDTH">MCDI_EVENT_AOE_ERR_CODE_FPGA_POWER_OFF_WIDTH</dfn> 8</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_LOAD_FAILED_LBN" data-ref="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_LOAD_FAILED_LBN">MCDI_EVENT_AOE_ERR_CODE_FPGA_LOAD_FAILED_LBN</dfn> 8</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_LOAD_FAILED_WIDTH" data-ref="_M/MCDI_EVENT_AOE_ERR_CODE_FPGA_LOAD_FAILED_WIDTH">MCDI_EVENT_AOE_ERR_CODE_FPGA_LOAD_FAILED_WIDTH</dfn> 8</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_RXQ_LBN" data-ref="_M/MCDI_EVENT_RX_ERR_RXQ_LBN">MCDI_EVENT_RX_ERR_RXQ_LBN</dfn> 0</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_RXQ_WIDTH" data-ref="_M/MCDI_EVENT_RX_ERR_RXQ_WIDTH">MCDI_EVENT_RX_ERR_RXQ_WIDTH</dfn> 12</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_TYPE_LBN" data-ref="_M/MCDI_EVENT_RX_ERR_TYPE_LBN">MCDI_EVENT_RX_ERR_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_TYPE_WIDTH" data-ref="_M/MCDI_EVENT_RX_ERR_TYPE_WIDTH">MCDI_EVENT_RX_ERR_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_INFO_LBN" data-ref="_M/MCDI_EVENT_RX_ERR_INFO_LBN">MCDI_EVENT_RX_ERR_INFO_LBN</dfn> 16</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_INFO_WIDTH" data-ref="_M/MCDI_EVENT_RX_ERR_INFO_WIDTH">MCDI_EVENT_RX_ERR_INFO_WIDTH</dfn> 16</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_FLUSH_TO_DRIVER_LBN" data-ref="_M/MCDI_EVENT_RX_FLUSH_TO_DRIVER_LBN">MCDI_EVENT_RX_FLUSH_TO_DRIVER_LBN</dfn> 12</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_FLUSH_TO_DRIVER_WIDTH" data-ref="_M/MCDI_EVENT_RX_FLUSH_TO_DRIVER_WIDTH">MCDI_EVENT_RX_FLUSH_TO_DRIVER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_FLUSH_RXQ_LBN" data-ref="_M/MCDI_EVENT_RX_FLUSH_RXQ_LBN">MCDI_EVENT_RX_FLUSH_RXQ_LBN</dfn> 0</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_FLUSH_RXQ_WIDTH" data-ref="_M/MCDI_EVENT_RX_FLUSH_RXQ_WIDTH">MCDI_EVENT_RX_FLUSH_RXQ_WIDTH</dfn> 12</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MC_REBOOT_COUNT_LBN" data-ref="_M/MCDI_EVENT_MC_REBOOT_COUNT_LBN">MCDI_EVENT_MC_REBOOT_COUNT_LBN</dfn> 0</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MC_REBOOT_COUNT_WIDTH" data-ref="_M/MCDI_EVENT_MC_REBOOT_COUNT_WIDTH">MCDI_EVENT_MC_REBOOT_COUNT_WIDTH</dfn> 16</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MUM_ERR_TYPE_LBN" data-ref="_M/MCDI_EVENT_MUM_ERR_TYPE_LBN">MCDI_EVENT_MUM_ERR_TYPE_LBN</dfn> 0</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MUM_ERR_TYPE_WIDTH" data-ref="_M/MCDI_EVENT_MUM_ERR_TYPE_WIDTH">MCDI_EVENT_MUM_ERR_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="575">575</th><td><i>/* enum: MUM failed to load - no valid image? */</i></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MUM_NO_LOAD" data-ref="_M/MCDI_EVENT_MUM_NO_LOAD">MCDI_EVENT_MUM_NO_LOAD</dfn> 0x1</u></td></tr>
<tr><th id="577">577</th><td><i>/* enum: MUM f/w reported an exception */</i></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MUM_ASSERT" data-ref="_M/MCDI_EVENT_MUM_ASSERT">MCDI_EVENT_MUM_ASSERT</dfn> 0x2</u></td></tr>
<tr><th id="579">579</th><td><i>/* enum: MUM not kicking watchdog */</i></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MUM_WATCHDOG" data-ref="_M/MCDI_EVENT_MUM_WATCHDOG">MCDI_EVENT_MUM_WATCHDOG</dfn> 0x3</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MUM_ERR_DATA_LBN" data-ref="_M/MCDI_EVENT_MUM_ERR_DATA_LBN">MCDI_EVENT_MUM_ERR_DATA_LBN</dfn> 8</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MUM_ERR_DATA_WIDTH" data-ref="_M/MCDI_EVENT_MUM_ERR_DATA_WIDTH">MCDI_EVENT_MUM_ERR_DATA_WIDTH</dfn> 8</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DBRET_SEQ_LBN" data-ref="_M/MCDI_EVENT_DBRET_SEQ_LBN">MCDI_EVENT_DBRET_SEQ_LBN</dfn> 0</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DBRET_SEQ_WIDTH" data-ref="_M/MCDI_EVENT_DBRET_SEQ_WIDTH">MCDI_EVENT_DBRET_SEQ_WIDTH</dfn> 8</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_ERR_TYPE_LBN" data-ref="_M/MCDI_EVENT_SUC_ERR_TYPE_LBN">MCDI_EVENT_SUC_ERR_TYPE_LBN</dfn> 0</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_ERR_TYPE_WIDTH" data-ref="_M/MCDI_EVENT_SUC_ERR_TYPE_WIDTH">MCDI_EVENT_SUC_ERR_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="587">587</th><td><i>/* enum: Corrupted or bad SUC application. */</i></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_BAD_APP" data-ref="_M/MCDI_EVENT_SUC_BAD_APP">MCDI_EVENT_SUC_BAD_APP</dfn> 0x1</u></td></tr>
<tr><th id="589">589</th><td><i>/* enum: SUC application reported an assert. */</i></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_ASSERT" data-ref="_M/MCDI_EVENT_SUC_ASSERT">MCDI_EVENT_SUC_ASSERT</dfn> 0x2</u></td></tr>
<tr><th id="591">591</th><td><i>/* enum: SUC application reported an exception. */</i></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_EXCEPTION" data-ref="_M/MCDI_EVENT_SUC_EXCEPTION">MCDI_EVENT_SUC_EXCEPTION</dfn> 0x3</u></td></tr>
<tr><th id="593">593</th><td><i>/* enum: SUC watchdog timer expired. */</i></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_WATCHDOG" data-ref="_M/MCDI_EVENT_SUC_WATCHDOG">MCDI_EVENT_SUC_WATCHDOG</dfn> 0x4</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_ERR_ADDRESS_LBN" data-ref="_M/MCDI_EVENT_SUC_ERR_ADDRESS_LBN">MCDI_EVENT_SUC_ERR_ADDRESS_LBN</dfn> 8</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_ERR_ADDRESS_WIDTH" data-ref="_M/MCDI_EVENT_SUC_ERR_ADDRESS_WIDTH">MCDI_EVENT_SUC_ERR_ADDRESS_WIDTH</dfn> 24</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_ERR_DATA_LBN" data-ref="_M/MCDI_EVENT_SUC_ERR_DATA_LBN">MCDI_EVENT_SUC_ERR_DATA_LBN</dfn> 8</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SUC_ERR_DATA_WIDTH" data-ref="_M/MCDI_EVENT_SUC_ERR_DATA_WIDTH">MCDI_EVENT_SUC_ERR_DATA_WIDTH</dfn> 24</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DATA_LBN" data-ref="_M/MCDI_EVENT_DATA_LBN">MCDI_EVENT_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DATA_WIDTH" data-ref="_M/MCDI_EVENT_DATA_WIDTH">MCDI_EVENT_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SRC_LBN" data-ref="_M/MCDI_EVENT_SRC_LBN">MCDI_EVENT_SRC_LBN</dfn> 36</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SRC_WIDTH" data-ref="_M/MCDI_EVENT_SRC_WIDTH">MCDI_EVENT_SRC_WIDTH</dfn> 8</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_EV_CODE_LBN" data-ref="_M/MCDI_EVENT_EV_CODE_LBN">MCDI_EVENT_EV_CODE_LBN</dfn> 60</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_EV_CODE_WIDTH" data-ref="_M/MCDI_EVENT_EV_CODE_WIDTH">MCDI_EVENT_EV_CODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_LBN" data-ref="_M/MCDI_EVENT_CODE_LBN">MCDI_EVENT_CODE_LBN</dfn> 44</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_WIDTH" data-ref="_M/MCDI_EVENT_CODE_WIDTH">MCDI_EVENT_CODE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="607">607</th><td><i>/* enum: Event generated by host software */</i></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SW_EVENT" data-ref="_M/MCDI_EVENT_SW_EVENT">MCDI_EVENT_SW_EVENT</dfn> 0x0</u></td></tr>
<tr><th id="609">609</th><td><i>/* enum: Bad assert. */</i></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_BADSSERT" data-ref="_M/MCDI_EVENT_CODE_BADSSERT">MCDI_EVENT_CODE_BADSSERT</dfn> 0x1</u></td></tr>
<tr><th id="611">611</th><td><i>/* enum: PM Notice. */</i></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_PMNOTICE" data-ref="_M/MCDI_EVENT_CODE_PMNOTICE">MCDI_EVENT_CODE_PMNOTICE</dfn> 0x2</u></td></tr>
<tr><th id="613">613</th><td><i>/* enum: Command done. */</i></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_CMDDONE" data-ref="_M/MCDI_EVENT_CODE_CMDDONE">MCDI_EVENT_CODE_CMDDONE</dfn> 0x3</u></td></tr>
<tr><th id="615">615</th><td><i>/* enum: Link change. */</i></td></tr>
<tr><th id="616">616</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_LINKCHANGE" data-ref="_M/MCDI_EVENT_CODE_LINKCHANGE">MCDI_EVENT_CODE_LINKCHANGE</dfn> 0x4</u></td></tr>
<tr><th id="617">617</th><td><i>/* enum: Sensor Event. */</i></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_SENSOREVT" data-ref="_M/MCDI_EVENT_CODE_SENSOREVT">MCDI_EVENT_CODE_SENSOREVT</dfn> 0x5</u></td></tr>
<tr><th id="619">619</th><td><i>/* enum: Schedule error. */</i></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_SCHEDERR" data-ref="_M/MCDI_EVENT_CODE_SCHEDERR">MCDI_EVENT_CODE_SCHEDERR</dfn> 0x6</u></td></tr>
<tr><th id="621">621</th><td><i>/* enum: Reboot. */</i></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_REBOOT" data-ref="_M/MCDI_EVENT_CODE_REBOOT">MCDI_EVENT_CODE_REBOOT</dfn> 0x7</u></td></tr>
<tr><th id="623">623</th><td><i>/* enum: Mac stats DMA. */</i></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_MAC_STATS_DMA" data-ref="_M/MCDI_EVENT_CODE_MAC_STATS_DMA">MCDI_EVENT_CODE_MAC_STATS_DMA</dfn> 0x8</u></td></tr>
<tr><th id="625">625</th><td><i>/* enum: Firmware alert. */</i></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_FWALERT" data-ref="_M/MCDI_EVENT_CODE_FWALERT">MCDI_EVENT_CODE_FWALERT</dfn> 0x9</u></td></tr>
<tr><th id="627">627</th><td><i>/* enum: Function level reset. */</i></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_FLR" data-ref="_M/MCDI_EVENT_CODE_FLR">MCDI_EVENT_CODE_FLR</dfn> 0xa</u></td></tr>
<tr><th id="629">629</th><td><i>/* enum: Transmit error */</i></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_TX_ERR" data-ref="_M/MCDI_EVENT_CODE_TX_ERR">MCDI_EVENT_CODE_TX_ERR</dfn> 0xb</u></td></tr>
<tr><th id="631">631</th><td><i>/* enum: Tx flush has completed */</i></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_TX_FLUSH" data-ref="_M/MCDI_EVENT_CODE_TX_FLUSH">MCDI_EVENT_CODE_TX_FLUSH</dfn> 0xc</u></td></tr>
<tr><th id="633">633</th><td><i>/* enum: PTP packet received timestamp */</i></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_PTP_RX" data-ref="_M/MCDI_EVENT_CODE_PTP_RX">MCDI_EVENT_CODE_PTP_RX</dfn> 0xd</u></td></tr>
<tr><th id="635">635</th><td><i>/* enum: PTP NIC failure */</i></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_PTP_FAULT" data-ref="_M/MCDI_EVENT_CODE_PTP_FAULT">MCDI_EVENT_CODE_PTP_FAULT</dfn> 0xe</u></td></tr>
<tr><th id="637">637</th><td><i>/* enum: PTP PPS event */</i></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_PTP_PPS" data-ref="_M/MCDI_EVENT_CODE_PTP_PPS">MCDI_EVENT_CODE_PTP_PPS</dfn> 0xf</u></td></tr>
<tr><th id="639">639</th><td><i>/* enum: Rx flush has completed */</i></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_RX_FLUSH" data-ref="_M/MCDI_EVENT_CODE_RX_FLUSH">MCDI_EVENT_CODE_RX_FLUSH</dfn> 0x10</u></td></tr>
<tr><th id="641">641</th><td><i>/* enum: Receive error */</i></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_RX_ERR" data-ref="_M/MCDI_EVENT_CODE_RX_ERR">MCDI_EVENT_CODE_RX_ERR</dfn> 0x11</u></td></tr>
<tr><th id="643">643</th><td><i>/* enum: AOE fault */</i></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_AOE" data-ref="_M/MCDI_EVENT_CODE_AOE">MCDI_EVENT_CODE_AOE</dfn> 0x12</u></td></tr>
<tr><th id="645">645</th><td><i>/* enum: Network port calibration failed (VCAL). */</i></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_VCAL_FAIL" data-ref="_M/MCDI_EVENT_CODE_VCAL_FAIL">MCDI_EVENT_CODE_VCAL_FAIL</dfn> 0x13</u></td></tr>
<tr><th id="647">647</th><td><i>/* enum: HW PPS event */</i></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_HW_PPS" data-ref="_M/MCDI_EVENT_CODE_HW_PPS">MCDI_EVENT_CODE_HW_PPS</dfn> 0x14</u></td></tr>
<tr><th id="649">649</th><td><i>/* enum: The MC has rebooted (huntington and later, siena uses CODE_REBOOT and</i></td></tr>
<tr><th id="650">650</th><td><i> * a different format)</i></td></tr>
<tr><th id="651">651</th><td><i> */</i></td></tr>
<tr><th id="652">652</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_MC_REBOOT" data-ref="_M/MCDI_EVENT_CODE_MC_REBOOT">MCDI_EVENT_CODE_MC_REBOOT</dfn> 0x15</u></td></tr>
<tr><th id="653">653</th><td><i>/* enum: the MC has detected a parity error */</i></td></tr>
<tr><th id="654">654</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_PAR_ERR" data-ref="_M/MCDI_EVENT_CODE_PAR_ERR">MCDI_EVENT_CODE_PAR_ERR</dfn> 0x16</u></td></tr>
<tr><th id="655">655</th><td><i>/* enum: the MC has detected a correctable error */</i></td></tr>
<tr><th id="656">656</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_ECC_CORR_ERR" data-ref="_M/MCDI_EVENT_CODE_ECC_CORR_ERR">MCDI_EVENT_CODE_ECC_CORR_ERR</dfn> 0x17</u></td></tr>
<tr><th id="657">657</th><td><i>/* enum: the MC has detected an uncorrectable error */</i></td></tr>
<tr><th id="658">658</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_ECC_FATAL_ERR" data-ref="_M/MCDI_EVENT_CODE_ECC_FATAL_ERR">MCDI_EVENT_CODE_ECC_FATAL_ERR</dfn> 0x18</u></td></tr>
<tr><th id="659">659</th><td><i>/* enum: The MC has entered offline BIST mode */</i></td></tr>
<tr><th id="660">660</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_MC_BIST" data-ref="_M/MCDI_EVENT_CODE_MC_BIST">MCDI_EVENT_CODE_MC_BIST</dfn> 0x19</u></td></tr>
<tr><th id="661">661</th><td><i>/* enum: PTP tick event providing current NIC time */</i></td></tr>
<tr><th id="662">662</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_PTP_TIME" data-ref="_M/MCDI_EVENT_CODE_PTP_TIME">MCDI_EVENT_CODE_PTP_TIME</dfn> 0x1a</u></td></tr>
<tr><th id="663">663</th><td><i>/* enum: MUM fault */</i></td></tr>
<tr><th id="664">664</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_MUM" data-ref="_M/MCDI_EVENT_CODE_MUM">MCDI_EVENT_CODE_MUM</dfn> 0x1b</u></td></tr>
<tr><th id="665">665</th><td><i>/* enum: notify the designated PF of a new authorization request */</i></td></tr>
<tr><th id="666">666</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_PROXY_REQUEST" data-ref="_M/MCDI_EVENT_CODE_PROXY_REQUEST">MCDI_EVENT_CODE_PROXY_REQUEST</dfn> 0x1c</u></td></tr>
<tr><th id="667">667</th><td><i>/* enum: notify a function that awaits an authorization that its request has</i></td></tr>
<tr><th id="668">668</th><td><i> * been processed and it may now resend the command</i></td></tr>
<tr><th id="669">669</th><td><i> */</i></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_PROXY_RESPONSE" data-ref="_M/MCDI_EVENT_CODE_PROXY_RESPONSE">MCDI_EVENT_CODE_PROXY_RESPONSE</dfn> 0x1d</u></td></tr>
<tr><th id="671">671</th><td><i>/* enum: MCDI command accepted. New commands can be issued but this command is</i></td></tr>
<tr><th id="672">672</th><td><i> * not done yet.</i></td></tr>
<tr><th id="673">673</th><td><i> */</i></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_DBRET" data-ref="_M/MCDI_EVENT_CODE_DBRET">MCDI_EVENT_CODE_DBRET</dfn> 0x1e</u></td></tr>
<tr><th id="675">675</th><td><i>/* enum: The MC has detected a fault on the SUC */</i></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_SUC" data-ref="_M/MCDI_EVENT_CODE_SUC">MCDI_EVENT_CODE_SUC</dfn> 0x1f</u></td></tr>
<tr><th id="677">677</th><td><i>/* enum: Artificial event generated by host and posted via MC for test</i></td></tr>
<tr><th id="678">678</th><td><i> * purposes.</i></td></tr>
<tr><th id="679">679</th><td><i> */</i></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CODE_TESTGEN" data-ref="_M/MCDI_EVENT_CODE_TESTGEN">MCDI_EVENT_CODE_TESTGEN</dfn> 0xfa</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_DATA_OFST" data-ref="_M/MCDI_EVENT_CMDDONE_DATA_OFST">MCDI_EVENT_CMDDONE_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_DATA_LEN" data-ref="_M/MCDI_EVENT_CMDDONE_DATA_LEN">MCDI_EVENT_CMDDONE_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_DATA_LBN" data-ref="_M/MCDI_EVENT_CMDDONE_DATA_LBN">MCDI_EVENT_CMDDONE_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_CMDDONE_DATA_WIDTH" data-ref="_M/MCDI_EVENT_CMDDONE_DATA_WIDTH">MCDI_EVENT_CMDDONE_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_DATA_OFST" data-ref="_M/MCDI_EVENT_LINKCHANGE_DATA_OFST">MCDI_EVENT_LINKCHANGE_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_DATA_LEN" data-ref="_M/MCDI_EVENT_LINKCHANGE_DATA_LEN">MCDI_EVENT_LINKCHANGE_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_DATA_LBN" data-ref="_M/MCDI_EVENT_LINKCHANGE_DATA_LBN">MCDI_EVENT_LINKCHANGE_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_LINKCHANGE_DATA_WIDTH" data-ref="_M/MCDI_EVENT_LINKCHANGE_DATA_WIDTH">MCDI_EVENT_LINKCHANGE_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_DATA_OFST" data-ref="_M/MCDI_EVENT_SENSOREVT_DATA_OFST">MCDI_EVENT_SENSOREVT_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_DATA_LEN" data-ref="_M/MCDI_EVENT_SENSOREVT_DATA_LEN">MCDI_EVENT_SENSOREVT_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="691">691</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_DATA_LBN" data-ref="_M/MCDI_EVENT_SENSOREVT_DATA_LBN">MCDI_EVENT_SENSOREVT_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_SENSOREVT_DATA_WIDTH" data-ref="_M/MCDI_EVENT_SENSOREVT_DATA_WIDTH">MCDI_EVENT_SENSOREVT_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="693">693</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MAC_STATS_DMA_GENERATION_OFST" data-ref="_M/MCDI_EVENT_MAC_STATS_DMA_GENERATION_OFST">MCDI_EVENT_MAC_STATS_DMA_GENERATION_OFST</dfn> 0</u></td></tr>
<tr><th id="694">694</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MAC_STATS_DMA_GENERATION_LEN" data-ref="_M/MCDI_EVENT_MAC_STATS_DMA_GENERATION_LEN">MCDI_EVENT_MAC_STATS_DMA_GENERATION_LEN</dfn> 4</u></td></tr>
<tr><th id="695">695</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MAC_STATS_DMA_GENERATION_LBN" data-ref="_M/MCDI_EVENT_MAC_STATS_DMA_GENERATION_LBN">MCDI_EVENT_MAC_STATS_DMA_GENERATION_LBN</dfn> 0</u></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_MAC_STATS_DMA_GENERATION_WIDTH" data-ref="_M/MCDI_EVENT_MAC_STATS_DMA_GENERATION_WIDTH">MCDI_EVENT_MAC_STATS_DMA_GENERATION_WIDTH</dfn> 32</u></td></tr>
<tr><th id="697">697</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_DATA_OFST" data-ref="_M/MCDI_EVENT_TX_ERR_DATA_OFST">MCDI_EVENT_TX_ERR_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="698">698</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_DATA_LEN" data-ref="_M/MCDI_EVENT_TX_ERR_DATA_LEN">MCDI_EVENT_TX_ERR_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="699">699</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_DATA_LBN" data-ref="_M/MCDI_EVENT_TX_ERR_DATA_LBN">MCDI_EVENT_TX_ERR_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="700">700</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_TX_ERR_DATA_WIDTH" data-ref="_M/MCDI_EVENT_TX_ERR_DATA_WIDTH">MCDI_EVENT_TX_ERR_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="701">701</th><td><i>/* For CODE_PTP_RX, CODE_PTP_PPS and CODE_HW_PPS events the seconds field of</i></td></tr>
<tr><th id="702">702</th><td><i> * timestamp</i></td></tr>
<tr><th id="703">703</th><td><i> */</i></td></tr>
<tr><th id="704">704</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_SECONDS_OFST" data-ref="_M/MCDI_EVENT_PTP_SECONDS_OFST">MCDI_EVENT_PTP_SECONDS_OFST</dfn> 0</u></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_SECONDS_LEN" data-ref="_M/MCDI_EVENT_PTP_SECONDS_LEN">MCDI_EVENT_PTP_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="706">706</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_SECONDS_LBN" data-ref="_M/MCDI_EVENT_PTP_SECONDS_LBN">MCDI_EVENT_PTP_SECONDS_LBN</dfn> 0</u></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_SECONDS_WIDTH" data-ref="_M/MCDI_EVENT_PTP_SECONDS_WIDTH">MCDI_EVENT_PTP_SECONDS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="708">708</th><td><i>/* For CODE_PTP_RX, CODE_PTP_PPS and CODE_HW_PPS events the major field of</i></td></tr>
<tr><th id="709">709</th><td><i> * timestamp</i></td></tr>
<tr><th id="710">710</th><td><i> */</i></td></tr>
<tr><th id="711">711</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_MAJOR_OFST" data-ref="_M/MCDI_EVENT_PTP_MAJOR_OFST">MCDI_EVENT_PTP_MAJOR_OFST</dfn> 0</u></td></tr>
<tr><th id="712">712</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_MAJOR_LEN" data-ref="_M/MCDI_EVENT_PTP_MAJOR_LEN">MCDI_EVENT_PTP_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="713">713</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_MAJOR_LBN" data-ref="_M/MCDI_EVENT_PTP_MAJOR_LBN">MCDI_EVENT_PTP_MAJOR_LBN</dfn> 0</u></td></tr>
<tr><th id="714">714</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_MAJOR_WIDTH" data-ref="_M/MCDI_EVENT_PTP_MAJOR_WIDTH">MCDI_EVENT_PTP_MAJOR_WIDTH</dfn> 32</u></td></tr>
<tr><th id="715">715</th><td><i>/* For CODE_PTP_RX, CODE_PTP_PPS and CODE_HW_PPS events the nanoseconds field</i></td></tr>
<tr><th id="716">716</th><td><i> * of timestamp</i></td></tr>
<tr><th id="717">717</th><td><i> */</i></td></tr>
<tr><th id="718">718</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_NANOSECONDS_OFST" data-ref="_M/MCDI_EVENT_PTP_NANOSECONDS_OFST">MCDI_EVENT_PTP_NANOSECONDS_OFST</dfn> 0</u></td></tr>
<tr><th id="719">719</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_NANOSECONDS_LEN" data-ref="_M/MCDI_EVENT_PTP_NANOSECONDS_LEN">MCDI_EVENT_PTP_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="720">720</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_NANOSECONDS_LBN" data-ref="_M/MCDI_EVENT_PTP_NANOSECONDS_LBN">MCDI_EVENT_PTP_NANOSECONDS_LBN</dfn> 0</u></td></tr>
<tr><th id="721">721</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_NANOSECONDS_WIDTH" data-ref="_M/MCDI_EVENT_PTP_NANOSECONDS_WIDTH">MCDI_EVENT_PTP_NANOSECONDS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="722">722</th><td><i>/* For CODE_PTP_RX, CODE_PTP_PPS and CODE_HW_PPS events the minor field of</i></td></tr>
<tr><th id="723">723</th><td><i> * timestamp</i></td></tr>
<tr><th id="724">724</th><td><i> */</i></td></tr>
<tr><th id="725">725</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_MINOR_OFST" data-ref="_M/MCDI_EVENT_PTP_MINOR_OFST">MCDI_EVENT_PTP_MINOR_OFST</dfn> 0</u></td></tr>
<tr><th id="726">726</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_MINOR_LEN" data-ref="_M/MCDI_EVENT_PTP_MINOR_LEN">MCDI_EVENT_PTP_MINOR_LEN</dfn> 4</u></td></tr>
<tr><th id="727">727</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_MINOR_LBN" data-ref="_M/MCDI_EVENT_PTP_MINOR_LBN">MCDI_EVENT_PTP_MINOR_LBN</dfn> 0</u></td></tr>
<tr><th id="728">728</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_MINOR_WIDTH" data-ref="_M/MCDI_EVENT_PTP_MINOR_WIDTH">MCDI_EVENT_PTP_MINOR_WIDTH</dfn> 32</u></td></tr>
<tr><th id="729">729</th><td><i>/* For CODE_PTP_RX events, the lowest four bytes of sourceUUID from PTP packet</i></td></tr>
<tr><th id="730">730</th><td><i> */</i></td></tr>
<tr><th id="731">731</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_UUID_OFST" data-ref="_M/MCDI_EVENT_PTP_UUID_OFST">MCDI_EVENT_PTP_UUID_OFST</dfn> 0</u></td></tr>
<tr><th id="732">732</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_UUID_LEN" data-ref="_M/MCDI_EVENT_PTP_UUID_LEN">MCDI_EVENT_PTP_UUID_LEN</dfn> 4</u></td></tr>
<tr><th id="733">733</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_UUID_LBN" data-ref="_M/MCDI_EVENT_PTP_UUID_LBN">MCDI_EVENT_PTP_UUID_LBN</dfn> 0</u></td></tr>
<tr><th id="734">734</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_UUID_WIDTH" data-ref="_M/MCDI_EVENT_PTP_UUID_WIDTH">MCDI_EVENT_PTP_UUID_WIDTH</dfn> 32</u></td></tr>
<tr><th id="735">735</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_DATA_OFST" data-ref="_M/MCDI_EVENT_RX_ERR_DATA_OFST">MCDI_EVENT_RX_ERR_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="736">736</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_DATA_LEN" data-ref="_M/MCDI_EVENT_RX_ERR_DATA_LEN">MCDI_EVENT_RX_ERR_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="737">737</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_DATA_LBN" data-ref="_M/MCDI_EVENT_RX_ERR_DATA_LBN">MCDI_EVENT_RX_ERR_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="738">738</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_RX_ERR_DATA_WIDTH" data-ref="_M/MCDI_EVENT_RX_ERR_DATA_WIDTH">MCDI_EVENT_RX_ERR_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="739">739</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PAR_ERR_DATA_OFST" data-ref="_M/MCDI_EVENT_PAR_ERR_DATA_OFST">MCDI_EVENT_PAR_ERR_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="740">740</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PAR_ERR_DATA_LEN" data-ref="_M/MCDI_EVENT_PAR_ERR_DATA_LEN">MCDI_EVENT_PAR_ERR_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="741">741</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PAR_ERR_DATA_LBN" data-ref="_M/MCDI_EVENT_PAR_ERR_DATA_LBN">MCDI_EVENT_PAR_ERR_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PAR_ERR_DATA_WIDTH" data-ref="_M/MCDI_EVENT_PAR_ERR_DATA_WIDTH">MCDI_EVENT_PAR_ERR_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="743">743</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_ECC_CORR_ERR_DATA_OFST" data-ref="_M/MCDI_EVENT_ECC_CORR_ERR_DATA_OFST">MCDI_EVENT_ECC_CORR_ERR_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="744">744</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_ECC_CORR_ERR_DATA_LEN" data-ref="_M/MCDI_EVENT_ECC_CORR_ERR_DATA_LEN">MCDI_EVENT_ECC_CORR_ERR_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_ECC_CORR_ERR_DATA_LBN" data-ref="_M/MCDI_EVENT_ECC_CORR_ERR_DATA_LBN">MCDI_EVENT_ECC_CORR_ERR_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="746">746</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_ECC_CORR_ERR_DATA_WIDTH" data-ref="_M/MCDI_EVENT_ECC_CORR_ERR_DATA_WIDTH">MCDI_EVENT_ECC_CORR_ERR_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="747">747</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_ECC_FATAL_ERR_DATA_OFST" data-ref="_M/MCDI_EVENT_ECC_FATAL_ERR_DATA_OFST">MCDI_EVENT_ECC_FATAL_ERR_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="748">748</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_ECC_FATAL_ERR_DATA_LEN" data-ref="_M/MCDI_EVENT_ECC_FATAL_ERR_DATA_LEN">MCDI_EVENT_ECC_FATAL_ERR_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="749">749</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_ECC_FATAL_ERR_DATA_LBN" data-ref="_M/MCDI_EVENT_ECC_FATAL_ERR_DATA_LBN">MCDI_EVENT_ECC_FATAL_ERR_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="750">750</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_ECC_FATAL_ERR_DATA_WIDTH" data-ref="_M/MCDI_EVENT_ECC_FATAL_ERR_DATA_WIDTH">MCDI_EVENT_ECC_FATAL_ERR_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="751">751</th><td><i>/* For CODE_PTP_TIME events, the major value of the PTP clock */</i></td></tr>
<tr><th id="752">752</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MAJOR_OFST" data-ref="_M/MCDI_EVENT_PTP_TIME_MAJOR_OFST">MCDI_EVENT_PTP_TIME_MAJOR_OFST</dfn> 0</u></td></tr>
<tr><th id="753">753</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MAJOR_LEN" data-ref="_M/MCDI_EVENT_PTP_TIME_MAJOR_LEN">MCDI_EVENT_PTP_TIME_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="754">754</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MAJOR_LBN" data-ref="_M/MCDI_EVENT_PTP_TIME_MAJOR_LBN">MCDI_EVENT_PTP_TIME_MAJOR_LBN</dfn> 0</u></td></tr>
<tr><th id="755">755</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MAJOR_WIDTH" data-ref="_M/MCDI_EVENT_PTP_TIME_MAJOR_WIDTH">MCDI_EVENT_PTP_TIME_MAJOR_WIDTH</dfn> 32</u></td></tr>
<tr><th id="756">756</th><td><i>/* For CODE_PTP_TIME events, bits 19-26 of the minor value of the PTP clock */</i></td></tr>
<tr><th id="757">757</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MINOR_26_19_LBN" data-ref="_M/MCDI_EVENT_PTP_TIME_MINOR_26_19_LBN">MCDI_EVENT_PTP_TIME_MINOR_26_19_LBN</dfn> 36</u></td></tr>
<tr><th id="758">758</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MINOR_26_19_WIDTH" data-ref="_M/MCDI_EVENT_PTP_TIME_MINOR_26_19_WIDTH">MCDI_EVENT_PTP_TIME_MINOR_26_19_WIDTH</dfn> 8</u></td></tr>
<tr><th id="759">759</th><td><i>/* For CODE_PTP_TIME events, most significant bits of the minor value of the</i></td></tr>
<tr><th id="760">760</th><td><i> * PTP clock. This is a more generic equivalent of PTP_TIME_MINOR_26_19.</i></td></tr>
<tr><th id="761">761</th><td><i> */</i></td></tr>
<tr><th id="762">762</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MINOR_MS_8BITS_LBN" data-ref="_M/MCDI_EVENT_PTP_TIME_MINOR_MS_8BITS_LBN">MCDI_EVENT_PTP_TIME_MINOR_MS_8BITS_LBN</dfn> 36</u></td></tr>
<tr><th id="763">763</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MINOR_MS_8BITS_WIDTH" data-ref="_M/MCDI_EVENT_PTP_TIME_MINOR_MS_8BITS_WIDTH">MCDI_EVENT_PTP_TIME_MINOR_MS_8BITS_WIDTH</dfn> 8</u></td></tr>
<tr><th id="764">764</th><td><i>/* For CODE_PTP_TIME events where report sync status is enabled, indicates</i></td></tr>
<tr><th id="765">765</th><td><i> * whether the NIC clock has ever been set</i></td></tr>
<tr><th id="766">766</th><td><i> */</i></td></tr>
<tr><th id="767">767</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_NIC_CLOCK_VALID_LBN" data-ref="_M/MCDI_EVENT_PTP_TIME_NIC_CLOCK_VALID_LBN">MCDI_EVENT_PTP_TIME_NIC_CLOCK_VALID_LBN</dfn> 36</u></td></tr>
<tr><th id="768">768</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_NIC_CLOCK_VALID_WIDTH" data-ref="_M/MCDI_EVENT_PTP_TIME_NIC_CLOCK_VALID_WIDTH">MCDI_EVENT_PTP_TIME_NIC_CLOCK_VALID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="769">769</th><td><i>/* For CODE_PTP_TIME events where report sync status is enabled, indicates</i></td></tr>
<tr><th id="770">770</th><td><i> * whether the NIC and System clocks are in sync</i></td></tr>
<tr><th id="771">771</th><td><i> */</i></td></tr>
<tr><th id="772">772</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_HOST_NIC_IN_SYNC_LBN" data-ref="_M/MCDI_EVENT_PTP_TIME_HOST_NIC_IN_SYNC_LBN">MCDI_EVENT_PTP_TIME_HOST_NIC_IN_SYNC_LBN</dfn> 37</u></td></tr>
<tr><th id="773">773</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_HOST_NIC_IN_SYNC_WIDTH" data-ref="_M/MCDI_EVENT_PTP_TIME_HOST_NIC_IN_SYNC_WIDTH">MCDI_EVENT_PTP_TIME_HOST_NIC_IN_SYNC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="774">774</th><td><i>/* For CODE_PTP_TIME events where report sync status is enabled, bits 21-26 of</i></td></tr>
<tr><th id="775">775</th><td><i> * the minor value of the PTP clock</i></td></tr>
<tr><th id="776">776</th><td><i> */</i></td></tr>
<tr><th id="777">777</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MINOR_26_21_LBN" data-ref="_M/MCDI_EVENT_PTP_TIME_MINOR_26_21_LBN">MCDI_EVENT_PTP_TIME_MINOR_26_21_LBN</dfn> 38</u></td></tr>
<tr><th id="778">778</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MINOR_26_21_WIDTH" data-ref="_M/MCDI_EVENT_PTP_TIME_MINOR_26_21_WIDTH">MCDI_EVENT_PTP_TIME_MINOR_26_21_WIDTH</dfn> 6</u></td></tr>
<tr><th id="779">779</th><td><i>/* For CODE_PTP_TIME events, most significant bits of the minor value of the</i></td></tr>
<tr><th id="780">780</th><td><i> * PTP clock. This is a more generic equivalent of PTP_TIME_MINOR_26_21.</i></td></tr>
<tr><th id="781">781</th><td><i> */</i></td></tr>
<tr><th id="782">782</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MINOR_MS_6BITS_LBN" data-ref="_M/MCDI_EVENT_PTP_TIME_MINOR_MS_6BITS_LBN">MCDI_EVENT_PTP_TIME_MINOR_MS_6BITS_LBN</dfn> 38</u></td></tr>
<tr><th id="783">783</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PTP_TIME_MINOR_MS_6BITS_WIDTH" data-ref="_M/MCDI_EVENT_PTP_TIME_MINOR_MS_6BITS_WIDTH">MCDI_EVENT_PTP_TIME_MINOR_MS_6BITS_WIDTH</dfn> 6</u></td></tr>
<tr><th id="784">784</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_OFST" data-ref="_M/MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_OFST">MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_OFST</dfn> 0</u></td></tr>
<tr><th id="785">785</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_LEN" data-ref="_M/MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_LEN">MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_LEN</dfn> 4</u></td></tr>
<tr><th id="786">786</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_LBN" data-ref="_M/MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_LBN">MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_LBN</dfn> 0</u></td></tr>
<tr><th id="787">787</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_WIDTH" data-ref="_M/MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_WIDTH">MCDI_EVENT_PROXY_REQUEST_BUFF_INDEX_WIDTH</dfn> 32</u></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_RESPONSE_HANDLE_OFST" data-ref="_M/MCDI_EVENT_PROXY_RESPONSE_HANDLE_OFST">MCDI_EVENT_PROXY_RESPONSE_HANDLE_OFST</dfn> 0</u></td></tr>
<tr><th id="789">789</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_RESPONSE_HANDLE_LEN" data-ref="_M/MCDI_EVENT_PROXY_RESPONSE_HANDLE_LEN">MCDI_EVENT_PROXY_RESPONSE_HANDLE_LEN</dfn> 4</u></td></tr>
<tr><th id="790">790</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_RESPONSE_HANDLE_LBN" data-ref="_M/MCDI_EVENT_PROXY_RESPONSE_HANDLE_LBN">MCDI_EVENT_PROXY_RESPONSE_HANDLE_LBN</dfn> 0</u></td></tr>
<tr><th id="791">791</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_RESPONSE_HANDLE_WIDTH" data-ref="_M/MCDI_EVENT_PROXY_RESPONSE_HANDLE_WIDTH">MCDI_EVENT_PROXY_RESPONSE_HANDLE_WIDTH</dfn> 32</u></td></tr>
<tr><th id="792">792</th><td><i>/* Zero means that the request has been completed or authorized, and the driver</i></td></tr>
<tr><th id="793">793</th><td><i> * should resend it. A non-zero value means that the authorization has been</i></td></tr>
<tr><th id="794">794</th><td><i> * denied, and gives the reason. Typically it will be EPERM.</i></td></tr>
<tr><th id="795">795</th><td><i> */</i></td></tr>
<tr><th id="796">796</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_RESPONSE_RC_LBN" data-ref="_M/MCDI_EVENT_PROXY_RESPONSE_RC_LBN">MCDI_EVENT_PROXY_RESPONSE_RC_LBN</dfn> 36</u></td></tr>
<tr><th id="797">797</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_PROXY_RESPONSE_RC_WIDTH" data-ref="_M/MCDI_EVENT_PROXY_RESPONSE_RC_WIDTH">MCDI_EVENT_PROXY_RESPONSE_RC_WIDTH</dfn> 8</u></td></tr>
<tr><th id="798">798</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DBRET_DATA_OFST" data-ref="_M/MCDI_EVENT_DBRET_DATA_OFST">MCDI_EVENT_DBRET_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="799">799</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DBRET_DATA_LEN" data-ref="_M/MCDI_EVENT_DBRET_DATA_LEN">MCDI_EVENT_DBRET_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="800">800</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DBRET_DATA_LBN" data-ref="_M/MCDI_EVENT_DBRET_DATA_LBN">MCDI_EVENT_DBRET_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="801">801</th><td><u>#define	<dfn class="macro" id="_M/MCDI_EVENT_DBRET_DATA_WIDTH" data-ref="_M/MCDI_EVENT_DBRET_DATA_WIDTH">MCDI_EVENT_DBRET_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><i>/* FCDI_EVENT structuredef */</i></td></tr>
<tr><th id="804">804</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LEN" data-ref="_M/FCDI_EVENT_LEN">FCDI_EVENT_LEN</dfn> 8</u></td></tr>
<tr><th id="805">805</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CONT_LBN" data-ref="_M/FCDI_EVENT_CONT_LBN">FCDI_EVENT_CONT_LBN</dfn> 32</u></td></tr>
<tr><th id="806">806</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CONT_WIDTH" data-ref="_M/FCDI_EVENT_CONT_WIDTH">FCDI_EVENT_CONT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="807">807</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LEVEL_LBN" data-ref="_M/FCDI_EVENT_LEVEL_LBN">FCDI_EVENT_LEVEL_LBN</dfn> 33</u></td></tr>
<tr><th id="808">808</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LEVEL_WIDTH" data-ref="_M/FCDI_EVENT_LEVEL_WIDTH">FCDI_EVENT_LEVEL_WIDTH</dfn> 3</u></td></tr>
<tr><th id="809">809</th><td><i>/* enum: Info. */</i></td></tr>
<tr><th id="810">810</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LEVEL_INFO" data-ref="_M/FCDI_EVENT_LEVEL_INFO">FCDI_EVENT_LEVEL_INFO</dfn> 0x0</u></td></tr>
<tr><th id="811">811</th><td><i>/* enum: Warning. */</i></td></tr>
<tr><th id="812">812</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LEVEL_WARN" data-ref="_M/FCDI_EVENT_LEVEL_WARN">FCDI_EVENT_LEVEL_WARN</dfn> 0x1</u></td></tr>
<tr><th id="813">813</th><td><i>/* enum: Error. */</i></td></tr>
<tr><th id="814">814</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LEVEL_ERR" data-ref="_M/FCDI_EVENT_LEVEL_ERR">FCDI_EVENT_LEVEL_ERR</dfn> 0x2</u></td></tr>
<tr><th id="815">815</th><td><i>/* enum: Fatal. */</i></td></tr>
<tr><th id="816">816</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LEVEL_FATAL" data-ref="_M/FCDI_EVENT_LEVEL_FATAL">FCDI_EVENT_LEVEL_FATAL</dfn> 0x3</u></td></tr>
<tr><th id="817">817</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DATA_OFST" data-ref="_M/FCDI_EVENT_DATA_OFST">FCDI_EVENT_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="818">818</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DATA_LEN" data-ref="_M/FCDI_EVENT_DATA_LEN">FCDI_EVENT_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="819">819</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LINK_STATE_STATUS_LBN" data-ref="_M/FCDI_EVENT_LINK_STATE_STATUS_LBN">FCDI_EVENT_LINK_STATE_STATUS_LBN</dfn> 0</u></td></tr>
<tr><th id="820">820</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LINK_STATE_STATUS_WIDTH" data-ref="_M/FCDI_EVENT_LINK_STATE_STATUS_WIDTH">FCDI_EVENT_LINK_STATE_STATUS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="821">821</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LINK_DOWN" data-ref="_M/FCDI_EVENT_LINK_DOWN">FCDI_EVENT_LINK_DOWN</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="822">822</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LINK_UP" data-ref="_M/FCDI_EVENT_LINK_UP">FCDI_EVENT_LINK_UP</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="823">823</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DATA_LBN" data-ref="_M/FCDI_EVENT_DATA_LBN">FCDI_EVENT_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="824">824</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DATA_WIDTH" data-ref="_M/FCDI_EVENT_DATA_WIDTH">FCDI_EVENT_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="825">825</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_SRC_LBN" data-ref="_M/FCDI_EVENT_SRC_LBN">FCDI_EVENT_SRC_LBN</dfn> 36</u></td></tr>
<tr><th id="826">826</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_SRC_WIDTH" data-ref="_M/FCDI_EVENT_SRC_WIDTH">FCDI_EVENT_SRC_WIDTH</dfn> 8</u></td></tr>
<tr><th id="827">827</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_EV_CODE_LBN" data-ref="_M/FCDI_EVENT_EV_CODE_LBN">FCDI_EVENT_EV_CODE_LBN</dfn> 60</u></td></tr>
<tr><th id="828">828</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_EV_CODE_WIDTH" data-ref="_M/FCDI_EVENT_EV_CODE_WIDTH">FCDI_EVENT_EV_CODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_LBN" data-ref="_M/FCDI_EVENT_CODE_LBN">FCDI_EVENT_CODE_LBN</dfn> 44</u></td></tr>
<tr><th id="830">830</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_WIDTH" data-ref="_M/FCDI_EVENT_CODE_WIDTH">FCDI_EVENT_CODE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="831">831</th><td><i>/* enum: The FC was rebooted. */</i></td></tr>
<tr><th id="832">832</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_REBOOT" data-ref="_M/FCDI_EVENT_CODE_REBOOT">FCDI_EVENT_CODE_REBOOT</dfn> 0x1</u></td></tr>
<tr><th id="833">833</th><td><i>/* enum: Bad assert. */</i></td></tr>
<tr><th id="834">834</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_ASSERT" data-ref="_M/FCDI_EVENT_CODE_ASSERT">FCDI_EVENT_CODE_ASSERT</dfn> 0x2</u></td></tr>
<tr><th id="835">835</th><td><i>/* enum: DDR3 test result. */</i></td></tr>
<tr><th id="836">836</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_DDR_TEST_RESULT" data-ref="_M/FCDI_EVENT_CODE_DDR_TEST_RESULT">FCDI_EVENT_CODE_DDR_TEST_RESULT</dfn> 0x3</u></td></tr>
<tr><th id="837">837</th><td><i>/* enum: Link status. */</i></td></tr>
<tr><th id="838">838</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_LINK_STATE" data-ref="_M/FCDI_EVENT_CODE_LINK_STATE">FCDI_EVENT_CODE_LINK_STATE</dfn> 0x4</u></td></tr>
<tr><th id="839">839</th><td><i>/* enum: A timed read is ready to be serviced. */</i></td></tr>
<tr><th id="840">840</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_TIMED_READ" data-ref="_M/FCDI_EVENT_CODE_TIMED_READ">FCDI_EVENT_CODE_TIMED_READ</dfn> 0x5</u></td></tr>
<tr><th id="841">841</th><td><i>/* enum: One or more PPS IN events */</i></td></tr>
<tr><th id="842">842</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_PPS_IN" data-ref="_M/FCDI_EVENT_CODE_PPS_IN">FCDI_EVENT_CODE_PPS_IN</dfn> 0x6</u></td></tr>
<tr><th id="843">843</th><td><i>/* enum: Tick event from PTP clock */</i></td></tr>
<tr><th id="844">844</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_PTP_TICK" data-ref="_M/FCDI_EVENT_CODE_PTP_TICK">FCDI_EVENT_CODE_PTP_TICK</dfn> 0x7</u></td></tr>
<tr><th id="845">845</th><td><i>/* enum: ECC error counters */</i></td></tr>
<tr><th id="846">846</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_DDR_ECC_STATUS" data-ref="_M/FCDI_EVENT_CODE_DDR_ECC_STATUS">FCDI_EVENT_CODE_DDR_ECC_STATUS</dfn> 0x8</u></td></tr>
<tr><th id="847">847</th><td><i>/* enum: Current status of PTP */</i></td></tr>
<tr><th id="848">848</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_PTP_STATUS" data-ref="_M/FCDI_EVENT_CODE_PTP_STATUS">FCDI_EVENT_CODE_PTP_STATUS</dfn> 0x9</u></td></tr>
<tr><th id="849">849</th><td><i>/* enum: Port id config to map MC-FC port idx */</i></td></tr>
<tr><th id="850">850</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_PORT_CONFIG" data-ref="_M/FCDI_EVENT_CODE_PORT_CONFIG">FCDI_EVENT_CODE_PORT_CONFIG</dfn> 0xa</u></td></tr>
<tr><th id="851">851</th><td><i>/* enum: Boot result or error code */</i></td></tr>
<tr><th id="852">852</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_CODE_BOOT_RESULT" data-ref="_M/FCDI_EVENT_CODE_BOOT_RESULT">FCDI_EVENT_CODE_BOOT_RESULT</dfn> 0xb</u></td></tr>
<tr><th id="853">853</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_REBOOT_SRC_LBN" data-ref="_M/FCDI_EVENT_REBOOT_SRC_LBN">FCDI_EVENT_REBOOT_SRC_LBN</dfn> 36</u></td></tr>
<tr><th id="854">854</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_REBOOT_SRC_WIDTH" data-ref="_M/FCDI_EVENT_REBOOT_SRC_WIDTH">FCDI_EVENT_REBOOT_SRC_WIDTH</dfn> 8</u></td></tr>
<tr><th id="855">855</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_REBOOT_FC_FW" data-ref="_M/FCDI_EVENT_REBOOT_FC_FW">FCDI_EVENT_REBOOT_FC_FW</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="856">856</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_REBOOT_FC_BOOTLOADER" data-ref="_M/FCDI_EVENT_REBOOT_FC_BOOTLOADER">FCDI_EVENT_REBOOT_FC_BOOTLOADER</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="857">857</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_ASSERT_INSTR_ADDRESS_OFST" data-ref="_M/FCDI_EVENT_ASSERT_INSTR_ADDRESS_OFST">FCDI_EVENT_ASSERT_INSTR_ADDRESS_OFST</dfn> 0</u></td></tr>
<tr><th id="858">858</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_ASSERT_INSTR_ADDRESS_LEN" data-ref="_M/FCDI_EVENT_ASSERT_INSTR_ADDRESS_LEN">FCDI_EVENT_ASSERT_INSTR_ADDRESS_LEN</dfn> 4</u></td></tr>
<tr><th id="859">859</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_ASSERT_INSTR_ADDRESS_LBN" data-ref="_M/FCDI_EVENT_ASSERT_INSTR_ADDRESS_LBN">FCDI_EVENT_ASSERT_INSTR_ADDRESS_LBN</dfn> 0</u></td></tr>
<tr><th id="860">860</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_ASSERT_INSTR_ADDRESS_WIDTH" data-ref="_M/FCDI_EVENT_ASSERT_INSTR_ADDRESS_WIDTH">FCDI_EVENT_ASSERT_INSTR_ADDRESS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="861">861</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_ASSERT_TYPE_LBN" data-ref="_M/FCDI_EVENT_ASSERT_TYPE_LBN">FCDI_EVENT_ASSERT_TYPE_LBN</dfn> 36</u></td></tr>
<tr><th id="862">862</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_ASSERT_TYPE_WIDTH" data-ref="_M/FCDI_EVENT_ASSERT_TYPE_WIDTH">FCDI_EVENT_ASSERT_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="863">863</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_TEST_RESULT_STATUS_CODE_LBN" data-ref="_M/FCDI_EVENT_DDR_TEST_RESULT_STATUS_CODE_LBN">FCDI_EVENT_DDR_TEST_RESULT_STATUS_CODE_LBN</dfn> 36</u></td></tr>
<tr><th id="864">864</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_TEST_RESULT_STATUS_CODE_WIDTH" data-ref="_M/FCDI_EVENT_DDR_TEST_RESULT_STATUS_CODE_WIDTH">FCDI_EVENT_DDR_TEST_RESULT_STATUS_CODE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="865">865</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_TEST_RESULT_RESULT_OFST" data-ref="_M/FCDI_EVENT_DDR_TEST_RESULT_RESULT_OFST">FCDI_EVENT_DDR_TEST_RESULT_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="866">866</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_TEST_RESULT_RESULT_LEN" data-ref="_M/FCDI_EVENT_DDR_TEST_RESULT_RESULT_LEN">FCDI_EVENT_DDR_TEST_RESULT_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="867">867</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_TEST_RESULT_RESULT_LBN" data-ref="_M/FCDI_EVENT_DDR_TEST_RESULT_RESULT_LBN">FCDI_EVENT_DDR_TEST_RESULT_RESULT_LBN</dfn> 0</u></td></tr>
<tr><th id="868">868</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_TEST_RESULT_RESULT_WIDTH" data-ref="_M/FCDI_EVENT_DDR_TEST_RESULT_RESULT_WIDTH">FCDI_EVENT_DDR_TEST_RESULT_RESULT_WIDTH</dfn> 32</u></td></tr>
<tr><th id="869">869</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LINK_STATE_DATA_OFST" data-ref="_M/FCDI_EVENT_LINK_STATE_DATA_OFST">FCDI_EVENT_LINK_STATE_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="870">870</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LINK_STATE_DATA_LEN" data-ref="_M/FCDI_EVENT_LINK_STATE_DATA_LEN">FCDI_EVENT_LINK_STATE_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="871">871</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LINK_STATE_DATA_LBN" data-ref="_M/FCDI_EVENT_LINK_STATE_DATA_LBN">FCDI_EVENT_LINK_STATE_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="872">872</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_LINK_STATE_DATA_WIDTH" data-ref="_M/FCDI_EVENT_LINK_STATE_DATA_WIDTH">FCDI_EVENT_LINK_STATE_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="873">873</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PTP_STATE_OFST" data-ref="_M/FCDI_EVENT_PTP_STATE_OFST">FCDI_EVENT_PTP_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="874">874</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PTP_STATE_LEN" data-ref="_M/FCDI_EVENT_PTP_STATE_LEN">FCDI_EVENT_PTP_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="875">875</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PTP_UNDEFINED" data-ref="_M/FCDI_EVENT_PTP_UNDEFINED">FCDI_EVENT_PTP_UNDEFINED</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="876">876</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PTP_SETUP_FAILED" data-ref="_M/FCDI_EVENT_PTP_SETUP_FAILED">FCDI_EVENT_PTP_SETUP_FAILED</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="877">877</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PTP_OPERATIONAL" data-ref="_M/FCDI_EVENT_PTP_OPERATIONAL">FCDI_EVENT_PTP_OPERATIONAL</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="878">878</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PTP_STATE_LBN" data-ref="_M/FCDI_EVENT_PTP_STATE_LBN">FCDI_EVENT_PTP_STATE_LBN</dfn> 0</u></td></tr>
<tr><th id="879">879</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PTP_STATE_WIDTH" data-ref="_M/FCDI_EVENT_PTP_STATE_WIDTH">FCDI_EVENT_PTP_STATE_WIDTH</dfn> 32</u></td></tr>
<tr><th id="880">880</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_ECC_STATUS_BANK_ID_LBN" data-ref="_M/FCDI_EVENT_DDR_ECC_STATUS_BANK_ID_LBN">FCDI_EVENT_DDR_ECC_STATUS_BANK_ID_LBN</dfn> 36</u></td></tr>
<tr><th id="881">881</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_ECC_STATUS_BANK_ID_WIDTH" data-ref="_M/FCDI_EVENT_DDR_ECC_STATUS_BANK_ID_WIDTH">FCDI_EVENT_DDR_ECC_STATUS_BANK_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="882">882</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_ECC_STATUS_STATUS_OFST" data-ref="_M/FCDI_EVENT_DDR_ECC_STATUS_STATUS_OFST">FCDI_EVENT_DDR_ECC_STATUS_STATUS_OFST</dfn> 0</u></td></tr>
<tr><th id="883">883</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_ECC_STATUS_STATUS_LEN" data-ref="_M/FCDI_EVENT_DDR_ECC_STATUS_STATUS_LEN">FCDI_EVENT_DDR_ECC_STATUS_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="884">884</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_ECC_STATUS_STATUS_LBN" data-ref="_M/FCDI_EVENT_DDR_ECC_STATUS_STATUS_LBN">FCDI_EVENT_DDR_ECC_STATUS_STATUS_LBN</dfn> 0</u></td></tr>
<tr><th id="885">885</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_DDR_ECC_STATUS_STATUS_WIDTH" data-ref="_M/FCDI_EVENT_DDR_ECC_STATUS_STATUS_WIDTH">FCDI_EVENT_DDR_ECC_STATUS_STATUS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="886">886</th><td><i>/* Index of MC port being referred to */</i></td></tr>
<tr><th id="887">887</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PORT_CONFIG_SRC_LBN" data-ref="_M/FCDI_EVENT_PORT_CONFIG_SRC_LBN">FCDI_EVENT_PORT_CONFIG_SRC_LBN</dfn> 36</u></td></tr>
<tr><th id="888">888</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PORT_CONFIG_SRC_WIDTH" data-ref="_M/FCDI_EVENT_PORT_CONFIG_SRC_WIDTH">FCDI_EVENT_PORT_CONFIG_SRC_WIDTH</dfn> 8</u></td></tr>
<tr><th id="889">889</th><td><i>/* FC Port index that matches the MC port index in SRC */</i></td></tr>
<tr><th id="890">890</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PORT_CONFIG_DATA_OFST" data-ref="_M/FCDI_EVENT_PORT_CONFIG_DATA_OFST">FCDI_EVENT_PORT_CONFIG_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="891">891</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PORT_CONFIG_DATA_LEN" data-ref="_M/FCDI_EVENT_PORT_CONFIG_DATA_LEN">FCDI_EVENT_PORT_CONFIG_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="892">892</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PORT_CONFIG_DATA_LBN" data-ref="_M/FCDI_EVENT_PORT_CONFIG_DATA_LBN">FCDI_EVENT_PORT_CONFIG_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="893">893</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_PORT_CONFIG_DATA_WIDTH" data-ref="_M/FCDI_EVENT_PORT_CONFIG_DATA_WIDTH">FCDI_EVENT_PORT_CONFIG_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="894">894</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_BOOT_RESULT_OFST" data-ref="_M/FCDI_EVENT_BOOT_RESULT_OFST">FCDI_EVENT_BOOT_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="895">895</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_BOOT_RESULT_LEN" data-ref="_M/FCDI_EVENT_BOOT_RESULT_LEN">FCDI_EVENT_BOOT_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="896">896</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="897">897</th><td><i>/*               MC_CMD_AOE/MC_CMD_AOE_OUT_INFO/FC_BOOT_RESULT */</i></td></tr>
<tr><th id="898">898</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_BOOT_RESULT_LBN" data-ref="_M/FCDI_EVENT_BOOT_RESULT_LBN">FCDI_EVENT_BOOT_RESULT_LBN</dfn> 0</u></td></tr>
<tr><th id="899">899</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EVENT_BOOT_RESULT_WIDTH" data-ref="_M/FCDI_EVENT_BOOT_RESULT_WIDTH">FCDI_EVENT_BOOT_RESULT_WIDTH</dfn> 32</u></td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td><i>/* FCDI_EXTENDED_EVENT_PPS structuredef: Extended FCDI event to send PPS events</i></td></tr>
<tr><th id="902">902</th><td><i> * to the MC. Note that this structure | is overlayed over a normal FCDI event</i></td></tr>
<tr><th id="903">903</th><td><i> * such that bits 32-63 containing | event code, level, source etc remain the</i></td></tr>
<tr><th id="904">904</th><td><i> * same. In this case the data | field of the header is defined to be the</i></td></tr>
<tr><th id="905">905</th><td><i> * number of timestamps</i></td></tr>
<tr><th id="906">906</th><td><i> */</i></td></tr>
<tr><th id="907">907</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_LENMIN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_LENMIN">FCDI_EXTENDED_EVENT_PPS_LENMIN</dfn> 16</u></td></tr>
<tr><th id="908">908</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_LENMAX" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_LENMAX">FCDI_EXTENDED_EVENT_PPS_LENMAX</dfn> 248</u></td></tr>
<tr><th id="909">909</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_LEN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_LEN">FCDI_EXTENDED_EVENT_PPS_LEN</dfn>(num) (8+8*(num))</u></td></tr>
<tr><th id="910">910</th><td><i>/* Number of timestamps following */</i></td></tr>
<tr><th id="911">911</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_COUNT_OFST" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_COUNT_OFST">FCDI_EXTENDED_EVENT_PPS_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="912">912</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_COUNT_LEN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_COUNT_LEN">FCDI_EXTENDED_EVENT_PPS_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="913">913</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_COUNT_LBN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_COUNT_LBN">FCDI_EXTENDED_EVENT_PPS_COUNT_LBN</dfn> 0</u></td></tr>
<tr><th id="914">914</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_COUNT_WIDTH" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_COUNT_WIDTH">FCDI_EXTENDED_EVENT_PPS_COUNT_WIDTH</dfn> 32</u></td></tr>
<tr><th id="915">915</th><td><i>/* Seconds field of a timestamp record */</i></td></tr>
<tr><th id="916">916</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_SECONDS_OFST" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_SECONDS_OFST">FCDI_EXTENDED_EVENT_PPS_SECONDS_OFST</dfn> 8</u></td></tr>
<tr><th id="917">917</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_SECONDS_LEN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_SECONDS_LEN">FCDI_EXTENDED_EVENT_PPS_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="918">918</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_SECONDS_LBN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_SECONDS_LBN">FCDI_EXTENDED_EVENT_PPS_SECONDS_LBN</dfn> 64</u></td></tr>
<tr><th id="919">919</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_SECONDS_WIDTH" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_SECONDS_WIDTH">FCDI_EXTENDED_EVENT_PPS_SECONDS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="920">920</th><td><i>/* Nanoseconds field of a timestamp record */</i></td></tr>
<tr><th id="921">921</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_OFST" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_OFST">FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_OFST</dfn> 12</u></td></tr>
<tr><th id="922">922</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_LEN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_LEN">FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="923">923</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_LBN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_LBN">FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_LBN</dfn> 96</u></td></tr>
<tr><th id="924">924</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_WIDTH" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_WIDTH">FCDI_EXTENDED_EVENT_PPS_NANOSECONDS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="925">925</th><td><i>/* Timestamp records comprising the event */</i></td></tr>
<tr><th id="926">926</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_OFST" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_OFST">FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_OFST</dfn> 8</u></td></tr>
<tr><th id="927">927</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_LEN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_LEN">FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_LEN</dfn> 8</u></td></tr>
<tr><th id="928">928</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_LO_OFST" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_LO_OFST">FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="929">929</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_HI_OFST" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_HI_OFST">FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="930">930</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_MINNUM" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_MINNUM">FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_MINNUM</dfn> 1</u></td></tr>
<tr><th id="931">931</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_MAXNUM" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_MAXNUM">FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_MAXNUM</dfn> 30</u></td></tr>
<tr><th id="932">932</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_LBN" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_LBN">FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_LBN</dfn> 64</u></td></tr>
<tr><th id="933">933</th><td><u>#define	<dfn class="macro" id="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_WIDTH" data-ref="_M/FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_WIDTH">FCDI_EXTENDED_EVENT_PPS_TIMESTAMPS_WIDTH</dfn> 64</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><i>/* MUM_EVENT structuredef */</i></td></tr>
<tr><th id="936">936</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_LEN" data-ref="_M/MUM_EVENT_LEN">MUM_EVENT_LEN</dfn> 8</u></td></tr>
<tr><th id="937">937</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_CONT_LBN" data-ref="_M/MUM_EVENT_CONT_LBN">MUM_EVENT_CONT_LBN</dfn> 32</u></td></tr>
<tr><th id="938">938</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_CONT_WIDTH" data-ref="_M/MUM_EVENT_CONT_WIDTH">MUM_EVENT_CONT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="939">939</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_LEVEL_LBN" data-ref="_M/MUM_EVENT_LEVEL_LBN">MUM_EVENT_LEVEL_LBN</dfn> 33</u></td></tr>
<tr><th id="940">940</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_LEVEL_WIDTH" data-ref="_M/MUM_EVENT_LEVEL_WIDTH">MUM_EVENT_LEVEL_WIDTH</dfn> 3</u></td></tr>
<tr><th id="941">941</th><td><i>/* enum: Info. */</i></td></tr>
<tr><th id="942">942</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_LEVEL_INFO" data-ref="_M/MUM_EVENT_LEVEL_INFO">MUM_EVENT_LEVEL_INFO</dfn> 0x0</u></td></tr>
<tr><th id="943">943</th><td><i>/* enum: Warning. */</i></td></tr>
<tr><th id="944">944</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_LEVEL_WARN" data-ref="_M/MUM_EVENT_LEVEL_WARN">MUM_EVENT_LEVEL_WARN</dfn> 0x1</u></td></tr>
<tr><th id="945">945</th><td><i>/* enum: Error. */</i></td></tr>
<tr><th id="946">946</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_LEVEL_ERR" data-ref="_M/MUM_EVENT_LEVEL_ERR">MUM_EVENT_LEVEL_ERR</dfn> 0x2</u></td></tr>
<tr><th id="947">947</th><td><i>/* enum: Fatal. */</i></td></tr>
<tr><th id="948">948</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_LEVEL_FATAL" data-ref="_M/MUM_EVENT_LEVEL_FATAL">MUM_EVENT_LEVEL_FATAL</dfn> 0x3</u></td></tr>
<tr><th id="949">949</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_DATA_OFST" data-ref="_M/MUM_EVENT_DATA_OFST">MUM_EVENT_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="950">950</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_DATA_LEN" data-ref="_M/MUM_EVENT_DATA_LEN">MUM_EVENT_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="951">951</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SENSOR_ID_LBN" data-ref="_M/MUM_EVENT_SENSOR_ID_LBN">MUM_EVENT_SENSOR_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="952">952</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SENSOR_ID_WIDTH" data-ref="_M/MUM_EVENT_SENSOR_ID_WIDTH">MUM_EVENT_SENSOR_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="953">953</th><td><i>/*             Enum values, see field(s): */</i></td></tr>
<tr><th id="954">954</th><td><i>/*                MC_CMD_SENSOR_INFO/MC_CMD_SENSOR_INFO_OUT/MASK */</i></td></tr>
<tr><th id="955">955</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SENSOR_STATE_LBN" data-ref="_M/MUM_EVENT_SENSOR_STATE_LBN">MUM_EVENT_SENSOR_STATE_LBN</dfn> 8</u></td></tr>
<tr><th id="956">956</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SENSOR_STATE_WIDTH" data-ref="_M/MUM_EVENT_SENSOR_STATE_WIDTH">MUM_EVENT_SENSOR_STATE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="957">957</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_READY_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_READY_LBN">MUM_EVENT_PORT_PHY_READY_LBN</dfn> 0</u></td></tr>
<tr><th id="958">958</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_READY_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_READY_WIDTH">MUM_EVENT_PORT_PHY_READY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="959">959</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_LINK_UP_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_LINK_UP_LBN">MUM_EVENT_PORT_PHY_LINK_UP_LBN</dfn> 1</u></td></tr>
<tr><th id="960">960</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_LINK_UP_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_LINK_UP_WIDTH">MUM_EVENT_PORT_PHY_LINK_UP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="961">961</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TX_LOL_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_TX_LOL_LBN">MUM_EVENT_PORT_PHY_TX_LOL_LBN</dfn> 2</u></td></tr>
<tr><th id="962">962</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TX_LOL_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_TX_LOL_WIDTH">MUM_EVENT_PORT_PHY_TX_LOL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="963">963</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_RX_LOL_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_RX_LOL_LBN">MUM_EVENT_PORT_PHY_RX_LOL_LBN</dfn> 3</u></td></tr>
<tr><th id="964">964</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_RX_LOL_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_RX_LOL_WIDTH">MUM_EVENT_PORT_PHY_RX_LOL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="965">965</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TX_LOS_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_TX_LOS_LBN">MUM_EVENT_PORT_PHY_TX_LOS_LBN</dfn> 4</u></td></tr>
<tr><th id="966">966</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TX_LOS_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_TX_LOS_WIDTH">MUM_EVENT_PORT_PHY_TX_LOS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="967">967</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_RX_LOS_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_RX_LOS_LBN">MUM_EVENT_PORT_PHY_RX_LOS_LBN</dfn> 5</u></td></tr>
<tr><th id="968">968</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_RX_LOS_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_RX_LOS_WIDTH">MUM_EVENT_PORT_PHY_RX_LOS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="969">969</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TX_FAULT_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_TX_FAULT_LBN">MUM_EVENT_PORT_PHY_TX_FAULT_LBN</dfn> 6</u></td></tr>
<tr><th id="970">970</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TX_FAULT_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_TX_FAULT_WIDTH">MUM_EVENT_PORT_PHY_TX_FAULT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="971">971</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_DATA_LBN" data-ref="_M/MUM_EVENT_DATA_LBN">MUM_EVENT_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="972">972</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_DATA_WIDTH" data-ref="_M/MUM_EVENT_DATA_WIDTH">MUM_EVENT_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="973">973</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SRC_LBN" data-ref="_M/MUM_EVENT_SRC_LBN">MUM_EVENT_SRC_LBN</dfn> 36</u></td></tr>
<tr><th id="974">974</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SRC_WIDTH" data-ref="_M/MUM_EVENT_SRC_WIDTH">MUM_EVENT_SRC_WIDTH</dfn> 8</u></td></tr>
<tr><th id="975">975</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_EV_CODE_LBN" data-ref="_M/MUM_EVENT_EV_CODE_LBN">MUM_EVENT_EV_CODE_LBN</dfn> 60</u></td></tr>
<tr><th id="976">976</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_EV_CODE_WIDTH" data-ref="_M/MUM_EVENT_EV_CODE_WIDTH">MUM_EVENT_EV_CODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="977">977</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_CODE_LBN" data-ref="_M/MUM_EVENT_CODE_LBN">MUM_EVENT_CODE_LBN</dfn> 44</u></td></tr>
<tr><th id="978">978</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_CODE_WIDTH" data-ref="_M/MUM_EVENT_CODE_WIDTH">MUM_EVENT_CODE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="979">979</th><td><i>/* enum: The MUM was rebooted. */</i></td></tr>
<tr><th id="980">980</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_CODE_REBOOT" data-ref="_M/MUM_EVENT_CODE_REBOOT">MUM_EVENT_CODE_REBOOT</dfn> 0x1</u></td></tr>
<tr><th id="981">981</th><td><i>/* enum: Bad assert. */</i></td></tr>
<tr><th id="982">982</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_CODE_ASSERT" data-ref="_M/MUM_EVENT_CODE_ASSERT">MUM_EVENT_CODE_ASSERT</dfn> 0x2</u></td></tr>
<tr><th id="983">983</th><td><i>/* enum: Sensor failure. */</i></td></tr>
<tr><th id="984">984</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_CODE_SENSOR" data-ref="_M/MUM_EVENT_CODE_SENSOR">MUM_EVENT_CODE_SENSOR</dfn> 0x3</u></td></tr>
<tr><th id="985">985</th><td><i>/* enum: Link fault has been asserted, or has cleared. */</i></td></tr>
<tr><th id="986">986</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_CODE_QSFP_LASI_INTERRUPT" data-ref="_M/MUM_EVENT_CODE_QSFP_LASI_INTERRUPT">MUM_EVENT_CODE_QSFP_LASI_INTERRUPT</dfn> 0x4</u></td></tr>
<tr><th id="987">987</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SENSOR_DATA_OFST" data-ref="_M/MUM_EVENT_SENSOR_DATA_OFST">MUM_EVENT_SENSOR_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="988">988</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SENSOR_DATA_LEN" data-ref="_M/MUM_EVENT_SENSOR_DATA_LEN">MUM_EVENT_SENSOR_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="989">989</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SENSOR_DATA_LBN" data-ref="_M/MUM_EVENT_SENSOR_DATA_LBN">MUM_EVENT_SENSOR_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="990">990</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_SENSOR_DATA_WIDTH" data-ref="_M/MUM_EVENT_SENSOR_DATA_WIDTH">MUM_EVENT_SENSOR_DATA_WIDTH</dfn> 32</u></td></tr>
<tr><th id="991">991</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_FLAGS_OFST" data-ref="_M/MUM_EVENT_PORT_PHY_FLAGS_OFST">MUM_EVENT_PORT_PHY_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="992">992</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_FLAGS_LEN" data-ref="_M/MUM_EVENT_PORT_PHY_FLAGS_LEN">MUM_EVENT_PORT_PHY_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="993">993</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_FLAGS_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_FLAGS_LBN">MUM_EVENT_PORT_PHY_FLAGS_LBN</dfn> 0</u></td></tr>
<tr><th id="994">994</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_FLAGS_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_FLAGS_WIDTH">MUM_EVENT_PORT_PHY_FLAGS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="995">995</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_COPPER_LEN_OFST" data-ref="_M/MUM_EVENT_PORT_PHY_COPPER_LEN_OFST">MUM_EVENT_PORT_PHY_COPPER_LEN_OFST</dfn> 0</u></td></tr>
<tr><th id="996">996</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_COPPER_LEN_LEN" data-ref="_M/MUM_EVENT_PORT_PHY_COPPER_LEN_LEN">MUM_EVENT_PORT_PHY_COPPER_LEN_LEN</dfn> 4</u></td></tr>
<tr><th id="997">997</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_COPPER_LEN_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_COPPER_LEN_LBN">MUM_EVENT_PORT_PHY_COPPER_LEN_LBN</dfn> 0</u></td></tr>
<tr><th id="998">998</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_COPPER_LEN_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_COPPER_LEN_WIDTH">MUM_EVENT_PORT_PHY_COPPER_LEN_WIDTH</dfn> 32</u></td></tr>
<tr><th id="999">999</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_CAPS_OFST" data-ref="_M/MUM_EVENT_PORT_PHY_CAPS_OFST">MUM_EVENT_PORT_PHY_CAPS_OFST</dfn> 0</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_CAPS_LEN" data-ref="_M/MUM_EVENT_PORT_PHY_CAPS_LEN">MUM_EVENT_PORT_PHY_CAPS_LEN</dfn> 4</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_CAPS_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_CAPS_LBN">MUM_EVENT_PORT_PHY_CAPS_LBN</dfn> 0</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_CAPS_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_CAPS_WIDTH">MUM_EVENT_PORT_PHY_CAPS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TECH_OFST" data-ref="_M/MUM_EVENT_PORT_PHY_TECH_OFST">MUM_EVENT_PORT_PHY_TECH_OFST</dfn> 0</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TECH_LEN" data-ref="_M/MUM_EVENT_PORT_PHY_TECH_LEN">MUM_EVENT_PORT_PHY_TECH_LEN</dfn> 4</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_UNKNOWN" data-ref="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_UNKNOWN">MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_UNKNOWN</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_OPTICAL" data-ref="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_OPTICAL">MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_OPTICAL</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_PASSIVE" data-ref="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_PASSIVE">MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_PASSIVE</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_PASSIVE_EQUALIZED" data-ref="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_PASSIVE_EQUALIZED">MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_PASSIVE_EQUALIZED</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_ACTIVE_LIMITING" data-ref="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_ACTIVE_LIMITING">MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_ACTIVE_LIMITING</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_ACTIVE_LINEAR" data-ref="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_ACTIVE_LINEAR">MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_COPPER_ACTIVE_LINEAR</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_BASE_T" data-ref="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_BASE_T">MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_BASE_T</dfn> 0x6 /* enum */</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_LOOPBACK_PASSIVE" data-ref="_M/MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_LOOPBACK_PASSIVE">MUM_EVENT_PORT_PHY_STATE_QSFP_MODULE_TECH_LOOPBACK_PASSIVE</dfn> 0x7 /* enum */</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TECH_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_TECH_LBN">MUM_EVENT_PORT_PHY_TECH_LBN</dfn> 0</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_TECH_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_TECH_WIDTH">MUM_EVENT_PORT_PHY_TECH_WIDTH</dfn> 32</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_LBN">MUM_EVENT_PORT_PHY_SRC_DATA_ID_LBN</dfn> 36</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_WIDTH">MUM_EVENT_PORT_PHY_SRC_DATA_ID_WIDTH</dfn> 4</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_FLAGS" data-ref="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_FLAGS">MUM_EVENT_PORT_PHY_SRC_DATA_ID_FLAGS</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_COPPER_LEN" data-ref="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_COPPER_LEN">MUM_EVENT_PORT_PHY_SRC_DATA_ID_COPPER_LEN</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_CAPS" data-ref="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_CAPS">MUM_EVENT_PORT_PHY_SRC_DATA_ID_CAPS</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_TECH" data-ref="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_TECH">MUM_EVENT_PORT_PHY_SRC_DATA_ID_TECH</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_MAX" data-ref="_M/MUM_EVENT_PORT_PHY_SRC_DATA_ID_MAX">MUM_EVENT_PORT_PHY_SRC_DATA_ID_MAX</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_SRC_PORT_NO_LBN" data-ref="_M/MUM_EVENT_PORT_PHY_SRC_PORT_NO_LBN">MUM_EVENT_PORT_PHY_SRC_PORT_NO_LBN</dfn> 40</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define	<dfn class="macro" id="_M/MUM_EVENT_PORT_PHY_SRC_PORT_NO_WIDTH" data-ref="_M/MUM_EVENT_PORT_PHY_SRC_PORT_NO_WIDTH">MUM_EVENT_PORT_PHY_SRC_PORT_NO_WIDTH</dfn> 4</u></td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td><i>/***********************************/</i></td></tr>
<tr><th id="1027">1027</th><td><i>/* MC_CMD_READ32</i></td></tr>
<tr><th id="1028">1028</th><td><i> * Read multiple 32byte words from MC memory. Note - this command really</i></td></tr>
<tr><th id="1029">1029</th><td><i> * belongs to INSECURE category but is required by shmboot. The command handler</i></td></tr>
<tr><th id="1030">1030</th><td><i> * has additional checks to reject insecure calls.</i></td></tr>
<tr><th id="1031">1031</th><td><i> */</i></td></tr>
<tr><th id="1032">1032</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32" data-ref="_M/MC_CMD_READ32">MC_CMD_READ32</dfn> 0x1</u></td></tr>
<tr><th id="1033">1033</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x1_PRIVILEGE_CTG">MC_CMD_0x1_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x1_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x1_PRIVILEGE_CTG">MC_CMD_0x1_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td><i>/* MC_CMD_READ32_IN msgrequest */</i></td></tr>
<tr><th id="1038">1038</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_IN_LEN" data-ref="_M/MC_CMD_READ32_IN_LEN">MC_CMD_READ32_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_IN_ADDR_OFST" data-ref="_M/MC_CMD_READ32_IN_ADDR_OFST">MC_CMD_READ32_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_IN_ADDR_LEN" data-ref="_M/MC_CMD_READ32_IN_ADDR_LEN">MC_CMD_READ32_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_IN_NUMWORDS_OFST" data-ref="_M/MC_CMD_READ32_IN_NUMWORDS_OFST">MC_CMD_READ32_IN_NUMWORDS_OFST</dfn> 4</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_IN_NUMWORDS_LEN" data-ref="_M/MC_CMD_READ32_IN_NUMWORDS_LEN">MC_CMD_READ32_IN_NUMWORDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td><i>/* MC_CMD_READ32_OUT msgresponse */</i></td></tr>
<tr><th id="1045">1045</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_OUT_LENMIN" data-ref="_M/MC_CMD_READ32_OUT_LENMIN">MC_CMD_READ32_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_OUT_LENMAX" data-ref="_M/MC_CMD_READ32_OUT_LENMAX">MC_CMD_READ32_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_OUT_LEN" data-ref="_M/MC_CMD_READ32_OUT_LEN">MC_CMD_READ32_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_OUT_BUFFER_OFST" data-ref="_M/MC_CMD_READ32_OUT_BUFFER_OFST">MC_CMD_READ32_OUT_BUFFER_OFST</dfn> 0</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_OUT_BUFFER_LEN" data-ref="_M/MC_CMD_READ32_OUT_BUFFER_LEN">MC_CMD_READ32_OUT_BUFFER_LEN</dfn> 4</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_OUT_BUFFER_MINNUM" data-ref="_M/MC_CMD_READ32_OUT_BUFFER_MINNUM">MC_CMD_READ32_OUT_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ32_OUT_BUFFER_MAXNUM" data-ref="_M/MC_CMD_READ32_OUT_BUFFER_MAXNUM">MC_CMD_READ32_OUT_BUFFER_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td><i>/***********************************/</i></td></tr>
<tr><th id="1055">1055</th><td><i>/* MC_CMD_WRITE32</i></td></tr>
<tr><th id="1056">1056</th><td><i> * Write multiple 32byte words to MC memory.</i></td></tr>
<tr><th id="1057">1057</th><td><i> */</i></td></tr>
<tr><th id="1058">1058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32" data-ref="_M/MC_CMD_WRITE32">MC_CMD_WRITE32</dfn> 0x2</u></td></tr>
<tr><th id="1059">1059</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x2_PRIVILEGE_CTG">MC_CMD_0x2_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x2_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x2_PRIVILEGE_CTG">MC_CMD_0x2_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td><i>/* MC_CMD_WRITE32_IN msgrequest */</i></td></tr>
<tr><th id="1064">1064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_IN_LENMIN" data-ref="_M/MC_CMD_WRITE32_IN_LENMIN">MC_CMD_WRITE32_IN_LENMIN</dfn> 8</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_IN_LENMAX" data-ref="_M/MC_CMD_WRITE32_IN_LENMAX">MC_CMD_WRITE32_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_IN_LEN" data-ref="_M/MC_CMD_WRITE32_IN_LEN">MC_CMD_WRITE32_IN_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_IN_ADDR_OFST" data-ref="_M/MC_CMD_WRITE32_IN_ADDR_OFST">MC_CMD_WRITE32_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_IN_ADDR_LEN" data-ref="_M/MC_CMD_WRITE32_IN_ADDR_LEN">MC_CMD_WRITE32_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_IN_BUFFER_OFST" data-ref="_M/MC_CMD_WRITE32_IN_BUFFER_OFST">MC_CMD_WRITE32_IN_BUFFER_OFST</dfn> 4</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_IN_BUFFER_LEN" data-ref="_M/MC_CMD_WRITE32_IN_BUFFER_LEN">MC_CMD_WRITE32_IN_BUFFER_LEN</dfn> 4</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_IN_BUFFER_MINNUM" data-ref="_M/MC_CMD_WRITE32_IN_BUFFER_MINNUM">MC_CMD_WRITE32_IN_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_IN_BUFFER_MAXNUM" data-ref="_M/MC_CMD_WRITE32_IN_BUFFER_MAXNUM">MC_CMD_WRITE32_IN_BUFFER_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td><i>/* MC_CMD_WRITE32_OUT msgresponse */</i></td></tr>
<tr><th id="1075">1075</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WRITE32_OUT_LEN" data-ref="_M/MC_CMD_WRITE32_OUT_LEN">MC_CMD_WRITE32_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td><i>/***********************************/</i></td></tr>
<tr><th id="1079">1079</th><td><i>/* MC_CMD_COPYCODE</i></td></tr>
<tr><th id="1080">1080</th><td><i> * Copy MC code between two locations and jump. Note - this command really</i></td></tr>
<tr><th id="1081">1081</th><td><i> * belongs to INSECURE category but is required by shmboot. The command handler</i></td></tr>
<tr><th id="1082">1082</th><td><i> * has additional checks to reject insecure calls.</i></td></tr>
<tr><th id="1083">1083</th><td><i> */</i></td></tr>
<tr><th id="1084">1084</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE" data-ref="_M/MC_CMD_COPYCODE">MC_CMD_COPYCODE</dfn> 0x3</u></td></tr>
<tr><th id="1085">1085</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x3_PRIVILEGE_CTG">MC_CMD_0x3_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x3_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x3_PRIVILEGE_CTG">MC_CMD_0x3_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td><i>/* MC_CMD_COPYCODE_IN msgrequest */</i></td></tr>
<tr><th id="1090">1090</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_LEN" data-ref="_M/MC_CMD_COPYCODE_IN_LEN">MC_CMD_COPYCODE_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="1091">1091</th><td><i>/* Source address</i></td></tr>
<tr><th id="1092">1092</th><td><i> *</i></td></tr>
<tr><th id="1093">1093</th><td><i> * The main image should be entered via a copy of a single word from and to a</i></td></tr>
<tr><th id="1094">1094</th><td><i> * magic address, which controls various aspects of the boot. The magic address</i></td></tr>
<tr><th id="1095">1095</th><td><i> * is a bitfield, with each bit as documented below.</i></td></tr>
<tr><th id="1096">1096</th><td><i> */</i></td></tr>
<tr><th id="1097">1097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_SRC_ADDR_OFST" data-ref="_M/MC_CMD_COPYCODE_IN_SRC_ADDR_OFST">MC_CMD_COPYCODE_IN_SRC_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_SRC_ADDR_LEN" data-ref="_M/MC_CMD_COPYCODE_IN_SRC_ADDR_LEN">MC_CMD_COPYCODE_IN_SRC_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="1099">1099</th><td><i>/* enum: Deprecated; equivalent to setting BOOT_MAGIC_PRESENT (see below) */</i></td></tr>
<tr><th id="1100">1100</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_HUNT_NO_MAGIC_ADDR" data-ref="_M/MC_CMD_COPYCODE_HUNT_NO_MAGIC_ADDR">MC_CMD_COPYCODE_HUNT_NO_MAGIC_ADDR</dfn> 0x10000</u></td></tr>
<tr><th id="1101">1101</th><td><i>/* enum: Deprecated; equivalent to setting BOOT_MAGIC_PRESENT and</i></td></tr>
<tr><th id="1102">1102</th><td><i> * BOOT_MAGIC_SATELLITE_CPUS_NOT_LOADED (see below)</i></td></tr>
<tr><th id="1103">1103</th><td><i> */</i></td></tr>
<tr><th id="1104">1104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_HUNT_NO_DATAPATH_MAGIC_ADDR" data-ref="_M/MC_CMD_COPYCODE_HUNT_NO_DATAPATH_MAGIC_ADDR">MC_CMD_COPYCODE_HUNT_NO_DATAPATH_MAGIC_ADDR</dfn> 0x1d0d0</u></td></tr>
<tr><th id="1105">1105</th><td><i>/* enum: Deprecated; equivalent to setting BOOT_MAGIC_PRESENT,</i></td></tr>
<tr><th id="1106">1106</th><td><i> * BOOT_MAGIC_SATELLITE_CPUS_NOT_LOADED and BOOT_MAGIC_IGNORE_CONFIG (see</i></td></tr>
<tr><th id="1107">1107</th><td><i> * below)</i></td></tr>
<tr><th id="1108">1108</th><td><i> */</i></td></tr>
<tr><th id="1109">1109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_HUNT_IGNORE_CONFIG_MAGIC_ADDR" data-ref="_M/MC_CMD_COPYCODE_HUNT_IGNORE_CONFIG_MAGIC_ADDR">MC_CMD_COPYCODE_HUNT_IGNORE_CONFIG_MAGIC_ADDR</dfn> 0x1badc</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_PRESENT_LBN" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_PRESENT_LBN">MC_CMD_COPYCODE_IN_BOOT_MAGIC_PRESENT_LBN</dfn> 17</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_PRESENT_WIDTH" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_PRESENT_WIDTH">MC_CMD_COPYCODE_IN_BOOT_MAGIC_PRESENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_SATELLITE_CPUS_NOT_LOADED_LBN" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_SATELLITE_CPUS_NOT_LOADED_LBN">MC_CMD_COPYCODE_IN_BOOT_MAGIC_SATELLITE_CPUS_NOT_LOADED_LBN</dfn> 2</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_SATELLITE_CPUS_NOT_LOADED_WIDTH" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_SATELLITE_CPUS_NOT_LOADED_WIDTH">MC_CMD_COPYCODE_IN_BOOT_MAGIC_SATELLITE_CPUS_NOT_LOADED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_IGNORE_CONFIG_LBN" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_IGNORE_CONFIG_LBN">MC_CMD_COPYCODE_IN_BOOT_MAGIC_IGNORE_CONFIG_LBN</dfn> 3</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_IGNORE_CONFIG_WIDTH" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_IGNORE_CONFIG_WIDTH">MC_CMD_COPYCODE_IN_BOOT_MAGIC_IGNORE_CONFIG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_SKIP_BOOT_ICORE_SYNC_LBN" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_SKIP_BOOT_ICORE_SYNC_LBN">MC_CMD_COPYCODE_IN_BOOT_MAGIC_SKIP_BOOT_ICORE_SYNC_LBN</dfn> 4</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_SKIP_BOOT_ICORE_SYNC_WIDTH" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_SKIP_BOOT_ICORE_SYNC_WIDTH">MC_CMD_COPYCODE_IN_BOOT_MAGIC_SKIP_BOOT_ICORE_SYNC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_FORCE_STANDALONE_LBN" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_FORCE_STANDALONE_LBN">MC_CMD_COPYCODE_IN_BOOT_MAGIC_FORCE_STANDALONE_LBN</dfn> 5</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_FORCE_STANDALONE_WIDTH" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_FORCE_STANDALONE_WIDTH">MC_CMD_COPYCODE_IN_BOOT_MAGIC_FORCE_STANDALONE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_DISABLE_XIP_LBN" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_DISABLE_XIP_LBN">MC_CMD_COPYCODE_IN_BOOT_MAGIC_DISABLE_XIP_LBN</dfn> 6</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_DISABLE_XIP_WIDTH" data-ref="_M/MC_CMD_COPYCODE_IN_BOOT_MAGIC_DISABLE_XIP_WIDTH">MC_CMD_COPYCODE_IN_BOOT_MAGIC_DISABLE_XIP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1122">1122</th><td><i>/* Destination address */</i></td></tr>
<tr><th id="1123">1123</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_DEST_ADDR_OFST" data-ref="_M/MC_CMD_COPYCODE_IN_DEST_ADDR_OFST">MC_CMD_COPYCODE_IN_DEST_ADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_DEST_ADDR_LEN" data-ref="_M/MC_CMD_COPYCODE_IN_DEST_ADDR_LEN">MC_CMD_COPYCODE_IN_DEST_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_NUMWORDS_OFST" data-ref="_M/MC_CMD_COPYCODE_IN_NUMWORDS_OFST">MC_CMD_COPYCODE_IN_NUMWORDS_OFST</dfn> 8</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_NUMWORDS_LEN" data-ref="_M/MC_CMD_COPYCODE_IN_NUMWORDS_LEN">MC_CMD_COPYCODE_IN_NUMWORDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1127">1127</th><td><i>/* Address of where to jump after copy. */</i></td></tr>
<tr><th id="1128">1128</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_JUMP_OFST" data-ref="_M/MC_CMD_COPYCODE_IN_JUMP_OFST">MC_CMD_COPYCODE_IN_JUMP_OFST</dfn> 12</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_IN_JUMP_LEN" data-ref="_M/MC_CMD_COPYCODE_IN_JUMP_LEN">MC_CMD_COPYCODE_IN_JUMP_LEN</dfn> 4</u></td></tr>
<tr><th id="1130">1130</th><td><i>/* enum: Control should return to the caller rather than jumping */</i></td></tr>
<tr><th id="1131">1131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_JUMP_NONE" data-ref="_M/MC_CMD_COPYCODE_JUMP_NONE">MC_CMD_COPYCODE_JUMP_NONE</dfn> 0x1</u></td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><i>/* MC_CMD_COPYCODE_OUT msgresponse */</i></td></tr>
<tr><th id="1134">1134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_COPYCODE_OUT_LEN" data-ref="_M/MC_CMD_COPYCODE_OUT_LEN">MC_CMD_COPYCODE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td><i>/***********************************/</i></td></tr>
<tr><th id="1138">1138</th><td><i>/* MC_CMD_SET_FUNC</i></td></tr>
<tr><th id="1139">1139</th><td><i> * Select function for function-specific commands.</i></td></tr>
<tr><th id="1140">1140</th><td><i> */</i></td></tr>
<tr><th id="1141">1141</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_FUNC" data-ref="_M/MC_CMD_SET_FUNC">MC_CMD_SET_FUNC</dfn> 0x4</u></td></tr>
<tr><th id="1142">1142</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x4_PRIVILEGE_CTG">MC_CMD_0x4_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x4_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x4_PRIVILEGE_CTG">MC_CMD_0x4_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><i>/* MC_CMD_SET_FUNC_IN msgrequest */</i></td></tr>
<tr><th id="1147">1147</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_FUNC_IN_LEN" data-ref="_M/MC_CMD_SET_FUNC_IN_LEN">MC_CMD_SET_FUNC_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="1148">1148</th><td><i>/* Set function */</i></td></tr>
<tr><th id="1149">1149</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_FUNC_IN_FUNC_OFST" data-ref="_M/MC_CMD_SET_FUNC_IN_FUNC_OFST">MC_CMD_SET_FUNC_IN_FUNC_OFST</dfn> 0</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_FUNC_IN_FUNC_LEN" data-ref="_M/MC_CMD_SET_FUNC_IN_FUNC_LEN">MC_CMD_SET_FUNC_IN_FUNC_LEN</dfn> 4</u></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><i>/* MC_CMD_SET_FUNC_OUT msgresponse */</i></td></tr>
<tr><th id="1153">1153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_FUNC_OUT_LEN" data-ref="_M/MC_CMD_SET_FUNC_OUT_LEN">MC_CMD_SET_FUNC_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><i>/***********************************/</i></td></tr>
<tr><th id="1157">1157</th><td><i>/* MC_CMD_GET_BOOT_STATUS</i></td></tr>
<tr><th id="1158">1158</th><td><i> * Get the instruction address from which the MC booted.</i></td></tr>
<tr><th id="1159">1159</th><td><i> */</i></td></tr>
<tr><th id="1160">1160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS" data-ref="_M/MC_CMD_GET_BOOT_STATUS">MC_CMD_GET_BOOT_STATUS</dfn> 0x5</u></td></tr>
<tr><th id="1161">1161</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x5_PRIVILEGE_CTG">MC_CMD_0x5_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x5_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x5_PRIVILEGE_CTG">MC_CMD_0x5_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td><i>/* MC_CMD_GET_BOOT_STATUS_IN msgrequest */</i></td></tr>
<tr><th id="1166">1166</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_IN_LEN" data-ref="_M/MC_CMD_GET_BOOT_STATUS_IN_LEN">MC_CMD_GET_BOOT_STATUS_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><i>/* MC_CMD_GET_BOOT_STATUS_OUT msgresponse */</i></td></tr>
<tr><th id="1169">1169</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_LEN" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_LEN">MC_CMD_GET_BOOT_STATUS_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="1170">1170</th><td><i>/* ?? */</i></td></tr>
<tr><th id="1171">1171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_BOOT_OFFSET_OFST" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_BOOT_OFFSET_OFST">MC_CMD_GET_BOOT_STATUS_OUT_BOOT_OFFSET_OFST</dfn> 0</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_BOOT_OFFSET_LEN" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_BOOT_OFFSET_LEN">MC_CMD_GET_BOOT_STATUS_OUT_BOOT_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="1173">1173</th><td><i>/* enum: indicates that the MC wasn't flash booted */</i></td></tr>
<tr><th id="1174">1174</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_BOOT_OFFSET_NULL" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_BOOT_OFFSET_NULL">MC_CMD_GET_BOOT_STATUS_OUT_BOOT_OFFSET_NULL</dfn> 0xdeadbeef</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_OFST">MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_LEN">MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_WATCHDOG_LBN" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_WATCHDOG_LBN">MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_WATCHDOG_LBN</dfn> 0</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_WATCHDOG_WIDTH" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_WATCHDOG_WIDTH">MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_WATCHDOG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_PRIMARY_LBN" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_PRIMARY_LBN">MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_PRIMARY_LBN</dfn> 1</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_PRIMARY_WIDTH" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_PRIMARY_WIDTH">MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_PRIMARY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_BACKUP_LBN" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_BACKUP_LBN">MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_BACKUP_LBN</dfn> 2</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_BACKUP_WIDTH" data-ref="_M/MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_BACKUP_WIDTH">MC_CMD_GET_BOOT_STATUS_OUT_FLAGS_BACKUP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td><i>/***********************************/</i></td></tr>
<tr><th id="1186">1186</th><td><i>/* MC_CMD_GET_ASSERTS</i></td></tr>
<tr><th id="1187">1187</th><td><i> * Get (and optionally clear) the current assertion status. Only</i></td></tr>
<tr><th id="1188">1188</th><td><i> * OUT.GLOBAL_FLAGS is guaranteed to exist in the completion payload. The other</i></td></tr>
<tr><th id="1189">1189</th><td><i> * fields will only be present if OUT.GLOBAL_FLAGS != NO_FAILS</i></td></tr>
<tr><th id="1190">1190</th><td><i> */</i></td></tr>
<tr><th id="1191">1191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS" data-ref="_M/MC_CMD_GET_ASSERTS">MC_CMD_GET_ASSERTS</dfn> 0x6</u></td></tr>
<tr><th id="1192">1192</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x6_PRIVILEGE_CTG">MC_CMD_0x6_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x6_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x6_PRIVILEGE_CTG">MC_CMD_0x6_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td><i>/* MC_CMD_GET_ASSERTS_IN msgrequest */</i></td></tr>
<tr><th id="1197">1197</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_IN_LEN" data-ref="_M/MC_CMD_GET_ASSERTS_IN_LEN">MC_CMD_GET_ASSERTS_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="1198">1198</th><td><i>/* Set to clear assertion */</i></td></tr>
<tr><th id="1199">1199</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_IN_CLEAR_OFST" data-ref="_M/MC_CMD_GET_ASSERTS_IN_CLEAR_OFST">MC_CMD_GET_ASSERTS_IN_CLEAR_OFST</dfn> 0</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_IN_CLEAR_LEN" data-ref="_M/MC_CMD_GET_ASSERTS_IN_CLEAR_LEN">MC_CMD_GET_ASSERTS_IN_CLEAR_LEN</dfn> 4</u></td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td><i>/* MC_CMD_GET_ASSERTS_OUT msgresponse */</i></td></tr>
<tr><th id="1203">1203</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_LEN" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_LEN">MC_CMD_GET_ASSERTS_OUT_LEN</dfn> 140</u></td></tr>
<tr><th id="1204">1204</th><td><i>/* Assertion status flag. */</i></td></tr>
<tr><th id="1205">1205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_GLOBAL_FLAGS_OFST" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_GLOBAL_FLAGS_OFST">MC_CMD_GET_ASSERTS_OUT_GLOBAL_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_GLOBAL_FLAGS_LEN" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_GLOBAL_FLAGS_LEN">MC_CMD_GET_ASSERTS_OUT_GLOBAL_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="1207">1207</th><td><i>/* enum: No assertions have failed. */</i></td></tr>
<tr><th id="1208">1208</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_FLAGS_NO_FAILS" data-ref="_M/MC_CMD_GET_ASSERTS_FLAGS_NO_FAILS">MC_CMD_GET_ASSERTS_FLAGS_NO_FAILS</dfn> 0x1</u></td></tr>
<tr><th id="1209">1209</th><td><i>/* enum: A system-level assertion has failed. */</i></td></tr>
<tr><th id="1210">1210</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_FLAGS_SYS_FAIL" data-ref="_M/MC_CMD_GET_ASSERTS_FLAGS_SYS_FAIL">MC_CMD_GET_ASSERTS_FLAGS_SYS_FAIL</dfn> 0x2</u></td></tr>
<tr><th id="1211">1211</th><td><i>/* enum: A thread-level assertion has failed. */</i></td></tr>
<tr><th id="1212">1212</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_FLAGS_THR_FAIL" data-ref="_M/MC_CMD_GET_ASSERTS_FLAGS_THR_FAIL">MC_CMD_GET_ASSERTS_FLAGS_THR_FAIL</dfn> 0x3</u></td></tr>
<tr><th id="1213">1213</th><td><i>/* enum: The system was reset by the watchdog. */</i></td></tr>
<tr><th id="1214">1214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_FLAGS_WDOG_FIRED" data-ref="_M/MC_CMD_GET_ASSERTS_FLAGS_WDOG_FIRED">MC_CMD_GET_ASSERTS_FLAGS_WDOG_FIRED</dfn> 0x4</u></td></tr>
<tr><th id="1215">1215</th><td><i>/* enum: An illegal address trap stopped the system (huntington and later) */</i></td></tr>
<tr><th id="1216">1216</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_FLAGS_ADDR_TRAP" data-ref="_M/MC_CMD_GET_ASSERTS_FLAGS_ADDR_TRAP">MC_CMD_GET_ASSERTS_FLAGS_ADDR_TRAP</dfn> 0x5</u></td></tr>
<tr><th id="1217">1217</th><td><i>/* Failing PC value */</i></td></tr>
<tr><th id="1218">1218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_SAVED_PC_OFFS_OFST" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_SAVED_PC_OFFS_OFST">MC_CMD_GET_ASSERTS_OUT_SAVED_PC_OFFS_OFST</dfn> 4</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_SAVED_PC_OFFS_LEN" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_SAVED_PC_OFFS_LEN">MC_CMD_GET_ASSERTS_OUT_SAVED_PC_OFFS_LEN</dfn> 4</u></td></tr>
<tr><th id="1220">1220</th><td><i>/* Saved GP regs */</i></td></tr>
<tr><th id="1221">1221</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_OFST" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_OFST">MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_OFST</dfn> 8</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_LEN" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_LEN">MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_LEN</dfn> 4</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_NUM" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_NUM">MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_NUM</dfn> 31</u></td></tr>
<tr><th id="1224">1224</th><td><i>/* enum: A magic value hinting that the value in this register at the time of</i></td></tr>
<tr><th id="1225">1225</th><td><i> * the failure has likely been lost.</i></td></tr>
<tr><th id="1226">1226</th><td><i> */</i></td></tr>
<tr><th id="1227">1227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_REG_NO_DATA" data-ref="_M/MC_CMD_GET_ASSERTS_REG_NO_DATA">MC_CMD_GET_ASSERTS_REG_NO_DATA</dfn> 0xda7a1057</u></td></tr>
<tr><th id="1228">1228</th><td><i>/* Failing thread address */</i></td></tr>
<tr><th id="1229">1229</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_THREAD_OFFS_OFST" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_THREAD_OFFS_OFST">MC_CMD_GET_ASSERTS_OUT_THREAD_OFFS_OFST</dfn> 132</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_THREAD_OFFS_LEN" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_THREAD_OFFS_LEN">MC_CMD_GET_ASSERTS_OUT_THREAD_OFFS_LEN</dfn> 4</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_RESERVED_OFST" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_RESERVED_OFST">MC_CMD_GET_ASSERTS_OUT_RESERVED_OFST</dfn> 136</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_ASSERTS_OUT_RESERVED_LEN" data-ref="_M/MC_CMD_GET_ASSERTS_OUT_RESERVED_LEN">MC_CMD_GET_ASSERTS_OUT_RESERVED_LEN</dfn> 4</u></td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><i>/***********************************/</i></td></tr>
<tr><th id="1236">1236</th><td><i>/* MC_CMD_LOG_CTRL</i></td></tr>
<tr><th id="1237">1237</th><td><i> * Configure the output stream for log events such as link state changes,</i></td></tr>
<tr><th id="1238">1238</th><td><i> * sensor notifications and MCDI completions</i></td></tr>
<tr><th id="1239">1239</th><td><i> */</i></td></tr>
<tr><th id="1240">1240</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOG_CTRL" data-ref="_M/MC_CMD_LOG_CTRL">MC_CMD_LOG_CTRL</dfn> 0x7</u></td></tr>
<tr><th id="1241">1241</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x7_PRIVILEGE_CTG">MC_CMD_0x7_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x7_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x7_PRIVILEGE_CTG">MC_CMD_0x7_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td><i>/* MC_CMD_LOG_CTRL_IN msgrequest */</i></td></tr>
<tr><th id="1246">1246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOG_CTRL_IN_LEN" data-ref="_M/MC_CMD_LOG_CTRL_IN_LEN">MC_CMD_LOG_CTRL_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="1247">1247</th><td><i>/* Log destination */</i></td></tr>
<tr><th id="1248">1248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_OFST" data-ref="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_OFST">MC_CMD_LOG_CTRL_IN_LOG_DEST_OFST</dfn> 0</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_LEN" data-ref="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_LEN">MC_CMD_LOG_CTRL_IN_LOG_DEST_LEN</dfn> 4</u></td></tr>
<tr><th id="1250">1250</th><td><i>/* enum: UART. */</i></td></tr>
<tr><th id="1251">1251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_UART" data-ref="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_UART">MC_CMD_LOG_CTRL_IN_LOG_DEST_UART</dfn> 0x1</u></td></tr>
<tr><th id="1252">1252</th><td><i>/* enum: Event queue. */</i></td></tr>
<tr><th id="1253">1253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ" data-ref="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ">MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ</dfn> 0x2</u></td></tr>
<tr><th id="1254">1254</th><td><i>/* Legacy argument. Must be zero. */</i></td></tr>
<tr><th id="1255">1255</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ_OFST" data-ref="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ_OFST">MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ_OFST</dfn> 4</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ_LEN" data-ref="_M/MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ_LEN">MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td><i>/* MC_CMD_LOG_CTRL_OUT msgresponse */</i></td></tr>
<tr><th id="1259">1259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOG_CTRL_OUT_LEN" data-ref="_M/MC_CMD_LOG_CTRL_OUT_LEN">MC_CMD_LOG_CTRL_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><i>/***********************************/</i></td></tr>
<tr><th id="1263">1263</th><td><i>/* MC_CMD_GET_VERSION</i></td></tr>
<tr><th id="1264">1264</th><td><i> * Get version information about the MC firmware.</i></td></tr>
<tr><th id="1265">1265</th><td><i> */</i></td></tr>
<tr><th id="1266">1266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION" data-ref="_M/MC_CMD_GET_VERSION">MC_CMD_GET_VERSION</dfn> 0x8</u></td></tr>
<tr><th id="1267">1267</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x8_PRIVILEGE_CTG">MC_CMD_0x8_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x8_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x8_PRIVILEGE_CTG">MC_CMD_0x8_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><i>/* MC_CMD_GET_VERSION_IN msgrequest */</i></td></tr>
<tr><th id="1272">1272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_IN_LEN" data-ref="_M/MC_CMD_GET_VERSION_IN_LEN">MC_CMD_GET_VERSION_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td><i>/* MC_CMD_GET_VERSION_EXT_IN msgrequest: Asks for the extended version */</i></td></tr>
<tr><th id="1275">1275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_IN_LEN" data-ref="_M/MC_CMD_GET_VERSION_EXT_IN_LEN">MC_CMD_GET_VERSION_EXT_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="1276">1276</th><td><i>/* placeholder, set to 0 */</i></td></tr>
<tr><th id="1277">1277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_IN_EXT_FLAGS_OFST" data-ref="_M/MC_CMD_GET_VERSION_EXT_IN_EXT_FLAGS_OFST">MC_CMD_GET_VERSION_EXT_IN_EXT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_IN_EXT_FLAGS_LEN" data-ref="_M/MC_CMD_GET_VERSION_EXT_IN_EXT_FLAGS_LEN">MC_CMD_GET_VERSION_EXT_IN_EXT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td><i>/* MC_CMD_GET_VERSION_V0_OUT msgresponse: deprecated version format */</i></td></tr>
<tr><th id="1281">1281</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_V0_OUT_LEN" data-ref="_M/MC_CMD_GET_VERSION_V0_OUT_LEN">MC_CMD_GET_VERSION_V0_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_OFST" data-ref="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_OFST">MC_CMD_GET_VERSION_OUT_FIRMWARE_OFST</dfn> 0</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_LEN" data-ref="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_LEN">MC_CMD_GET_VERSION_OUT_FIRMWARE_LEN</dfn> 4</u></td></tr>
<tr><th id="1284">1284</th><td><i>/* enum: Reserved version number to indicate "any" version. */</i></td></tr>
<tr><th id="1285">1285</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_ANY" data-ref="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_ANY">MC_CMD_GET_VERSION_OUT_FIRMWARE_ANY</dfn> 0xffffffff</u></td></tr>
<tr><th id="1286">1286</th><td><i>/* enum: Bootrom version value for Siena. */</i></td></tr>
<tr><th id="1287">1287</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_SIENA_BOOTROM" data-ref="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_SIENA_BOOTROM">MC_CMD_GET_VERSION_OUT_FIRMWARE_SIENA_BOOTROM</dfn> 0xb0070000</u></td></tr>
<tr><th id="1288">1288</th><td><i>/* enum: Bootrom version value for Huntington. */</i></td></tr>
<tr><th id="1289">1289</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_HUNT_BOOTROM" data-ref="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_HUNT_BOOTROM">MC_CMD_GET_VERSION_OUT_FIRMWARE_HUNT_BOOTROM</dfn> 0xb0070001</u></td></tr>
<tr><th id="1290">1290</th><td><i>/* enum: Bootrom version value for Medford2. */</i></td></tr>
<tr><th id="1291">1291</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_MEDFORD2_BOOTROM" data-ref="_M/MC_CMD_GET_VERSION_OUT_FIRMWARE_MEDFORD2_BOOTROM">MC_CMD_GET_VERSION_OUT_FIRMWARE_MEDFORD2_BOOTROM</dfn> 0xb0070002</u></td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><i>/* MC_CMD_GET_VERSION_OUT msgresponse */</i></td></tr>
<tr><th id="1294">1294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_LEN" data-ref="_M/MC_CMD_GET_VERSION_OUT_LEN">MC_CMD_GET_VERSION_OUT_LEN</dfn> 32</u></td></tr>
<tr><th id="1295">1295</th><td><i>/*            MC_CMD_GET_VERSION_OUT_FIRMWARE_OFST 0 */</i></td></tr>
<tr><th id="1296">1296</th><td><i>/*            MC_CMD_GET_VERSION_OUT_FIRMWARE_LEN 4 */</i></td></tr>
<tr><th id="1297">1297</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="1298">1298</th><td><i>/*               MC_CMD_GET_VERSION_V0_OUT/MC_CMD_GET_VERSION_OUT_FIRMWARE */</i></td></tr>
<tr><th id="1299">1299</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_PCOL_OFST" data-ref="_M/MC_CMD_GET_VERSION_OUT_PCOL_OFST">MC_CMD_GET_VERSION_OUT_PCOL_OFST</dfn> 4</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_PCOL_LEN" data-ref="_M/MC_CMD_GET_VERSION_OUT_PCOL_LEN">MC_CMD_GET_VERSION_OUT_PCOL_LEN</dfn> 4</u></td></tr>
<tr><th id="1301">1301</th><td><i>/* 128bit mask of functions supported by the current firmware */</i></td></tr>
<tr><th id="1302">1302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_SUPPORTED_FUNCS_OFST" data-ref="_M/MC_CMD_GET_VERSION_OUT_SUPPORTED_FUNCS_OFST">MC_CMD_GET_VERSION_OUT_SUPPORTED_FUNCS_OFST</dfn> 8</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_SUPPORTED_FUNCS_LEN" data-ref="_M/MC_CMD_GET_VERSION_OUT_SUPPORTED_FUNCS_LEN">MC_CMD_GET_VERSION_OUT_SUPPORTED_FUNCS_LEN</dfn> 16</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_VERSION_OFST" data-ref="_M/MC_CMD_GET_VERSION_OUT_VERSION_OFST">MC_CMD_GET_VERSION_OUT_VERSION_OFST</dfn> 24</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_VERSION_LEN" data-ref="_M/MC_CMD_GET_VERSION_OUT_VERSION_LEN">MC_CMD_GET_VERSION_OUT_VERSION_LEN</dfn> 8</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_VERSION_LO_OFST" data-ref="_M/MC_CMD_GET_VERSION_OUT_VERSION_LO_OFST">MC_CMD_GET_VERSION_OUT_VERSION_LO_OFST</dfn> 24</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_OUT_VERSION_HI_OFST" data-ref="_M/MC_CMD_GET_VERSION_OUT_VERSION_HI_OFST">MC_CMD_GET_VERSION_OUT_VERSION_HI_OFST</dfn> 28</u></td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td><i>/* MC_CMD_GET_VERSION_EXT_OUT msgresponse */</i></td></tr>
<tr><th id="1310">1310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_LEN" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_LEN">MC_CMD_GET_VERSION_EXT_OUT_LEN</dfn> 48</u></td></tr>
<tr><th id="1311">1311</th><td><i>/*            MC_CMD_GET_VERSION_OUT_FIRMWARE_OFST 0 */</i></td></tr>
<tr><th id="1312">1312</th><td><i>/*            MC_CMD_GET_VERSION_OUT_FIRMWARE_LEN 4 */</i></td></tr>
<tr><th id="1313">1313</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="1314">1314</th><td><i>/*               MC_CMD_GET_VERSION_V0_OUT/MC_CMD_GET_VERSION_OUT_FIRMWARE */</i></td></tr>
<tr><th id="1315">1315</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_PCOL_OFST" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_PCOL_OFST">MC_CMD_GET_VERSION_EXT_OUT_PCOL_OFST</dfn> 4</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_PCOL_LEN" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_PCOL_LEN">MC_CMD_GET_VERSION_EXT_OUT_PCOL_LEN</dfn> 4</u></td></tr>
<tr><th id="1317">1317</th><td><i>/* 128bit mask of functions supported by the current firmware */</i></td></tr>
<tr><th id="1318">1318</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_SUPPORTED_FUNCS_OFST" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_SUPPORTED_FUNCS_OFST">MC_CMD_GET_VERSION_EXT_OUT_SUPPORTED_FUNCS_OFST</dfn> 8</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_SUPPORTED_FUNCS_LEN" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_SUPPORTED_FUNCS_LEN">MC_CMD_GET_VERSION_EXT_OUT_SUPPORTED_FUNCS_LEN</dfn> 16</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_VERSION_OFST" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_VERSION_OFST">MC_CMD_GET_VERSION_EXT_OUT_VERSION_OFST</dfn> 24</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_VERSION_LEN" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_VERSION_LEN">MC_CMD_GET_VERSION_EXT_OUT_VERSION_LEN</dfn> 8</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_VERSION_LO_OFST" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_VERSION_LO_OFST">MC_CMD_GET_VERSION_EXT_OUT_VERSION_LO_OFST</dfn> 24</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_VERSION_HI_OFST" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_VERSION_HI_OFST">MC_CMD_GET_VERSION_EXT_OUT_VERSION_HI_OFST</dfn> 28</u></td></tr>
<tr><th id="1324">1324</th><td><i>/* extra info */</i></td></tr>
<tr><th id="1325">1325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_EXTRA_OFST" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_EXTRA_OFST">MC_CMD_GET_VERSION_EXT_OUT_EXTRA_OFST</dfn> 32</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VERSION_EXT_OUT_EXTRA_LEN" data-ref="_M/MC_CMD_GET_VERSION_EXT_OUT_EXTRA_LEN">MC_CMD_GET_VERSION_EXT_OUT_EXTRA_LEN</dfn> 16</u></td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><i>/***********************************/</i></td></tr>
<tr><th id="1330">1330</th><td><i>/* MC_CMD_PTP</i></td></tr>
<tr><th id="1331">1331</th><td><i> * Perform PTP operation</i></td></tr>
<tr><th id="1332">1332</th><td><i> */</i></td></tr>
<tr><th id="1333">1333</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP" data-ref="_M/MC_CMD_PTP">MC_CMD_PTP</dfn> 0xb</u></td></tr>
<tr><th id="1334">1334</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb_PRIVILEGE_CTG">MC_CMD_0xb_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb_PRIVILEGE_CTG">MC_CMD_0xb_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><i>/* MC_CMD_PTP_IN msgrequest */</i></td></tr>
<tr><th id="1339">1339</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_LEN" data-ref="_M/MC_CMD_PTP_IN_LEN">MC_CMD_PTP_IN_LEN</dfn> 1</u></td></tr>
<tr><th id="1340">1340</th><td><i>/* PTP operation code */</i></td></tr>
<tr><th id="1341">1341</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_OP_OFST" data-ref="_M/MC_CMD_PTP_IN_OP_OFST">MC_CMD_PTP_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_OP_LEN" data-ref="_M/MC_CMD_PTP_IN_OP_LEN">MC_CMD_PTP_IN_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="1343">1343</th><td><i>/* enum: Enable PTP packet timestamping operation. */</i></td></tr>
<tr><th id="1344">1344</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_ENABLE" data-ref="_M/MC_CMD_PTP_OP_ENABLE">MC_CMD_PTP_OP_ENABLE</dfn> 0x1</u></td></tr>
<tr><th id="1345">1345</th><td><i>/* enum: Disable PTP packet timestamping operation. */</i></td></tr>
<tr><th id="1346">1346</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_DISABLE" data-ref="_M/MC_CMD_PTP_OP_DISABLE">MC_CMD_PTP_OP_DISABLE</dfn> 0x2</u></td></tr>
<tr><th id="1347">1347</th><td><i>/* enum: Send a PTP packet. This operation is used on Siena and Huntington.</i></td></tr>
<tr><th id="1348">1348</th><td><i> * From Medford onwards it is not supported: on those platforms PTP transmit</i></td></tr>
<tr><th id="1349">1349</th><td><i> * timestamping is done using the fast path.</i></td></tr>
<tr><th id="1350">1350</th><td><i> */</i></td></tr>
<tr><th id="1351">1351</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_TRANSMIT" data-ref="_M/MC_CMD_PTP_OP_TRANSMIT">MC_CMD_PTP_OP_TRANSMIT</dfn> 0x3</u></td></tr>
<tr><th id="1352">1352</th><td><i>/* enum: Read the current NIC time. */</i></td></tr>
<tr><th id="1353">1353</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_READ_NIC_TIME" data-ref="_M/MC_CMD_PTP_OP_READ_NIC_TIME">MC_CMD_PTP_OP_READ_NIC_TIME</dfn> 0x4</u></td></tr>
<tr><th id="1354">1354</th><td><i>/* enum: Get the current PTP status. Note that the clock frequency returned (in</i></td></tr>
<tr><th id="1355">1355</th><td><i> * Hz) is rounded to the nearest MHz (e.g. 666000000 for 666666666).</i></td></tr>
<tr><th id="1356">1356</th><td><i> */</i></td></tr>
<tr><th id="1357">1357</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_STATUS" data-ref="_M/MC_CMD_PTP_OP_STATUS">MC_CMD_PTP_OP_STATUS</dfn> 0x5</u></td></tr>
<tr><th id="1358">1358</th><td><i>/* enum: Adjust the PTP NIC's time. */</i></td></tr>
<tr><th id="1359">1359</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_ADJUST" data-ref="_M/MC_CMD_PTP_OP_ADJUST">MC_CMD_PTP_OP_ADJUST</dfn> 0x6</u></td></tr>
<tr><th id="1360">1360</th><td><i>/* enum: Synchronize host and NIC time. */</i></td></tr>
<tr><th id="1361">1361</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_SYNCHRONIZE" data-ref="_M/MC_CMD_PTP_OP_SYNCHRONIZE">MC_CMD_PTP_OP_SYNCHRONIZE</dfn> 0x7</u></td></tr>
<tr><th id="1362">1362</th><td><i>/* enum: Basic manufacturing tests. Siena PTP adapters only. */</i></td></tr>
<tr><th id="1363">1363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_MANFTEST_BASIC" data-ref="_M/MC_CMD_PTP_OP_MANFTEST_BASIC">MC_CMD_PTP_OP_MANFTEST_BASIC</dfn> 0x8</u></td></tr>
<tr><th id="1364">1364</th><td><i>/* enum: Packet based manufacturing tests. Siena PTP adapters only. */</i></td></tr>
<tr><th id="1365">1365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_MANFTEST_PACKET" data-ref="_M/MC_CMD_PTP_OP_MANFTEST_PACKET">MC_CMD_PTP_OP_MANFTEST_PACKET</dfn> 0x9</u></td></tr>
<tr><th id="1366">1366</th><td><i>/* enum: Reset some of the PTP related statistics */</i></td></tr>
<tr><th id="1367">1367</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_RESET_STATS" data-ref="_M/MC_CMD_PTP_OP_RESET_STATS">MC_CMD_PTP_OP_RESET_STATS</dfn> 0xa</u></td></tr>
<tr><th id="1368">1368</th><td><i>/* enum: Debug operations to MC. */</i></td></tr>
<tr><th id="1369">1369</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_DEBUG" data-ref="_M/MC_CMD_PTP_OP_DEBUG">MC_CMD_PTP_OP_DEBUG</dfn> 0xb</u></td></tr>
<tr><th id="1370">1370</th><td><i>/* enum: Read an FPGA register. Siena PTP adapters only. */</i></td></tr>
<tr><th id="1371">1371</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_FPGAREAD" data-ref="_M/MC_CMD_PTP_OP_FPGAREAD">MC_CMD_PTP_OP_FPGAREAD</dfn> 0xc</u></td></tr>
<tr><th id="1372">1372</th><td><i>/* enum: Write an FPGA register. Siena PTP adapters only. */</i></td></tr>
<tr><th id="1373">1373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_FPGAWRITE" data-ref="_M/MC_CMD_PTP_OP_FPGAWRITE">MC_CMD_PTP_OP_FPGAWRITE</dfn> 0xd</u></td></tr>
<tr><th id="1374">1374</th><td><i>/* enum: Apply an offset to the NIC clock */</i></td></tr>
<tr><th id="1375">1375</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_CLOCK_OFFSET_ADJUST" data-ref="_M/MC_CMD_PTP_OP_CLOCK_OFFSET_ADJUST">MC_CMD_PTP_OP_CLOCK_OFFSET_ADJUST</dfn> 0xe</u></td></tr>
<tr><th id="1376">1376</th><td><i>/* enum: Change the frequency correction applied to the NIC clock */</i></td></tr>
<tr><th id="1377">1377</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_CLOCK_FREQ_ADJUST" data-ref="_M/MC_CMD_PTP_OP_CLOCK_FREQ_ADJUST">MC_CMD_PTP_OP_CLOCK_FREQ_ADJUST</dfn> 0xf</u></td></tr>
<tr><th id="1378">1378</th><td><i>/* enum: Set the MC packet filter VLAN tags for received PTP packets.</i></td></tr>
<tr><th id="1379">1379</th><td><i> * Deprecated for Huntington onwards.</i></td></tr>
<tr><th id="1380">1380</th><td><i> */</i></td></tr>
<tr><th id="1381">1381</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_RX_SET_VLAN_FILTER" data-ref="_M/MC_CMD_PTP_OP_RX_SET_VLAN_FILTER">MC_CMD_PTP_OP_RX_SET_VLAN_FILTER</dfn> 0x10</u></td></tr>
<tr><th id="1382">1382</th><td><i>/* enum: Set the MC packet filter UUID for received PTP packets. Deprecated for</i></td></tr>
<tr><th id="1383">1383</th><td><i> * Huntington onwards.</i></td></tr>
<tr><th id="1384">1384</th><td><i> */</i></td></tr>
<tr><th id="1385">1385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_RX_SET_UUID_FILTER" data-ref="_M/MC_CMD_PTP_OP_RX_SET_UUID_FILTER">MC_CMD_PTP_OP_RX_SET_UUID_FILTER</dfn> 0x11</u></td></tr>
<tr><th id="1386">1386</th><td><i>/* enum: Set the MC packet filter Domain for received PTP packets. Deprecated</i></td></tr>
<tr><th id="1387">1387</th><td><i> * for Huntington onwards.</i></td></tr>
<tr><th id="1388">1388</th><td><i> */</i></td></tr>
<tr><th id="1389">1389</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_RX_SET_DOMAIN_FILTER" data-ref="_M/MC_CMD_PTP_OP_RX_SET_DOMAIN_FILTER">MC_CMD_PTP_OP_RX_SET_DOMAIN_FILTER</dfn> 0x12</u></td></tr>
<tr><th id="1390">1390</th><td><i>/* enum: Set the clock source. Required for snapper tests on Huntington and</i></td></tr>
<tr><th id="1391">1391</th><td><i> * Medford. Not implemented for Siena or Medford2.</i></td></tr>
<tr><th id="1392">1392</th><td><i> */</i></td></tr>
<tr><th id="1393">1393</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_SET_CLK_SRC" data-ref="_M/MC_CMD_PTP_OP_SET_CLK_SRC">MC_CMD_PTP_OP_SET_CLK_SRC</dfn> 0x13</u></td></tr>
<tr><th id="1394">1394</th><td><i>/* enum: Reset value of Timer Reg. Not implemented. */</i></td></tr>
<tr><th id="1395">1395</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_RST_CLK" data-ref="_M/MC_CMD_PTP_OP_RST_CLK">MC_CMD_PTP_OP_RST_CLK</dfn> 0x14</u></td></tr>
<tr><th id="1396">1396</th><td><i>/* enum: Enable the forwarding of PPS events to the host */</i></td></tr>
<tr><th id="1397">1397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_PPS_ENABLE" data-ref="_M/MC_CMD_PTP_OP_PPS_ENABLE">MC_CMD_PTP_OP_PPS_ENABLE</dfn> 0x15</u></td></tr>
<tr><th id="1398">1398</th><td><i>/* enum: Get the time format used by this NIC for PTP operations */</i></td></tr>
<tr><th id="1399">1399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_GET_TIME_FORMAT" data-ref="_M/MC_CMD_PTP_OP_GET_TIME_FORMAT">MC_CMD_PTP_OP_GET_TIME_FORMAT</dfn> 0x16</u></td></tr>
<tr><th id="1400">1400</th><td><i>/* enum: Get the clock attributes. NOTE- extended version of</i></td></tr>
<tr><th id="1401">1401</th><td><i> * MC_CMD_PTP_OP_GET_TIME_FORMAT</i></td></tr>
<tr><th id="1402">1402</th><td><i> */</i></td></tr>
<tr><th id="1403">1403</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_GET_ATTRIBUTES" data-ref="_M/MC_CMD_PTP_OP_GET_ATTRIBUTES">MC_CMD_PTP_OP_GET_ATTRIBUTES</dfn> 0x16</u></td></tr>
<tr><th id="1404">1404</th><td><i>/* enum: Get corrections that should be applied to the various different</i></td></tr>
<tr><th id="1405">1405</th><td><i> * timestamps</i></td></tr>
<tr><th id="1406">1406</th><td><i> */</i></td></tr>
<tr><th id="1407">1407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_GET_TIMESTAMP_CORRECTIONS" data-ref="_M/MC_CMD_PTP_OP_GET_TIMESTAMP_CORRECTIONS">MC_CMD_PTP_OP_GET_TIMESTAMP_CORRECTIONS</dfn> 0x17</u></td></tr>
<tr><th id="1408">1408</th><td><i>/* enum: Subscribe to receive periodic time events indicating the current NIC</i></td></tr>
<tr><th id="1409">1409</th><td><i> * time</i></td></tr>
<tr><th id="1410">1410</th><td><i> */</i></td></tr>
<tr><th id="1411">1411</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_TIME_EVENT_SUBSCRIBE" data-ref="_M/MC_CMD_PTP_OP_TIME_EVENT_SUBSCRIBE">MC_CMD_PTP_OP_TIME_EVENT_SUBSCRIBE</dfn> 0x18</u></td></tr>
<tr><th id="1412">1412</th><td><i>/* enum: Unsubscribe to stop receiving time events */</i></td></tr>
<tr><th id="1413">1413</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_TIME_EVENT_UNSUBSCRIBE" data-ref="_M/MC_CMD_PTP_OP_TIME_EVENT_UNSUBSCRIBE">MC_CMD_PTP_OP_TIME_EVENT_UNSUBSCRIBE</dfn> 0x19</u></td></tr>
<tr><th id="1414">1414</th><td><i>/* enum: PPS based manfacturing tests. Requires PPS output to be looped to PPS</i></td></tr>
<tr><th id="1415">1415</th><td><i> * input on the same NIC. Siena PTP adapters only.</i></td></tr>
<tr><th id="1416">1416</th><td><i> */</i></td></tr>
<tr><th id="1417">1417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_MANFTEST_PPS" data-ref="_M/MC_CMD_PTP_OP_MANFTEST_PPS">MC_CMD_PTP_OP_MANFTEST_PPS</dfn> 0x1a</u></td></tr>
<tr><th id="1418">1418</th><td><i>/* enum: Set the PTP sync status. Status is used by firmware to report to event</i></td></tr>
<tr><th id="1419">1419</th><td><i> * subscribers.</i></td></tr>
<tr><th id="1420">1420</th><td><i> */</i></td></tr>
<tr><th id="1421">1421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_SET_SYNC_STATUS" data-ref="_M/MC_CMD_PTP_OP_SET_SYNC_STATUS">MC_CMD_PTP_OP_SET_SYNC_STATUS</dfn> 0x1b</u></td></tr>
<tr><th id="1422">1422</th><td><i>/* enum: Above this for future use. */</i></td></tr>
<tr><th id="1423">1423</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OP_MAX" data-ref="_M/MC_CMD_PTP_OP_MAX">MC_CMD_PTP_OP_MAX</dfn> 0x1c</u></td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td><i>/* MC_CMD_PTP_IN_ENABLE msgrequest */</i></td></tr>
<tr><th id="1426">1426</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ENABLE_LEN" data-ref="_M/MC_CMD_PTP_IN_ENABLE_LEN">MC_CMD_PTP_IN_ENABLE_LEN</dfn> 16</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CMD_OFST" data-ref="_M/MC_CMD_PTP_IN_CMD_OFST">MC_CMD_PTP_IN_CMD_OFST</dfn> 0</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CMD_LEN" data-ref="_M/MC_CMD_PTP_IN_CMD_LEN">MC_CMD_PTP_IN_CMD_LEN</dfn> 4</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_PERIPH_ID_OFST" data-ref="_M/MC_CMD_PTP_IN_PERIPH_ID_OFST">MC_CMD_PTP_IN_PERIPH_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_PERIPH_ID_LEN" data-ref="_M/MC_CMD_PTP_IN_PERIPH_ID_LEN">MC_CMD_PTP_IN_PERIPH_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="1431">1431</th><td><i>/* Not used. Events are always sent to function relative queue 0. */</i></td></tr>
<tr><th id="1432">1432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ENABLE_QUEUE_OFST" data-ref="_M/MC_CMD_PTP_IN_ENABLE_QUEUE_OFST">MC_CMD_PTP_IN_ENABLE_QUEUE_OFST</dfn> 8</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ENABLE_QUEUE_LEN" data-ref="_M/MC_CMD_PTP_IN_ENABLE_QUEUE_LEN">MC_CMD_PTP_IN_ENABLE_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="1434">1434</th><td><i>/* PTP timestamping mode. Not used from Huntington onwards. */</i></td></tr>
<tr><th id="1435">1435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ENABLE_MODE_OFST" data-ref="_M/MC_CMD_PTP_IN_ENABLE_MODE_OFST">MC_CMD_PTP_IN_ENABLE_MODE_OFST</dfn> 12</u></td></tr>
<tr><th id="1436">1436</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ENABLE_MODE_LEN" data-ref="_M/MC_CMD_PTP_IN_ENABLE_MODE_LEN">MC_CMD_PTP_IN_ENABLE_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="1437">1437</th><td><i>/* enum: PTP, version 1 */</i></td></tr>
<tr><th id="1438">1438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MODE_V1" data-ref="_M/MC_CMD_PTP_MODE_V1">MC_CMD_PTP_MODE_V1</dfn> 0x0</u></td></tr>
<tr><th id="1439">1439</th><td><i>/* enum: PTP, version 1, with VLAN headers - deprecated */</i></td></tr>
<tr><th id="1440">1440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MODE_V1_VLAN" data-ref="_M/MC_CMD_PTP_MODE_V1_VLAN">MC_CMD_PTP_MODE_V1_VLAN</dfn> 0x1</u></td></tr>
<tr><th id="1441">1441</th><td><i>/* enum: PTP, version 2 */</i></td></tr>
<tr><th id="1442">1442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MODE_V2" data-ref="_M/MC_CMD_PTP_MODE_V2">MC_CMD_PTP_MODE_V2</dfn> 0x2</u></td></tr>
<tr><th id="1443">1443</th><td><i>/* enum: PTP, version 2, with VLAN headers - deprecated */</i></td></tr>
<tr><th id="1444">1444</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MODE_V2_VLAN" data-ref="_M/MC_CMD_PTP_MODE_V2_VLAN">MC_CMD_PTP_MODE_V2_VLAN</dfn> 0x3</u></td></tr>
<tr><th id="1445">1445</th><td><i>/* enum: PTP, version 2, with improved UUID filtering */</i></td></tr>
<tr><th id="1446">1446</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MODE_V2_ENHANCED" data-ref="_M/MC_CMD_PTP_MODE_V2_ENHANCED">MC_CMD_PTP_MODE_V2_ENHANCED</dfn> 0x4</u></td></tr>
<tr><th id="1447">1447</th><td><i>/* enum: FCoE (seconds and microseconds) */</i></td></tr>
<tr><th id="1448">1448</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MODE_FCOE" data-ref="_M/MC_CMD_PTP_MODE_FCOE">MC_CMD_PTP_MODE_FCOE</dfn> 0x5</u></td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td><i>/* MC_CMD_PTP_IN_DISABLE msgrequest */</i></td></tr>
<tr><th id="1451">1451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_DISABLE_LEN" data-ref="_M/MC_CMD_PTP_IN_DISABLE_LEN">MC_CMD_PTP_IN_DISABLE_LEN</dfn> 8</u></td></tr>
<tr><th id="1452">1452</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1453">1453</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1454">1454</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1455">1455</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1456">1456</th><td></td></tr>
<tr><th id="1457">1457</th><td><i>/* MC_CMD_PTP_IN_TRANSMIT msgrequest */</i></td></tr>
<tr><th id="1458">1458</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TRANSMIT_LENMIN" data-ref="_M/MC_CMD_PTP_IN_TRANSMIT_LENMIN">MC_CMD_PTP_IN_TRANSMIT_LENMIN</dfn> 13</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TRANSMIT_LENMAX" data-ref="_M/MC_CMD_PTP_IN_TRANSMIT_LENMAX">MC_CMD_PTP_IN_TRANSMIT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="1460">1460</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TRANSMIT_LEN" data-ref="_M/MC_CMD_PTP_IN_TRANSMIT_LEN">MC_CMD_PTP_IN_TRANSMIT_LEN</dfn>(num) (12+1*(num))</u></td></tr>
<tr><th id="1461">1461</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1462">1462</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1463">1463</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1464">1464</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1465">1465</th><td><i>/* Transmit packet length */</i></td></tr>
<tr><th id="1466">1466</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TRANSMIT_LENGTH_OFST" data-ref="_M/MC_CMD_PTP_IN_TRANSMIT_LENGTH_OFST">MC_CMD_PTP_IN_TRANSMIT_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TRANSMIT_LENGTH_LEN" data-ref="_M/MC_CMD_PTP_IN_TRANSMIT_LENGTH_LEN">MC_CMD_PTP_IN_TRANSMIT_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="1468">1468</th><td><i>/* Transmit packet data */</i></td></tr>
<tr><th id="1469">1469</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TRANSMIT_PACKET_OFST" data-ref="_M/MC_CMD_PTP_IN_TRANSMIT_PACKET_OFST">MC_CMD_PTP_IN_TRANSMIT_PACKET_OFST</dfn> 12</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TRANSMIT_PACKET_LEN" data-ref="_M/MC_CMD_PTP_IN_TRANSMIT_PACKET_LEN">MC_CMD_PTP_IN_TRANSMIT_PACKET_LEN</dfn> 1</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TRANSMIT_PACKET_MINNUM" data-ref="_M/MC_CMD_PTP_IN_TRANSMIT_PACKET_MINNUM">MC_CMD_PTP_IN_TRANSMIT_PACKET_MINNUM</dfn> 1</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TRANSMIT_PACKET_MAXNUM" data-ref="_M/MC_CMD_PTP_IN_TRANSMIT_PACKET_MAXNUM">MC_CMD_PTP_IN_TRANSMIT_PACKET_MAXNUM</dfn> 240</u></td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td><i>/* MC_CMD_PTP_IN_READ_NIC_TIME msgrequest */</i></td></tr>
<tr><th id="1475">1475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_READ_NIC_TIME_LEN" data-ref="_M/MC_CMD_PTP_IN_READ_NIC_TIME_LEN">MC_CMD_PTP_IN_READ_NIC_TIME_LEN</dfn> 8</u></td></tr>
<tr><th id="1476">1476</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1477">1477</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1478">1478</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1479">1479</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td><i>/* MC_CMD_PTP_IN_READ_NIC_TIME_V2 msgrequest */</i></td></tr>
<tr><th id="1482">1482</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_READ_NIC_TIME_V2_LEN" data-ref="_M/MC_CMD_PTP_IN_READ_NIC_TIME_V2_LEN">MC_CMD_PTP_IN_READ_NIC_TIME_V2_LEN</dfn> 8</u></td></tr>
<tr><th id="1483">1483</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1484">1484</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1485">1485</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1486">1486</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td><i>/* MC_CMD_PTP_IN_STATUS msgrequest */</i></td></tr>
<tr><th id="1489">1489</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_STATUS_LEN" data-ref="_M/MC_CMD_PTP_IN_STATUS_LEN">MC_CMD_PTP_IN_STATUS_LEN</dfn> 8</u></td></tr>
<tr><th id="1490">1490</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1491">1491</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1492">1492</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1493">1493</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td><i>/* MC_CMD_PTP_IN_ADJUST msgrequest */</i></td></tr>
<tr><th id="1496">1496</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_LEN">MC_CMD_PTP_IN_ADJUST_LEN</dfn> 24</u></td></tr>
<tr><th id="1497">1497</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1498">1498</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1499">1499</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1500">1500</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1501">1501</th><td><i>/* Frequency adjustment 40 bit fixed point ns */</i></td></tr>
<tr><th id="1502">1502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_FREQ_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_FREQ_OFST">MC_CMD_PTP_IN_ADJUST_FREQ_OFST</dfn> 8</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_FREQ_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_FREQ_LEN">MC_CMD_PTP_IN_ADJUST_FREQ_LEN</dfn> 8</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_FREQ_LO_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_FREQ_LO_OFST">MC_CMD_PTP_IN_ADJUST_FREQ_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_FREQ_HI_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_FREQ_HI_OFST">MC_CMD_PTP_IN_ADJUST_FREQ_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="1506">1506</th><td><i>/* enum: Number of fractional bits in frequency adjustment */</i></td></tr>
<tr><th id="1507">1507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_BITS" data-ref="_M/MC_CMD_PTP_IN_ADJUST_BITS">MC_CMD_PTP_IN_ADJUST_BITS</dfn> 0x28</u></td></tr>
<tr><th id="1508">1508</th><td><i>/* enum: Number of fractional bits in frequency adjustment when FP44_FREQ_ADJ</i></td></tr>
<tr><th id="1509">1509</th><td><i> * is indicated in the MC_CMD_PTP_OUT_GET_ATTRIBUTES command CAPABILITIES</i></td></tr>
<tr><th id="1510">1510</th><td><i> * field.</i></td></tr>
<tr><th id="1511">1511</th><td><i> */</i></td></tr>
<tr><th id="1512">1512</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_BITS_FP44" data-ref="_M/MC_CMD_PTP_IN_ADJUST_BITS_FP44">MC_CMD_PTP_IN_ADJUST_BITS_FP44</dfn> 0x2c</u></td></tr>
<tr><th id="1513">1513</th><td><i>/* Time adjustment in seconds */</i></td></tr>
<tr><th id="1514">1514</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_SECONDS_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_SECONDS_OFST">MC_CMD_PTP_IN_ADJUST_SECONDS_OFST</dfn> 16</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_SECONDS_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_SECONDS_LEN">MC_CMD_PTP_IN_ADJUST_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1516">1516</th><td><i>/* Time adjustment major value */</i></td></tr>
<tr><th id="1517">1517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_MAJOR_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_MAJOR_OFST">MC_CMD_PTP_IN_ADJUST_MAJOR_OFST</dfn> 16</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_MAJOR_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_MAJOR_LEN">MC_CMD_PTP_IN_ADJUST_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1519">1519</th><td><i>/* Time adjustment in nanoseconds */</i></td></tr>
<tr><th id="1520">1520</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_NANOSECONDS_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_NANOSECONDS_OFST">MC_CMD_PTP_IN_ADJUST_NANOSECONDS_OFST</dfn> 20</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_NANOSECONDS_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_NANOSECONDS_LEN">MC_CMD_PTP_IN_ADJUST_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1522">1522</th><td><i>/* Time adjustment minor value */</i></td></tr>
<tr><th id="1523">1523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_MINOR_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_MINOR_OFST">MC_CMD_PTP_IN_ADJUST_MINOR_OFST</dfn> 20</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_MINOR_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_MINOR_LEN">MC_CMD_PTP_IN_ADJUST_MINOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td><i>/* MC_CMD_PTP_IN_ADJUST_V2 msgrequest */</i></td></tr>
<tr><th id="1527">1527</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_LEN">MC_CMD_PTP_IN_ADJUST_V2_LEN</dfn> 28</u></td></tr>
<tr><th id="1528">1528</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1529">1529</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1530">1530</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1531">1531</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1532">1532</th><td><i>/* Frequency adjustment 40 bit fixed point ns */</i></td></tr>
<tr><th id="1533">1533</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_FREQ_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_FREQ_OFST">MC_CMD_PTP_IN_ADJUST_V2_FREQ_OFST</dfn> 8</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_FREQ_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_FREQ_LEN">MC_CMD_PTP_IN_ADJUST_V2_FREQ_LEN</dfn> 8</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_FREQ_LO_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_FREQ_LO_OFST">MC_CMD_PTP_IN_ADJUST_V2_FREQ_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_FREQ_HI_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_FREQ_HI_OFST">MC_CMD_PTP_IN_ADJUST_V2_FREQ_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="1537">1537</th><td><i>/* enum: Number of fractional bits in frequency adjustment */</i></td></tr>
<tr><th id="1538">1538</th><td><i>/*               MC_CMD_PTP_IN_ADJUST_BITS 0x28 */</i></td></tr>
<tr><th id="1539">1539</th><td><i>/* enum: Number of fractional bits in frequency adjustment when FP44_FREQ_ADJ</i></td></tr>
<tr><th id="1540">1540</th><td><i> * is indicated in the MC_CMD_PTP_OUT_GET_ATTRIBUTES command CAPABILITIES</i></td></tr>
<tr><th id="1541">1541</th><td><i> * field.</i></td></tr>
<tr><th id="1542">1542</th><td><i> */</i></td></tr>
<tr><th id="1543">1543</th><td><i>/*               MC_CMD_PTP_IN_ADJUST_BITS_FP44 0x2c */</i></td></tr>
<tr><th id="1544">1544</th><td><i>/* Time adjustment in seconds */</i></td></tr>
<tr><th id="1545">1545</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_SECONDS_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_SECONDS_OFST">MC_CMD_PTP_IN_ADJUST_V2_SECONDS_OFST</dfn> 16</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_SECONDS_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_SECONDS_LEN">MC_CMD_PTP_IN_ADJUST_V2_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1547">1547</th><td><i>/* Time adjustment major value */</i></td></tr>
<tr><th id="1548">1548</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_MAJOR_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_MAJOR_OFST">MC_CMD_PTP_IN_ADJUST_V2_MAJOR_OFST</dfn> 16</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_MAJOR_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_MAJOR_LEN">MC_CMD_PTP_IN_ADJUST_V2_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1550">1550</th><td><i>/* Time adjustment in nanoseconds */</i></td></tr>
<tr><th id="1551">1551</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_NANOSECONDS_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_NANOSECONDS_OFST">MC_CMD_PTP_IN_ADJUST_V2_NANOSECONDS_OFST</dfn> 20</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_NANOSECONDS_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_NANOSECONDS_LEN">MC_CMD_PTP_IN_ADJUST_V2_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1553">1553</th><td><i>/* Time adjustment minor value */</i></td></tr>
<tr><th id="1554">1554</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_MINOR_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_MINOR_OFST">MC_CMD_PTP_IN_ADJUST_V2_MINOR_OFST</dfn> 20</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_MINOR_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_MINOR_LEN">MC_CMD_PTP_IN_ADJUST_V2_MINOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1556">1556</th><td><i>/* Upper 32bits of major time offset adjustment */</i></td></tr>
<tr><th id="1557">1557</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_MAJOR_HI_OFST" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_MAJOR_HI_OFST">MC_CMD_PTP_IN_ADJUST_V2_MAJOR_HI_OFST</dfn> 24</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_ADJUST_V2_MAJOR_HI_LEN" data-ref="_M/MC_CMD_PTP_IN_ADJUST_V2_MAJOR_HI_LEN">MC_CMD_PTP_IN_ADJUST_V2_MAJOR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td><i>/* MC_CMD_PTP_IN_SYNCHRONIZE msgrequest */</i></td></tr>
<tr><th id="1561">1561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SYNCHRONIZE_LEN" data-ref="_M/MC_CMD_PTP_IN_SYNCHRONIZE_LEN">MC_CMD_PTP_IN_SYNCHRONIZE_LEN</dfn> 20</u></td></tr>
<tr><th id="1562">1562</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1563">1563</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1564">1564</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1565">1565</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1566">1566</th><td><i>/* Number of time readings to capture */</i></td></tr>
<tr><th id="1567">1567</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SYNCHRONIZE_NUMTIMESETS_OFST" data-ref="_M/MC_CMD_PTP_IN_SYNCHRONIZE_NUMTIMESETS_OFST">MC_CMD_PTP_IN_SYNCHRONIZE_NUMTIMESETS_OFST</dfn> 8</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SYNCHRONIZE_NUMTIMESETS_LEN" data-ref="_M/MC_CMD_PTP_IN_SYNCHRONIZE_NUMTIMESETS_LEN">MC_CMD_PTP_IN_SYNCHRONIZE_NUMTIMESETS_LEN</dfn> 4</u></td></tr>
<tr><th id="1569">1569</th><td><i>/* Host address in which to write "synchronization started" indication (64</i></td></tr>
<tr><th id="1570">1570</th><td><i> * bits)</i></td></tr>
<tr><th id="1571">1571</th><td><i> */</i></td></tr>
<tr><th id="1572">1572</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_OFST" data-ref="_M/MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_OFST">MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_OFST</dfn> 12</u></td></tr>
<tr><th id="1573">1573</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_LEN" data-ref="_M/MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_LEN">MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_LO_OFST" data-ref="_M/MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_LO_OFST">MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_LO_OFST</dfn> 12</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_HI_OFST" data-ref="_M/MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_HI_OFST">MC_CMD_PTP_IN_SYNCHRONIZE_START_ADDR_HI_OFST</dfn> 16</u></td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td><i>/* MC_CMD_PTP_IN_MANFTEST_BASIC msgrequest */</i></td></tr>
<tr><th id="1578">1578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_MANFTEST_BASIC_LEN" data-ref="_M/MC_CMD_PTP_IN_MANFTEST_BASIC_LEN">MC_CMD_PTP_IN_MANFTEST_BASIC_LEN</dfn> 8</u></td></tr>
<tr><th id="1579">1579</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1580">1580</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1581">1581</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1582">1582</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1583">1583</th><td></td></tr>
<tr><th id="1584">1584</th><td><i>/* MC_CMD_PTP_IN_MANFTEST_PACKET msgrequest */</i></td></tr>
<tr><th id="1585">1585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_MANFTEST_PACKET_LEN" data-ref="_M/MC_CMD_PTP_IN_MANFTEST_PACKET_LEN">MC_CMD_PTP_IN_MANFTEST_PACKET_LEN</dfn> 12</u></td></tr>
<tr><th id="1586">1586</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1587">1587</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1588">1588</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1589">1589</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1590">1590</th><td><i>/* Enable or disable packet testing */</i></td></tr>
<tr><th id="1591">1591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_MANFTEST_PACKET_TEST_ENABLE_OFST" data-ref="_M/MC_CMD_PTP_IN_MANFTEST_PACKET_TEST_ENABLE_OFST">MC_CMD_PTP_IN_MANFTEST_PACKET_TEST_ENABLE_OFST</dfn> 8</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_MANFTEST_PACKET_TEST_ENABLE_LEN" data-ref="_M/MC_CMD_PTP_IN_MANFTEST_PACKET_TEST_ENABLE_LEN">MC_CMD_PTP_IN_MANFTEST_PACKET_TEST_ENABLE_LEN</dfn> 4</u></td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td><i>/* MC_CMD_PTP_IN_RESET_STATS msgrequest: Reset PTP statistics */</i></td></tr>
<tr><th id="1595">1595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RESET_STATS_LEN" data-ref="_M/MC_CMD_PTP_IN_RESET_STATS_LEN">MC_CMD_PTP_IN_RESET_STATS_LEN</dfn> 8</u></td></tr>
<tr><th id="1596">1596</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1597">1597</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1598">1598</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1599">1599</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td><i>/* MC_CMD_PTP_IN_DEBUG msgrequest */</i></td></tr>
<tr><th id="1602">1602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_DEBUG_LEN" data-ref="_M/MC_CMD_PTP_IN_DEBUG_LEN">MC_CMD_PTP_IN_DEBUG_LEN</dfn> 12</u></td></tr>
<tr><th id="1603">1603</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1604">1604</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1605">1605</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1606">1606</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1607">1607</th><td><i>/* Debug operations */</i></td></tr>
<tr><th id="1608">1608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_DEBUG_DEBUG_PARAM_OFST" data-ref="_M/MC_CMD_PTP_IN_DEBUG_DEBUG_PARAM_OFST">MC_CMD_PTP_IN_DEBUG_DEBUG_PARAM_OFST</dfn> 8</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_DEBUG_DEBUG_PARAM_LEN" data-ref="_M/MC_CMD_PTP_IN_DEBUG_DEBUG_PARAM_LEN">MC_CMD_PTP_IN_DEBUG_DEBUG_PARAM_LEN</dfn> 4</u></td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td><i>/* MC_CMD_PTP_IN_FPGAREAD msgrequest */</i></td></tr>
<tr><th id="1612">1612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAREAD_LEN" data-ref="_M/MC_CMD_PTP_IN_FPGAREAD_LEN">MC_CMD_PTP_IN_FPGAREAD_LEN</dfn> 16</u></td></tr>
<tr><th id="1613">1613</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1614">1614</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1615">1615</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1616">1616</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1617">1617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAREAD_ADDR_OFST" data-ref="_M/MC_CMD_PTP_IN_FPGAREAD_ADDR_OFST">MC_CMD_PTP_IN_FPGAREAD_ADDR_OFST</dfn> 8</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAREAD_ADDR_LEN" data-ref="_M/MC_CMD_PTP_IN_FPGAREAD_ADDR_LEN">MC_CMD_PTP_IN_FPGAREAD_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAREAD_NUMBYTES_OFST" data-ref="_M/MC_CMD_PTP_IN_FPGAREAD_NUMBYTES_OFST">MC_CMD_PTP_IN_FPGAREAD_NUMBYTES_OFST</dfn> 12</u></td></tr>
<tr><th id="1620">1620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAREAD_NUMBYTES_LEN" data-ref="_M/MC_CMD_PTP_IN_FPGAREAD_NUMBYTES_LEN">MC_CMD_PTP_IN_FPGAREAD_NUMBYTES_LEN</dfn> 4</u></td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td><i>/* MC_CMD_PTP_IN_FPGAWRITE msgrequest */</i></td></tr>
<tr><th id="1623">1623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAWRITE_LENMIN" data-ref="_M/MC_CMD_PTP_IN_FPGAWRITE_LENMIN">MC_CMD_PTP_IN_FPGAWRITE_LENMIN</dfn> 13</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAWRITE_LENMAX" data-ref="_M/MC_CMD_PTP_IN_FPGAWRITE_LENMAX">MC_CMD_PTP_IN_FPGAWRITE_LENMAX</dfn> 252</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAWRITE_LEN" data-ref="_M/MC_CMD_PTP_IN_FPGAWRITE_LEN">MC_CMD_PTP_IN_FPGAWRITE_LEN</dfn>(num) (12+1*(num))</u></td></tr>
<tr><th id="1626">1626</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1627">1627</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1628">1628</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1629">1629</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1630">1630</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAWRITE_ADDR_OFST" data-ref="_M/MC_CMD_PTP_IN_FPGAWRITE_ADDR_OFST">MC_CMD_PTP_IN_FPGAWRITE_ADDR_OFST</dfn> 8</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAWRITE_ADDR_LEN" data-ref="_M/MC_CMD_PTP_IN_FPGAWRITE_ADDR_LEN">MC_CMD_PTP_IN_FPGAWRITE_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAWRITE_BUFFER_OFST" data-ref="_M/MC_CMD_PTP_IN_FPGAWRITE_BUFFER_OFST">MC_CMD_PTP_IN_FPGAWRITE_BUFFER_OFST</dfn> 12</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAWRITE_BUFFER_LEN" data-ref="_M/MC_CMD_PTP_IN_FPGAWRITE_BUFFER_LEN">MC_CMD_PTP_IN_FPGAWRITE_BUFFER_LEN</dfn> 1</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAWRITE_BUFFER_MINNUM" data-ref="_M/MC_CMD_PTP_IN_FPGAWRITE_BUFFER_MINNUM">MC_CMD_PTP_IN_FPGAWRITE_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_FPGAWRITE_BUFFER_MAXNUM" data-ref="_M/MC_CMD_PTP_IN_FPGAWRITE_BUFFER_MAXNUM">MC_CMD_PTP_IN_FPGAWRITE_BUFFER_MAXNUM</dfn> 240</u></td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td><i>/* MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST msgrequest */</i></td></tr>
<tr><th id="1638">1638</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_LEN</dfn> 16</u></td></tr>
<tr><th id="1639">1639</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1640">1640</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1641">1641</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1642">1642</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1643">1643</th><td><i>/* Time adjustment in seconds */</i></td></tr>
<tr><th id="1644">1644</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_SECONDS_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_SECONDS_OFST">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_SECONDS_OFST</dfn> 8</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_SECONDS_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_SECONDS_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1646">1646</th><td><i>/* Time adjustment major value */</i></td></tr>
<tr><th id="1647">1647</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MAJOR_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MAJOR_OFST">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MAJOR_OFST</dfn> 8</u></td></tr>
<tr><th id="1648">1648</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MAJOR_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MAJOR_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1649">1649</th><td><i>/* Time adjustment in nanoseconds */</i></td></tr>
<tr><th id="1650">1650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_NANOSECONDS_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_NANOSECONDS_OFST">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_NANOSECONDS_OFST</dfn> 12</u></td></tr>
<tr><th id="1651">1651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_NANOSECONDS_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_NANOSECONDS_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1652">1652</th><td><i>/* Time adjustment minor value */</i></td></tr>
<tr><th id="1653">1653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MINOR_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MINOR_OFST">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MINOR_OFST</dfn> 12</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MINOR_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MINOR_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_MINOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1655">1655</th><td></td></tr>
<tr><th id="1656">1656</th><td><i>/* MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2 msgrequest */</i></td></tr>
<tr><th id="1657">1657</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_LEN</dfn> 20</u></td></tr>
<tr><th id="1658">1658</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1659">1659</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1660">1660</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1661">1661</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1662">1662</th><td><i>/* Time adjustment in seconds */</i></td></tr>
<tr><th id="1663">1663</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_SECONDS_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_SECONDS_OFST">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_SECONDS_OFST</dfn> 8</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_SECONDS_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_SECONDS_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1665">1665</th><td><i>/* Time adjustment major value */</i></td></tr>
<tr><th id="1666">1666</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_OFST">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_OFST</dfn> 8</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1668">1668</th><td><i>/* Time adjustment in nanoseconds */</i></td></tr>
<tr><th id="1669">1669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_NANOSECONDS_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_NANOSECONDS_OFST">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_NANOSECONDS_OFST</dfn> 12</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_NANOSECONDS_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_NANOSECONDS_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1671">1671</th><td><i>/* Time adjustment minor value */</i></td></tr>
<tr><th id="1672">1672</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MINOR_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MINOR_OFST">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MINOR_OFST</dfn> 12</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MINOR_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MINOR_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MINOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1674">1674</th><td><i>/* Upper 32bits of major time offset adjustment */</i></td></tr>
<tr><th id="1675">1675</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_HI_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_HI_OFST">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_HI_OFST</dfn> 16</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_HI_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_HI_LEN">MC_CMD_PTP_IN_CLOCK_OFFSET_ADJUST_V2_MAJOR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="1677">1677</th><td></td></tr>
<tr><th id="1678">1678</th><td><i>/* MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST msgrequest */</i></td></tr>
<tr><th id="1679">1679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_LEN">MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_LEN</dfn> 16</u></td></tr>
<tr><th id="1680">1680</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1681">1681</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1682">1682</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1683">1683</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1684">1684</th><td><i>/* Frequency adjustment 40 bit fixed point ns */</i></td></tr>
<tr><th id="1685">1685</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_OFST">MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_OFST</dfn> 8</u></td></tr>
<tr><th id="1686">1686</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_LEN" data-ref="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_LEN">MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_LEN</dfn> 8</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_LO_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_LO_OFST">MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_HI_OFST" data-ref="_M/MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_HI_OFST">MC_CMD_PTP_IN_CLOCK_FREQ_ADJUST_FREQ_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="1689">1689</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="1690">1690</th><td><i>/*               MC_CMD_PTP/MC_CMD_PTP_IN_ADJUST/FREQ */</i></td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td><i>/* MC_CMD_PTP_IN_RX_SET_VLAN_FILTER msgrequest */</i></td></tr>
<tr><th id="1693">1693</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_LEN" data-ref="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_LEN">MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_LEN</dfn> 24</u></td></tr>
<tr><th id="1694">1694</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1695">1695</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1696">1696</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1697">1697</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1698">1698</th><td><i>/* Number of VLAN tags, 0 if not VLAN */</i></td></tr>
<tr><th id="1699">1699</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_NUM_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_NUM_VLAN_TAGS_OFST">MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_NUM_VLAN_TAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_NUM_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_NUM_VLAN_TAGS_LEN">MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_NUM_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="1701">1701</th><td><i>/* Set of VLAN tags to filter against */</i></td></tr>
<tr><th id="1702">1702</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_VLAN_TAG_OFST" data-ref="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_VLAN_TAG_OFST">MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_VLAN_TAG_OFST</dfn> 12</u></td></tr>
<tr><th id="1703">1703</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_VLAN_TAG_LEN" data-ref="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_VLAN_TAG_LEN">MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_VLAN_TAG_LEN</dfn> 4</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_VLAN_TAG_NUM" data-ref="_M/MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_VLAN_TAG_NUM">MC_CMD_PTP_IN_RX_SET_VLAN_FILTER_VLAN_TAG_NUM</dfn> 3</u></td></tr>
<tr><th id="1705">1705</th><td></td></tr>
<tr><th id="1706">1706</th><td><i>/* MC_CMD_PTP_IN_RX_SET_UUID_FILTER msgrequest */</i></td></tr>
<tr><th id="1707">1707</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_LEN" data-ref="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_LEN">MC_CMD_PTP_IN_RX_SET_UUID_FILTER_LEN</dfn> 20</u></td></tr>
<tr><th id="1708">1708</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1709">1709</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1710">1710</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1711">1711</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1712">1712</th><td><i>/* 1 to enable UUID filtering, 0 to disable */</i></td></tr>
<tr><th id="1713">1713</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_ENABLE_OFST" data-ref="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_ENABLE_OFST">MC_CMD_PTP_IN_RX_SET_UUID_FILTER_ENABLE_OFST</dfn> 8</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_ENABLE_LEN" data-ref="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_ENABLE_LEN">MC_CMD_PTP_IN_RX_SET_UUID_FILTER_ENABLE_LEN</dfn> 4</u></td></tr>
<tr><th id="1715">1715</th><td><i>/* UUID to filter against */</i></td></tr>
<tr><th id="1716">1716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_OFST" data-ref="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_OFST">MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_OFST</dfn> 12</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_LEN" data-ref="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_LEN">MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_LEN</dfn> 8</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_LO_OFST" data-ref="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_LO_OFST">MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_LO_OFST</dfn> 12</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_HI_OFST" data-ref="_M/MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_HI_OFST">MC_CMD_PTP_IN_RX_SET_UUID_FILTER_UUID_HI_OFST</dfn> 16</u></td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td><i>/* MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER msgrequest */</i></td></tr>
<tr><th id="1722">1722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_LEN" data-ref="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_LEN">MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_LEN</dfn> 16</u></td></tr>
<tr><th id="1723">1723</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1724">1724</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1725">1725</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1726">1726</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1727">1727</th><td><i>/* 1 to enable Domain filtering, 0 to disable */</i></td></tr>
<tr><th id="1728">1728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_ENABLE_OFST" data-ref="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_ENABLE_OFST">MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_ENABLE_OFST</dfn> 8</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_ENABLE_LEN" data-ref="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_ENABLE_LEN">MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_ENABLE_LEN</dfn> 4</u></td></tr>
<tr><th id="1730">1730</th><td><i>/* Domain number to filter against */</i></td></tr>
<tr><th id="1731">1731</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_DOMAIN_OFST" data-ref="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_DOMAIN_OFST">MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_DOMAIN_OFST</dfn> 12</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_DOMAIN_LEN" data-ref="_M/MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_DOMAIN_LEN">MC_CMD_PTP_IN_RX_SET_DOMAIN_FILTER_DOMAIN_LEN</dfn> 4</u></td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td><i>/* MC_CMD_PTP_IN_SET_CLK_SRC msgrequest */</i></td></tr>
<tr><th id="1735">1735</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_CLK_SRC_LEN" data-ref="_M/MC_CMD_PTP_IN_SET_CLK_SRC_LEN">MC_CMD_PTP_IN_SET_CLK_SRC_LEN</dfn> 12</u></td></tr>
<tr><th id="1736">1736</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1737">1737</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1738">1738</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1739">1739</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1740">1740</th><td><i>/* Set the clock source. */</i></td></tr>
<tr><th id="1741">1741</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_CLK_SRC_CLK_OFST" data-ref="_M/MC_CMD_PTP_IN_SET_CLK_SRC_CLK_OFST">MC_CMD_PTP_IN_SET_CLK_SRC_CLK_OFST</dfn> 8</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_CLK_SRC_CLK_LEN" data-ref="_M/MC_CMD_PTP_IN_SET_CLK_SRC_CLK_LEN">MC_CMD_PTP_IN_SET_CLK_SRC_CLK_LEN</dfn> 4</u></td></tr>
<tr><th id="1743">1743</th><td><i>/* enum: Internal. */</i></td></tr>
<tr><th id="1744">1744</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_CLK_SRC_INTERNAL" data-ref="_M/MC_CMD_PTP_CLK_SRC_INTERNAL">MC_CMD_PTP_CLK_SRC_INTERNAL</dfn> 0x0</u></td></tr>
<tr><th id="1745">1745</th><td><i>/* enum: External. */</i></td></tr>
<tr><th id="1746">1746</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_CLK_SRC_EXTERNAL" data-ref="_M/MC_CMD_PTP_CLK_SRC_EXTERNAL">MC_CMD_PTP_CLK_SRC_EXTERNAL</dfn> 0x1</u></td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td><i>/* MC_CMD_PTP_IN_RST_CLK msgrequest: Reset value of Timer Reg. */</i></td></tr>
<tr><th id="1749">1749</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_RST_CLK_LEN" data-ref="_M/MC_CMD_PTP_IN_RST_CLK_LEN">MC_CMD_PTP_IN_RST_CLK_LEN</dfn> 8</u></td></tr>
<tr><th id="1750">1750</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1751">1751</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1752">1752</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1753">1753</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td><i>/* MC_CMD_PTP_IN_PPS_ENABLE msgrequest */</i></td></tr>
<tr><th id="1756">1756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_PPS_ENABLE_LEN" data-ref="_M/MC_CMD_PTP_IN_PPS_ENABLE_LEN">MC_CMD_PTP_IN_PPS_ENABLE_LEN</dfn> 12</u></td></tr>
<tr><th id="1757">1757</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1758">1758</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1759">1759</th><td><i>/* Enable or disable */</i></td></tr>
<tr><th id="1760">1760</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_PPS_ENABLE_OP_OFST" data-ref="_M/MC_CMD_PTP_IN_PPS_ENABLE_OP_OFST">MC_CMD_PTP_IN_PPS_ENABLE_OP_OFST</dfn> 4</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_PPS_ENABLE_OP_LEN" data-ref="_M/MC_CMD_PTP_IN_PPS_ENABLE_OP_LEN">MC_CMD_PTP_IN_PPS_ENABLE_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="1762">1762</th><td><i>/* enum: Enable */</i></td></tr>
<tr><th id="1763">1763</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_ENABLE_PPS" data-ref="_M/MC_CMD_PTP_ENABLE_PPS">MC_CMD_PTP_ENABLE_PPS</dfn> 0x0</u></td></tr>
<tr><th id="1764">1764</th><td><i>/* enum: Disable */</i></td></tr>
<tr><th id="1765">1765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_DISABLE_PPS" data-ref="_M/MC_CMD_PTP_DISABLE_PPS">MC_CMD_PTP_DISABLE_PPS</dfn> 0x1</u></td></tr>
<tr><th id="1766">1766</th><td><i>/* Not used. Events are always sent to function relative queue 0. */</i></td></tr>
<tr><th id="1767">1767</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_PPS_ENABLE_QUEUE_ID_OFST" data-ref="_M/MC_CMD_PTP_IN_PPS_ENABLE_QUEUE_ID_OFST">MC_CMD_PTP_IN_PPS_ENABLE_QUEUE_ID_OFST</dfn> 8</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_PPS_ENABLE_QUEUE_ID_LEN" data-ref="_M/MC_CMD_PTP_IN_PPS_ENABLE_QUEUE_ID_LEN">MC_CMD_PTP_IN_PPS_ENABLE_QUEUE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td><i>/* MC_CMD_PTP_IN_GET_TIME_FORMAT msgrequest */</i></td></tr>
<tr><th id="1771">1771</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_GET_TIME_FORMAT_LEN" data-ref="_M/MC_CMD_PTP_IN_GET_TIME_FORMAT_LEN">MC_CMD_PTP_IN_GET_TIME_FORMAT_LEN</dfn> 8</u></td></tr>
<tr><th id="1772">1772</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1773">1773</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1774">1774</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1775">1775</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1776">1776</th><td></td></tr>
<tr><th id="1777">1777</th><td><i>/* MC_CMD_PTP_IN_GET_ATTRIBUTES msgrequest */</i></td></tr>
<tr><th id="1778">1778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_GET_ATTRIBUTES_LEN" data-ref="_M/MC_CMD_PTP_IN_GET_ATTRIBUTES_LEN">MC_CMD_PTP_IN_GET_ATTRIBUTES_LEN</dfn> 8</u></td></tr>
<tr><th id="1779">1779</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1780">1780</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1781">1781</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1782">1782</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1783">1783</th><td></td></tr>
<tr><th id="1784">1784</th><td><i>/* MC_CMD_PTP_IN_GET_TIMESTAMP_CORRECTIONS msgrequest */</i></td></tr>
<tr><th id="1785">1785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_GET_TIMESTAMP_CORRECTIONS_LEN" data-ref="_M/MC_CMD_PTP_IN_GET_TIMESTAMP_CORRECTIONS_LEN">MC_CMD_PTP_IN_GET_TIMESTAMP_CORRECTIONS_LEN</dfn> 8</u></td></tr>
<tr><th id="1786">1786</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1787">1787</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1788">1788</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1789">1789</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td><i>/* MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE msgrequest */</i></td></tr>
<tr><th id="1792">1792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_LEN" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_LEN">MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_LEN</dfn> 12</u></td></tr>
<tr><th id="1793">1793</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1794">1794</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1795">1795</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1796">1796</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1797">1797</th><td><i>/* Original field containing queue ID. Now extended to include flags. */</i></td></tr>
<tr><th id="1798">1798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_OFST" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_OFST">MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_OFST</dfn> 8</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_LEN" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_LEN">MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_ID_LBN" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_ID_LBN">MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="1801">1801</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_ID_WIDTH" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_ID_WIDTH">MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_QUEUE_ID_WIDTH</dfn> 16</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_REPORT_SYNC_STATUS_LBN" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_REPORT_SYNC_STATUS_LBN">MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_REPORT_SYNC_STATUS_LBN</dfn> 31</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_REPORT_SYNC_STATUS_WIDTH" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_REPORT_SYNC_STATUS_WIDTH">MC_CMD_PTP_IN_TIME_EVENT_SUBSCRIBE_REPORT_SYNC_STATUS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td><i>/* MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE msgrequest */</i></td></tr>
<tr><th id="1806">1806</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_LEN" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_LEN">MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_LEN</dfn> 16</u></td></tr>
<tr><th id="1807">1807</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1808">1808</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1809">1809</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1810">1810</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1811">1811</th><td><i>/* Unsubscribe options */</i></td></tr>
<tr><th id="1812">1812</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_CONTROL_OFST" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_CONTROL_OFST">MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_CONTROL_OFST</dfn> 8</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_CONTROL_LEN" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_CONTROL_LEN">MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_CONTROL_LEN</dfn> 4</u></td></tr>
<tr><th id="1814">1814</th><td><i>/* enum: Unsubscribe a single queue */</i></td></tr>
<tr><th id="1815">1815</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_SINGLE" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_SINGLE">MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_SINGLE</dfn> 0x0</u></td></tr>
<tr><th id="1816">1816</th><td><i>/* enum: Unsubscribe all queues */</i></td></tr>
<tr><th id="1817">1817</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_ALL" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_ALL">MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_ALL</dfn> 0x1</u></td></tr>
<tr><th id="1818">1818</th><td><i>/* Event queue ID */</i></td></tr>
<tr><th id="1819">1819</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_QUEUE_OFST" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_QUEUE_OFST">MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_QUEUE_OFST</dfn> 12</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_QUEUE_LEN" data-ref="_M/MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_QUEUE_LEN">MC_CMD_PTP_IN_TIME_EVENT_UNSUBSCRIBE_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td><i>/* MC_CMD_PTP_IN_MANFTEST_PPS msgrequest */</i></td></tr>
<tr><th id="1823">1823</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_MANFTEST_PPS_LEN" data-ref="_M/MC_CMD_PTP_IN_MANFTEST_PPS_LEN">MC_CMD_PTP_IN_MANFTEST_PPS_LEN</dfn> 12</u></td></tr>
<tr><th id="1824">1824</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1825">1825</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1826">1826</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1827">1827</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1828">1828</th><td><i>/* 1 to enable PPS test mode, 0 to disable and return result. */</i></td></tr>
<tr><th id="1829">1829</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_MANFTEST_PPS_TEST_ENABLE_OFST" data-ref="_M/MC_CMD_PTP_IN_MANFTEST_PPS_TEST_ENABLE_OFST">MC_CMD_PTP_IN_MANFTEST_PPS_TEST_ENABLE_OFST</dfn> 8</u></td></tr>
<tr><th id="1830">1830</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_MANFTEST_PPS_TEST_ENABLE_LEN" data-ref="_M/MC_CMD_PTP_IN_MANFTEST_PPS_TEST_ENABLE_LEN">MC_CMD_PTP_IN_MANFTEST_PPS_TEST_ENABLE_LEN</dfn> 4</u></td></tr>
<tr><th id="1831">1831</th><td></td></tr>
<tr><th id="1832">1832</th><td><i>/* MC_CMD_PTP_IN_SET_SYNC_STATUS msgrequest */</i></td></tr>
<tr><th id="1833">1833</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_LEN" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_LEN">MC_CMD_PTP_IN_SET_SYNC_STATUS_LEN</dfn> 24</u></td></tr>
<tr><th id="1834">1834</th><td><i>/*            MC_CMD_PTP_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="1835">1835</th><td><i>/*            MC_CMD_PTP_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="1836">1836</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_OFST 4 */</i></td></tr>
<tr><th id="1837">1837</th><td><i>/*            MC_CMD_PTP_IN_PERIPH_ID_LEN 4 */</i></td></tr>
<tr><th id="1838">1838</th><td><i>/* NIC - Host System Clock Synchronization status */</i></td></tr>
<tr><th id="1839">1839</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_STATUS_OFST" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_STATUS_OFST">MC_CMD_PTP_IN_SET_SYNC_STATUS_STATUS_OFST</dfn> 8</u></td></tr>
<tr><th id="1840">1840</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_STATUS_LEN" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_STATUS_LEN">MC_CMD_PTP_IN_SET_SYNC_STATUS_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="1841">1841</th><td><i>/* enum: Host System clock and NIC clock are not in sync */</i></td></tr>
<tr><th id="1842">1842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_NOT_IN_SYNC" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_NOT_IN_SYNC">MC_CMD_PTP_IN_SET_SYNC_STATUS_NOT_IN_SYNC</dfn> 0x0</u></td></tr>
<tr><th id="1843">1843</th><td><i>/* enum: Host System clock and NIC clock are synchronized */</i></td></tr>
<tr><th id="1844">1844</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_IN_SYNC" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_IN_SYNC">MC_CMD_PTP_IN_SET_SYNC_STATUS_IN_SYNC</dfn> 0x1</u></td></tr>
<tr><th id="1845">1845</th><td><i>/* If synchronized, number of seconds until clocks should be considered to be</i></td></tr>
<tr><th id="1846">1846</th><td><i> * no longer in sync.</i></td></tr>
<tr><th id="1847">1847</th><td><i> */</i></td></tr>
<tr><th id="1848">1848</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_TIMEOUT_OFST" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_TIMEOUT_OFST">MC_CMD_PTP_IN_SET_SYNC_STATUS_TIMEOUT_OFST</dfn> 12</u></td></tr>
<tr><th id="1849">1849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_TIMEOUT_LEN" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_TIMEOUT_LEN">MC_CMD_PTP_IN_SET_SYNC_STATUS_TIMEOUT_LEN</dfn> 4</u></td></tr>
<tr><th id="1850">1850</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED0_OFST" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED0_OFST">MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED0_OFST</dfn> 16</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED0_LEN" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED0_LEN">MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED0_LEN</dfn> 4</u></td></tr>
<tr><th id="1852">1852</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED1_OFST" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED1_OFST">MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED1_OFST</dfn> 20</u></td></tr>
<tr><th id="1853">1853</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED1_LEN" data-ref="_M/MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED1_LEN">MC_CMD_PTP_IN_SET_SYNC_STATUS_RESERVED1_LEN</dfn> 4</u></td></tr>
<tr><th id="1854">1854</th><td></td></tr>
<tr><th id="1855">1855</th><td><i>/* MC_CMD_PTP_OUT msgresponse */</i></td></tr>
<tr><th id="1856">1856</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_LEN" data-ref="_M/MC_CMD_PTP_OUT_LEN">MC_CMD_PTP_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td><i>/* MC_CMD_PTP_OUT_TRANSMIT msgresponse */</i></td></tr>
<tr><th id="1859">1859</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TRANSMIT_LEN" data-ref="_M/MC_CMD_PTP_OUT_TRANSMIT_LEN">MC_CMD_PTP_OUT_TRANSMIT_LEN</dfn> 8</u></td></tr>
<tr><th id="1860">1860</th><td><i>/* Value of seconds timestamp */</i></td></tr>
<tr><th id="1861">1861</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TRANSMIT_SECONDS_OFST" data-ref="_M/MC_CMD_PTP_OUT_TRANSMIT_SECONDS_OFST">MC_CMD_PTP_OUT_TRANSMIT_SECONDS_OFST</dfn> 0</u></td></tr>
<tr><th id="1862">1862</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TRANSMIT_SECONDS_LEN" data-ref="_M/MC_CMD_PTP_OUT_TRANSMIT_SECONDS_LEN">MC_CMD_PTP_OUT_TRANSMIT_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1863">1863</th><td><i>/* Timestamp major value */</i></td></tr>
<tr><th id="1864">1864</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TRANSMIT_MAJOR_OFST" data-ref="_M/MC_CMD_PTP_OUT_TRANSMIT_MAJOR_OFST">MC_CMD_PTP_OUT_TRANSMIT_MAJOR_OFST</dfn> 0</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TRANSMIT_MAJOR_LEN" data-ref="_M/MC_CMD_PTP_OUT_TRANSMIT_MAJOR_LEN">MC_CMD_PTP_OUT_TRANSMIT_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1866">1866</th><td><i>/* Value of nanoseconds timestamp */</i></td></tr>
<tr><th id="1867">1867</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TRANSMIT_NANOSECONDS_OFST" data-ref="_M/MC_CMD_PTP_OUT_TRANSMIT_NANOSECONDS_OFST">MC_CMD_PTP_OUT_TRANSMIT_NANOSECONDS_OFST</dfn> 4</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TRANSMIT_NANOSECONDS_LEN" data-ref="_M/MC_CMD_PTP_OUT_TRANSMIT_NANOSECONDS_LEN">MC_CMD_PTP_OUT_TRANSMIT_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1869">1869</th><td><i>/* Timestamp minor value */</i></td></tr>
<tr><th id="1870">1870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TRANSMIT_MINOR_OFST" data-ref="_M/MC_CMD_PTP_OUT_TRANSMIT_MINOR_OFST">MC_CMD_PTP_OUT_TRANSMIT_MINOR_OFST</dfn> 4</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TRANSMIT_MINOR_LEN" data-ref="_M/MC_CMD_PTP_OUT_TRANSMIT_MINOR_LEN">MC_CMD_PTP_OUT_TRANSMIT_MINOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1872">1872</th><td></td></tr>
<tr><th id="1873">1873</th><td><i>/* MC_CMD_PTP_OUT_TIME_EVENT_SUBSCRIBE msgresponse */</i></td></tr>
<tr><th id="1874">1874</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TIME_EVENT_SUBSCRIBE_LEN" data-ref="_M/MC_CMD_PTP_OUT_TIME_EVENT_SUBSCRIBE_LEN">MC_CMD_PTP_OUT_TIME_EVENT_SUBSCRIBE_LEN</dfn> 0</u></td></tr>
<tr><th id="1875">1875</th><td></td></tr>
<tr><th id="1876">1876</th><td><i>/* MC_CMD_PTP_OUT_TIME_EVENT_UNSUBSCRIBE msgresponse */</i></td></tr>
<tr><th id="1877">1877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_TIME_EVENT_UNSUBSCRIBE_LEN" data-ref="_M/MC_CMD_PTP_OUT_TIME_EVENT_UNSUBSCRIBE_LEN">MC_CMD_PTP_OUT_TIME_EVENT_UNSUBSCRIBE_LEN</dfn> 0</u></td></tr>
<tr><th id="1878">1878</th><td></td></tr>
<tr><th id="1879">1879</th><td><i>/* MC_CMD_PTP_OUT_READ_NIC_TIME msgresponse */</i></td></tr>
<tr><th id="1880">1880</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_LEN</dfn> 8</u></td></tr>
<tr><th id="1881">1881</th><td><i>/* Value of seconds timestamp */</i></td></tr>
<tr><th id="1882">1882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_SECONDS_OFST" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_SECONDS_OFST">MC_CMD_PTP_OUT_READ_NIC_TIME_SECONDS_OFST</dfn> 0</u></td></tr>
<tr><th id="1883">1883</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_SECONDS_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_SECONDS_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1884">1884</th><td><i>/* Timestamp major value */</i></td></tr>
<tr><th id="1885">1885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_MAJOR_OFST" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_MAJOR_OFST">MC_CMD_PTP_OUT_READ_NIC_TIME_MAJOR_OFST</dfn> 0</u></td></tr>
<tr><th id="1886">1886</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_MAJOR_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_MAJOR_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1887">1887</th><td><i>/* Value of nanoseconds timestamp */</i></td></tr>
<tr><th id="1888">1888</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_NANOSECONDS_OFST" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_NANOSECONDS_OFST">MC_CMD_PTP_OUT_READ_NIC_TIME_NANOSECONDS_OFST</dfn> 4</u></td></tr>
<tr><th id="1889">1889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_NANOSECONDS_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_NANOSECONDS_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1890">1890</th><td><i>/* Timestamp minor value */</i></td></tr>
<tr><th id="1891">1891</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_MINOR_OFST" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_MINOR_OFST">MC_CMD_PTP_OUT_READ_NIC_TIME_MINOR_OFST</dfn> 4</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_MINOR_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_MINOR_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_MINOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td><i>/* MC_CMD_PTP_OUT_READ_NIC_TIME_V2 msgresponse */</i></td></tr>
<tr><th id="1895">1895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_LEN</dfn> 12</u></td></tr>
<tr><th id="1896">1896</th><td><i>/* Value of seconds timestamp */</i></td></tr>
<tr><th id="1897">1897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_SECONDS_OFST" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_SECONDS_OFST">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_SECONDS_OFST</dfn> 0</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_SECONDS_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_SECONDS_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1899">1899</th><td><i>/* Timestamp major value */</i></td></tr>
<tr><th id="1900">1900</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_OFST" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_OFST">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_OFST</dfn> 0</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1902">1902</th><td><i>/* Value of nanoseconds timestamp */</i></td></tr>
<tr><th id="1903">1903</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_NANOSECONDS_OFST" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_NANOSECONDS_OFST">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_NANOSECONDS_OFST</dfn> 4</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_NANOSECONDS_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_NANOSECONDS_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1905">1905</th><td><i>/* Timestamp minor value */</i></td></tr>
<tr><th id="1906">1906</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MINOR_OFST" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MINOR_OFST">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MINOR_OFST</dfn> 4</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MINOR_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MINOR_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MINOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1908">1908</th><td><i>/* Upper 32bits of major timestamp value */</i></td></tr>
<tr><th id="1909">1909</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_HI_OFST" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_HI_OFST">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="1910">1910</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_HI_LEN" data-ref="_M/MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_HI_LEN">MC_CMD_PTP_OUT_READ_NIC_TIME_V2_MAJOR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="1911">1911</th><td></td></tr>
<tr><th id="1912">1912</th><td><i>/* MC_CMD_PTP_OUT_STATUS msgresponse */</i></td></tr>
<tr><th id="1913">1913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_LEN">MC_CMD_PTP_OUT_STATUS_LEN</dfn> 64</u></td></tr>
<tr><th id="1914">1914</th><td><i>/* Frequency of NIC's hardware clock */</i></td></tr>
<tr><th id="1915">1915</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_CLOCK_FREQ_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_CLOCK_FREQ_OFST">MC_CMD_PTP_OUT_STATUS_CLOCK_FREQ_OFST</dfn> 0</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_CLOCK_FREQ_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_CLOCK_FREQ_LEN">MC_CMD_PTP_OUT_STATUS_CLOCK_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="1917">1917</th><td><i>/* Number of packets transmitted and timestamped */</i></td></tr>
<tr><th id="1918">1918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_TX_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_TX_OFST">MC_CMD_PTP_OUT_STATUS_STATS_TX_OFST</dfn> 4</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_TX_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_TX_LEN">MC_CMD_PTP_OUT_STATUS_STATS_TX_LEN</dfn> 4</u></td></tr>
<tr><th id="1920">1920</th><td><i>/* Number of packets received and timestamped */</i></td></tr>
<tr><th id="1921">1921</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_RX_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_RX_OFST">MC_CMD_PTP_OUT_STATUS_STATS_RX_OFST</dfn> 8</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_RX_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_RX_LEN">MC_CMD_PTP_OUT_STATUS_STATS_RX_LEN</dfn> 4</u></td></tr>
<tr><th id="1923">1923</th><td><i>/* Number of packets timestamped by the FPGA */</i></td></tr>
<tr><th id="1924">1924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_TS_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_TS_OFST">MC_CMD_PTP_OUT_STATUS_STATS_TS_OFST</dfn> 12</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_TS_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_TS_LEN">MC_CMD_PTP_OUT_STATUS_STATS_TS_LEN</dfn> 4</u></td></tr>
<tr><th id="1926">1926</th><td><i>/* Number of packets filter matched */</i></td></tr>
<tr><th id="1927">1927</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_FM_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_FM_OFST">MC_CMD_PTP_OUT_STATUS_STATS_FM_OFST</dfn> 16</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_FM_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_FM_LEN">MC_CMD_PTP_OUT_STATUS_STATS_FM_LEN</dfn> 4</u></td></tr>
<tr><th id="1929">1929</th><td><i>/* Number of packets not filter matched */</i></td></tr>
<tr><th id="1930">1930</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_NFM_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_NFM_OFST">MC_CMD_PTP_OUT_STATUS_STATS_NFM_OFST</dfn> 20</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_NFM_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_NFM_LEN">MC_CMD_PTP_OUT_STATUS_STATS_NFM_LEN</dfn> 4</u></td></tr>
<tr><th id="1932">1932</th><td><i>/* Number of PPS overflows (noise on input?) */</i></td></tr>
<tr><th id="1933">1933</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFLOW_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFLOW_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFLOW_OFST</dfn> 24</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFLOW_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFLOW_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFLOW_LEN</dfn> 4</u></td></tr>
<tr><th id="1935">1935</th><td><i>/* Number of PPS bad periods */</i></td></tr>
<tr><th id="1936">1936</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_BAD_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_BAD_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_BAD_OFST</dfn> 28</u></td></tr>
<tr><th id="1937">1937</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_BAD_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_BAD_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_BAD_LEN</dfn> 4</u></td></tr>
<tr><th id="1938">1938</th><td><i>/* Minimum period of PPS pulse in nanoseconds */</i></td></tr>
<tr><th id="1939">1939</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MIN_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MIN_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MIN_OFST</dfn> 32</u></td></tr>
<tr><th id="1940">1940</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MIN_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MIN_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MIN_LEN</dfn> 4</u></td></tr>
<tr><th id="1941">1941</th><td><i>/* Maximum period of PPS pulse in nanoseconds */</i></td></tr>
<tr><th id="1942">1942</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MAX_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MAX_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MAX_OFST</dfn> 36</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MAX_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MAX_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MAX_LEN</dfn> 4</u></td></tr>
<tr><th id="1944">1944</th><td><i>/* Last period of PPS pulse in nanoseconds */</i></td></tr>
<tr><th id="1945">1945</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_LAST_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_LAST_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_LAST_OFST</dfn> 40</u></td></tr>
<tr><th id="1946">1946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_LAST_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_LAST_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_LAST_LEN</dfn> 4</u></td></tr>
<tr><th id="1947">1947</th><td><i>/* Mean period of PPS pulse in nanoseconds */</i></td></tr>
<tr><th id="1948">1948</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MEAN_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MEAN_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MEAN_OFST</dfn> 44</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MEAN_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MEAN_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_PER_MEAN_LEN</dfn> 4</u></td></tr>
<tr><th id="1950">1950</th><td><i>/* Minimum offset of PPS pulse in nanoseconds (signed) */</i></td></tr>
<tr><th id="1951">1951</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MIN_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MIN_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MIN_OFST</dfn> 48</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MIN_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MIN_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MIN_LEN</dfn> 4</u></td></tr>
<tr><th id="1953">1953</th><td><i>/* Maximum offset of PPS pulse in nanoseconds (signed) */</i></td></tr>
<tr><th id="1954">1954</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MAX_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MAX_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MAX_OFST</dfn> 52</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MAX_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MAX_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MAX_LEN</dfn> 4</u></td></tr>
<tr><th id="1956">1956</th><td><i>/* Last offset of PPS pulse in nanoseconds (signed) */</i></td></tr>
<tr><th id="1957">1957</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_LAST_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_LAST_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_LAST_OFST</dfn> 56</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_LAST_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_LAST_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_LAST_LEN</dfn> 4</u></td></tr>
<tr><th id="1959">1959</th><td><i>/* Mean offset of PPS pulse in nanoseconds (signed) */</i></td></tr>
<tr><th id="1960">1960</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MEAN_OFST" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MEAN_OFST">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MEAN_OFST</dfn> 60</u></td></tr>
<tr><th id="1961">1961</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MEAN_LEN" data-ref="_M/MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MEAN_LEN">MC_CMD_PTP_OUT_STATUS_STATS_PPS_OFF_MEAN_LEN</dfn> 4</u></td></tr>
<tr><th id="1962">1962</th><td></td></tr>
<tr><th id="1963">1963</th><td><i>/* MC_CMD_PTP_OUT_SYNCHRONIZE msgresponse */</i></td></tr>
<tr><th id="1964">1964</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_LENMIN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_LENMIN">MC_CMD_PTP_OUT_SYNCHRONIZE_LENMIN</dfn> 20</u></td></tr>
<tr><th id="1965">1965</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_LENMAX" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_LENMAX">MC_CMD_PTP_OUT_SYNCHRONIZE_LENMAX</dfn> 240</u></td></tr>
<tr><th id="1966">1966</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_LEN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_LEN">MC_CMD_PTP_OUT_SYNCHRONIZE_LEN</dfn>(num) (0+20*(num))</u></td></tr>
<tr><th id="1967">1967</th><td><i>/* A set of host and NIC times */</i></td></tr>
<tr><th id="1968">1968</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_OFST" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_OFST">MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_OFST</dfn> 0</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_LEN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_LEN">MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_LEN</dfn> 20</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_MINNUM" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_MINNUM">MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_MINNUM</dfn> 1</u></td></tr>
<tr><th id="1971">1971</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_MAXNUM" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_MAXNUM">MC_CMD_PTP_OUT_SYNCHRONIZE_TIMESET_MAXNUM</dfn> 12</u></td></tr>
<tr><th id="1972">1972</th><td><i>/* Host time immediately before NIC's hardware clock read */</i></td></tr>
<tr><th id="1973">1973</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTSTART_OFST" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTSTART_OFST">MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTSTART_OFST</dfn> 0</u></td></tr>
<tr><th id="1974">1974</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTSTART_LEN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTSTART_LEN">MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTSTART_LEN</dfn> 4</u></td></tr>
<tr><th id="1975">1975</th><td><i>/* Value of seconds timestamp */</i></td></tr>
<tr><th id="1976">1976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_SECONDS_OFST" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_SECONDS_OFST">MC_CMD_PTP_OUT_SYNCHRONIZE_SECONDS_OFST</dfn> 4</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_SECONDS_LEN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_SECONDS_LEN">MC_CMD_PTP_OUT_SYNCHRONIZE_SECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1978">1978</th><td><i>/* Timestamp major value */</i></td></tr>
<tr><th id="1979">1979</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_MAJOR_OFST" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_MAJOR_OFST">MC_CMD_PTP_OUT_SYNCHRONIZE_MAJOR_OFST</dfn> 4</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_MAJOR_LEN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_MAJOR_LEN">MC_CMD_PTP_OUT_SYNCHRONIZE_MAJOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1981">1981</th><td><i>/* Value of nanoseconds timestamp */</i></td></tr>
<tr><th id="1982">1982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_NANOSECONDS_OFST" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_NANOSECONDS_OFST">MC_CMD_PTP_OUT_SYNCHRONIZE_NANOSECONDS_OFST</dfn> 8</u></td></tr>
<tr><th id="1983">1983</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_NANOSECONDS_LEN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_NANOSECONDS_LEN">MC_CMD_PTP_OUT_SYNCHRONIZE_NANOSECONDS_LEN</dfn> 4</u></td></tr>
<tr><th id="1984">1984</th><td><i>/* Timestamp minor value */</i></td></tr>
<tr><th id="1985">1985</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_MINOR_OFST" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_MINOR_OFST">MC_CMD_PTP_OUT_SYNCHRONIZE_MINOR_OFST</dfn> 8</u></td></tr>
<tr><th id="1986">1986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_MINOR_LEN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_MINOR_LEN">MC_CMD_PTP_OUT_SYNCHRONIZE_MINOR_LEN</dfn> 4</u></td></tr>
<tr><th id="1987">1987</th><td><i>/* Host time immediately after NIC's hardware clock read */</i></td></tr>
<tr><th id="1988">1988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTEND_OFST" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTEND_OFST">MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTEND_OFST</dfn> 12</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTEND_LEN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTEND_LEN">MC_CMD_PTP_OUT_SYNCHRONIZE_HOSTEND_LEN</dfn> 4</u></td></tr>
<tr><th id="1990">1990</th><td><i>/* Number of nanoseconds waited after reading NIC's hardware clock */</i></td></tr>
<tr><th id="1991">1991</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_WAITNS_OFST" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_WAITNS_OFST">MC_CMD_PTP_OUT_SYNCHRONIZE_WAITNS_OFST</dfn> 16</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_WAITNS_LEN" data-ref="_M/MC_CMD_PTP_OUT_SYNCHRONIZE_WAITNS_LEN">MC_CMD_PTP_OUT_SYNCHRONIZE_WAITNS_LEN</dfn> 4</u></td></tr>
<tr><th id="1993">1993</th><td></td></tr>
<tr><th id="1994">1994</th><td><i>/* MC_CMD_PTP_OUT_MANFTEST_BASIC msgresponse */</i></td></tr>
<tr><th id="1995">1995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_LEN" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_LEN">MC_CMD_PTP_OUT_MANFTEST_BASIC_LEN</dfn> 8</u></td></tr>
<tr><th id="1996">1996</th><td><i>/* Results of testing */</i></td></tr>
<tr><th id="1997">1997</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_RESULT_OFST" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_RESULT_OFST">MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="1998">1998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_RESULT_LEN" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_RESULT_LEN">MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="1999">1999</th><td><i>/* enum: Successful test */</i></td></tr>
<tr><th id="2000">2000</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_SUCCESS" data-ref="_M/MC_CMD_PTP_MANF_SUCCESS">MC_CMD_PTP_MANF_SUCCESS</dfn> 0x0</u></td></tr>
<tr><th id="2001">2001</th><td><i>/* enum: FPGA load failed */</i></td></tr>
<tr><th id="2002">2002</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_FPGA_LOAD" data-ref="_M/MC_CMD_PTP_MANF_FPGA_LOAD">MC_CMD_PTP_MANF_FPGA_LOAD</dfn> 0x1</u></td></tr>
<tr><th id="2003">2003</th><td><i>/* enum: FPGA version invalid */</i></td></tr>
<tr><th id="2004">2004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_FPGA_VERSION" data-ref="_M/MC_CMD_PTP_MANF_FPGA_VERSION">MC_CMD_PTP_MANF_FPGA_VERSION</dfn> 0x2</u></td></tr>
<tr><th id="2005">2005</th><td><i>/* enum: FPGA registers incorrect */</i></td></tr>
<tr><th id="2006">2006</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_FPGA_REGISTERS" data-ref="_M/MC_CMD_PTP_MANF_FPGA_REGISTERS">MC_CMD_PTP_MANF_FPGA_REGISTERS</dfn> 0x3</u></td></tr>
<tr><th id="2007">2007</th><td><i>/* enum: Oscillator possibly not working? */</i></td></tr>
<tr><th id="2008">2008</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_OSCILLATOR" data-ref="_M/MC_CMD_PTP_MANF_OSCILLATOR">MC_CMD_PTP_MANF_OSCILLATOR</dfn> 0x4</u></td></tr>
<tr><th id="2009">2009</th><td><i>/* enum: Timestamps not increasing */</i></td></tr>
<tr><th id="2010">2010</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_TIMESTAMPS" data-ref="_M/MC_CMD_PTP_MANF_TIMESTAMPS">MC_CMD_PTP_MANF_TIMESTAMPS</dfn> 0x5</u></td></tr>
<tr><th id="2011">2011</th><td><i>/* enum: Mismatched packet count */</i></td></tr>
<tr><th id="2012">2012</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_PACKET_COUNT" data-ref="_M/MC_CMD_PTP_MANF_PACKET_COUNT">MC_CMD_PTP_MANF_PACKET_COUNT</dfn> 0x6</u></td></tr>
<tr><th id="2013">2013</th><td><i>/* enum: Mismatched packet count (Siena filter and FPGA) */</i></td></tr>
<tr><th id="2014">2014</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_FILTER_COUNT" data-ref="_M/MC_CMD_PTP_MANF_FILTER_COUNT">MC_CMD_PTP_MANF_FILTER_COUNT</dfn> 0x7</u></td></tr>
<tr><th id="2015">2015</th><td><i>/* enum: Not enough packets to perform timestamp check */</i></td></tr>
<tr><th id="2016">2016</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_PACKET_ENOUGH" data-ref="_M/MC_CMD_PTP_MANF_PACKET_ENOUGH">MC_CMD_PTP_MANF_PACKET_ENOUGH</dfn> 0x8</u></td></tr>
<tr><th id="2017">2017</th><td><i>/* enum: Timestamp trigger GPIO not working */</i></td></tr>
<tr><th id="2018">2018</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_GPIO_TRIGGER" data-ref="_M/MC_CMD_PTP_MANF_GPIO_TRIGGER">MC_CMD_PTP_MANF_GPIO_TRIGGER</dfn> 0x9</u></td></tr>
<tr><th id="2019">2019</th><td><i>/* enum: Insufficient PPS events to perform checks */</i></td></tr>
<tr><th id="2020">2020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_PPS_ENOUGH" data-ref="_M/MC_CMD_PTP_MANF_PPS_ENOUGH">MC_CMD_PTP_MANF_PPS_ENOUGH</dfn> 0xa</u></td></tr>
<tr><th id="2021">2021</th><td><i>/* enum: PPS time event period not sufficiently close to 1s. */</i></td></tr>
<tr><th id="2022">2022</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_PPS_PERIOD" data-ref="_M/MC_CMD_PTP_MANF_PPS_PERIOD">MC_CMD_PTP_MANF_PPS_PERIOD</dfn> 0xb</u></td></tr>
<tr><th id="2023">2023</th><td><i>/* enum: PPS time event nS reading not sufficiently close to zero. */</i></td></tr>
<tr><th id="2024">2024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_PPS_NS" data-ref="_M/MC_CMD_PTP_MANF_PPS_NS">MC_CMD_PTP_MANF_PPS_NS</dfn> 0xc</u></td></tr>
<tr><th id="2025">2025</th><td><i>/* enum: PTP peripheral registers incorrect */</i></td></tr>
<tr><th id="2026">2026</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_REGISTERS" data-ref="_M/MC_CMD_PTP_MANF_REGISTERS">MC_CMD_PTP_MANF_REGISTERS</dfn> 0xd</u></td></tr>
<tr><th id="2027">2027</th><td><i>/* enum: Failed to read time from PTP peripheral */</i></td></tr>
<tr><th id="2028">2028</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_MANF_CLOCK_READ" data-ref="_M/MC_CMD_PTP_MANF_CLOCK_READ">MC_CMD_PTP_MANF_CLOCK_READ</dfn> 0xe</u></td></tr>
<tr><th id="2029">2029</th><td><i>/* Presence of external oscillator */</i></td></tr>
<tr><th id="2030">2030</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_EXTOSC_OFST" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_EXTOSC_OFST">MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_EXTOSC_OFST</dfn> 4</u></td></tr>
<tr><th id="2031">2031</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_EXTOSC_LEN" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_EXTOSC_LEN">MC_CMD_PTP_OUT_MANFTEST_BASIC_TEST_EXTOSC_LEN</dfn> 4</u></td></tr>
<tr><th id="2032">2032</th><td></td></tr>
<tr><th id="2033">2033</th><td><i>/* MC_CMD_PTP_OUT_MANFTEST_PACKET msgresponse */</i></td></tr>
<tr><th id="2034">2034</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_LEN" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_LEN">MC_CMD_PTP_OUT_MANFTEST_PACKET_LEN</dfn> 12</u></td></tr>
<tr><th id="2035">2035</th><td><i>/* Results of testing */</i></td></tr>
<tr><th id="2036">2036</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_RESULT_OFST" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_RESULT_OFST">MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="2037">2037</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_RESULT_LEN" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_RESULT_LEN">MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="2038">2038</th><td><i>/* Number of packets received by FPGA */</i></td></tr>
<tr><th id="2039">2039</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FPGACOUNT_OFST" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FPGACOUNT_OFST">MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FPGACOUNT_OFST</dfn> 4</u></td></tr>
<tr><th id="2040">2040</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FPGACOUNT_LEN" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FPGACOUNT_LEN">MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FPGACOUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="2041">2041</th><td><i>/* Number of packets received by Siena filters */</i></td></tr>
<tr><th id="2042">2042</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FILTERCOUNT_OFST" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FILTERCOUNT_OFST">MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FILTERCOUNT_OFST</dfn> 8</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FILTERCOUNT_LEN" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FILTERCOUNT_LEN">MC_CMD_PTP_OUT_MANFTEST_PACKET_TEST_FILTERCOUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="2044">2044</th><td></td></tr>
<tr><th id="2045">2045</th><td><i>/* MC_CMD_PTP_OUT_FPGAREAD msgresponse */</i></td></tr>
<tr><th id="2046">2046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_FPGAREAD_LENMIN" data-ref="_M/MC_CMD_PTP_OUT_FPGAREAD_LENMIN">MC_CMD_PTP_OUT_FPGAREAD_LENMIN</dfn> 1</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_FPGAREAD_LENMAX" data-ref="_M/MC_CMD_PTP_OUT_FPGAREAD_LENMAX">MC_CMD_PTP_OUT_FPGAREAD_LENMAX</dfn> 252</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_FPGAREAD_LEN" data-ref="_M/MC_CMD_PTP_OUT_FPGAREAD_LEN">MC_CMD_PTP_OUT_FPGAREAD_LEN</dfn>(num) (0+1*(num))</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_FPGAREAD_BUFFER_OFST" data-ref="_M/MC_CMD_PTP_OUT_FPGAREAD_BUFFER_OFST">MC_CMD_PTP_OUT_FPGAREAD_BUFFER_OFST</dfn> 0</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_FPGAREAD_BUFFER_LEN" data-ref="_M/MC_CMD_PTP_OUT_FPGAREAD_BUFFER_LEN">MC_CMD_PTP_OUT_FPGAREAD_BUFFER_LEN</dfn> 1</u></td></tr>
<tr><th id="2051">2051</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_FPGAREAD_BUFFER_MINNUM" data-ref="_M/MC_CMD_PTP_OUT_FPGAREAD_BUFFER_MINNUM">MC_CMD_PTP_OUT_FPGAREAD_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_FPGAREAD_BUFFER_MAXNUM" data-ref="_M/MC_CMD_PTP_OUT_FPGAREAD_BUFFER_MAXNUM">MC_CMD_PTP_OUT_FPGAREAD_BUFFER_MAXNUM</dfn> 252</u></td></tr>
<tr><th id="2053">2053</th><td></td></tr>
<tr><th id="2054">2054</th><td><i>/* MC_CMD_PTP_OUT_GET_TIME_FORMAT msgresponse */</i></td></tr>
<tr><th id="2055">2055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_LEN">MC_CMD_PTP_OUT_GET_TIME_FORMAT_LEN</dfn> 4</u></td></tr>
<tr><th id="2056">2056</th><td><i>/* Time format required/used by for this NIC. Applies to all PTP MCDI</i></td></tr>
<tr><th id="2057">2057</th><td><i> * operations that pass times between the host and firmware. If this operation</i></td></tr>
<tr><th id="2058">2058</th><td><i> * is not supported (older firmware) a format of seconds and nanoseconds should</i></td></tr>
<tr><th id="2059">2059</th><td><i> * be assumed. Note this enum is deprecated. Do not add to it- use the</i></td></tr>
<tr><th id="2060">2060</th><td><i> * TIME_FORMAT field in MC_CMD_PTP_OUT_GET_ATTRIBUTES instead.</i></td></tr>
<tr><th id="2061">2061</th><td><i> */</i></td></tr>
<tr><th id="2062">2062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_FORMAT_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_FORMAT_OFST">MC_CMD_PTP_OUT_GET_TIME_FORMAT_FORMAT_OFST</dfn> 0</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_FORMAT_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_FORMAT_LEN">MC_CMD_PTP_OUT_GET_TIME_FORMAT_FORMAT_LEN</dfn> 4</u></td></tr>
<tr><th id="2064">2064</th><td><i>/* enum: Times are in seconds and nanoseconds */</i></td></tr>
<tr><th id="2065">2065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_SECONDS_NANOSECONDS" data-ref="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_SECONDS_NANOSECONDS">MC_CMD_PTP_OUT_GET_TIME_FORMAT_SECONDS_NANOSECONDS</dfn> 0x0</u></td></tr>
<tr><th id="2066">2066</th><td><i>/* enum: Major register has units of 16 second per tick, minor 8 ns per tick */</i></td></tr>
<tr><th id="2067">2067</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_16SECONDS_8NANOSECONDS" data-ref="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_16SECONDS_8NANOSECONDS">MC_CMD_PTP_OUT_GET_TIME_FORMAT_16SECONDS_8NANOSECONDS</dfn> 0x1</u></td></tr>
<tr><th id="2068">2068</th><td><i>/* enum: Major register has units of seconds, minor 2^-27s per tick */</i></td></tr>
<tr><th id="2069">2069</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_SECONDS_27FRACTION" data-ref="_M/MC_CMD_PTP_OUT_GET_TIME_FORMAT_SECONDS_27FRACTION">MC_CMD_PTP_OUT_GET_TIME_FORMAT_SECONDS_27FRACTION</dfn> 0x2</u></td></tr>
<tr><th id="2070">2070</th><td></td></tr>
<tr><th id="2071">2071</th><td><i>/* MC_CMD_PTP_OUT_GET_ATTRIBUTES msgresponse */</i></td></tr>
<tr><th id="2072">2072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_LEN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_LEN</dfn> 24</u></td></tr>
<tr><th id="2073">2073</th><td><i>/* Time format required/used by for this NIC. Applies to all PTP MCDI</i></td></tr>
<tr><th id="2074">2074</th><td><i> * operations that pass times between the host and firmware. If this operation</i></td></tr>
<tr><th id="2075">2075</th><td><i> * is not supported (older firmware) a format of seconds and nanoseconds should</i></td></tr>
<tr><th id="2076">2076</th><td><i> * be assumed.</i></td></tr>
<tr><th id="2077">2077</th><td><i> */</i></td></tr>
<tr><th id="2078">2078</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_TIME_FORMAT_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_TIME_FORMAT_OFST">MC_CMD_PTP_OUT_GET_ATTRIBUTES_TIME_FORMAT_OFST</dfn> 0</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_TIME_FORMAT_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_TIME_FORMAT_LEN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_TIME_FORMAT_LEN</dfn> 4</u></td></tr>
<tr><th id="2080">2080</th><td><i>/* enum: Times are in seconds and nanoseconds */</i></td></tr>
<tr><th id="2081">2081</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SECONDS_NANOSECONDS" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SECONDS_NANOSECONDS">MC_CMD_PTP_OUT_GET_ATTRIBUTES_SECONDS_NANOSECONDS</dfn> 0x0</u></td></tr>
<tr><th id="2082">2082</th><td><i>/* enum: Major register has units of 16 second per tick, minor 8 ns per tick */</i></td></tr>
<tr><th id="2083">2083</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_16SECONDS_8NANOSECONDS" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_16SECONDS_8NANOSECONDS">MC_CMD_PTP_OUT_GET_ATTRIBUTES_16SECONDS_8NANOSECONDS</dfn> 0x1</u></td></tr>
<tr><th id="2084">2084</th><td><i>/* enum: Major register has units of seconds, minor 2^-27s per tick */</i></td></tr>
<tr><th id="2085">2085</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SECONDS_27FRACTION" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SECONDS_27FRACTION">MC_CMD_PTP_OUT_GET_ATTRIBUTES_SECONDS_27FRACTION</dfn> 0x2</u></td></tr>
<tr><th id="2086">2086</th><td><i>/* enum: Major register units are seconds, minor units are quarter nanoseconds</i></td></tr>
<tr><th id="2087">2087</th><td><i> */</i></td></tr>
<tr><th id="2088">2088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SECONDS_QTR_NANOSECONDS" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SECONDS_QTR_NANOSECONDS">MC_CMD_PTP_OUT_GET_ATTRIBUTES_SECONDS_QTR_NANOSECONDS</dfn> 0x3</u></td></tr>
<tr><th id="2089">2089</th><td><i>/* Minimum acceptable value for a corrected synchronization timeset. When</i></td></tr>
<tr><th id="2090">2090</th><td><i> * comparing host and NIC clock times, the MC returns a set of samples that</i></td></tr>
<tr><th id="2091">2091</th><td><i> * contain the host start and end time, the MC time when the host start was</i></td></tr>
<tr><th id="2092">2092</th><td><i> * detected and the time the MC waited between reading the time and detecting</i></td></tr>
<tr><th id="2093">2093</th><td><i> * the host end. The corrected sync window is the difference between the host</i></td></tr>
<tr><th id="2094">2094</th><td><i> * end and start times minus the time that the MC waited for host end.</i></td></tr>
<tr><th id="2095">2095</th><td><i> */</i></td></tr>
<tr><th id="2096">2096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SYNC_WINDOW_MIN_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SYNC_WINDOW_MIN_OFST">MC_CMD_PTP_OUT_GET_ATTRIBUTES_SYNC_WINDOW_MIN_OFST</dfn> 4</u></td></tr>
<tr><th id="2097">2097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SYNC_WINDOW_MIN_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_SYNC_WINDOW_MIN_LEN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_SYNC_WINDOW_MIN_LEN</dfn> 4</u></td></tr>
<tr><th id="2098">2098</th><td><i>/* Various PTP capabilities */</i></td></tr>
<tr><th id="2099">2099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_CAPABILITIES_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_CAPABILITIES_OFST">MC_CMD_PTP_OUT_GET_ATTRIBUTES_CAPABILITIES_OFST</dfn> 8</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_CAPABILITIES_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_CAPABILITIES_LEN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_REPORT_SYNC_STATUS_LBN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_REPORT_SYNC_STATUS_LBN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_REPORT_SYNC_STATUS_LBN</dfn> 0</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_REPORT_SYNC_STATUS_WIDTH" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_REPORT_SYNC_STATUS_WIDTH">MC_CMD_PTP_OUT_GET_ATTRIBUTES_REPORT_SYNC_STATUS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RX_TSTAMP_OOB_LBN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RX_TSTAMP_OOB_LBN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_RX_TSTAMP_OOB_LBN</dfn> 1</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RX_TSTAMP_OOB_WIDTH" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RX_TSTAMP_OOB_WIDTH">MC_CMD_PTP_OUT_GET_ATTRIBUTES_RX_TSTAMP_OOB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2105">2105</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_64BIT_SECONDS_LBN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_64BIT_SECONDS_LBN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_64BIT_SECONDS_LBN</dfn> 2</u></td></tr>
<tr><th id="2106">2106</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_64BIT_SECONDS_WIDTH" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_64BIT_SECONDS_WIDTH">MC_CMD_PTP_OUT_GET_ATTRIBUTES_64BIT_SECONDS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2107">2107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_FP44_FREQ_ADJ_LBN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_FP44_FREQ_ADJ_LBN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_FP44_FREQ_ADJ_LBN</dfn> 3</u></td></tr>
<tr><th id="2108">2108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_FP44_FREQ_ADJ_WIDTH" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_FP44_FREQ_ADJ_WIDTH">MC_CMD_PTP_OUT_GET_ATTRIBUTES_FP44_FREQ_ADJ_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2109">2109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED0_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED0_OFST">MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED0_OFST</dfn> 12</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED0_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED0_LEN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED0_LEN</dfn> 4</u></td></tr>
<tr><th id="2111">2111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED1_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED1_OFST">MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED1_OFST</dfn> 16</u></td></tr>
<tr><th id="2112">2112</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED1_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED1_LEN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED1_LEN</dfn> 4</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED2_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED2_OFST">MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED2_OFST</dfn> 20</u></td></tr>
<tr><th id="2114">2114</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED2_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED2_LEN">MC_CMD_PTP_OUT_GET_ATTRIBUTES_RESERVED2_LEN</dfn> 4</u></td></tr>
<tr><th id="2115">2115</th><td></td></tr>
<tr><th id="2116">2116</th><td><i>/* MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS msgresponse */</i></td></tr>
<tr><th id="2117">2117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_LEN</dfn> 16</u></td></tr>
<tr><th id="2118">2118</th><td><i>/* Uncorrected error on PTP transmit timestamps in NIC clock format */</i></td></tr>
<tr><th id="2119">2119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_TRANSMIT_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_TRANSMIT_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_TRANSMIT_OFST</dfn> 0</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_TRANSMIT_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_TRANSMIT_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_TRANSMIT_LEN</dfn> 4</u></td></tr>
<tr><th id="2121">2121</th><td><i>/* Uncorrected error on PTP receive timestamps in NIC clock format */</i></td></tr>
<tr><th id="2122">2122</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_RECEIVE_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_RECEIVE_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_RECEIVE_OFST</dfn> 4</u></td></tr>
<tr><th id="2123">2123</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_RECEIVE_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_RECEIVE_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_RECEIVE_LEN</dfn> 4</u></td></tr>
<tr><th id="2124">2124</th><td><i>/* Uncorrected error on PPS output in NIC clock format */</i></td></tr>
<tr><th id="2125">2125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_OUT_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_OUT_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_OUT_OFST</dfn> 8</u></td></tr>
<tr><th id="2126">2126</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_OUT_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_OUT_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="2127">2127</th><td><i>/* Uncorrected error on PPS input in NIC clock format */</i></td></tr>
<tr><th id="2128">2128</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_IN_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_IN_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_IN_OFST</dfn> 12</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_IN_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_IN_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_PPS_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="2130">2130</th><td></td></tr>
<tr><th id="2131">2131</th><td><i>/* MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2 msgresponse */</i></td></tr>
<tr><th id="2132">2132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_LEN</dfn> 24</u></td></tr>
<tr><th id="2133">2133</th><td><i>/* Uncorrected error on PTP transmit timestamps in NIC clock format */</i></td></tr>
<tr><th id="2134">2134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_TX_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_TX_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_TX_OFST</dfn> 0</u></td></tr>
<tr><th id="2135">2135</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_TX_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_TX_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_TX_LEN</dfn> 4</u></td></tr>
<tr><th id="2136">2136</th><td><i>/* Uncorrected error on PTP receive timestamps in NIC clock format */</i></td></tr>
<tr><th id="2137">2137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_RX_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_RX_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_RX_OFST</dfn> 4</u></td></tr>
<tr><th id="2138">2138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_RX_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_RX_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PTP_RX_LEN</dfn> 4</u></td></tr>
<tr><th id="2139">2139</th><td><i>/* Uncorrected error on PPS output in NIC clock format */</i></td></tr>
<tr><th id="2140">2140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_OUT_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_OUT_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_OUT_OFST</dfn> 8</u></td></tr>
<tr><th id="2141">2141</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_OUT_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_OUT_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="2142">2142</th><td><i>/* Uncorrected error on PPS input in NIC clock format */</i></td></tr>
<tr><th id="2143">2143</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_IN_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_IN_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_IN_OFST</dfn> 12</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_IN_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_IN_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_PPS_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="2145">2145</th><td><i>/* Uncorrected error on non-PTP transmit timestamps in NIC clock format */</i></td></tr>
<tr><th id="2146">2146</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_TX_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_TX_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_TX_OFST</dfn> 16</u></td></tr>
<tr><th id="2147">2147</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_TX_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_TX_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_TX_LEN</dfn> 4</u></td></tr>
<tr><th id="2148">2148</th><td><i>/* Uncorrected error on non-PTP receive timestamps in NIC clock format */</i></td></tr>
<tr><th id="2149">2149</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_RX_OFST" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_RX_OFST">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_RX_OFST</dfn> 20</u></td></tr>
<tr><th id="2150">2150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_RX_LEN" data-ref="_M/MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_RX_LEN">MC_CMD_PTP_OUT_GET_TIMESTAMP_CORRECTIONS_V2_GENERAL_RX_LEN</dfn> 4</u></td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td><i>/* MC_CMD_PTP_OUT_MANFTEST_PPS msgresponse */</i></td></tr>
<tr><th id="2153">2153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PPS_LEN" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PPS_LEN">MC_CMD_PTP_OUT_MANFTEST_PPS_LEN</dfn> 4</u></td></tr>
<tr><th id="2154">2154</th><td><i>/* Results of testing */</i></td></tr>
<tr><th id="2155">2155</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PPS_TEST_RESULT_OFST" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PPS_TEST_RESULT_OFST">MC_CMD_PTP_OUT_MANFTEST_PPS_TEST_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="2156">2156</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_MANFTEST_PPS_TEST_RESULT_LEN" data-ref="_M/MC_CMD_PTP_OUT_MANFTEST_PPS_TEST_RESULT_LEN">MC_CMD_PTP_OUT_MANFTEST_PPS_TEST_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="2157">2157</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="2158">2158</th><td><i>/*               MC_CMD_PTP_OUT_MANFTEST_BASIC/TEST_RESULT */</i></td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td><i>/* MC_CMD_PTP_OUT_SET_SYNC_STATUS msgresponse */</i></td></tr>
<tr><th id="2161">2161</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PTP_OUT_SET_SYNC_STATUS_LEN" data-ref="_M/MC_CMD_PTP_OUT_SET_SYNC_STATUS_LEN">MC_CMD_PTP_OUT_SET_SYNC_STATUS_LEN</dfn> 0</u></td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2165">2165</th><td><i>/* MC_CMD_CSR_READ32</i></td></tr>
<tr><th id="2166">2166</th><td><i> * Read 32bit words from the indirect memory map.</i></td></tr>
<tr><th id="2167">2167</th><td><i> */</i></td></tr>
<tr><th id="2168">2168</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32" data-ref="_M/MC_CMD_CSR_READ32">MC_CMD_CSR_READ32</dfn> 0xc</u></td></tr>
<tr><th id="2169">2169</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xc_PRIVILEGE_CTG">MC_CMD_0xc_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2170">2170</th><td></td></tr>
<tr><th id="2171">2171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xc_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xc_PRIVILEGE_CTG">MC_CMD_0xc_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="2172">2172</th><td></td></tr>
<tr><th id="2173">2173</th><td><i>/* MC_CMD_CSR_READ32_IN msgrequest */</i></td></tr>
<tr><th id="2174">2174</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_IN_LEN" data-ref="_M/MC_CMD_CSR_READ32_IN_LEN">MC_CMD_CSR_READ32_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="2175">2175</th><td><i>/* Address */</i></td></tr>
<tr><th id="2176">2176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_IN_ADDR_OFST" data-ref="_M/MC_CMD_CSR_READ32_IN_ADDR_OFST">MC_CMD_CSR_READ32_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="2177">2177</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_IN_ADDR_LEN" data-ref="_M/MC_CMD_CSR_READ32_IN_ADDR_LEN">MC_CMD_CSR_READ32_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="2178">2178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_IN_STEP_OFST" data-ref="_M/MC_CMD_CSR_READ32_IN_STEP_OFST">MC_CMD_CSR_READ32_IN_STEP_OFST</dfn> 4</u></td></tr>
<tr><th id="2179">2179</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_IN_STEP_LEN" data-ref="_M/MC_CMD_CSR_READ32_IN_STEP_LEN">MC_CMD_CSR_READ32_IN_STEP_LEN</dfn> 4</u></td></tr>
<tr><th id="2180">2180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_IN_NUMWORDS_OFST" data-ref="_M/MC_CMD_CSR_READ32_IN_NUMWORDS_OFST">MC_CMD_CSR_READ32_IN_NUMWORDS_OFST</dfn> 8</u></td></tr>
<tr><th id="2181">2181</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_IN_NUMWORDS_LEN" data-ref="_M/MC_CMD_CSR_READ32_IN_NUMWORDS_LEN">MC_CMD_CSR_READ32_IN_NUMWORDS_LEN</dfn> 4</u></td></tr>
<tr><th id="2182">2182</th><td></td></tr>
<tr><th id="2183">2183</th><td><i>/* MC_CMD_CSR_READ32_OUT msgresponse */</i></td></tr>
<tr><th id="2184">2184</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_OUT_LENMIN" data-ref="_M/MC_CMD_CSR_READ32_OUT_LENMIN">MC_CMD_CSR_READ32_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_OUT_LENMAX" data-ref="_M/MC_CMD_CSR_READ32_OUT_LENMAX">MC_CMD_CSR_READ32_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="2186">2186</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_OUT_LEN" data-ref="_M/MC_CMD_CSR_READ32_OUT_LEN">MC_CMD_CSR_READ32_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="2187">2187</th><td><i>/* The last dword is the status, not a value read */</i></td></tr>
<tr><th id="2188">2188</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_OUT_BUFFER_OFST" data-ref="_M/MC_CMD_CSR_READ32_OUT_BUFFER_OFST">MC_CMD_CSR_READ32_OUT_BUFFER_OFST</dfn> 0</u></td></tr>
<tr><th id="2189">2189</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_OUT_BUFFER_LEN" data-ref="_M/MC_CMD_CSR_READ32_OUT_BUFFER_LEN">MC_CMD_CSR_READ32_OUT_BUFFER_LEN</dfn> 4</u></td></tr>
<tr><th id="2190">2190</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_OUT_BUFFER_MINNUM" data-ref="_M/MC_CMD_CSR_READ32_OUT_BUFFER_MINNUM">MC_CMD_CSR_READ32_OUT_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_READ32_OUT_BUFFER_MAXNUM" data-ref="_M/MC_CMD_CSR_READ32_OUT_BUFFER_MAXNUM">MC_CMD_CSR_READ32_OUT_BUFFER_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td></td></tr>
<tr><th id="2194">2194</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2195">2195</th><td><i>/* MC_CMD_CSR_WRITE32</i></td></tr>
<tr><th id="2196">2196</th><td><i> * Write 32bit dwords to the indirect memory map.</i></td></tr>
<tr><th id="2197">2197</th><td><i> */</i></td></tr>
<tr><th id="2198">2198</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32" data-ref="_M/MC_CMD_CSR_WRITE32">MC_CMD_CSR_WRITE32</dfn> 0xd</u></td></tr>
<tr><th id="2199">2199</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xd_PRIVILEGE_CTG">MC_CMD_0xd_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xd_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xd_PRIVILEGE_CTG">MC_CMD_0xd_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="2202">2202</th><td></td></tr>
<tr><th id="2203">2203</th><td><i>/* MC_CMD_CSR_WRITE32_IN msgrequest */</i></td></tr>
<tr><th id="2204">2204</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_LENMIN" data-ref="_M/MC_CMD_CSR_WRITE32_IN_LENMIN">MC_CMD_CSR_WRITE32_IN_LENMIN</dfn> 12</u></td></tr>
<tr><th id="2205">2205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_LENMAX" data-ref="_M/MC_CMD_CSR_WRITE32_IN_LENMAX">MC_CMD_CSR_WRITE32_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="2206">2206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_LEN" data-ref="_M/MC_CMD_CSR_WRITE32_IN_LEN">MC_CMD_CSR_WRITE32_IN_LEN</dfn>(num) (8+4*(num))</u></td></tr>
<tr><th id="2207">2207</th><td><i>/* Address */</i></td></tr>
<tr><th id="2208">2208</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_ADDR_OFST" data-ref="_M/MC_CMD_CSR_WRITE32_IN_ADDR_OFST">MC_CMD_CSR_WRITE32_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="2209">2209</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_ADDR_LEN" data-ref="_M/MC_CMD_CSR_WRITE32_IN_ADDR_LEN">MC_CMD_CSR_WRITE32_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="2210">2210</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_STEP_OFST" data-ref="_M/MC_CMD_CSR_WRITE32_IN_STEP_OFST">MC_CMD_CSR_WRITE32_IN_STEP_OFST</dfn> 4</u></td></tr>
<tr><th id="2211">2211</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_STEP_LEN" data-ref="_M/MC_CMD_CSR_WRITE32_IN_STEP_LEN">MC_CMD_CSR_WRITE32_IN_STEP_LEN</dfn> 4</u></td></tr>
<tr><th id="2212">2212</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_BUFFER_OFST" data-ref="_M/MC_CMD_CSR_WRITE32_IN_BUFFER_OFST">MC_CMD_CSR_WRITE32_IN_BUFFER_OFST</dfn> 8</u></td></tr>
<tr><th id="2213">2213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_BUFFER_LEN" data-ref="_M/MC_CMD_CSR_WRITE32_IN_BUFFER_LEN">MC_CMD_CSR_WRITE32_IN_BUFFER_LEN</dfn> 4</u></td></tr>
<tr><th id="2214">2214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_BUFFER_MINNUM" data-ref="_M/MC_CMD_CSR_WRITE32_IN_BUFFER_MINNUM">MC_CMD_CSR_WRITE32_IN_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_IN_BUFFER_MAXNUM" data-ref="_M/MC_CMD_CSR_WRITE32_IN_BUFFER_MAXNUM">MC_CMD_CSR_WRITE32_IN_BUFFER_MAXNUM</dfn> 61</u></td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td><i>/* MC_CMD_CSR_WRITE32_OUT msgresponse */</i></td></tr>
<tr><th id="2218">2218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_OUT_LEN" data-ref="_M/MC_CMD_CSR_WRITE32_OUT_LEN">MC_CMD_CSR_WRITE32_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="2219">2219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_OUT_STATUS_OFST" data-ref="_M/MC_CMD_CSR_WRITE32_OUT_STATUS_OFST">MC_CMD_CSR_WRITE32_OUT_STATUS_OFST</dfn> 0</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CSR_WRITE32_OUT_STATUS_LEN" data-ref="_M/MC_CMD_CSR_WRITE32_OUT_STATUS_LEN">MC_CMD_CSR_WRITE32_OUT_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2221">2221</th><td></td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2224">2224</th><td><i>/* MC_CMD_HP</i></td></tr>
<tr><th id="2225">2225</th><td><i> * These commands are used for HP related features. They are grouped under one</i></td></tr>
<tr><th id="2226">2226</th><td><i> * MCDI command to avoid creating too many MCDI commands.</i></td></tr>
<tr><th id="2227">2227</th><td><i> */</i></td></tr>
<tr><th id="2228">2228</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP" data-ref="_M/MC_CMD_HP">MC_CMD_HP</dfn> 0x54</u></td></tr>
<tr><th id="2229">2229</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x54_PRIVILEGE_CTG">MC_CMD_0x54_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2230">2230</th><td></td></tr>
<tr><th id="2231">2231</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x54_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x54_PRIVILEGE_CTG">MC_CMD_0x54_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="2232">2232</th><td></td></tr>
<tr><th id="2233">2233</th><td><i>/* MC_CMD_HP_IN msgrequest */</i></td></tr>
<tr><th id="2234">2234</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_LEN" data-ref="_M/MC_CMD_HP_IN_LEN">MC_CMD_HP_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="2235">2235</th><td><i>/* HP OCSD sub-command. When address is not NULL, request activation of OCSD at</i></td></tr>
<tr><th id="2236">2236</th><td><i> * the specified address with the specified interval.When address is NULL,</i></td></tr>
<tr><th id="2237">2237</th><td><i> * INTERVAL is interpreted as a command: 0: stop OCSD / 1: Report OCSD current</i></td></tr>
<tr><th id="2238">2238</th><td><i> * state / 2: (debug) Show temperature reported by one of the supported</i></td></tr>
<tr><th id="2239">2239</th><td><i> * sensors.</i></td></tr>
<tr><th id="2240">2240</th><td><i> */</i></td></tr>
<tr><th id="2241">2241</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_SUBCMD_OFST" data-ref="_M/MC_CMD_HP_IN_SUBCMD_OFST">MC_CMD_HP_IN_SUBCMD_OFST</dfn> 0</u></td></tr>
<tr><th id="2242">2242</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_SUBCMD_LEN" data-ref="_M/MC_CMD_HP_IN_SUBCMD_LEN">MC_CMD_HP_IN_SUBCMD_LEN</dfn> 4</u></td></tr>
<tr><th id="2243">2243</th><td><i>/* enum: OCSD (Option Card Sensor Data) sub-command. */</i></td></tr>
<tr><th id="2244">2244</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_OCSD_SUBCMD" data-ref="_M/MC_CMD_HP_IN_OCSD_SUBCMD">MC_CMD_HP_IN_OCSD_SUBCMD</dfn> 0x0</u></td></tr>
<tr><th id="2245">2245</th><td><i>/* enum: Last known valid HP sub-command. */</i></td></tr>
<tr><th id="2246">2246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_LAST_SUBCMD" data-ref="_M/MC_CMD_HP_IN_LAST_SUBCMD">MC_CMD_HP_IN_LAST_SUBCMD</dfn> 0x0</u></td></tr>
<tr><th id="2247">2247</th><td><i>/* The address to the array of sensor fields. (Or NULL to use a sub-command.)</i></td></tr>
<tr><th id="2248">2248</th><td><i> */</i></td></tr>
<tr><th id="2249">2249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_OCSD_ADDR_OFST" data-ref="_M/MC_CMD_HP_IN_OCSD_ADDR_OFST">MC_CMD_HP_IN_OCSD_ADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="2250">2250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_OCSD_ADDR_LEN" data-ref="_M/MC_CMD_HP_IN_OCSD_ADDR_LEN">MC_CMD_HP_IN_OCSD_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="2251">2251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_OCSD_ADDR_LO_OFST" data-ref="_M/MC_CMD_HP_IN_OCSD_ADDR_LO_OFST">MC_CMD_HP_IN_OCSD_ADDR_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="2252">2252</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_OCSD_ADDR_HI_OFST" data-ref="_M/MC_CMD_HP_IN_OCSD_ADDR_HI_OFST">MC_CMD_HP_IN_OCSD_ADDR_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="2253">2253</th><td><i>/* The requested update interval, in seconds. (Or the sub-command if ADDR is</i></td></tr>
<tr><th id="2254">2254</th><td><i> * NULL.)</i></td></tr>
<tr><th id="2255">2255</th><td><i> */</i></td></tr>
<tr><th id="2256">2256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_OCSD_INTERVAL_OFST" data-ref="_M/MC_CMD_HP_IN_OCSD_INTERVAL_OFST">MC_CMD_HP_IN_OCSD_INTERVAL_OFST</dfn> 12</u></td></tr>
<tr><th id="2257">2257</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_IN_OCSD_INTERVAL_LEN" data-ref="_M/MC_CMD_HP_IN_OCSD_INTERVAL_LEN">MC_CMD_HP_IN_OCSD_INTERVAL_LEN</dfn> 4</u></td></tr>
<tr><th id="2258">2258</th><td></td></tr>
<tr><th id="2259">2259</th><td><i>/* MC_CMD_HP_OUT msgresponse */</i></td></tr>
<tr><th id="2260">2260</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_OUT_LEN" data-ref="_M/MC_CMD_HP_OUT_LEN">MC_CMD_HP_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="2261">2261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_OUT_OCSD_STATUS_OFST" data-ref="_M/MC_CMD_HP_OUT_OCSD_STATUS_OFST">MC_CMD_HP_OUT_OCSD_STATUS_OFST</dfn> 0</u></td></tr>
<tr><th id="2262">2262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_OUT_OCSD_STATUS_LEN" data-ref="_M/MC_CMD_HP_OUT_OCSD_STATUS_LEN">MC_CMD_HP_OUT_OCSD_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2263">2263</th><td><i>/* enum: OCSD stopped for this card. */</i></td></tr>
<tr><th id="2264">2264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_OUT_OCSD_STOPPED" data-ref="_M/MC_CMD_HP_OUT_OCSD_STOPPED">MC_CMD_HP_OUT_OCSD_STOPPED</dfn> 0x1</u></td></tr>
<tr><th id="2265">2265</th><td><i>/* enum: OCSD was successfully started with the address provided. */</i></td></tr>
<tr><th id="2266">2266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_OUT_OCSD_STARTED" data-ref="_M/MC_CMD_HP_OUT_OCSD_STARTED">MC_CMD_HP_OUT_OCSD_STARTED</dfn> 0x2</u></td></tr>
<tr><th id="2267">2267</th><td><i>/* enum: OCSD was already started for this card. */</i></td></tr>
<tr><th id="2268">2268</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HP_OUT_OCSD_ALREADY_STARTED" data-ref="_M/MC_CMD_HP_OUT_OCSD_ALREADY_STARTED">MC_CMD_HP_OUT_OCSD_ALREADY_STARTED</dfn> 0x3</u></td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td></td></tr>
<tr><th id="2271">2271</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2272">2272</th><td><i>/* MC_CMD_STACKINFO</i></td></tr>
<tr><th id="2273">2273</th><td><i> * Get stack information.</i></td></tr>
<tr><th id="2274">2274</th><td><i> */</i></td></tr>
<tr><th id="2275">2275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_STACKINFO" data-ref="_M/MC_CMD_STACKINFO">MC_CMD_STACKINFO</dfn> 0xf</u></td></tr>
<tr><th id="2276">2276</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf_PRIVILEGE_CTG">MC_CMD_0xf_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2277">2277</th><td></td></tr>
<tr><th id="2278">2278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf_PRIVILEGE_CTG">MC_CMD_0xf_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="2279">2279</th><td></td></tr>
<tr><th id="2280">2280</th><td><i>/* MC_CMD_STACKINFO_IN msgrequest */</i></td></tr>
<tr><th id="2281">2281</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_STACKINFO_IN_LEN" data-ref="_M/MC_CMD_STACKINFO_IN_LEN">MC_CMD_STACKINFO_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td><i>/* MC_CMD_STACKINFO_OUT msgresponse */</i></td></tr>
<tr><th id="2284">2284</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_STACKINFO_OUT_LENMIN" data-ref="_M/MC_CMD_STACKINFO_OUT_LENMIN">MC_CMD_STACKINFO_OUT_LENMIN</dfn> 12</u></td></tr>
<tr><th id="2285">2285</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_STACKINFO_OUT_LENMAX" data-ref="_M/MC_CMD_STACKINFO_OUT_LENMAX">MC_CMD_STACKINFO_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_STACKINFO_OUT_LEN" data-ref="_M/MC_CMD_STACKINFO_OUT_LEN">MC_CMD_STACKINFO_OUT_LEN</dfn>(num) (0+12*(num))</u></td></tr>
<tr><th id="2287">2287</th><td><i>/* (thread ptr, stack size, free space) for each thread in system */</i></td></tr>
<tr><th id="2288">2288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_STACKINFO_OUT_THREAD_INFO_OFST" data-ref="_M/MC_CMD_STACKINFO_OUT_THREAD_INFO_OFST">MC_CMD_STACKINFO_OUT_THREAD_INFO_OFST</dfn> 0</u></td></tr>
<tr><th id="2289">2289</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_STACKINFO_OUT_THREAD_INFO_LEN" data-ref="_M/MC_CMD_STACKINFO_OUT_THREAD_INFO_LEN">MC_CMD_STACKINFO_OUT_THREAD_INFO_LEN</dfn> 12</u></td></tr>
<tr><th id="2290">2290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_STACKINFO_OUT_THREAD_INFO_MINNUM" data-ref="_M/MC_CMD_STACKINFO_OUT_THREAD_INFO_MINNUM">MC_CMD_STACKINFO_OUT_THREAD_INFO_MINNUM</dfn> 1</u></td></tr>
<tr><th id="2291">2291</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_STACKINFO_OUT_THREAD_INFO_MAXNUM" data-ref="_M/MC_CMD_STACKINFO_OUT_THREAD_INFO_MAXNUM">MC_CMD_STACKINFO_OUT_THREAD_INFO_MAXNUM</dfn> 21</u></td></tr>
<tr><th id="2292">2292</th><td></td></tr>
<tr><th id="2293">2293</th><td></td></tr>
<tr><th id="2294">2294</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2295">2295</th><td><i>/* MC_CMD_MDIO_READ</i></td></tr>
<tr><th id="2296">2296</th><td><i> * MDIO register read.</i></td></tr>
<tr><th id="2297">2297</th><td><i> */</i></td></tr>
<tr><th id="2298">2298</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ" data-ref="_M/MC_CMD_MDIO_READ">MC_CMD_MDIO_READ</dfn> 0x10</u></td></tr>
<tr><th id="2299">2299</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x10_PRIVILEGE_CTG">MC_CMD_0x10_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2300">2300</th><td></td></tr>
<tr><th id="2301">2301</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x10_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x10_PRIVILEGE_CTG">MC_CMD_0x10_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="2302">2302</th><td></td></tr>
<tr><th id="2303">2303</th><td><i>/* MC_CMD_MDIO_READ_IN msgrequest */</i></td></tr>
<tr><th id="2304">2304</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_IN_LEN" data-ref="_M/MC_CMD_MDIO_READ_IN_LEN">MC_CMD_MDIO_READ_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="2305">2305</th><td><i>/* Bus number; there are two MDIO buses: one for the internal PHY, and one for</i></td></tr>
<tr><th id="2306">2306</th><td><i> * external devices.</i></td></tr>
<tr><th id="2307">2307</th><td><i> */</i></td></tr>
<tr><th id="2308">2308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_IN_BUS_OFST" data-ref="_M/MC_CMD_MDIO_READ_IN_BUS_OFST">MC_CMD_MDIO_READ_IN_BUS_OFST</dfn> 0</u></td></tr>
<tr><th id="2309">2309</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_IN_BUS_LEN" data-ref="_M/MC_CMD_MDIO_READ_IN_BUS_LEN">MC_CMD_MDIO_READ_IN_BUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2310">2310</th><td><i>/* enum: Internal. */</i></td></tr>
<tr><th id="2311">2311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_BUS_INTERNAL" data-ref="_M/MC_CMD_MDIO_BUS_INTERNAL">MC_CMD_MDIO_BUS_INTERNAL</dfn> 0x0</u></td></tr>
<tr><th id="2312">2312</th><td><i>/* enum: External. */</i></td></tr>
<tr><th id="2313">2313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_BUS_EXTERNAL" data-ref="_M/MC_CMD_MDIO_BUS_EXTERNAL">MC_CMD_MDIO_BUS_EXTERNAL</dfn> 0x1</u></td></tr>
<tr><th id="2314">2314</th><td><i>/* Port address */</i></td></tr>
<tr><th id="2315">2315</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_IN_PRTAD_OFST" data-ref="_M/MC_CMD_MDIO_READ_IN_PRTAD_OFST">MC_CMD_MDIO_READ_IN_PRTAD_OFST</dfn> 4</u></td></tr>
<tr><th id="2316">2316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_IN_PRTAD_LEN" data-ref="_M/MC_CMD_MDIO_READ_IN_PRTAD_LEN">MC_CMD_MDIO_READ_IN_PRTAD_LEN</dfn> 4</u></td></tr>
<tr><th id="2317">2317</th><td><i>/* Device Address or clause 22. */</i></td></tr>
<tr><th id="2318">2318</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_IN_DEVAD_OFST" data-ref="_M/MC_CMD_MDIO_READ_IN_DEVAD_OFST">MC_CMD_MDIO_READ_IN_DEVAD_OFST</dfn> 8</u></td></tr>
<tr><th id="2319">2319</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_IN_DEVAD_LEN" data-ref="_M/MC_CMD_MDIO_READ_IN_DEVAD_LEN">MC_CMD_MDIO_READ_IN_DEVAD_LEN</dfn> 4</u></td></tr>
<tr><th id="2320">2320</th><td><i>/* enum: By default all the MCDI MDIO operations perform clause45 mode. If you</i></td></tr>
<tr><th id="2321">2321</th><td><i> * want to use clause22 then set DEVAD = MC_CMD_MDIO_CLAUSE22.</i></td></tr>
<tr><th id="2322">2322</th><td><i> */</i></td></tr>
<tr><th id="2323">2323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_CLAUSE22" data-ref="_M/MC_CMD_MDIO_CLAUSE22">MC_CMD_MDIO_CLAUSE22</dfn> 0x20</u></td></tr>
<tr><th id="2324">2324</th><td><i>/* Address */</i></td></tr>
<tr><th id="2325">2325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_IN_ADDR_OFST" data-ref="_M/MC_CMD_MDIO_READ_IN_ADDR_OFST">MC_CMD_MDIO_READ_IN_ADDR_OFST</dfn> 12</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_IN_ADDR_LEN" data-ref="_M/MC_CMD_MDIO_READ_IN_ADDR_LEN">MC_CMD_MDIO_READ_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td><i>/* MC_CMD_MDIO_READ_OUT msgresponse */</i></td></tr>
<tr><th id="2329">2329</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_OUT_LEN" data-ref="_M/MC_CMD_MDIO_READ_OUT_LEN">MC_CMD_MDIO_READ_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="2330">2330</th><td><i>/* Value */</i></td></tr>
<tr><th id="2331">2331</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_OUT_VALUE_OFST" data-ref="_M/MC_CMD_MDIO_READ_OUT_VALUE_OFST">MC_CMD_MDIO_READ_OUT_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_OUT_VALUE_LEN" data-ref="_M/MC_CMD_MDIO_READ_OUT_VALUE_LEN">MC_CMD_MDIO_READ_OUT_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="2333">2333</th><td><i>/* Status the MDIO commands return the raw status bits from the MDIO block. A</i></td></tr>
<tr><th id="2334">2334</th><td><i> * "good" transaction should have the DONE bit set and all other bits clear.</i></td></tr>
<tr><th id="2335">2335</th><td><i> */</i></td></tr>
<tr><th id="2336">2336</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_OUT_STATUS_OFST" data-ref="_M/MC_CMD_MDIO_READ_OUT_STATUS_OFST">MC_CMD_MDIO_READ_OUT_STATUS_OFST</dfn> 4</u></td></tr>
<tr><th id="2337">2337</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_READ_OUT_STATUS_LEN" data-ref="_M/MC_CMD_MDIO_READ_OUT_STATUS_LEN">MC_CMD_MDIO_READ_OUT_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2338">2338</th><td><i>/* enum: Good. */</i></td></tr>
<tr><th id="2339">2339</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_STATUS_GOOD" data-ref="_M/MC_CMD_MDIO_STATUS_GOOD">MC_CMD_MDIO_STATUS_GOOD</dfn> 0x8</u></td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td></td></tr>
<tr><th id="2342">2342</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2343">2343</th><td><i>/* MC_CMD_MDIO_WRITE</i></td></tr>
<tr><th id="2344">2344</th><td><i> * MDIO register write.</i></td></tr>
<tr><th id="2345">2345</th><td><i> */</i></td></tr>
<tr><th id="2346">2346</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE" data-ref="_M/MC_CMD_MDIO_WRITE">MC_CMD_MDIO_WRITE</dfn> 0x11</u></td></tr>
<tr><th id="2347">2347</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x11_PRIVILEGE_CTG">MC_CMD_0x11_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x11_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x11_PRIVILEGE_CTG">MC_CMD_0x11_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td><i>/* MC_CMD_MDIO_WRITE_IN msgrequest */</i></td></tr>
<tr><th id="2352">2352</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_LEN" data-ref="_M/MC_CMD_MDIO_WRITE_IN_LEN">MC_CMD_MDIO_WRITE_IN_LEN</dfn> 20</u></td></tr>
<tr><th id="2353">2353</th><td><i>/* Bus number; there are two MDIO buses: one for the internal PHY, and one for</i></td></tr>
<tr><th id="2354">2354</th><td><i> * external devices.</i></td></tr>
<tr><th id="2355">2355</th><td><i> */</i></td></tr>
<tr><th id="2356">2356</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_BUS_OFST" data-ref="_M/MC_CMD_MDIO_WRITE_IN_BUS_OFST">MC_CMD_MDIO_WRITE_IN_BUS_OFST</dfn> 0</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_BUS_LEN" data-ref="_M/MC_CMD_MDIO_WRITE_IN_BUS_LEN">MC_CMD_MDIO_WRITE_IN_BUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2358">2358</th><td><i>/* enum: Internal. */</i></td></tr>
<tr><th id="2359">2359</th><td><i>/*               MC_CMD_MDIO_BUS_INTERNAL 0x0 */</i></td></tr>
<tr><th id="2360">2360</th><td><i>/* enum: External. */</i></td></tr>
<tr><th id="2361">2361</th><td><i>/*               MC_CMD_MDIO_BUS_EXTERNAL 0x1 */</i></td></tr>
<tr><th id="2362">2362</th><td><i>/* Port address */</i></td></tr>
<tr><th id="2363">2363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_PRTAD_OFST" data-ref="_M/MC_CMD_MDIO_WRITE_IN_PRTAD_OFST">MC_CMD_MDIO_WRITE_IN_PRTAD_OFST</dfn> 4</u></td></tr>
<tr><th id="2364">2364</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_PRTAD_LEN" data-ref="_M/MC_CMD_MDIO_WRITE_IN_PRTAD_LEN">MC_CMD_MDIO_WRITE_IN_PRTAD_LEN</dfn> 4</u></td></tr>
<tr><th id="2365">2365</th><td><i>/* Device Address or clause 22. */</i></td></tr>
<tr><th id="2366">2366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_DEVAD_OFST" data-ref="_M/MC_CMD_MDIO_WRITE_IN_DEVAD_OFST">MC_CMD_MDIO_WRITE_IN_DEVAD_OFST</dfn> 8</u></td></tr>
<tr><th id="2367">2367</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_DEVAD_LEN" data-ref="_M/MC_CMD_MDIO_WRITE_IN_DEVAD_LEN">MC_CMD_MDIO_WRITE_IN_DEVAD_LEN</dfn> 4</u></td></tr>
<tr><th id="2368">2368</th><td><i>/* enum: By default all the MCDI MDIO operations perform clause45 mode. If you</i></td></tr>
<tr><th id="2369">2369</th><td><i> * want to use clause22 then set DEVAD = MC_CMD_MDIO_CLAUSE22.</i></td></tr>
<tr><th id="2370">2370</th><td><i> */</i></td></tr>
<tr><th id="2371">2371</th><td><i>/*               MC_CMD_MDIO_CLAUSE22 0x20 */</i></td></tr>
<tr><th id="2372">2372</th><td><i>/* Address */</i></td></tr>
<tr><th id="2373">2373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_ADDR_OFST" data-ref="_M/MC_CMD_MDIO_WRITE_IN_ADDR_OFST">MC_CMD_MDIO_WRITE_IN_ADDR_OFST</dfn> 12</u></td></tr>
<tr><th id="2374">2374</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_ADDR_LEN" data-ref="_M/MC_CMD_MDIO_WRITE_IN_ADDR_LEN">MC_CMD_MDIO_WRITE_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="2375">2375</th><td><i>/* Value */</i></td></tr>
<tr><th id="2376">2376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_VALUE_OFST" data-ref="_M/MC_CMD_MDIO_WRITE_IN_VALUE_OFST">MC_CMD_MDIO_WRITE_IN_VALUE_OFST</dfn> 16</u></td></tr>
<tr><th id="2377">2377</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_IN_VALUE_LEN" data-ref="_M/MC_CMD_MDIO_WRITE_IN_VALUE_LEN">MC_CMD_MDIO_WRITE_IN_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td><i>/* MC_CMD_MDIO_WRITE_OUT msgresponse */</i></td></tr>
<tr><th id="2380">2380</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_OUT_LEN" data-ref="_M/MC_CMD_MDIO_WRITE_OUT_LEN">MC_CMD_MDIO_WRITE_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="2381">2381</th><td><i>/* Status; the MDIO commands return the raw status bits from the MDIO block. A</i></td></tr>
<tr><th id="2382">2382</th><td><i> * "good" transaction should have the DONE bit set and all other bits clear.</i></td></tr>
<tr><th id="2383">2383</th><td><i> */</i></td></tr>
<tr><th id="2384">2384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_OUT_STATUS_OFST" data-ref="_M/MC_CMD_MDIO_WRITE_OUT_STATUS_OFST">MC_CMD_MDIO_WRITE_OUT_STATUS_OFST</dfn> 0</u></td></tr>
<tr><th id="2385">2385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MDIO_WRITE_OUT_STATUS_LEN" data-ref="_M/MC_CMD_MDIO_WRITE_OUT_STATUS_LEN">MC_CMD_MDIO_WRITE_OUT_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2386">2386</th><td><i>/* enum: Good. */</i></td></tr>
<tr><th id="2387">2387</th><td><i>/*               MC_CMD_MDIO_STATUS_GOOD 0x8 */</i></td></tr>
<tr><th id="2388">2388</th><td></td></tr>
<tr><th id="2389">2389</th><td></td></tr>
<tr><th id="2390">2390</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2391">2391</th><td><i>/* MC_CMD_DBI_WRITE</i></td></tr>
<tr><th id="2392">2392</th><td><i> * Write DBI register(s).</i></td></tr>
<tr><th id="2393">2393</th><td><i> */</i></td></tr>
<tr><th id="2394">2394</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_WRITE" data-ref="_M/MC_CMD_DBI_WRITE">MC_CMD_DBI_WRITE</dfn> 0x12</u></td></tr>
<tr><th id="2395">2395</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x12_PRIVILEGE_CTG">MC_CMD_0x12_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2396">2396</th><td></td></tr>
<tr><th id="2397">2397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x12_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x12_PRIVILEGE_CTG">MC_CMD_0x12_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td><i>/* MC_CMD_DBI_WRITE_IN msgrequest */</i></td></tr>
<tr><th id="2400">2400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_LENMIN" data-ref="_M/MC_CMD_DBI_WRITE_IN_LENMIN">MC_CMD_DBI_WRITE_IN_LENMIN</dfn> 12</u></td></tr>
<tr><th id="2401">2401</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_LENMAX" data-ref="_M/MC_CMD_DBI_WRITE_IN_LENMAX">MC_CMD_DBI_WRITE_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="2402">2402</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_LEN" data-ref="_M/MC_CMD_DBI_WRITE_IN_LEN">MC_CMD_DBI_WRITE_IN_LEN</dfn>(num) (0+12*(num))</u></td></tr>
<tr><th id="2403">2403</th><td><i>/* Each write op consists of an address (offset 0), byte enable/VF/CS2 (offset</i></td></tr>
<tr><th id="2404">2404</th><td><i> * 32) and value (offset 64). See MC_CMD_DBIWROP_TYPEDEF.</i></td></tr>
<tr><th id="2405">2405</th><td><i> */</i></td></tr>
<tr><th id="2406">2406</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_DBIWROP_OFST" data-ref="_M/MC_CMD_DBI_WRITE_IN_DBIWROP_OFST">MC_CMD_DBI_WRITE_IN_DBIWROP_OFST</dfn> 0</u></td></tr>
<tr><th id="2407">2407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_DBIWROP_LEN" data-ref="_M/MC_CMD_DBI_WRITE_IN_DBIWROP_LEN">MC_CMD_DBI_WRITE_IN_DBIWROP_LEN</dfn> 12</u></td></tr>
<tr><th id="2408">2408</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_DBIWROP_MINNUM" data-ref="_M/MC_CMD_DBI_WRITE_IN_DBIWROP_MINNUM">MC_CMD_DBI_WRITE_IN_DBIWROP_MINNUM</dfn> 1</u></td></tr>
<tr><th id="2409">2409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_WRITE_IN_DBIWROP_MAXNUM" data-ref="_M/MC_CMD_DBI_WRITE_IN_DBIWROP_MAXNUM">MC_CMD_DBI_WRITE_IN_DBIWROP_MAXNUM</dfn> 21</u></td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td><i>/* MC_CMD_DBI_WRITE_OUT msgresponse */</i></td></tr>
<tr><th id="2412">2412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_WRITE_OUT_LEN" data-ref="_M/MC_CMD_DBI_WRITE_OUT_LEN">MC_CMD_DBI_WRITE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td><i>/* MC_CMD_DBIWROP_TYPEDEF structuredef */</i></td></tr>
<tr><th id="2415">2415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_LEN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_LEN">MC_CMD_DBIWROP_TYPEDEF_LEN</dfn> 12</u></td></tr>
<tr><th id="2416">2416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_ADDRESS_OFST" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_ADDRESS_OFST">MC_CMD_DBIWROP_TYPEDEF_ADDRESS_OFST</dfn> 0</u></td></tr>
<tr><th id="2417">2417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_ADDRESS_LEN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_ADDRESS_LEN">MC_CMD_DBIWROP_TYPEDEF_ADDRESS_LEN</dfn> 4</u></td></tr>
<tr><th id="2418">2418</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_ADDRESS_LBN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_ADDRESS_LBN">MC_CMD_DBIWROP_TYPEDEF_ADDRESS_LBN</dfn> 0</u></td></tr>
<tr><th id="2419">2419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_ADDRESS_WIDTH" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_ADDRESS_WIDTH">MC_CMD_DBIWROP_TYPEDEF_ADDRESS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="2420">2420</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_PARMS_OFST" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_PARMS_OFST">MC_CMD_DBIWROP_TYPEDEF_PARMS_OFST</dfn> 4</u></td></tr>
<tr><th id="2421">2421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_PARMS_LEN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_PARMS_LEN">MC_CMD_DBIWROP_TYPEDEF_PARMS_LEN</dfn> 4</u></td></tr>
<tr><th id="2422">2422</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_VF_NUM_LBN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_VF_NUM_LBN">MC_CMD_DBIWROP_TYPEDEF_VF_NUM_LBN</dfn> 16</u></td></tr>
<tr><th id="2423">2423</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_VF_NUM_WIDTH" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_VF_NUM_WIDTH">MC_CMD_DBIWROP_TYPEDEF_VF_NUM_WIDTH</dfn> 16</u></td></tr>
<tr><th id="2424">2424</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_VF_ACTIVE_LBN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_VF_ACTIVE_LBN">MC_CMD_DBIWROP_TYPEDEF_VF_ACTIVE_LBN</dfn> 15</u></td></tr>
<tr><th id="2425">2425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_VF_ACTIVE_WIDTH" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_VF_ACTIVE_WIDTH">MC_CMD_DBIWROP_TYPEDEF_VF_ACTIVE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2426">2426</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_CS2_LBN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_CS2_LBN">MC_CMD_DBIWROP_TYPEDEF_CS2_LBN</dfn> 14</u></td></tr>
<tr><th id="2427">2427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_CS2_WIDTH" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_CS2_WIDTH">MC_CMD_DBIWROP_TYPEDEF_CS2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2428">2428</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_PARMS_LBN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_PARMS_LBN">MC_CMD_DBIWROP_TYPEDEF_PARMS_LBN</dfn> 32</u></td></tr>
<tr><th id="2429">2429</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_PARMS_WIDTH" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_PARMS_WIDTH">MC_CMD_DBIWROP_TYPEDEF_PARMS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="2430">2430</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_VALUE_OFST" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_VALUE_OFST">MC_CMD_DBIWROP_TYPEDEF_VALUE_OFST</dfn> 8</u></td></tr>
<tr><th id="2431">2431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_VALUE_LEN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_VALUE_LEN">MC_CMD_DBIWROP_TYPEDEF_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="2432">2432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_VALUE_LBN" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_VALUE_LBN">MC_CMD_DBIWROP_TYPEDEF_VALUE_LBN</dfn> 64</u></td></tr>
<tr><th id="2433">2433</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIWROP_TYPEDEF_VALUE_WIDTH" data-ref="_M/MC_CMD_DBIWROP_TYPEDEF_VALUE_WIDTH">MC_CMD_DBIWROP_TYPEDEF_VALUE_WIDTH</dfn> 32</u></td></tr>
<tr><th id="2434">2434</th><td></td></tr>
<tr><th id="2435">2435</th><td></td></tr>
<tr><th id="2436">2436</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2437">2437</th><td><i>/* MC_CMD_PORT_READ32</i></td></tr>
<tr><th id="2438">2438</th><td><i> * Read a 32-bit register from the indirect port register map. The port to</i></td></tr>
<tr><th id="2439">2439</th><td><i> * access is implied by the Shared memory channel used.</i></td></tr>
<tr><th id="2440">2440</th><td><i> */</i></td></tr>
<tr><th id="2441">2441</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ32" data-ref="_M/MC_CMD_PORT_READ32">MC_CMD_PORT_READ32</dfn> 0x14</u></td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td><i>/* MC_CMD_PORT_READ32_IN msgrequest */</i></td></tr>
<tr><th id="2444">2444</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ32_IN_LEN" data-ref="_M/MC_CMD_PORT_READ32_IN_LEN">MC_CMD_PORT_READ32_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="2445">2445</th><td><i>/* Address */</i></td></tr>
<tr><th id="2446">2446</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ32_IN_ADDR_OFST" data-ref="_M/MC_CMD_PORT_READ32_IN_ADDR_OFST">MC_CMD_PORT_READ32_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="2447">2447</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ32_IN_ADDR_LEN" data-ref="_M/MC_CMD_PORT_READ32_IN_ADDR_LEN">MC_CMD_PORT_READ32_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="2448">2448</th><td></td></tr>
<tr><th id="2449">2449</th><td><i>/* MC_CMD_PORT_READ32_OUT msgresponse */</i></td></tr>
<tr><th id="2450">2450</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ32_OUT_LEN" data-ref="_M/MC_CMD_PORT_READ32_OUT_LEN">MC_CMD_PORT_READ32_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="2451">2451</th><td><i>/* Value */</i></td></tr>
<tr><th id="2452">2452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ32_OUT_VALUE_OFST" data-ref="_M/MC_CMD_PORT_READ32_OUT_VALUE_OFST">MC_CMD_PORT_READ32_OUT_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="2453">2453</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ32_OUT_VALUE_LEN" data-ref="_M/MC_CMD_PORT_READ32_OUT_VALUE_LEN">MC_CMD_PORT_READ32_OUT_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="2454">2454</th><td><i>/* Status */</i></td></tr>
<tr><th id="2455">2455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ32_OUT_STATUS_OFST" data-ref="_M/MC_CMD_PORT_READ32_OUT_STATUS_OFST">MC_CMD_PORT_READ32_OUT_STATUS_OFST</dfn> 4</u></td></tr>
<tr><th id="2456">2456</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ32_OUT_STATUS_LEN" data-ref="_M/MC_CMD_PORT_READ32_OUT_STATUS_LEN">MC_CMD_PORT_READ32_OUT_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td></td></tr>
<tr><th id="2459">2459</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2460">2460</th><td><i>/* MC_CMD_PORT_WRITE32</i></td></tr>
<tr><th id="2461">2461</th><td><i> * Write a 32-bit register to the indirect port register map. The port to</i></td></tr>
<tr><th id="2462">2462</th><td><i> * access is implied by the Shared memory channel used.</i></td></tr>
<tr><th id="2463">2463</th><td><i> */</i></td></tr>
<tr><th id="2464">2464</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE32" data-ref="_M/MC_CMD_PORT_WRITE32">MC_CMD_PORT_WRITE32</dfn> 0x15</u></td></tr>
<tr><th id="2465">2465</th><td></td></tr>
<tr><th id="2466">2466</th><td><i>/* MC_CMD_PORT_WRITE32_IN msgrequest */</i></td></tr>
<tr><th id="2467">2467</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE32_IN_LEN" data-ref="_M/MC_CMD_PORT_WRITE32_IN_LEN">MC_CMD_PORT_WRITE32_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="2468">2468</th><td><i>/* Address */</i></td></tr>
<tr><th id="2469">2469</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE32_IN_ADDR_OFST" data-ref="_M/MC_CMD_PORT_WRITE32_IN_ADDR_OFST">MC_CMD_PORT_WRITE32_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="2470">2470</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE32_IN_ADDR_LEN" data-ref="_M/MC_CMD_PORT_WRITE32_IN_ADDR_LEN">MC_CMD_PORT_WRITE32_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="2471">2471</th><td><i>/* Value */</i></td></tr>
<tr><th id="2472">2472</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE32_IN_VALUE_OFST" data-ref="_M/MC_CMD_PORT_WRITE32_IN_VALUE_OFST">MC_CMD_PORT_WRITE32_IN_VALUE_OFST</dfn> 4</u></td></tr>
<tr><th id="2473">2473</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE32_IN_VALUE_LEN" data-ref="_M/MC_CMD_PORT_WRITE32_IN_VALUE_LEN">MC_CMD_PORT_WRITE32_IN_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="2474">2474</th><td></td></tr>
<tr><th id="2475">2475</th><td><i>/* MC_CMD_PORT_WRITE32_OUT msgresponse */</i></td></tr>
<tr><th id="2476">2476</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE32_OUT_LEN" data-ref="_M/MC_CMD_PORT_WRITE32_OUT_LEN">MC_CMD_PORT_WRITE32_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="2477">2477</th><td><i>/* Status */</i></td></tr>
<tr><th id="2478">2478</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE32_OUT_STATUS_OFST" data-ref="_M/MC_CMD_PORT_WRITE32_OUT_STATUS_OFST">MC_CMD_PORT_WRITE32_OUT_STATUS_OFST</dfn> 0</u></td></tr>
<tr><th id="2479">2479</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE32_OUT_STATUS_LEN" data-ref="_M/MC_CMD_PORT_WRITE32_OUT_STATUS_LEN">MC_CMD_PORT_WRITE32_OUT_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2480">2480</th><td></td></tr>
<tr><th id="2481">2481</th><td></td></tr>
<tr><th id="2482">2482</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2483">2483</th><td><i>/* MC_CMD_PORT_READ128</i></td></tr>
<tr><th id="2484">2484</th><td><i> * Read a 128-bit register from the indirect port register map. The port to</i></td></tr>
<tr><th id="2485">2485</th><td><i> * access is implied by the Shared memory channel used.</i></td></tr>
<tr><th id="2486">2486</th><td><i> */</i></td></tr>
<tr><th id="2487">2487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ128" data-ref="_M/MC_CMD_PORT_READ128">MC_CMD_PORT_READ128</dfn> 0x16</u></td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td><i>/* MC_CMD_PORT_READ128_IN msgrequest */</i></td></tr>
<tr><th id="2490">2490</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ128_IN_LEN" data-ref="_M/MC_CMD_PORT_READ128_IN_LEN">MC_CMD_PORT_READ128_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="2491">2491</th><td><i>/* Address */</i></td></tr>
<tr><th id="2492">2492</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ128_IN_ADDR_OFST" data-ref="_M/MC_CMD_PORT_READ128_IN_ADDR_OFST">MC_CMD_PORT_READ128_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="2493">2493</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ128_IN_ADDR_LEN" data-ref="_M/MC_CMD_PORT_READ128_IN_ADDR_LEN">MC_CMD_PORT_READ128_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="2494">2494</th><td></td></tr>
<tr><th id="2495">2495</th><td><i>/* MC_CMD_PORT_READ128_OUT msgresponse */</i></td></tr>
<tr><th id="2496">2496</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ128_OUT_LEN" data-ref="_M/MC_CMD_PORT_READ128_OUT_LEN">MC_CMD_PORT_READ128_OUT_LEN</dfn> 20</u></td></tr>
<tr><th id="2497">2497</th><td><i>/* Value */</i></td></tr>
<tr><th id="2498">2498</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ128_OUT_VALUE_OFST" data-ref="_M/MC_CMD_PORT_READ128_OUT_VALUE_OFST">MC_CMD_PORT_READ128_OUT_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="2499">2499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ128_OUT_VALUE_LEN" data-ref="_M/MC_CMD_PORT_READ128_OUT_VALUE_LEN">MC_CMD_PORT_READ128_OUT_VALUE_LEN</dfn> 16</u></td></tr>
<tr><th id="2500">2500</th><td><i>/* Status */</i></td></tr>
<tr><th id="2501">2501</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ128_OUT_STATUS_OFST" data-ref="_M/MC_CMD_PORT_READ128_OUT_STATUS_OFST">MC_CMD_PORT_READ128_OUT_STATUS_OFST</dfn> 16</u></td></tr>
<tr><th id="2502">2502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_READ128_OUT_STATUS_LEN" data-ref="_M/MC_CMD_PORT_READ128_OUT_STATUS_LEN">MC_CMD_PORT_READ128_OUT_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td></td></tr>
<tr><th id="2505">2505</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2506">2506</th><td><i>/* MC_CMD_PORT_WRITE128</i></td></tr>
<tr><th id="2507">2507</th><td><i> * Write a 128-bit register to the indirect port register map. The port to</i></td></tr>
<tr><th id="2508">2508</th><td><i> * access is implied by the Shared memory channel used.</i></td></tr>
<tr><th id="2509">2509</th><td><i> */</i></td></tr>
<tr><th id="2510">2510</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE128" data-ref="_M/MC_CMD_PORT_WRITE128">MC_CMD_PORT_WRITE128</dfn> 0x17</u></td></tr>
<tr><th id="2511">2511</th><td></td></tr>
<tr><th id="2512">2512</th><td><i>/* MC_CMD_PORT_WRITE128_IN msgrequest */</i></td></tr>
<tr><th id="2513">2513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE128_IN_LEN" data-ref="_M/MC_CMD_PORT_WRITE128_IN_LEN">MC_CMD_PORT_WRITE128_IN_LEN</dfn> 20</u></td></tr>
<tr><th id="2514">2514</th><td><i>/* Address */</i></td></tr>
<tr><th id="2515">2515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE128_IN_ADDR_OFST" data-ref="_M/MC_CMD_PORT_WRITE128_IN_ADDR_OFST">MC_CMD_PORT_WRITE128_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="2516">2516</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE128_IN_ADDR_LEN" data-ref="_M/MC_CMD_PORT_WRITE128_IN_ADDR_LEN">MC_CMD_PORT_WRITE128_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="2517">2517</th><td><i>/* Value */</i></td></tr>
<tr><th id="2518">2518</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE128_IN_VALUE_OFST" data-ref="_M/MC_CMD_PORT_WRITE128_IN_VALUE_OFST">MC_CMD_PORT_WRITE128_IN_VALUE_OFST</dfn> 4</u></td></tr>
<tr><th id="2519">2519</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE128_IN_VALUE_LEN" data-ref="_M/MC_CMD_PORT_WRITE128_IN_VALUE_LEN">MC_CMD_PORT_WRITE128_IN_VALUE_LEN</dfn> 16</u></td></tr>
<tr><th id="2520">2520</th><td></td></tr>
<tr><th id="2521">2521</th><td><i>/* MC_CMD_PORT_WRITE128_OUT msgresponse */</i></td></tr>
<tr><th id="2522">2522</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE128_OUT_LEN" data-ref="_M/MC_CMD_PORT_WRITE128_OUT_LEN">MC_CMD_PORT_WRITE128_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="2523">2523</th><td><i>/* Status */</i></td></tr>
<tr><th id="2524">2524</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE128_OUT_STATUS_OFST" data-ref="_M/MC_CMD_PORT_WRITE128_OUT_STATUS_OFST">MC_CMD_PORT_WRITE128_OUT_STATUS_OFST</dfn> 0</u></td></tr>
<tr><th id="2525">2525</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_WRITE128_OUT_STATUS_LEN" data-ref="_M/MC_CMD_PORT_WRITE128_OUT_STATUS_LEN">MC_CMD_PORT_WRITE128_OUT_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td><i>/* MC_CMD_CAPABILITIES structuredef */</i></td></tr>
<tr><th id="2528">2528</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_LEN" data-ref="_M/MC_CMD_CAPABILITIES_LEN">MC_CMD_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="2529">2529</th><td><i>/* Small buf table. */</i></td></tr>
<tr><th id="2530">2530</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_SMALL_BUF_TBL_LBN" data-ref="_M/MC_CMD_CAPABILITIES_SMALL_BUF_TBL_LBN">MC_CMD_CAPABILITIES_SMALL_BUF_TBL_LBN</dfn> 0</u></td></tr>
<tr><th id="2531">2531</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_SMALL_BUF_TBL_WIDTH" data-ref="_M/MC_CMD_CAPABILITIES_SMALL_BUF_TBL_WIDTH">MC_CMD_CAPABILITIES_SMALL_BUF_TBL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2532">2532</th><td><i>/* Turbo mode (for Maranello). */</i></td></tr>
<tr><th id="2533">2533</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_TURBO_LBN" data-ref="_M/MC_CMD_CAPABILITIES_TURBO_LBN">MC_CMD_CAPABILITIES_TURBO_LBN</dfn> 1</u></td></tr>
<tr><th id="2534">2534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_TURBO_WIDTH" data-ref="_M/MC_CMD_CAPABILITIES_TURBO_WIDTH">MC_CMD_CAPABILITIES_TURBO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2535">2535</th><td><i>/* Turbo mode active (for Maranello). */</i></td></tr>
<tr><th id="2536">2536</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_TURBO_ACTIVE_LBN" data-ref="_M/MC_CMD_CAPABILITIES_TURBO_ACTIVE_LBN">MC_CMD_CAPABILITIES_TURBO_ACTIVE_LBN</dfn> 2</u></td></tr>
<tr><th id="2537">2537</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_TURBO_ACTIVE_WIDTH" data-ref="_M/MC_CMD_CAPABILITIES_TURBO_ACTIVE_WIDTH">MC_CMD_CAPABILITIES_TURBO_ACTIVE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2538">2538</th><td><i>/* PTP offload. */</i></td></tr>
<tr><th id="2539">2539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_PTP_LBN" data-ref="_M/MC_CMD_CAPABILITIES_PTP_LBN">MC_CMD_CAPABILITIES_PTP_LBN</dfn> 3</u></td></tr>
<tr><th id="2540">2540</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_PTP_WIDTH" data-ref="_M/MC_CMD_CAPABILITIES_PTP_WIDTH">MC_CMD_CAPABILITIES_PTP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2541">2541</th><td><i>/* AOE mode. */</i></td></tr>
<tr><th id="2542">2542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_AOE_LBN" data-ref="_M/MC_CMD_CAPABILITIES_AOE_LBN">MC_CMD_CAPABILITIES_AOE_LBN</dfn> 4</u></td></tr>
<tr><th id="2543">2543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_AOE_WIDTH" data-ref="_M/MC_CMD_CAPABILITIES_AOE_WIDTH">MC_CMD_CAPABILITIES_AOE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2544">2544</th><td><i>/* AOE mode active. */</i></td></tr>
<tr><th id="2545">2545</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_AOE_ACTIVE_LBN" data-ref="_M/MC_CMD_CAPABILITIES_AOE_ACTIVE_LBN">MC_CMD_CAPABILITIES_AOE_ACTIVE_LBN</dfn> 5</u></td></tr>
<tr><th id="2546">2546</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_AOE_ACTIVE_WIDTH" data-ref="_M/MC_CMD_CAPABILITIES_AOE_ACTIVE_WIDTH">MC_CMD_CAPABILITIES_AOE_ACTIVE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2547">2547</th><td><i>/* AOE mode active. */</i></td></tr>
<tr><th id="2548">2548</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_FC_ACTIVE_LBN" data-ref="_M/MC_CMD_CAPABILITIES_FC_ACTIVE_LBN">MC_CMD_CAPABILITIES_FC_ACTIVE_LBN</dfn> 6</u></td></tr>
<tr><th id="2549">2549</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_FC_ACTIVE_WIDTH" data-ref="_M/MC_CMD_CAPABILITIES_FC_ACTIVE_WIDTH">MC_CMD_CAPABILITIES_FC_ACTIVE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2550">2550</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_RESERVED_LBN" data-ref="_M/MC_CMD_CAPABILITIES_RESERVED_LBN">MC_CMD_CAPABILITIES_RESERVED_LBN</dfn> 7</u></td></tr>
<tr><th id="2551">2551</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAPABILITIES_RESERVED_WIDTH" data-ref="_M/MC_CMD_CAPABILITIES_RESERVED_WIDTH">MC_CMD_CAPABILITIES_RESERVED_WIDTH</dfn> 25</u></td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td></td></tr>
<tr><th id="2554">2554</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2555">2555</th><td><i>/* MC_CMD_GET_BOARD_CFG</i></td></tr>
<tr><th id="2556">2556</th><td><i> * Returns the MC firmware configuration structure.</i></td></tr>
<tr><th id="2557">2557</th><td><i> */</i></td></tr>
<tr><th id="2558">2558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG" data-ref="_M/MC_CMD_GET_BOARD_CFG">MC_CMD_GET_BOARD_CFG</dfn> 0x18</u></td></tr>
<tr><th id="2559">2559</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x18_PRIVILEGE_CTG">MC_CMD_0x18_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2560">2560</th><td></td></tr>
<tr><th id="2561">2561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x18_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x18_PRIVILEGE_CTG">MC_CMD_0x18_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="2562">2562</th><td></td></tr>
<tr><th id="2563">2563</th><td><i>/* MC_CMD_GET_BOARD_CFG_IN msgrequest */</i></td></tr>
<tr><th id="2564">2564</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_IN_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_IN_LEN">MC_CMD_GET_BOARD_CFG_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="2565">2565</th><td></td></tr>
<tr><th id="2566">2566</th><td><i>/* MC_CMD_GET_BOARD_CFG_OUT msgresponse */</i></td></tr>
<tr><th id="2567">2567</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_LENMIN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_LENMIN">MC_CMD_GET_BOARD_CFG_OUT_LENMIN</dfn> 96</u></td></tr>
<tr><th id="2568">2568</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_LENMAX" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_LENMAX">MC_CMD_GET_BOARD_CFG_OUT_LENMAX</dfn> 136</u></td></tr>
<tr><th id="2569">2569</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_LEN">MC_CMD_GET_BOARD_CFG_OUT_LEN</dfn>(num) (72+2*(num))</u></td></tr>
<tr><th id="2570">2570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_BOARD_TYPE_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_BOARD_TYPE_OFST">MC_CMD_GET_BOARD_CFG_OUT_BOARD_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="2571">2571</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_BOARD_TYPE_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_BOARD_TYPE_LEN">MC_CMD_GET_BOARD_CFG_OUT_BOARD_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="2572">2572</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_BOARD_NAME_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_BOARD_NAME_OFST">MC_CMD_GET_BOARD_CFG_OUT_BOARD_NAME_OFST</dfn> 4</u></td></tr>
<tr><th id="2573">2573</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_BOARD_NAME_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_BOARD_NAME_LEN">MC_CMD_GET_BOARD_CFG_OUT_BOARD_NAME_LEN</dfn> 32</u></td></tr>
<tr><th id="2574">2574</th><td><i>/* Capabilities for Siena Port0 (see struct MC_CMD_CAPABILITIES). Unused on</i></td></tr>
<tr><th id="2575">2575</th><td><i> * EF10 and later (use MC_CMD_GET_CAPABILITIES).</i></td></tr>
<tr><th id="2576">2576</th><td><i> */</i></td></tr>
<tr><th id="2577">2577</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT0_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT0_OFST">MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT0_OFST</dfn> 36</u></td></tr>
<tr><th id="2578">2578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT0_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT0_LEN">MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT0_LEN</dfn> 4</u></td></tr>
<tr><th id="2579">2579</th><td><i>/* Capabilities for Siena Port1 (see struct MC_CMD_CAPABILITIES). Unused on</i></td></tr>
<tr><th id="2580">2580</th><td><i> * EF10 and later (use MC_CMD_GET_CAPABILITIES).</i></td></tr>
<tr><th id="2581">2581</th><td><i> */</i></td></tr>
<tr><th id="2582">2582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT1_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT1_OFST">MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT1_OFST</dfn> 40</u></td></tr>
<tr><th id="2583">2583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT1_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT1_LEN">MC_CMD_GET_BOARD_CFG_OUT_CAPABILITIES_PORT1_LEN</dfn> 4</u></td></tr>
<tr><th id="2584">2584</th><td><i>/* Base MAC address for Siena Port0. Unused on EF10 and later (use</i></td></tr>
<tr><th id="2585">2585</th><td><i> * MC_CMD_GET_MAC_ADDRESSES).</i></td></tr>
<tr><th id="2586">2586</th><td><i> */</i></td></tr>
<tr><th id="2587">2587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT0_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT0_OFST">MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT0_OFST</dfn> 44</u></td></tr>
<tr><th id="2588">2588</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT0_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT0_LEN">MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT0_LEN</dfn> 6</u></td></tr>
<tr><th id="2589">2589</th><td><i>/* Base MAC address for Siena Port1. Unused on EF10 and later (use</i></td></tr>
<tr><th id="2590">2590</th><td><i> * MC_CMD_GET_MAC_ADDRESSES).</i></td></tr>
<tr><th id="2591">2591</th><td><i> */</i></td></tr>
<tr><th id="2592">2592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT1_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT1_OFST">MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT1_OFST</dfn> 50</u></td></tr>
<tr><th id="2593">2593</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT1_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT1_LEN">MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT1_LEN</dfn> 6</u></td></tr>
<tr><th id="2594">2594</th><td><i>/* Size of MAC address pool for Siena Port0. Unused on EF10 and later (use</i></td></tr>
<tr><th id="2595">2595</th><td><i> * MC_CMD_GET_MAC_ADDRESSES).</i></td></tr>
<tr><th id="2596">2596</th><td><i> */</i></td></tr>
<tr><th id="2597">2597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT0_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT0_OFST">MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT0_OFST</dfn> 56</u></td></tr>
<tr><th id="2598">2598</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT0_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT0_LEN">MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT0_LEN</dfn> 4</u></td></tr>
<tr><th id="2599">2599</th><td><i>/* Size of MAC address pool for Siena Port1. Unused on EF10 and later (use</i></td></tr>
<tr><th id="2600">2600</th><td><i> * MC_CMD_GET_MAC_ADDRESSES).</i></td></tr>
<tr><th id="2601">2601</th><td><i> */</i></td></tr>
<tr><th id="2602">2602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT1_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT1_OFST">MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT1_OFST</dfn> 60</u></td></tr>
<tr><th id="2603">2603</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT1_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT1_LEN">MC_CMD_GET_BOARD_CFG_OUT_MAC_COUNT_PORT1_LEN</dfn> 4</u></td></tr>
<tr><th id="2604">2604</th><td><i>/* Increment between addresses in MAC address pool for Siena Port0. Unused on</i></td></tr>
<tr><th id="2605">2605</th><td><i> * EF10 and later (use MC_CMD_GET_MAC_ADDRESSES).</i></td></tr>
<tr><th id="2606">2606</th><td><i> */</i></td></tr>
<tr><th id="2607">2607</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT0_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT0_OFST">MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT0_OFST</dfn> 64</u></td></tr>
<tr><th id="2608">2608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT0_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT0_LEN">MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT0_LEN</dfn> 4</u></td></tr>
<tr><th id="2609">2609</th><td><i>/* Increment between addresses in MAC address pool for Siena Port1. Unused on</i></td></tr>
<tr><th id="2610">2610</th><td><i> * EF10 and later (use MC_CMD_GET_MAC_ADDRESSES).</i></td></tr>
<tr><th id="2611">2611</th><td><i> */</i></td></tr>
<tr><th id="2612">2612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT1_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT1_OFST">MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT1_OFST</dfn> 68</u></td></tr>
<tr><th id="2613">2613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT1_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT1_LEN">MC_CMD_GET_BOARD_CFG_OUT_MAC_STRIDE_PORT1_LEN</dfn> 4</u></td></tr>
<tr><th id="2614">2614</th><td><i>/* Siena only. This field contains a 16-bit value for each of the types of</i></td></tr>
<tr><th id="2615">2615</th><td><i> * NVRAM area. The values are defined in the firmware/mc/platform/.c file for a</i></td></tr>
<tr><th id="2616">2616</th><td><i> * specific board type, but otherwise have no meaning to the MC; they are used</i></td></tr>
<tr><th id="2617">2617</th><td><i> * by the driver to manage selection of appropriate firmware updates. Unused on</i></td></tr>
<tr><th id="2618">2618</th><td><i> * EF10 and later (use MC_CMD_NVRAM_METADATA).</i></td></tr>
<tr><th id="2619">2619</th><td><i> */</i></td></tr>
<tr><th id="2620">2620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_OFST" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_OFST">MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_OFST</dfn> 72</u></td></tr>
<tr><th id="2621">2621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_LEN" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_LEN">MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_LEN</dfn> 2</u></td></tr>
<tr><th id="2622">2622</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_MINNUM" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_MINNUM">MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_MINNUM</dfn> 12</u></td></tr>
<tr><th id="2623">2623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_MAXNUM" data-ref="_M/MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_MAXNUM">MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_MAXNUM</dfn> 32</u></td></tr>
<tr><th id="2624">2624</th><td></td></tr>
<tr><th id="2625">2625</th><td></td></tr>
<tr><th id="2626">2626</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2627">2627</th><td><i>/* MC_CMD_DBI_READX</i></td></tr>
<tr><th id="2628">2628</th><td><i> * Read DBI register(s) -- extended functionality</i></td></tr>
<tr><th id="2629">2629</th><td><i> */</i></td></tr>
<tr><th id="2630">2630</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX" data-ref="_M/MC_CMD_DBI_READX">MC_CMD_DBI_READX</dfn> 0x19</u></td></tr>
<tr><th id="2631">2631</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x19_PRIVILEGE_CTG">MC_CMD_0x19_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x19_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x19_PRIVILEGE_CTG">MC_CMD_0x19_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="2634">2634</th><td></td></tr>
<tr><th id="2635">2635</th><td><i>/* MC_CMD_DBI_READX_IN msgrequest */</i></td></tr>
<tr><th id="2636">2636</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_IN_LENMIN" data-ref="_M/MC_CMD_DBI_READX_IN_LENMIN">MC_CMD_DBI_READX_IN_LENMIN</dfn> 8</u></td></tr>
<tr><th id="2637">2637</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_IN_LENMAX" data-ref="_M/MC_CMD_DBI_READX_IN_LENMAX">MC_CMD_DBI_READX_IN_LENMAX</dfn> 248</u></td></tr>
<tr><th id="2638">2638</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_IN_LEN" data-ref="_M/MC_CMD_DBI_READX_IN_LEN">MC_CMD_DBI_READX_IN_LEN</dfn>(num) (0+8*(num))</u></td></tr>
<tr><th id="2639">2639</th><td><i>/* Each Read op consists of an address (offset 0), VF/CS2) */</i></td></tr>
<tr><th id="2640">2640</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_IN_DBIRDOP_OFST" data-ref="_M/MC_CMD_DBI_READX_IN_DBIRDOP_OFST">MC_CMD_DBI_READX_IN_DBIRDOP_OFST</dfn> 0</u></td></tr>
<tr><th id="2641">2641</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_IN_DBIRDOP_LEN" data-ref="_M/MC_CMD_DBI_READX_IN_DBIRDOP_LEN">MC_CMD_DBI_READX_IN_DBIRDOP_LEN</dfn> 8</u></td></tr>
<tr><th id="2642">2642</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_IN_DBIRDOP_LO_OFST" data-ref="_M/MC_CMD_DBI_READX_IN_DBIRDOP_LO_OFST">MC_CMD_DBI_READX_IN_DBIRDOP_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="2643">2643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_IN_DBIRDOP_HI_OFST" data-ref="_M/MC_CMD_DBI_READX_IN_DBIRDOP_HI_OFST">MC_CMD_DBI_READX_IN_DBIRDOP_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="2644">2644</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_IN_DBIRDOP_MINNUM" data-ref="_M/MC_CMD_DBI_READX_IN_DBIRDOP_MINNUM">MC_CMD_DBI_READX_IN_DBIRDOP_MINNUM</dfn> 1</u></td></tr>
<tr><th id="2645">2645</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_IN_DBIRDOP_MAXNUM" data-ref="_M/MC_CMD_DBI_READX_IN_DBIRDOP_MAXNUM">MC_CMD_DBI_READX_IN_DBIRDOP_MAXNUM</dfn> 31</u></td></tr>
<tr><th id="2646">2646</th><td></td></tr>
<tr><th id="2647">2647</th><td><i>/* MC_CMD_DBI_READX_OUT msgresponse */</i></td></tr>
<tr><th id="2648">2648</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_OUT_LENMIN" data-ref="_M/MC_CMD_DBI_READX_OUT_LENMIN">MC_CMD_DBI_READX_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="2649">2649</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_OUT_LENMAX" data-ref="_M/MC_CMD_DBI_READX_OUT_LENMAX">MC_CMD_DBI_READX_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="2650">2650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_OUT_LEN" data-ref="_M/MC_CMD_DBI_READX_OUT_LEN">MC_CMD_DBI_READX_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="2651">2651</th><td><i>/* Value */</i></td></tr>
<tr><th id="2652">2652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_OUT_VALUE_OFST" data-ref="_M/MC_CMD_DBI_READX_OUT_VALUE_OFST">MC_CMD_DBI_READX_OUT_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="2653">2653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_OUT_VALUE_LEN" data-ref="_M/MC_CMD_DBI_READX_OUT_VALUE_LEN">MC_CMD_DBI_READX_OUT_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="2654">2654</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_OUT_VALUE_MINNUM" data-ref="_M/MC_CMD_DBI_READX_OUT_VALUE_MINNUM">MC_CMD_DBI_READX_OUT_VALUE_MINNUM</dfn> 1</u></td></tr>
<tr><th id="2655">2655</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBI_READX_OUT_VALUE_MAXNUM" data-ref="_M/MC_CMD_DBI_READX_OUT_VALUE_MAXNUM">MC_CMD_DBI_READX_OUT_VALUE_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="2656">2656</th><td></td></tr>
<tr><th id="2657">2657</th><td><i>/* MC_CMD_DBIRDOP_TYPEDEF structuredef */</i></td></tr>
<tr><th id="2658">2658</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_LEN" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_LEN">MC_CMD_DBIRDOP_TYPEDEF_LEN</dfn> 8</u></td></tr>
<tr><th id="2659">2659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_OFST" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_OFST">MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_OFST</dfn> 0</u></td></tr>
<tr><th id="2660">2660</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_LEN" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_LEN">MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_LEN</dfn> 4</u></td></tr>
<tr><th id="2661">2661</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_LBN" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_LBN">MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_LBN</dfn> 0</u></td></tr>
<tr><th id="2662">2662</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_WIDTH" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_WIDTH">MC_CMD_DBIRDOP_TYPEDEF_ADDRESS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="2663">2663</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_PARMS_OFST" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_PARMS_OFST">MC_CMD_DBIRDOP_TYPEDEF_PARMS_OFST</dfn> 4</u></td></tr>
<tr><th id="2664">2664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_PARMS_LEN" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_PARMS_LEN">MC_CMD_DBIRDOP_TYPEDEF_PARMS_LEN</dfn> 4</u></td></tr>
<tr><th id="2665">2665</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_VF_NUM_LBN" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_VF_NUM_LBN">MC_CMD_DBIRDOP_TYPEDEF_VF_NUM_LBN</dfn> 16</u></td></tr>
<tr><th id="2666">2666</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_VF_NUM_WIDTH" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_VF_NUM_WIDTH">MC_CMD_DBIRDOP_TYPEDEF_VF_NUM_WIDTH</dfn> 16</u></td></tr>
<tr><th id="2667">2667</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_VF_ACTIVE_LBN" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_VF_ACTIVE_LBN">MC_CMD_DBIRDOP_TYPEDEF_VF_ACTIVE_LBN</dfn> 15</u></td></tr>
<tr><th id="2668">2668</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_VF_ACTIVE_WIDTH" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_VF_ACTIVE_WIDTH">MC_CMD_DBIRDOP_TYPEDEF_VF_ACTIVE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2669">2669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_CS2_LBN" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_CS2_LBN">MC_CMD_DBIRDOP_TYPEDEF_CS2_LBN</dfn> 14</u></td></tr>
<tr><th id="2670">2670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_CS2_WIDTH" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_CS2_WIDTH">MC_CMD_DBIRDOP_TYPEDEF_CS2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2671">2671</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_PARMS_LBN" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_PARMS_LBN">MC_CMD_DBIRDOP_TYPEDEF_PARMS_LBN</dfn> 32</u></td></tr>
<tr><th id="2672">2672</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DBIRDOP_TYPEDEF_PARMS_WIDTH" data-ref="_M/MC_CMD_DBIRDOP_TYPEDEF_PARMS_WIDTH">MC_CMD_DBIRDOP_TYPEDEF_PARMS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="2673">2673</th><td></td></tr>
<tr><th id="2674">2674</th><td></td></tr>
<tr><th id="2675">2675</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2676">2676</th><td><i>/* MC_CMD_SET_RAND_SEED</i></td></tr>
<tr><th id="2677">2677</th><td><i> * Set the 16byte seed for the MC pseudo-random generator.</i></td></tr>
<tr><th id="2678">2678</th><td><i> */</i></td></tr>
<tr><th id="2679">2679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RAND_SEED" data-ref="_M/MC_CMD_SET_RAND_SEED">MC_CMD_SET_RAND_SEED</dfn> 0x1a</u></td></tr>
<tr><th id="2680">2680</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x1a_PRIVILEGE_CTG">MC_CMD_0x1a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2681">2681</th><td></td></tr>
<tr><th id="2682">2682</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x1a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x1a_PRIVILEGE_CTG">MC_CMD_0x1a_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="2683">2683</th><td></td></tr>
<tr><th id="2684">2684</th><td><i>/* MC_CMD_SET_RAND_SEED_IN msgrequest */</i></td></tr>
<tr><th id="2685">2685</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RAND_SEED_IN_LEN" data-ref="_M/MC_CMD_SET_RAND_SEED_IN_LEN">MC_CMD_SET_RAND_SEED_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="2686">2686</th><td><i>/* Seed value. */</i></td></tr>
<tr><th id="2687">2687</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RAND_SEED_IN_SEED_OFST" data-ref="_M/MC_CMD_SET_RAND_SEED_IN_SEED_OFST">MC_CMD_SET_RAND_SEED_IN_SEED_OFST</dfn> 0</u></td></tr>
<tr><th id="2688">2688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RAND_SEED_IN_SEED_LEN" data-ref="_M/MC_CMD_SET_RAND_SEED_IN_SEED_LEN">MC_CMD_SET_RAND_SEED_IN_SEED_LEN</dfn> 16</u></td></tr>
<tr><th id="2689">2689</th><td></td></tr>
<tr><th id="2690">2690</th><td><i>/* MC_CMD_SET_RAND_SEED_OUT msgresponse */</i></td></tr>
<tr><th id="2691">2691</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RAND_SEED_OUT_LEN" data-ref="_M/MC_CMD_SET_RAND_SEED_OUT_LEN">MC_CMD_SET_RAND_SEED_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="2692">2692</th><td></td></tr>
<tr><th id="2693">2693</th><td></td></tr>
<tr><th id="2694">2694</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2695">2695</th><td><i>/* MC_CMD_LTSSM_HIST</i></td></tr>
<tr><th id="2696">2696</th><td><i> * Retrieve the history of the LTSSM, if the build supports it.</i></td></tr>
<tr><th id="2697">2697</th><td><i> */</i></td></tr>
<tr><th id="2698">2698</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_HIST" data-ref="_M/MC_CMD_LTSSM_HIST">MC_CMD_LTSSM_HIST</dfn> 0x1b</u></td></tr>
<tr><th id="2699">2699</th><td></td></tr>
<tr><th id="2700">2700</th><td><i>/* MC_CMD_LTSSM_HIST_IN msgrequest */</i></td></tr>
<tr><th id="2701">2701</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_HIST_IN_LEN" data-ref="_M/MC_CMD_LTSSM_HIST_IN_LEN">MC_CMD_LTSSM_HIST_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td><i>/* MC_CMD_LTSSM_HIST_OUT msgresponse */</i></td></tr>
<tr><th id="2704">2704</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_HIST_OUT_LENMIN" data-ref="_M/MC_CMD_LTSSM_HIST_OUT_LENMIN">MC_CMD_LTSSM_HIST_OUT_LENMIN</dfn> 0</u></td></tr>
<tr><th id="2705">2705</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_HIST_OUT_LENMAX" data-ref="_M/MC_CMD_LTSSM_HIST_OUT_LENMAX">MC_CMD_LTSSM_HIST_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="2706">2706</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_HIST_OUT_LEN" data-ref="_M/MC_CMD_LTSSM_HIST_OUT_LEN">MC_CMD_LTSSM_HIST_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="2707">2707</th><td><i>/* variable number of LTSSM values, as bytes. The history is read-to-clear. */</i></td></tr>
<tr><th id="2708">2708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_HIST_OUT_DATA_OFST" data-ref="_M/MC_CMD_LTSSM_HIST_OUT_DATA_OFST">MC_CMD_LTSSM_HIST_OUT_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="2709">2709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_HIST_OUT_DATA_LEN" data-ref="_M/MC_CMD_LTSSM_HIST_OUT_DATA_LEN">MC_CMD_LTSSM_HIST_OUT_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="2710">2710</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_HIST_OUT_DATA_MINNUM" data-ref="_M/MC_CMD_LTSSM_HIST_OUT_DATA_MINNUM">MC_CMD_LTSSM_HIST_OUT_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="2711">2711</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_HIST_OUT_DATA_MAXNUM" data-ref="_M/MC_CMD_LTSSM_HIST_OUT_DATA_MAXNUM">MC_CMD_LTSSM_HIST_OUT_DATA_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="2712">2712</th><td></td></tr>
<tr><th id="2713">2713</th><td></td></tr>
<tr><th id="2714">2714</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2715">2715</th><td><i>/* MC_CMD_DRV_ATTACH</i></td></tr>
<tr><th id="2716">2716</th><td><i> * Inform MCPU that this port is managed on the host (i.e. driver active). For</i></td></tr>
<tr><th id="2717">2717</th><td><i> * Huntington, also request the preferred datapath firmware to use if possible</i></td></tr>
<tr><th id="2718">2718</th><td><i> * (it may not be possible for this request to be fulfilled; the driver must</i></td></tr>
<tr><th id="2719">2719</th><td><i> * issue a subsequent MC_CMD_GET_CAPABILITIES command to determine which</i></td></tr>
<tr><th id="2720">2720</th><td><i> * features are actually available). The FIRMWARE_ID field is ignored by older</i></td></tr>
<tr><th id="2721">2721</th><td><i> * platforms.</i></td></tr>
<tr><th id="2722">2722</th><td><i> */</i></td></tr>
<tr><th id="2723">2723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH" data-ref="_M/MC_CMD_DRV_ATTACH">MC_CMD_DRV_ATTACH</dfn> 0x1c</u></td></tr>
<tr><th id="2724">2724</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x1c_PRIVILEGE_CTG">MC_CMD_0x1c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2725">2725</th><td></td></tr>
<tr><th id="2726">2726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x1c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x1c_PRIVILEGE_CTG">MC_CMD_0x1c_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="2727">2727</th><td></td></tr>
<tr><th id="2728">2728</th><td><i>/* MC_CMD_DRV_ATTACH_IN msgrequest */</i></td></tr>
<tr><th id="2729">2729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_LEN" data-ref="_M/MC_CMD_DRV_ATTACH_IN_LEN">MC_CMD_DRV_ATTACH_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="2730">2730</th><td><i>/* new state to set if UPDATE=1 */</i></td></tr>
<tr><th id="2731">2731</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_NEW_STATE_OFST" data-ref="_M/MC_CMD_DRV_ATTACH_IN_NEW_STATE_OFST">MC_CMD_DRV_ATTACH_IN_NEW_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="2732">2732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_NEW_STATE_LEN" data-ref="_M/MC_CMD_DRV_ATTACH_IN_NEW_STATE_LEN">MC_CMD_DRV_ATTACH_IN_NEW_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="2733">2733</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_LBN" data-ref="_M/MC_CMD_DRV_ATTACH_LBN">MC_CMD_DRV_ATTACH_LBN</dfn> 0</u></td></tr>
<tr><th id="2734">2734</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_WIDTH" data-ref="_M/MC_CMD_DRV_ATTACH_WIDTH">MC_CMD_DRV_ATTACH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2735">2735</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_ATTACH_LBN" data-ref="_M/MC_CMD_DRV_ATTACH_IN_ATTACH_LBN">MC_CMD_DRV_ATTACH_IN_ATTACH_LBN</dfn> 0</u></td></tr>
<tr><th id="2736">2736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_ATTACH_WIDTH" data-ref="_M/MC_CMD_DRV_ATTACH_IN_ATTACH_WIDTH">MC_CMD_DRV_ATTACH_IN_ATTACH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2737">2737</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_PREBOOT_LBN" data-ref="_M/MC_CMD_DRV_PREBOOT_LBN">MC_CMD_DRV_PREBOOT_LBN</dfn> 1</u></td></tr>
<tr><th id="2738">2738</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_PREBOOT_WIDTH" data-ref="_M/MC_CMD_DRV_PREBOOT_WIDTH">MC_CMD_DRV_PREBOOT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2739">2739</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_PREBOOT_LBN" data-ref="_M/MC_CMD_DRV_ATTACH_IN_PREBOOT_LBN">MC_CMD_DRV_ATTACH_IN_PREBOOT_LBN</dfn> 1</u></td></tr>
<tr><th id="2740">2740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_PREBOOT_WIDTH" data-ref="_M/MC_CMD_DRV_ATTACH_IN_PREBOOT_WIDTH">MC_CMD_DRV_ATTACH_IN_PREBOOT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2741">2741</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_SUBVARIANT_AWARE_LBN" data-ref="_M/MC_CMD_DRV_ATTACH_IN_SUBVARIANT_AWARE_LBN">MC_CMD_DRV_ATTACH_IN_SUBVARIANT_AWARE_LBN</dfn> 2</u></td></tr>
<tr><th id="2742">2742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_SUBVARIANT_AWARE_WIDTH" data-ref="_M/MC_CMD_DRV_ATTACH_IN_SUBVARIANT_AWARE_WIDTH">MC_CMD_DRV_ATTACH_IN_SUBVARIANT_AWARE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2743">2743</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_WANT_VI_SPREADING_LBN" data-ref="_M/MC_CMD_DRV_ATTACH_IN_WANT_VI_SPREADING_LBN">MC_CMD_DRV_ATTACH_IN_WANT_VI_SPREADING_LBN</dfn> 3</u></td></tr>
<tr><th id="2744">2744</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_WANT_VI_SPREADING_WIDTH" data-ref="_M/MC_CMD_DRV_ATTACH_IN_WANT_VI_SPREADING_WIDTH">MC_CMD_DRV_ATTACH_IN_WANT_VI_SPREADING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2745">2745</th><td><i>/* 1 to set new state, or 0 to just report the existing state */</i></td></tr>
<tr><th id="2746">2746</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_UPDATE_OFST" data-ref="_M/MC_CMD_DRV_ATTACH_IN_UPDATE_OFST">MC_CMD_DRV_ATTACH_IN_UPDATE_OFST</dfn> 4</u></td></tr>
<tr><th id="2747">2747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_UPDATE_LEN" data-ref="_M/MC_CMD_DRV_ATTACH_IN_UPDATE_LEN">MC_CMD_DRV_ATTACH_IN_UPDATE_LEN</dfn> 4</u></td></tr>
<tr><th id="2748">2748</th><td><i>/* preferred datapath firmware (for Huntington; ignored for Siena) */</i></td></tr>
<tr><th id="2749">2749</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_FIRMWARE_ID_OFST" data-ref="_M/MC_CMD_DRV_ATTACH_IN_FIRMWARE_ID_OFST">MC_CMD_DRV_ATTACH_IN_FIRMWARE_ID_OFST</dfn> 8</u></td></tr>
<tr><th id="2750">2750</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_IN_FIRMWARE_ID_LEN" data-ref="_M/MC_CMD_DRV_ATTACH_IN_FIRMWARE_ID_LEN">MC_CMD_DRV_ATTACH_IN_FIRMWARE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="2751">2751</th><td><i>/* enum: Prefer to use full featured firmware */</i></td></tr>
<tr><th id="2752">2752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_FULL_FEATURED" data-ref="_M/MC_CMD_FW_FULL_FEATURED">MC_CMD_FW_FULL_FEATURED</dfn> 0x0</u></td></tr>
<tr><th id="2753">2753</th><td><i>/* enum: Prefer to use firmware with fewer features but lower latency */</i></td></tr>
<tr><th id="2754">2754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_LOW_LATENCY" data-ref="_M/MC_CMD_FW_LOW_LATENCY">MC_CMD_FW_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="2755">2755</th><td><i>/* enum: Prefer to use firmware for SolarCapture packed stream mode */</i></td></tr>
<tr><th id="2756">2756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_PACKED_STREAM" data-ref="_M/MC_CMD_FW_PACKED_STREAM">MC_CMD_FW_PACKED_STREAM</dfn> 0x2</u></td></tr>
<tr><th id="2757">2757</th><td><i>/* enum: Prefer to use firmware with fewer features and simpler TX event</i></td></tr>
<tr><th id="2758">2758</th><td><i> * batching but higher TX packet rate</i></td></tr>
<tr><th id="2759">2759</th><td><i> */</i></td></tr>
<tr><th id="2760">2760</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_HIGH_TX_RATE" data-ref="_M/MC_CMD_FW_HIGH_TX_RATE">MC_CMD_FW_HIGH_TX_RATE</dfn> 0x3</u></td></tr>
<tr><th id="2761">2761</th><td><i>/* enum: Reserved value */</i></td></tr>
<tr><th id="2762">2762</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_PACKED_STREAM_HASH_MODE_1" data-ref="_M/MC_CMD_FW_PACKED_STREAM_HASH_MODE_1">MC_CMD_FW_PACKED_STREAM_HASH_MODE_1</dfn> 0x4</u></td></tr>
<tr><th id="2763">2763</th><td><i>/* enum: Prefer to use firmware with additional "rules engine" filtering</i></td></tr>
<tr><th id="2764">2764</th><td><i> * support</i></td></tr>
<tr><th id="2765">2765</th><td><i> */</i></td></tr>
<tr><th id="2766">2766</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_RULES_ENGINE" data-ref="_M/MC_CMD_FW_RULES_ENGINE">MC_CMD_FW_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="2767">2767</th><td><i>/* enum: Prefer to use firmware with additional DPDK support */</i></td></tr>
<tr><th id="2768">2768</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_DPDK" data-ref="_M/MC_CMD_FW_DPDK">MC_CMD_FW_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="2769">2769</th><td><i>/* enum: Prefer to use "l3xudp" custom datapath firmware (see SF-119495-PD and</i></td></tr>
<tr><th id="2770">2770</th><td><i> * bug69716)</i></td></tr>
<tr><th id="2771">2771</th><td><i> */</i></td></tr>
<tr><th id="2772">2772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_L3XUDP" data-ref="_M/MC_CMD_FW_L3XUDP">MC_CMD_FW_L3XUDP</dfn> 0x7</u></td></tr>
<tr><th id="2773">2773</th><td><i>/* enum: Requests that the MC keep whatever datapath firmware is currently</i></td></tr>
<tr><th id="2774">2774</th><td><i> * running. It's used for test purposes, where we want to be able to shmboot</i></td></tr>
<tr><th id="2775">2775</th><td><i> * special test firmware variants. This option is only recognised in eftest</i></td></tr>
<tr><th id="2776">2776</th><td><i> * (i.e. non-production) builds.</i></td></tr>
<tr><th id="2777">2777</th><td><i> */</i></td></tr>
<tr><th id="2778">2778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_KEEP_CURRENT_EFTEST_ONLY" data-ref="_M/MC_CMD_FW_KEEP_CURRENT_EFTEST_ONLY">MC_CMD_FW_KEEP_CURRENT_EFTEST_ONLY</dfn> 0xfffffffe</u></td></tr>
<tr><th id="2779">2779</th><td><i>/* enum: Only this option is allowed for non-admin functions */</i></td></tr>
<tr><th id="2780">2780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FW_DONT_CARE" data-ref="_M/MC_CMD_FW_DONT_CARE">MC_CMD_FW_DONT_CARE</dfn> 0xffffffff</u></td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td><i>/* MC_CMD_DRV_ATTACH_OUT msgresponse */</i></td></tr>
<tr><th id="2783">2783</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_OUT_LEN" data-ref="_M/MC_CMD_DRV_ATTACH_OUT_LEN">MC_CMD_DRV_ATTACH_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="2784">2784</th><td><i>/* previous or existing state, see the bitmask at NEW_STATE */</i></td></tr>
<tr><th id="2785">2785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_OUT_OLD_STATE_OFST" data-ref="_M/MC_CMD_DRV_ATTACH_OUT_OLD_STATE_OFST">MC_CMD_DRV_ATTACH_OUT_OLD_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="2786">2786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_OUT_OLD_STATE_LEN" data-ref="_M/MC_CMD_DRV_ATTACH_OUT_OLD_STATE_LEN">MC_CMD_DRV_ATTACH_OUT_OLD_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="2787">2787</th><td></td></tr>
<tr><th id="2788">2788</th><td><i>/* MC_CMD_DRV_ATTACH_EXT_OUT msgresponse */</i></td></tr>
<tr><th id="2789">2789</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_LEN" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_LEN">MC_CMD_DRV_ATTACH_EXT_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="2790">2790</th><td><i>/* previous or existing state, see the bitmask at NEW_STATE */</i></td></tr>
<tr><th id="2791">2791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_OLD_STATE_OFST" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_OLD_STATE_OFST">MC_CMD_DRV_ATTACH_EXT_OUT_OLD_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="2792">2792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_OLD_STATE_LEN" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_OLD_STATE_LEN">MC_CMD_DRV_ATTACH_EXT_OUT_OLD_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="2793">2793</th><td><i>/* Flags associated with this function */</i></td></tr>
<tr><th id="2794">2794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FUNC_FLAGS_OFST" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FUNC_FLAGS_OFST">MC_CMD_DRV_ATTACH_EXT_OUT_FUNC_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="2795">2795</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FUNC_FLAGS_LEN" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FUNC_FLAGS_LEN">MC_CMD_DRV_ATTACH_EXT_OUT_FUNC_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="2796">2796</th><td><i>/* enum: Labels the lowest-numbered function visible to the OS */</i></td></tr>
<tr><th id="2797">2797</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_PRIMARY" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_PRIMARY">MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_PRIMARY</dfn> 0x0</u></td></tr>
<tr><th id="2798">2798</th><td><i>/* enum: The function can control the link state of the physical port it is</i></td></tr>
<tr><th id="2799">2799</th><td><i> * bound to.</i></td></tr>
<tr><th id="2800">2800</th><td><i> */</i></td></tr>
<tr><th id="2801">2801</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_LINKCTRL" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_LINKCTRL">MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_LINKCTRL</dfn> 0x1</u></td></tr>
<tr><th id="2802">2802</th><td><i>/* enum: The function can perform privileged operations */</i></td></tr>
<tr><th id="2803">2803</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_TRUSTED" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_TRUSTED">MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_TRUSTED</dfn> 0x2</u></td></tr>
<tr><th id="2804">2804</th><td><i>/* enum: The function does not have an active port associated with it. The port</i></td></tr>
<tr><th id="2805">2805</th><td><i> * refers to the Sorrento external FPGA port.</i></td></tr>
<tr><th id="2806">2806</th><td><i> */</i></td></tr>
<tr><th id="2807">2807</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_NO_ACTIVE_PORT" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_NO_ACTIVE_PORT">MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_NO_ACTIVE_PORT</dfn> 0x3</u></td></tr>
<tr><th id="2808">2808</th><td><i>/* enum: If set, indicates that VI spreading is currently enabled. Will always</i></td></tr>
<tr><th id="2809">2809</th><td><i> * indicate the current state, regardless of the value in the WANT_VI_SPREADING</i></td></tr>
<tr><th id="2810">2810</th><td><i> * input.</i></td></tr>
<tr><th id="2811">2811</th><td><i> */</i></td></tr>
<tr><th id="2812">2812</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_VI_SPREADING_ENABLED" data-ref="_M/MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_VI_SPREADING_ENABLED">MC_CMD_DRV_ATTACH_EXT_OUT_FLAG_VI_SPREADING_ENABLED</dfn> 0x4</u></td></tr>
<tr><th id="2813">2813</th><td></td></tr>
<tr><th id="2814">2814</th><td></td></tr>
<tr><th id="2815">2815</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2816">2816</th><td><i>/* MC_CMD_SHMUART</i></td></tr>
<tr><th id="2817">2817</th><td><i> * Route UART output to circular buffer in shared memory instead.</i></td></tr>
<tr><th id="2818">2818</th><td><i> */</i></td></tr>
<tr><th id="2819">2819</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMUART" data-ref="_M/MC_CMD_SHMUART">MC_CMD_SHMUART</dfn> 0x1f</u></td></tr>
<tr><th id="2820">2820</th><td></td></tr>
<tr><th id="2821">2821</th><td><i>/* MC_CMD_SHMUART_IN msgrequest */</i></td></tr>
<tr><th id="2822">2822</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMUART_IN_LEN" data-ref="_M/MC_CMD_SHMUART_IN_LEN">MC_CMD_SHMUART_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="2823">2823</th><td><i>/* ??? */</i></td></tr>
<tr><th id="2824">2824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMUART_IN_FLAG_OFST" data-ref="_M/MC_CMD_SHMUART_IN_FLAG_OFST">MC_CMD_SHMUART_IN_FLAG_OFST</dfn> 0</u></td></tr>
<tr><th id="2825">2825</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMUART_IN_FLAG_LEN" data-ref="_M/MC_CMD_SHMUART_IN_FLAG_LEN">MC_CMD_SHMUART_IN_FLAG_LEN</dfn> 4</u></td></tr>
<tr><th id="2826">2826</th><td></td></tr>
<tr><th id="2827">2827</th><td><i>/* MC_CMD_SHMUART_OUT msgresponse */</i></td></tr>
<tr><th id="2828">2828</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMUART_OUT_LEN" data-ref="_M/MC_CMD_SHMUART_OUT_LEN">MC_CMD_SHMUART_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="2829">2829</th><td></td></tr>
<tr><th id="2830">2830</th><td></td></tr>
<tr><th id="2831">2831</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2832">2832</th><td><i>/* MC_CMD_PORT_RESET</i></td></tr>
<tr><th id="2833">2833</th><td><i> * Generic per-port reset. There is no equivalent for per-board reset. Locks</i></td></tr>
<tr><th id="2834">2834</th><td><i> * required: None; Return code: 0, ETIME. NOTE: This command is deprecated -</i></td></tr>
<tr><th id="2835">2835</th><td><i> * use MC_CMD_ENTITY_RESET instead.</i></td></tr>
<tr><th id="2836">2836</th><td><i> */</i></td></tr>
<tr><th id="2837">2837</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_RESET" data-ref="_M/MC_CMD_PORT_RESET">MC_CMD_PORT_RESET</dfn> 0x20</u></td></tr>
<tr><th id="2838">2838</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x20_PRIVILEGE_CTG">MC_CMD_0x20_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2839">2839</th><td></td></tr>
<tr><th id="2840">2840</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x20_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x20_PRIVILEGE_CTG">MC_CMD_0x20_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="2841">2841</th><td></td></tr>
<tr><th id="2842">2842</th><td><i>/* MC_CMD_PORT_RESET_IN msgrequest */</i></td></tr>
<tr><th id="2843">2843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_RESET_IN_LEN" data-ref="_M/MC_CMD_PORT_RESET_IN_LEN">MC_CMD_PORT_RESET_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="2844">2844</th><td></td></tr>
<tr><th id="2845">2845</th><td><i>/* MC_CMD_PORT_RESET_OUT msgresponse */</i></td></tr>
<tr><th id="2846">2846</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_RESET_OUT_LEN" data-ref="_M/MC_CMD_PORT_RESET_OUT_LEN">MC_CMD_PORT_RESET_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="2847">2847</th><td></td></tr>
<tr><th id="2848">2848</th><td></td></tr>
<tr><th id="2849">2849</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2850">2850</th><td><i>/* MC_CMD_ENTITY_RESET</i></td></tr>
<tr><th id="2851">2851</th><td><i> * Generic per-resource reset. There is no equivalent for per-board reset.</i></td></tr>
<tr><th id="2852">2852</th><td><i> * Locks required: None; Return code: 0, ETIME. NOTE: This command is an</i></td></tr>
<tr><th id="2853">2853</th><td><i> * extended version of the deprecated MC_CMD_PORT_RESET with added fields.</i></td></tr>
<tr><th id="2854">2854</th><td><i> */</i></td></tr>
<tr><th id="2855">2855</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENTITY_RESET" data-ref="_M/MC_CMD_ENTITY_RESET">MC_CMD_ENTITY_RESET</dfn> 0x20</u></td></tr>
<tr><th id="2856">2856</th><td><i>/*      MC_CMD_0x20_PRIVILEGE_CTG SRIOV_CTG_GENERAL */</i></td></tr>
<tr><th id="2857">2857</th><td></td></tr>
<tr><th id="2858">2858</th><td><i>/* MC_CMD_ENTITY_RESET_IN msgrequest */</i></td></tr>
<tr><th id="2859">2859</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENTITY_RESET_IN_LEN" data-ref="_M/MC_CMD_ENTITY_RESET_IN_LEN">MC_CMD_ENTITY_RESET_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="2860">2860</th><td><i>/* Optional flags field. Omitting this will perform a "legacy" reset action</i></td></tr>
<tr><th id="2861">2861</th><td><i> * (TBD).</i></td></tr>
<tr><th id="2862">2862</th><td><i> */</i></td></tr>
<tr><th id="2863">2863</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENTITY_RESET_IN_FLAG_OFST" data-ref="_M/MC_CMD_ENTITY_RESET_IN_FLAG_OFST">MC_CMD_ENTITY_RESET_IN_FLAG_OFST</dfn> 0</u></td></tr>
<tr><th id="2864">2864</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENTITY_RESET_IN_FLAG_LEN" data-ref="_M/MC_CMD_ENTITY_RESET_IN_FLAG_LEN">MC_CMD_ENTITY_RESET_IN_FLAG_LEN</dfn> 4</u></td></tr>
<tr><th id="2865">2865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENTITY_RESET_IN_FUNCTION_RESOURCE_RESET_LBN" data-ref="_M/MC_CMD_ENTITY_RESET_IN_FUNCTION_RESOURCE_RESET_LBN">MC_CMD_ENTITY_RESET_IN_FUNCTION_RESOURCE_RESET_LBN</dfn> 0</u></td></tr>
<tr><th id="2866">2866</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENTITY_RESET_IN_FUNCTION_RESOURCE_RESET_WIDTH" data-ref="_M/MC_CMD_ENTITY_RESET_IN_FUNCTION_RESOURCE_RESET_WIDTH">MC_CMD_ENTITY_RESET_IN_FUNCTION_RESOURCE_RESET_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2867">2867</th><td></td></tr>
<tr><th id="2868">2868</th><td><i>/* MC_CMD_ENTITY_RESET_OUT msgresponse */</i></td></tr>
<tr><th id="2869">2869</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENTITY_RESET_OUT_LEN" data-ref="_M/MC_CMD_ENTITY_RESET_OUT_LEN">MC_CMD_ENTITY_RESET_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="2870">2870</th><td></td></tr>
<tr><th id="2871">2871</th><td></td></tr>
<tr><th id="2872">2872</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2873">2873</th><td><i>/* MC_CMD_PCIE_CREDITS</i></td></tr>
<tr><th id="2874">2874</th><td><i> * Read instantaneous and minimum flow control thresholds.</i></td></tr>
<tr><th id="2875">2875</th><td><i> */</i></td></tr>
<tr><th id="2876">2876</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS" data-ref="_M/MC_CMD_PCIE_CREDITS">MC_CMD_PCIE_CREDITS</dfn> 0x21</u></td></tr>
<tr><th id="2877">2877</th><td></td></tr>
<tr><th id="2878">2878</th><td><i>/* MC_CMD_PCIE_CREDITS_IN msgrequest */</i></td></tr>
<tr><th id="2879">2879</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_IN_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_IN_LEN">MC_CMD_PCIE_CREDITS_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="2880">2880</th><td><i>/* poll period. 0 is disabled */</i></td></tr>
<tr><th id="2881">2881</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_IN_POLL_PERIOD_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_IN_POLL_PERIOD_OFST">MC_CMD_PCIE_CREDITS_IN_POLL_PERIOD_OFST</dfn> 0</u></td></tr>
<tr><th id="2882">2882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_IN_POLL_PERIOD_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_IN_POLL_PERIOD_LEN">MC_CMD_PCIE_CREDITS_IN_POLL_PERIOD_LEN</dfn> 4</u></td></tr>
<tr><th id="2883">2883</th><td><i>/* wipe statistics */</i></td></tr>
<tr><th id="2884">2884</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_IN_WIPE_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_IN_WIPE_OFST">MC_CMD_PCIE_CREDITS_IN_WIPE_OFST</dfn> 4</u></td></tr>
<tr><th id="2885">2885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_IN_WIPE_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_IN_WIPE_LEN">MC_CMD_PCIE_CREDITS_IN_WIPE_LEN</dfn> 4</u></td></tr>
<tr><th id="2886">2886</th><td></td></tr>
<tr><th id="2887">2887</th><td><i>/* MC_CMD_PCIE_CREDITS_OUT msgresponse */</i></td></tr>
<tr><th id="2888">2888</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_LEN">MC_CMD_PCIE_CREDITS_OUT_LEN</dfn> 16</u></td></tr>
<tr><th id="2889">2889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_HDR_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_HDR_OFST">MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="2890">2890</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_HDR_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_HDR_LEN">MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_HDR_LEN</dfn> 2</u></td></tr>
<tr><th id="2891">2891</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_DATA_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_DATA_OFST">MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_DATA_OFST</dfn> 2</u></td></tr>
<tr><th id="2892">2892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_DATA_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_DATA_LEN">MC_CMD_PCIE_CREDITS_OUT_CURRENT_P_DATA_LEN</dfn> 2</u></td></tr>
<tr><th id="2893">2893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_HDR_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_HDR_OFST">MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="2894">2894</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_HDR_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_HDR_LEN">MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_HDR_LEN</dfn> 2</u></td></tr>
<tr><th id="2895">2895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_DATA_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_DATA_OFST">MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_DATA_OFST</dfn> 6</u></td></tr>
<tr><th id="2896">2896</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_DATA_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_DATA_LEN">MC_CMD_PCIE_CREDITS_OUT_CURRENT_NP_DATA_LEN</dfn> 2</u></td></tr>
<tr><th id="2897">2897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_HDR_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_HDR_OFST">MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_HDR_OFST</dfn> 8</u></td></tr>
<tr><th id="2898">2898</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_HDR_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_HDR_LEN">MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_HDR_LEN</dfn> 2</u></td></tr>
<tr><th id="2899">2899</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_DATA_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_DATA_OFST">MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_DATA_OFST</dfn> 10</u></td></tr>
<tr><th id="2900">2900</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_DATA_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_DATA_LEN">MC_CMD_PCIE_CREDITS_OUT_MINIMUM_P_DATA_LEN</dfn> 2</u></td></tr>
<tr><th id="2901">2901</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_HDR_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_HDR_OFST">MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_HDR_OFST</dfn> 12</u></td></tr>
<tr><th id="2902">2902</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_HDR_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_HDR_LEN">MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_HDR_LEN</dfn> 2</u></td></tr>
<tr><th id="2903">2903</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_DATA_OFST" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_DATA_OFST">MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_DATA_OFST</dfn> 14</u></td></tr>
<tr><th id="2904">2904</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_DATA_LEN" data-ref="_M/MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_DATA_LEN">MC_CMD_PCIE_CREDITS_OUT_MINIMUM_NP_DATA_LEN</dfn> 2</u></td></tr>
<tr><th id="2905">2905</th><td></td></tr>
<tr><th id="2906">2906</th><td></td></tr>
<tr><th id="2907">2907</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2908">2908</th><td><i>/* MC_CMD_RXD_MONITOR</i></td></tr>
<tr><th id="2909">2909</th><td><i> * Get histogram of RX queue fill level.</i></td></tr>
<tr><th id="2910">2910</th><td><i> */</i></td></tr>
<tr><th id="2911">2911</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR" data-ref="_M/MC_CMD_RXD_MONITOR">MC_CMD_RXD_MONITOR</dfn> 0x22</u></td></tr>
<tr><th id="2912">2912</th><td></td></tr>
<tr><th id="2913">2913</th><td><i>/* MC_CMD_RXD_MONITOR_IN msgrequest */</i></td></tr>
<tr><th id="2914">2914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_IN_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_IN_LEN">MC_CMD_RXD_MONITOR_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="2915">2915</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_IN_QID_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_IN_QID_OFST">MC_CMD_RXD_MONITOR_IN_QID_OFST</dfn> 0</u></td></tr>
<tr><th id="2916">2916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_IN_QID_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_IN_QID_LEN">MC_CMD_RXD_MONITOR_IN_QID_LEN</dfn> 4</u></td></tr>
<tr><th id="2917">2917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_IN_POLL_PERIOD_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_IN_POLL_PERIOD_OFST">MC_CMD_RXD_MONITOR_IN_POLL_PERIOD_OFST</dfn> 4</u></td></tr>
<tr><th id="2918">2918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_IN_POLL_PERIOD_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_IN_POLL_PERIOD_LEN">MC_CMD_RXD_MONITOR_IN_POLL_PERIOD_LEN</dfn> 4</u></td></tr>
<tr><th id="2919">2919</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_IN_WIPE_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_IN_WIPE_OFST">MC_CMD_RXD_MONITOR_IN_WIPE_OFST</dfn> 8</u></td></tr>
<tr><th id="2920">2920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_IN_WIPE_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_IN_WIPE_LEN">MC_CMD_RXD_MONITOR_IN_WIPE_LEN</dfn> 4</u></td></tr>
<tr><th id="2921">2921</th><td></td></tr>
<tr><th id="2922">2922</th><td><i>/* MC_CMD_RXD_MONITOR_OUT msgresponse */</i></td></tr>
<tr><th id="2923">2923</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_LEN">MC_CMD_RXD_MONITOR_OUT_LEN</dfn> 80</u></td></tr>
<tr><th id="2924">2924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_QID_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_QID_OFST">MC_CMD_RXD_MONITOR_OUT_QID_OFST</dfn> 0</u></td></tr>
<tr><th id="2925">2925</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_QID_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_QID_LEN">MC_CMD_RXD_MONITOR_OUT_QID_LEN</dfn> 4</u></td></tr>
<tr><th id="2926">2926</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_FILL_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_FILL_OFST">MC_CMD_RXD_MONITOR_OUT_RING_FILL_OFST</dfn> 4</u></td></tr>
<tr><th id="2927">2927</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_FILL_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_FILL_LEN">MC_CMD_RXD_MONITOR_OUT_RING_FILL_LEN</dfn> 4</u></td></tr>
<tr><th id="2928">2928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_FILL_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_FILL_OFST">MC_CMD_RXD_MONITOR_OUT_CACHE_FILL_OFST</dfn> 8</u></td></tr>
<tr><th id="2929">2929</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_FILL_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_FILL_LEN">MC_CMD_RXD_MONITOR_OUT_CACHE_FILL_LEN</dfn> 4</u></td></tr>
<tr><th id="2930">2930</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_1_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_1_OFST">MC_CMD_RXD_MONITOR_OUT_RING_LT_1_OFST</dfn> 12</u></td></tr>
<tr><th id="2931">2931</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_1_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_1_LEN">MC_CMD_RXD_MONITOR_OUT_RING_LT_1_LEN</dfn> 4</u></td></tr>
<tr><th id="2932">2932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_2_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_2_OFST">MC_CMD_RXD_MONITOR_OUT_RING_LT_2_OFST</dfn> 16</u></td></tr>
<tr><th id="2933">2933</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_2_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_2_LEN">MC_CMD_RXD_MONITOR_OUT_RING_LT_2_LEN</dfn> 4</u></td></tr>
<tr><th id="2934">2934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_4_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_4_OFST">MC_CMD_RXD_MONITOR_OUT_RING_LT_4_OFST</dfn> 20</u></td></tr>
<tr><th id="2935">2935</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_4_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_4_LEN">MC_CMD_RXD_MONITOR_OUT_RING_LT_4_LEN</dfn> 4</u></td></tr>
<tr><th id="2936">2936</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_8_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_8_OFST">MC_CMD_RXD_MONITOR_OUT_RING_LT_8_OFST</dfn> 24</u></td></tr>
<tr><th id="2937">2937</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_8_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_8_LEN">MC_CMD_RXD_MONITOR_OUT_RING_LT_8_LEN</dfn> 4</u></td></tr>
<tr><th id="2938">2938</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_16_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_16_OFST">MC_CMD_RXD_MONITOR_OUT_RING_LT_16_OFST</dfn> 28</u></td></tr>
<tr><th id="2939">2939</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_16_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_16_LEN">MC_CMD_RXD_MONITOR_OUT_RING_LT_16_LEN</dfn> 4</u></td></tr>
<tr><th id="2940">2940</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_32_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_32_OFST">MC_CMD_RXD_MONITOR_OUT_RING_LT_32_OFST</dfn> 32</u></td></tr>
<tr><th id="2941">2941</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_32_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_32_LEN">MC_CMD_RXD_MONITOR_OUT_RING_LT_32_LEN</dfn> 4</u></td></tr>
<tr><th id="2942">2942</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_64_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_64_OFST">MC_CMD_RXD_MONITOR_OUT_RING_LT_64_OFST</dfn> 36</u></td></tr>
<tr><th id="2943">2943</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_64_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_64_LEN">MC_CMD_RXD_MONITOR_OUT_RING_LT_64_LEN</dfn> 4</u></td></tr>
<tr><th id="2944">2944</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_128_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_128_OFST">MC_CMD_RXD_MONITOR_OUT_RING_LT_128_OFST</dfn> 40</u></td></tr>
<tr><th id="2945">2945</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_128_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_128_LEN">MC_CMD_RXD_MONITOR_OUT_RING_LT_128_LEN</dfn> 4</u></td></tr>
<tr><th id="2946">2946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_256_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_256_OFST">MC_CMD_RXD_MONITOR_OUT_RING_LT_256_OFST</dfn> 44</u></td></tr>
<tr><th id="2947">2947</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_256_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_LT_256_LEN">MC_CMD_RXD_MONITOR_OUT_RING_LT_256_LEN</dfn> 4</u></td></tr>
<tr><th id="2948">2948</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_GE_256_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_GE_256_OFST">MC_CMD_RXD_MONITOR_OUT_RING_GE_256_OFST</dfn> 48</u></td></tr>
<tr><th id="2949">2949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_RING_GE_256_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_RING_GE_256_LEN">MC_CMD_RXD_MONITOR_OUT_RING_GE_256_LEN</dfn> 4</u></td></tr>
<tr><th id="2950">2950</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_1_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_1_OFST">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_1_OFST</dfn> 52</u></td></tr>
<tr><th id="2951">2951</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_1_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_1_LEN">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_1_LEN</dfn> 4</u></td></tr>
<tr><th id="2952">2952</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_2_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_2_OFST">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_2_OFST</dfn> 56</u></td></tr>
<tr><th id="2953">2953</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_2_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_2_LEN">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_2_LEN</dfn> 4</u></td></tr>
<tr><th id="2954">2954</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_4_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_4_OFST">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_4_OFST</dfn> 60</u></td></tr>
<tr><th id="2955">2955</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_4_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_4_LEN">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_4_LEN</dfn> 4</u></td></tr>
<tr><th id="2956">2956</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_8_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_8_OFST">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_8_OFST</dfn> 64</u></td></tr>
<tr><th id="2957">2957</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_8_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_8_LEN">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_8_LEN</dfn> 4</u></td></tr>
<tr><th id="2958">2958</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_16_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_16_OFST">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_16_OFST</dfn> 68</u></td></tr>
<tr><th id="2959">2959</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_16_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_16_LEN">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_16_LEN</dfn> 4</u></td></tr>
<tr><th id="2960">2960</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_32_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_32_OFST">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_32_OFST</dfn> 72</u></td></tr>
<tr><th id="2961">2961</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_32_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_LT_32_LEN">MC_CMD_RXD_MONITOR_OUT_CACHE_LT_32_LEN</dfn> 4</u></td></tr>
<tr><th id="2962">2962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_GE_32_OFST" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_GE_32_OFST">MC_CMD_RXD_MONITOR_OUT_CACHE_GE_32_OFST</dfn> 76</u></td></tr>
<tr><th id="2963">2963</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_GE_32_LEN" data-ref="_M/MC_CMD_RXD_MONITOR_OUT_CACHE_GE_32_LEN">MC_CMD_RXD_MONITOR_OUT_CACHE_GE_32_LEN</dfn> 4</u></td></tr>
<tr><th id="2964">2964</th><td></td></tr>
<tr><th id="2965">2965</th><td></td></tr>
<tr><th id="2966">2966</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2967">2967</th><td><i>/* MC_CMD_PUTS</i></td></tr>
<tr><th id="2968">2968</th><td><i> * Copy the given ASCII string out onto UART and/or out of the network port.</i></td></tr>
<tr><th id="2969">2969</th><td><i> */</i></td></tr>
<tr><th id="2970">2970</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS" data-ref="_M/MC_CMD_PUTS">MC_CMD_PUTS</dfn> 0x23</u></td></tr>
<tr><th id="2971">2971</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x23_PRIVILEGE_CTG">MC_CMD_0x23_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="2972">2972</th><td></td></tr>
<tr><th id="2973">2973</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x23_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x23_PRIVILEGE_CTG">MC_CMD_0x23_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="2974">2974</th><td></td></tr>
<tr><th id="2975">2975</th><td><i>/* MC_CMD_PUTS_IN msgrequest */</i></td></tr>
<tr><th id="2976">2976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_LENMIN" data-ref="_M/MC_CMD_PUTS_IN_LENMIN">MC_CMD_PUTS_IN_LENMIN</dfn> 13</u></td></tr>
<tr><th id="2977">2977</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_LENMAX" data-ref="_M/MC_CMD_PUTS_IN_LENMAX">MC_CMD_PUTS_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="2978">2978</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_LEN" data-ref="_M/MC_CMD_PUTS_IN_LEN">MC_CMD_PUTS_IN_LEN</dfn>(num) (12+1*(num))</u></td></tr>
<tr><th id="2979">2979</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_DEST_OFST" data-ref="_M/MC_CMD_PUTS_IN_DEST_OFST">MC_CMD_PUTS_IN_DEST_OFST</dfn> 0</u></td></tr>
<tr><th id="2980">2980</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_DEST_LEN" data-ref="_M/MC_CMD_PUTS_IN_DEST_LEN">MC_CMD_PUTS_IN_DEST_LEN</dfn> 4</u></td></tr>
<tr><th id="2981">2981</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_UART_LBN" data-ref="_M/MC_CMD_PUTS_IN_UART_LBN">MC_CMD_PUTS_IN_UART_LBN</dfn> 0</u></td></tr>
<tr><th id="2982">2982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_UART_WIDTH" data-ref="_M/MC_CMD_PUTS_IN_UART_WIDTH">MC_CMD_PUTS_IN_UART_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2983">2983</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_PORT_LBN" data-ref="_M/MC_CMD_PUTS_IN_PORT_LBN">MC_CMD_PUTS_IN_PORT_LBN</dfn> 1</u></td></tr>
<tr><th id="2984">2984</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_PORT_WIDTH" data-ref="_M/MC_CMD_PUTS_IN_PORT_WIDTH">MC_CMD_PUTS_IN_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="2985">2985</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_DHOST_OFST" data-ref="_M/MC_CMD_PUTS_IN_DHOST_OFST">MC_CMD_PUTS_IN_DHOST_OFST</dfn> 4</u></td></tr>
<tr><th id="2986">2986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_DHOST_LEN" data-ref="_M/MC_CMD_PUTS_IN_DHOST_LEN">MC_CMD_PUTS_IN_DHOST_LEN</dfn> 6</u></td></tr>
<tr><th id="2987">2987</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_STRING_OFST" data-ref="_M/MC_CMD_PUTS_IN_STRING_OFST">MC_CMD_PUTS_IN_STRING_OFST</dfn> 12</u></td></tr>
<tr><th id="2988">2988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_STRING_LEN" data-ref="_M/MC_CMD_PUTS_IN_STRING_LEN">MC_CMD_PUTS_IN_STRING_LEN</dfn> 1</u></td></tr>
<tr><th id="2989">2989</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_STRING_MINNUM" data-ref="_M/MC_CMD_PUTS_IN_STRING_MINNUM">MC_CMD_PUTS_IN_STRING_MINNUM</dfn> 1</u></td></tr>
<tr><th id="2990">2990</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_IN_STRING_MAXNUM" data-ref="_M/MC_CMD_PUTS_IN_STRING_MAXNUM">MC_CMD_PUTS_IN_STRING_MAXNUM</dfn> 240</u></td></tr>
<tr><th id="2991">2991</th><td></td></tr>
<tr><th id="2992">2992</th><td><i>/* MC_CMD_PUTS_OUT msgresponse */</i></td></tr>
<tr><th id="2993">2993</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PUTS_OUT_LEN" data-ref="_M/MC_CMD_PUTS_OUT_LEN">MC_CMD_PUTS_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="2994">2994</th><td></td></tr>
<tr><th id="2995">2995</th><td></td></tr>
<tr><th id="2996">2996</th><td><i>/***********************************/</i></td></tr>
<tr><th id="2997">2997</th><td><i>/* MC_CMD_GET_PHY_CFG</i></td></tr>
<tr><th id="2998">2998</th><td><i> * Report PHY configuration. This guarantees to succeed even if the PHY is in a</i></td></tr>
<tr><th id="2999">2999</th><td><i> * 'zombie' state. Locks required: None</i></td></tr>
<tr><th id="3000">3000</th><td><i> */</i></td></tr>
<tr><th id="3001">3001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG" data-ref="_M/MC_CMD_GET_PHY_CFG">MC_CMD_GET_PHY_CFG</dfn> 0x24</u></td></tr>
<tr><th id="3002">3002</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x24_PRIVILEGE_CTG">MC_CMD_0x24_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="3003">3003</th><td></td></tr>
<tr><th id="3004">3004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x24_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x24_PRIVILEGE_CTG">MC_CMD_0x24_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="3005">3005</th><td></td></tr>
<tr><th id="3006">3006</th><td><i>/* MC_CMD_GET_PHY_CFG_IN msgrequest */</i></td></tr>
<tr><th id="3007">3007</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_IN_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_IN_LEN">MC_CMD_GET_PHY_CFG_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="3008">3008</th><td></td></tr>
<tr><th id="3009">3009</th><td><i>/* MC_CMD_GET_PHY_CFG_OUT msgresponse */</i></td></tr>
<tr><th id="3010">3010</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_LEN">MC_CMD_GET_PHY_CFG_OUT_LEN</dfn> 72</u></td></tr>
<tr><th id="3011">3011</th><td><i>/* flags */</i></td></tr>
<tr><th id="3012">3012</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_FLAGS_OFST">MC_CMD_GET_PHY_CFG_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="3013">3013</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_FLAGS_LEN">MC_CMD_GET_PHY_CFG_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="3014">3014</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_PRESENT_LBN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_PRESENT_LBN">MC_CMD_GET_PHY_CFG_OUT_PRESENT_LBN</dfn> 0</u></td></tr>
<tr><th id="3015">3015</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_PRESENT_WIDTH" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_PRESENT_WIDTH">MC_CMD_GET_PHY_CFG_OUT_PRESENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3016">3016</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_SHORT_LBN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_SHORT_LBN">MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_SHORT_LBN</dfn> 1</u></td></tr>
<tr><th id="3017">3017</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_SHORT_WIDTH" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_SHORT_WIDTH">MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_SHORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3018">3018</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_LONG_LBN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_LONG_LBN">MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_LONG_LBN</dfn> 2</u></td></tr>
<tr><th id="3019">3019</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_LONG_WIDTH" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_LONG_WIDTH">MC_CMD_GET_PHY_CFG_OUT_BIST_CABLE_LONG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3020">3020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_LOWPOWER_LBN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_LOWPOWER_LBN">MC_CMD_GET_PHY_CFG_OUT_LOWPOWER_LBN</dfn> 3</u></td></tr>
<tr><th id="3021">3021</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_LOWPOWER_WIDTH" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_LOWPOWER_WIDTH">MC_CMD_GET_PHY_CFG_OUT_LOWPOWER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3022">3022</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_POWEROFF_LBN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_POWEROFF_LBN">MC_CMD_GET_PHY_CFG_OUT_POWEROFF_LBN</dfn> 4</u></td></tr>
<tr><th id="3023">3023</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_POWEROFF_WIDTH" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_POWEROFF_WIDTH">MC_CMD_GET_PHY_CFG_OUT_POWEROFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3024">3024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_TXDIS_LBN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_TXDIS_LBN">MC_CMD_GET_PHY_CFG_OUT_TXDIS_LBN</dfn> 5</u></td></tr>
<tr><th id="3025">3025</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_TXDIS_WIDTH" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_TXDIS_WIDTH">MC_CMD_GET_PHY_CFG_OUT_TXDIS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3026">3026</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_LBN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_LBN">MC_CMD_GET_PHY_CFG_OUT_BIST_LBN</dfn> 6</u></td></tr>
<tr><th id="3027">3027</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_WIDTH" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_BIST_WIDTH">MC_CMD_GET_PHY_CFG_OUT_BIST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3028">3028</th><td><i>/* ?? */</i></td></tr>
<tr><th id="3029">3029</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_TYPE_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_TYPE_OFST">MC_CMD_GET_PHY_CFG_OUT_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="3030">3030</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_TYPE_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_TYPE_LEN">MC_CMD_GET_PHY_CFG_OUT_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="3031">3031</th><td><i>/* Bitmask of supported capabilities */</i></td></tr>
<tr><th id="3032">3032</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_SUPPORTED_CAP_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_SUPPORTED_CAP_OFST">MC_CMD_GET_PHY_CFG_OUT_SUPPORTED_CAP_OFST</dfn> 8</u></td></tr>
<tr><th id="3033">3033</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_SUPPORTED_CAP_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_SUPPORTED_CAP_LEN">MC_CMD_GET_PHY_CFG_OUT_SUPPORTED_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="3034">3034</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_10HDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_10HDX_LBN">MC_CMD_PHY_CAP_10HDX_LBN</dfn> 1</u></td></tr>
<tr><th id="3035">3035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_10HDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_10HDX_WIDTH">MC_CMD_PHY_CAP_10HDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3036">3036</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_10FDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_10FDX_LBN">MC_CMD_PHY_CAP_10FDX_LBN</dfn> 2</u></td></tr>
<tr><th id="3037">3037</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_10FDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_10FDX_WIDTH">MC_CMD_PHY_CAP_10FDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3038">3038</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_100HDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_100HDX_LBN">MC_CMD_PHY_CAP_100HDX_LBN</dfn> 3</u></td></tr>
<tr><th id="3039">3039</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_100HDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_100HDX_WIDTH">MC_CMD_PHY_CAP_100HDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3040">3040</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_100FDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_100FDX_LBN">MC_CMD_PHY_CAP_100FDX_LBN</dfn> 4</u></td></tr>
<tr><th id="3041">3041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_100FDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_100FDX_WIDTH">MC_CMD_PHY_CAP_100FDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3042">3042</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_1000HDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_1000HDX_LBN">MC_CMD_PHY_CAP_1000HDX_LBN</dfn> 5</u></td></tr>
<tr><th id="3043">3043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_1000HDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_1000HDX_WIDTH">MC_CMD_PHY_CAP_1000HDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3044">3044</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_1000FDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_1000FDX_LBN">MC_CMD_PHY_CAP_1000FDX_LBN</dfn> 6</u></td></tr>
<tr><th id="3045">3045</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_1000FDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_1000FDX_WIDTH">MC_CMD_PHY_CAP_1000FDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3046">3046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_10000FDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_10000FDX_LBN">MC_CMD_PHY_CAP_10000FDX_LBN</dfn> 7</u></td></tr>
<tr><th id="3047">3047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_10000FDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_10000FDX_WIDTH">MC_CMD_PHY_CAP_10000FDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3048">3048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_PAUSE_LBN" data-ref="_M/MC_CMD_PHY_CAP_PAUSE_LBN">MC_CMD_PHY_CAP_PAUSE_LBN</dfn> 8</u></td></tr>
<tr><th id="3049">3049</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_PAUSE_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_PAUSE_WIDTH">MC_CMD_PHY_CAP_PAUSE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3050">3050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_ASYM_LBN" data-ref="_M/MC_CMD_PHY_CAP_ASYM_LBN">MC_CMD_PHY_CAP_ASYM_LBN</dfn> 9</u></td></tr>
<tr><th id="3051">3051</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_ASYM_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_ASYM_WIDTH">MC_CMD_PHY_CAP_ASYM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3052">3052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_AN_LBN" data-ref="_M/MC_CMD_PHY_CAP_AN_LBN">MC_CMD_PHY_CAP_AN_LBN</dfn> 10</u></td></tr>
<tr><th id="3053">3053</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_AN_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_AN_WIDTH">MC_CMD_PHY_CAP_AN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3054">3054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_40000FDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_40000FDX_LBN">MC_CMD_PHY_CAP_40000FDX_LBN</dfn> 11</u></td></tr>
<tr><th id="3055">3055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_40000FDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_40000FDX_WIDTH">MC_CMD_PHY_CAP_40000FDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3056">3056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_DDM_LBN" data-ref="_M/MC_CMD_PHY_CAP_DDM_LBN">MC_CMD_PHY_CAP_DDM_LBN</dfn> 12</u></td></tr>
<tr><th id="3057">3057</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_DDM_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_DDM_WIDTH">MC_CMD_PHY_CAP_DDM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3058">3058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_100000FDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_100000FDX_LBN">MC_CMD_PHY_CAP_100000FDX_LBN</dfn> 13</u></td></tr>
<tr><th id="3059">3059</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_100000FDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_100000FDX_WIDTH">MC_CMD_PHY_CAP_100000FDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3060">3060</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_25000FDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_25000FDX_LBN">MC_CMD_PHY_CAP_25000FDX_LBN</dfn> 14</u></td></tr>
<tr><th id="3061">3061</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_25000FDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_25000FDX_WIDTH">MC_CMD_PHY_CAP_25000FDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3062">3062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_50000FDX_LBN" data-ref="_M/MC_CMD_PHY_CAP_50000FDX_LBN">MC_CMD_PHY_CAP_50000FDX_LBN</dfn> 15</u></td></tr>
<tr><th id="3063">3063</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_50000FDX_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_50000FDX_WIDTH">MC_CMD_PHY_CAP_50000FDX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3064">3064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_BASER_FEC_LBN" data-ref="_M/MC_CMD_PHY_CAP_BASER_FEC_LBN">MC_CMD_PHY_CAP_BASER_FEC_LBN</dfn> 16</u></td></tr>
<tr><th id="3065">3065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_BASER_FEC_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_BASER_FEC_WIDTH">MC_CMD_PHY_CAP_BASER_FEC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3066">3066</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_BASER_FEC_REQUESTED_LBN" data-ref="_M/MC_CMD_PHY_CAP_BASER_FEC_REQUESTED_LBN">MC_CMD_PHY_CAP_BASER_FEC_REQUESTED_LBN</dfn> 17</u></td></tr>
<tr><th id="3067">3067</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_BASER_FEC_REQUESTED_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_BASER_FEC_REQUESTED_WIDTH">MC_CMD_PHY_CAP_BASER_FEC_REQUESTED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3068">3068</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_RS_FEC_LBN" data-ref="_M/MC_CMD_PHY_CAP_RS_FEC_LBN">MC_CMD_PHY_CAP_RS_FEC_LBN</dfn> 18</u></td></tr>
<tr><th id="3069">3069</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_RS_FEC_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_RS_FEC_WIDTH">MC_CMD_PHY_CAP_RS_FEC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3070">3070</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_RS_FEC_REQUESTED_LBN" data-ref="_M/MC_CMD_PHY_CAP_RS_FEC_REQUESTED_LBN">MC_CMD_PHY_CAP_RS_FEC_REQUESTED_LBN</dfn> 19</u></td></tr>
<tr><th id="3071">3071</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_RS_FEC_REQUESTED_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_RS_FEC_REQUESTED_WIDTH">MC_CMD_PHY_CAP_RS_FEC_REQUESTED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3072">3072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_25G_BASER_FEC_LBN" data-ref="_M/MC_CMD_PHY_CAP_25G_BASER_FEC_LBN">MC_CMD_PHY_CAP_25G_BASER_FEC_LBN</dfn> 20</u></td></tr>
<tr><th id="3073">3073</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_25G_BASER_FEC_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_25G_BASER_FEC_WIDTH">MC_CMD_PHY_CAP_25G_BASER_FEC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3074">3074</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_25G_BASER_FEC_REQUESTED_LBN" data-ref="_M/MC_CMD_PHY_CAP_25G_BASER_FEC_REQUESTED_LBN">MC_CMD_PHY_CAP_25G_BASER_FEC_REQUESTED_LBN</dfn> 21</u></td></tr>
<tr><th id="3075">3075</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_CAP_25G_BASER_FEC_REQUESTED_WIDTH" data-ref="_M/MC_CMD_PHY_CAP_25G_BASER_FEC_REQUESTED_WIDTH">MC_CMD_PHY_CAP_25G_BASER_FEC_REQUESTED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3076">3076</th><td><i>/* ?? */</i></td></tr>
<tr><th id="3077">3077</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_CHANNEL_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_CHANNEL_OFST">MC_CMD_GET_PHY_CFG_OUT_CHANNEL_OFST</dfn> 12</u></td></tr>
<tr><th id="3078">3078</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_CHANNEL_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_CHANNEL_LEN">MC_CMD_GET_PHY_CFG_OUT_CHANNEL_LEN</dfn> 4</u></td></tr>
<tr><th id="3079">3079</th><td><i>/* ?? */</i></td></tr>
<tr><th id="3080">3080</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_PRT_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_PRT_OFST">MC_CMD_GET_PHY_CFG_OUT_PRT_OFST</dfn> 16</u></td></tr>
<tr><th id="3081">3081</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_PRT_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_PRT_LEN">MC_CMD_GET_PHY_CFG_OUT_PRT_LEN</dfn> 4</u></td></tr>
<tr><th id="3082">3082</th><td><i>/* ?? */</i></td></tr>
<tr><th id="3083">3083</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_STATS_MASK_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_STATS_MASK_OFST">MC_CMD_GET_PHY_CFG_OUT_STATS_MASK_OFST</dfn> 20</u></td></tr>
<tr><th id="3084">3084</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_STATS_MASK_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_STATS_MASK_LEN">MC_CMD_GET_PHY_CFG_OUT_STATS_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="3085">3085</th><td><i>/* ?? */</i></td></tr>
<tr><th id="3086">3086</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_NAME_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_NAME_OFST">MC_CMD_GET_PHY_CFG_OUT_NAME_OFST</dfn> 24</u></td></tr>
<tr><th id="3087">3087</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_NAME_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_NAME_LEN">MC_CMD_GET_PHY_CFG_OUT_NAME_LEN</dfn> 20</u></td></tr>
<tr><th id="3088">3088</th><td><i>/* ?? */</i></td></tr>
<tr><th id="3089">3089</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_MEDIA_TYPE_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_MEDIA_TYPE_OFST">MC_CMD_GET_PHY_CFG_OUT_MEDIA_TYPE_OFST</dfn> 44</u></td></tr>
<tr><th id="3090">3090</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_MEDIA_TYPE_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_MEDIA_TYPE_LEN">MC_CMD_GET_PHY_CFG_OUT_MEDIA_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="3091">3091</th><td><i>/* enum: Xaui. */</i></td></tr>
<tr><th id="3092">3092</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEDIA_XAUI" data-ref="_M/MC_CMD_MEDIA_XAUI">MC_CMD_MEDIA_XAUI</dfn> 0x1</u></td></tr>
<tr><th id="3093">3093</th><td><i>/* enum: CX4. */</i></td></tr>
<tr><th id="3094">3094</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEDIA_CX4" data-ref="_M/MC_CMD_MEDIA_CX4">MC_CMD_MEDIA_CX4</dfn> 0x2</u></td></tr>
<tr><th id="3095">3095</th><td><i>/* enum: KX4. */</i></td></tr>
<tr><th id="3096">3096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEDIA_KX4" data-ref="_M/MC_CMD_MEDIA_KX4">MC_CMD_MEDIA_KX4</dfn> 0x3</u></td></tr>
<tr><th id="3097">3097</th><td><i>/* enum: XFP Far. */</i></td></tr>
<tr><th id="3098">3098</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEDIA_XFP" data-ref="_M/MC_CMD_MEDIA_XFP">MC_CMD_MEDIA_XFP</dfn> 0x4</u></td></tr>
<tr><th id="3099">3099</th><td><i>/* enum: SFP+. */</i></td></tr>
<tr><th id="3100">3100</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEDIA_SFP_PLUS" data-ref="_M/MC_CMD_MEDIA_SFP_PLUS">MC_CMD_MEDIA_SFP_PLUS</dfn> 0x5</u></td></tr>
<tr><th id="3101">3101</th><td><i>/* enum: 10GBaseT. */</i></td></tr>
<tr><th id="3102">3102</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEDIA_BASE_T" data-ref="_M/MC_CMD_MEDIA_BASE_T">MC_CMD_MEDIA_BASE_T</dfn> 0x6</u></td></tr>
<tr><th id="3103">3103</th><td><i>/* enum: QSFP+. */</i></td></tr>
<tr><th id="3104">3104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEDIA_QSFP_PLUS" data-ref="_M/MC_CMD_MEDIA_QSFP_PLUS">MC_CMD_MEDIA_QSFP_PLUS</dfn> 0x7</u></td></tr>
<tr><th id="3105">3105</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_MMD_MASK_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_MMD_MASK_OFST">MC_CMD_GET_PHY_CFG_OUT_MMD_MASK_OFST</dfn> 48</u></td></tr>
<tr><th id="3106">3106</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_MMD_MASK_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_MMD_MASK_LEN">MC_CMD_GET_PHY_CFG_OUT_MMD_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="3107">3107</th><td><i>/* enum: Native clause 22 */</i></td></tr>
<tr><th id="3108">3108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE22" data-ref="_M/MC_CMD_MMD_CLAUSE22">MC_CMD_MMD_CLAUSE22</dfn> 0x0</u></td></tr>
<tr><th id="3109">3109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_PMAPMD" data-ref="_M/MC_CMD_MMD_CLAUSE45_PMAPMD">MC_CMD_MMD_CLAUSE45_PMAPMD</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="3110">3110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_WIS" data-ref="_M/MC_CMD_MMD_CLAUSE45_WIS">MC_CMD_MMD_CLAUSE45_WIS</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="3111">3111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_PCS" data-ref="_M/MC_CMD_MMD_CLAUSE45_PCS">MC_CMD_MMD_CLAUSE45_PCS</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="3112">3112</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_PHYXS" data-ref="_M/MC_CMD_MMD_CLAUSE45_PHYXS">MC_CMD_MMD_CLAUSE45_PHYXS</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="3113">3113</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_DTEXS" data-ref="_M/MC_CMD_MMD_CLAUSE45_DTEXS">MC_CMD_MMD_CLAUSE45_DTEXS</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="3114">3114</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_TC" data-ref="_M/MC_CMD_MMD_CLAUSE45_TC">MC_CMD_MMD_CLAUSE45_TC</dfn> 0x6 /* enum */</u></td></tr>
<tr><th id="3115">3115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_AN" data-ref="_M/MC_CMD_MMD_CLAUSE45_AN">MC_CMD_MMD_CLAUSE45_AN</dfn> 0x7 /* enum */</u></td></tr>
<tr><th id="3116">3116</th><td><i>/* enum: Clause22 proxied over clause45 by PHY. */</i></td></tr>
<tr><th id="3117">3117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_C22EXT" data-ref="_M/MC_CMD_MMD_CLAUSE45_C22EXT">MC_CMD_MMD_CLAUSE45_C22EXT</dfn> 0x1d</u></td></tr>
<tr><th id="3118">3118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_VEND1" data-ref="_M/MC_CMD_MMD_CLAUSE45_VEND1">MC_CMD_MMD_CLAUSE45_VEND1</dfn> 0x1e /* enum */</u></td></tr>
<tr><th id="3119">3119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MMD_CLAUSE45_VEND2" data-ref="_M/MC_CMD_MMD_CLAUSE45_VEND2">MC_CMD_MMD_CLAUSE45_VEND2</dfn> 0x1f /* enum */</u></td></tr>
<tr><th id="3120">3120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_REVISION_OFST" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_REVISION_OFST">MC_CMD_GET_PHY_CFG_OUT_REVISION_OFST</dfn> 52</u></td></tr>
<tr><th id="3121">3121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_CFG_OUT_REVISION_LEN" data-ref="_M/MC_CMD_GET_PHY_CFG_OUT_REVISION_LEN">MC_CMD_GET_PHY_CFG_OUT_REVISION_LEN</dfn> 20</u></td></tr>
<tr><th id="3122">3122</th><td></td></tr>
<tr><th id="3123">3123</th><td></td></tr>
<tr><th id="3124">3124</th><td><i>/***********************************/</i></td></tr>
<tr><th id="3125">3125</th><td><i>/* MC_CMD_START_BIST</i></td></tr>
<tr><th id="3126">3126</th><td><i> * Start a BIST test on the PHY. Locks required: PHY_LOCK if doing a PHY BIST</i></td></tr>
<tr><th id="3127">3127</th><td><i> * Return code: 0, EINVAL, EACCES (if PHY_LOCK is not held)</i></td></tr>
<tr><th id="3128">3128</th><td><i> */</i></td></tr>
<tr><th id="3129">3129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_START_BIST" data-ref="_M/MC_CMD_START_BIST">MC_CMD_START_BIST</dfn> 0x25</u></td></tr>
<tr><th id="3130">3130</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x25_PRIVILEGE_CTG">MC_CMD_0x25_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="3131">3131</th><td></td></tr>
<tr><th id="3132">3132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x25_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x25_PRIVILEGE_CTG">MC_CMD_0x25_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="3133">3133</th><td></td></tr>
<tr><th id="3134">3134</th><td><i>/* MC_CMD_START_BIST_IN msgrequest */</i></td></tr>
<tr><th id="3135">3135</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_START_BIST_IN_LEN" data-ref="_M/MC_CMD_START_BIST_IN_LEN">MC_CMD_START_BIST_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="3136">3136</th><td><i>/* Type of test. */</i></td></tr>
<tr><th id="3137">3137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_START_BIST_IN_TYPE_OFST" data-ref="_M/MC_CMD_START_BIST_IN_TYPE_OFST">MC_CMD_START_BIST_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="3138">3138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_START_BIST_IN_TYPE_LEN" data-ref="_M/MC_CMD_START_BIST_IN_TYPE_LEN">MC_CMD_START_BIST_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="3139">3139</th><td><i>/* enum: Run the PHY's short cable BIST. */</i></td></tr>
<tr><th id="3140">3140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_BIST_CABLE_SHORT" data-ref="_M/MC_CMD_PHY_BIST_CABLE_SHORT">MC_CMD_PHY_BIST_CABLE_SHORT</dfn> 0x1</u></td></tr>
<tr><th id="3141">3141</th><td><i>/* enum: Run the PHY's long cable BIST. */</i></td></tr>
<tr><th id="3142">3142</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_BIST_CABLE_LONG" data-ref="_M/MC_CMD_PHY_BIST_CABLE_LONG">MC_CMD_PHY_BIST_CABLE_LONG</dfn> 0x2</u></td></tr>
<tr><th id="3143">3143</th><td><i>/* enum: Run BIST on the currently selected BPX Serdes (XAUI or XFI) . */</i></td></tr>
<tr><th id="3144">3144</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_BPX_SERDES_BIST" data-ref="_M/MC_CMD_BPX_SERDES_BIST">MC_CMD_BPX_SERDES_BIST</dfn> 0x3</u></td></tr>
<tr><th id="3145">3145</th><td><i>/* enum: Run the MC loopback tests. */</i></td></tr>
<tr><th id="3146">3146</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MC_LOOPBACK_BIST" data-ref="_M/MC_CMD_MC_LOOPBACK_BIST">MC_CMD_MC_LOOPBACK_BIST</dfn> 0x4</u></td></tr>
<tr><th id="3147">3147</th><td><i>/* enum: Run the PHY's standard BIST. */</i></td></tr>
<tr><th id="3148">3148</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_BIST" data-ref="_M/MC_CMD_PHY_BIST">MC_CMD_PHY_BIST</dfn> 0x5</u></td></tr>
<tr><th id="3149">3149</th><td><i>/* enum: Run MC RAM test. */</i></td></tr>
<tr><th id="3150">3150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MC_MEM_BIST" data-ref="_M/MC_CMD_MC_MEM_BIST">MC_CMD_MC_MEM_BIST</dfn> 0x6</u></td></tr>
<tr><th id="3151">3151</th><td><i>/* enum: Run Port RAM test. */</i></td></tr>
<tr><th id="3152">3152</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PORT_MEM_BIST" data-ref="_M/MC_CMD_PORT_MEM_BIST">MC_CMD_PORT_MEM_BIST</dfn> 0x7</u></td></tr>
<tr><th id="3153">3153</th><td><i>/* enum: Run register test. */</i></td></tr>
<tr><th id="3154">3154</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REG_BIST" data-ref="_M/MC_CMD_REG_BIST">MC_CMD_REG_BIST</dfn> 0x8</u></td></tr>
<tr><th id="3155">3155</th><td></td></tr>
<tr><th id="3156">3156</th><td><i>/* MC_CMD_START_BIST_OUT msgresponse */</i></td></tr>
<tr><th id="3157">3157</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_START_BIST_OUT_LEN" data-ref="_M/MC_CMD_START_BIST_OUT_LEN">MC_CMD_START_BIST_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="3158">3158</th><td></td></tr>
<tr><th id="3159">3159</th><td></td></tr>
<tr><th id="3160">3160</th><td><i>/***********************************/</i></td></tr>
<tr><th id="3161">3161</th><td><i>/* MC_CMD_POLL_BIST</i></td></tr>
<tr><th id="3162">3162</th><td><i> * Poll for BIST completion. Returns a single status code, and optionally some</i></td></tr>
<tr><th id="3163">3163</th><td><i> * PHY specific bist output. The driver should only consume the BIST output</i></td></tr>
<tr><th id="3164">3164</th><td><i> * after validating OUTLEN and MC_CMD_GET_PHY_CFG.TYPE. If a driver can't</i></td></tr>
<tr><th id="3165">3165</th><td><i> * successfully parse the BIST output, it should still respect the pass/Fail in</i></td></tr>
<tr><th id="3166">3166</th><td><i> * OUT.RESULT. Locks required: PHY_LOCK if doing a PHY BIST. Return code: 0,</i></td></tr>
<tr><th id="3167">3167</th><td><i> * EACCES (if PHY_LOCK is not held).</i></td></tr>
<tr><th id="3168">3168</th><td><i> */</i></td></tr>
<tr><th id="3169">3169</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST" data-ref="_M/MC_CMD_POLL_BIST">MC_CMD_POLL_BIST</dfn> 0x26</u></td></tr>
<tr><th id="3170">3170</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x26_PRIVILEGE_CTG">MC_CMD_0x26_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="3171">3171</th><td></td></tr>
<tr><th id="3172">3172</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x26_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x26_PRIVILEGE_CTG">MC_CMD_0x26_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="3173">3173</th><td></td></tr>
<tr><th id="3174">3174</th><td><i>/* MC_CMD_POLL_BIST_IN msgrequest */</i></td></tr>
<tr><th id="3175">3175</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_IN_LEN" data-ref="_M/MC_CMD_POLL_BIST_IN_LEN">MC_CMD_POLL_BIST_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="3176">3176</th><td></td></tr>
<tr><th id="3177">3177</th><td><i>/* MC_CMD_POLL_BIST_OUT msgresponse */</i></td></tr>
<tr><th id="3178">3178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_LEN">MC_CMD_POLL_BIST_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="3179">3179</th><td><i>/* result */</i></td></tr>
<tr><th id="3180">3180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_RESULT_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_RESULT_OFST">MC_CMD_POLL_BIST_OUT_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="3181">3181</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_RESULT_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_RESULT_LEN">MC_CMD_POLL_BIST_OUT_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="3182">3182</th><td><i>/* enum: Running. */</i></td></tr>
<tr><th id="3183">3183</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_RUNNING" data-ref="_M/MC_CMD_POLL_BIST_RUNNING">MC_CMD_POLL_BIST_RUNNING</dfn> 0x1</u></td></tr>
<tr><th id="3184">3184</th><td><i>/* enum: Passed. */</i></td></tr>
<tr><th id="3185">3185</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_PASSED" data-ref="_M/MC_CMD_POLL_BIST_PASSED">MC_CMD_POLL_BIST_PASSED</dfn> 0x2</u></td></tr>
<tr><th id="3186">3186</th><td><i>/* enum: Failed. */</i></td></tr>
<tr><th id="3187">3187</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_FAILED" data-ref="_M/MC_CMD_POLL_BIST_FAILED">MC_CMD_POLL_BIST_FAILED</dfn> 0x3</u></td></tr>
<tr><th id="3188">3188</th><td><i>/* enum: Timed-out. */</i></td></tr>
<tr><th id="3189">3189</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_TIMEOUT" data-ref="_M/MC_CMD_POLL_BIST_TIMEOUT">MC_CMD_POLL_BIST_TIMEOUT</dfn> 0x4</u></td></tr>
<tr><th id="3190">3190</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_PRIVATE_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_PRIVATE_OFST">MC_CMD_POLL_BIST_OUT_PRIVATE_OFST</dfn> 4</u></td></tr>
<tr><th id="3191">3191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_PRIVATE_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_PRIVATE_LEN">MC_CMD_POLL_BIST_OUT_PRIVATE_LEN</dfn> 4</u></td></tr>
<tr><th id="3192">3192</th><td></td></tr>
<tr><th id="3193">3193</th><td><i>/* MC_CMD_POLL_BIST_OUT_SFT9001 msgresponse */</i></td></tr>
<tr><th id="3194">3194</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_LEN">MC_CMD_POLL_BIST_OUT_SFT9001_LEN</dfn> 36</u></td></tr>
<tr><th id="3195">3195</th><td><i>/* result */</i></td></tr>
<tr><th id="3196">3196</th><td><i>/*            MC_CMD_POLL_BIST_OUT_RESULT_OFST 0 */</i></td></tr>
<tr><th id="3197">3197</th><td><i>/*            MC_CMD_POLL_BIST_OUT_RESULT_LEN 4 */</i></td></tr>
<tr><th id="3198">3198</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3199">3199</th><td><i>/*               MC_CMD_POLL_BIST_OUT/MC_CMD_POLL_BIST_OUT_RESULT */</i></td></tr>
<tr><th id="3200">3200</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_A_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_A_OFST">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_A_OFST</dfn> 4</u></td></tr>
<tr><th id="3201">3201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_A_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_A_LEN">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_A_LEN</dfn> 4</u></td></tr>
<tr><th id="3202">3202</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_B_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_B_OFST">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_B_OFST</dfn> 8</u></td></tr>
<tr><th id="3203">3203</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_B_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_B_LEN">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_B_LEN</dfn> 4</u></td></tr>
<tr><th id="3204">3204</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_C_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_C_OFST">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_C_OFST</dfn> 12</u></td></tr>
<tr><th id="3205">3205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_C_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_C_LEN">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_C_LEN</dfn> 4</u></td></tr>
<tr><th id="3206">3206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_D_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_D_OFST">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_D_OFST</dfn> 16</u></td></tr>
<tr><th id="3207">3207</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_D_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_D_LEN">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_LENGTH_D_LEN</dfn> 4</u></td></tr>
<tr><th id="3208">3208</th><td><i>/* Status of each channel A */</i></td></tr>
<tr><th id="3209">3209</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_A_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_A_OFST">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_A_OFST</dfn> 20</u></td></tr>
<tr><th id="3210">3210</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_A_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_A_LEN">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_A_LEN</dfn> 4</u></td></tr>
<tr><th id="3211">3211</th><td><i>/* enum: Ok. */</i></td></tr>
<tr><th id="3212">3212</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_SFT9001_PAIR_OK" data-ref="_M/MC_CMD_POLL_BIST_SFT9001_PAIR_OK">MC_CMD_POLL_BIST_SFT9001_PAIR_OK</dfn> 0x1</u></td></tr>
<tr><th id="3213">3213</th><td><i>/* enum: Open. */</i></td></tr>
<tr><th id="3214">3214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_SFT9001_PAIR_OPEN" data-ref="_M/MC_CMD_POLL_BIST_SFT9001_PAIR_OPEN">MC_CMD_POLL_BIST_SFT9001_PAIR_OPEN</dfn> 0x2</u></td></tr>
<tr><th id="3215">3215</th><td><i>/* enum: Intra-pair short. */</i></td></tr>
<tr><th id="3216">3216</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_SFT9001_INTRA_PAIR_SHORT" data-ref="_M/MC_CMD_POLL_BIST_SFT9001_INTRA_PAIR_SHORT">MC_CMD_POLL_BIST_SFT9001_INTRA_PAIR_SHORT</dfn> 0x3</u></td></tr>
<tr><th id="3217">3217</th><td><i>/* enum: Inter-pair short. */</i></td></tr>
<tr><th id="3218">3218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_SFT9001_INTER_PAIR_SHORT" data-ref="_M/MC_CMD_POLL_BIST_SFT9001_INTER_PAIR_SHORT">MC_CMD_POLL_BIST_SFT9001_INTER_PAIR_SHORT</dfn> 0x4</u></td></tr>
<tr><th id="3219">3219</th><td><i>/* enum: Busy. */</i></td></tr>
<tr><th id="3220">3220</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_SFT9001_PAIR_BUSY" data-ref="_M/MC_CMD_POLL_BIST_SFT9001_PAIR_BUSY">MC_CMD_POLL_BIST_SFT9001_PAIR_BUSY</dfn> 0x9</u></td></tr>
<tr><th id="3221">3221</th><td><i>/* Status of each channel B */</i></td></tr>
<tr><th id="3222">3222</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_B_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_B_OFST">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_B_OFST</dfn> 24</u></td></tr>
<tr><th id="3223">3223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_B_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_B_LEN">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_B_LEN</dfn> 4</u></td></tr>
<tr><th id="3224">3224</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3225">3225</th><td><i>/*               CABLE_STATUS_A */</i></td></tr>
<tr><th id="3226">3226</th><td><i>/* Status of each channel C */</i></td></tr>
<tr><th id="3227">3227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_C_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_C_OFST">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_C_OFST</dfn> 28</u></td></tr>
<tr><th id="3228">3228</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_C_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_C_LEN">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_C_LEN</dfn> 4</u></td></tr>
<tr><th id="3229">3229</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3230">3230</th><td><i>/*               CABLE_STATUS_A */</i></td></tr>
<tr><th id="3231">3231</th><td><i>/* Status of each channel D */</i></td></tr>
<tr><th id="3232">3232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_D_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_D_OFST">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_D_OFST</dfn> 32</u></td></tr>
<tr><th id="3233">3233</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_D_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_D_LEN">MC_CMD_POLL_BIST_OUT_SFT9001_CABLE_STATUS_D_LEN</dfn> 4</u></td></tr>
<tr><th id="3234">3234</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3235">3235</th><td><i>/*               CABLE_STATUS_A */</i></td></tr>
<tr><th id="3236">3236</th><td></td></tr>
<tr><th id="3237">3237</th><td><i>/* MC_CMD_POLL_BIST_OUT_MRSFP msgresponse */</i></td></tr>
<tr><th id="3238">3238</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MRSFP_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MRSFP_LEN">MC_CMD_POLL_BIST_OUT_MRSFP_LEN</dfn> 8</u></td></tr>
<tr><th id="3239">3239</th><td><i>/* result */</i></td></tr>
<tr><th id="3240">3240</th><td><i>/*            MC_CMD_POLL_BIST_OUT_RESULT_OFST 0 */</i></td></tr>
<tr><th id="3241">3241</th><td><i>/*            MC_CMD_POLL_BIST_OUT_RESULT_LEN 4 */</i></td></tr>
<tr><th id="3242">3242</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3243">3243</th><td><i>/*               MC_CMD_POLL_BIST_OUT/MC_CMD_POLL_BIST_OUT_RESULT */</i></td></tr>
<tr><th id="3244">3244</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MRSFP_TEST_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_MRSFP_TEST_OFST">MC_CMD_POLL_BIST_OUT_MRSFP_TEST_OFST</dfn> 4</u></td></tr>
<tr><th id="3245">3245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MRSFP_TEST_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MRSFP_TEST_LEN">MC_CMD_POLL_BIST_OUT_MRSFP_TEST_LEN</dfn> 4</u></td></tr>
<tr><th id="3246">3246</th><td><i>/* enum: Complete. */</i></td></tr>
<tr><th id="3247">3247</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MRSFP_TEST_COMPLETE" data-ref="_M/MC_CMD_POLL_BIST_MRSFP_TEST_COMPLETE">MC_CMD_POLL_BIST_MRSFP_TEST_COMPLETE</dfn> 0x0</u></td></tr>
<tr><th id="3248">3248</th><td><i>/* enum: Bus switch off I2C write. */</i></td></tr>
<tr><th id="3249">3249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_OFF_I2C_WRITE" data-ref="_M/MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_OFF_I2C_WRITE">MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_OFF_I2C_WRITE</dfn> 0x1</u></td></tr>
<tr><th id="3250">3250</th><td><i>/* enum: Bus switch off I2C no access IO exp. */</i></td></tr>
<tr><th id="3251">3251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_OFF_I2C_NO_ACCESS_IO_EXP" data-ref="_M/MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_OFF_I2C_NO_ACCESS_IO_EXP">MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_OFF_I2C_NO_ACCESS_IO_EXP</dfn> 0x2</u></td></tr>
<tr><th id="3252">3252</th><td><i>/* enum: Bus switch off I2C no access module. */</i></td></tr>
<tr><th id="3253">3253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_OFF_I2C_NO_ACCESS_MODULE" data-ref="_M/MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_OFF_I2C_NO_ACCESS_MODULE">MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_OFF_I2C_NO_ACCESS_MODULE</dfn> 0x3</u></td></tr>
<tr><th id="3254">3254</th><td><i>/* enum: IO exp I2C configure. */</i></td></tr>
<tr><th id="3255">3255</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MRSFP_TEST_IO_EXP_I2C_CONFIGURE" data-ref="_M/MC_CMD_POLL_BIST_MRSFP_TEST_IO_EXP_I2C_CONFIGURE">MC_CMD_POLL_BIST_MRSFP_TEST_IO_EXP_I2C_CONFIGURE</dfn> 0x4</u></td></tr>
<tr><th id="3256">3256</th><td><i>/* enum: Bus switch I2C no cross talk. */</i></td></tr>
<tr><th id="3257">3257</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_I2C_NO_CROSSTALK" data-ref="_M/MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_I2C_NO_CROSSTALK">MC_CMD_POLL_BIST_MRSFP_TEST_BUS_SWITCH_I2C_NO_CROSSTALK</dfn> 0x5</u></td></tr>
<tr><th id="3258">3258</th><td><i>/* enum: Module presence. */</i></td></tr>
<tr><th id="3259">3259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MRSFP_TEST_MODULE_PRESENCE" data-ref="_M/MC_CMD_POLL_BIST_MRSFP_TEST_MODULE_PRESENCE">MC_CMD_POLL_BIST_MRSFP_TEST_MODULE_PRESENCE</dfn> 0x6</u></td></tr>
<tr><th id="3260">3260</th><td><i>/* enum: Module ID I2C access. */</i></td></tr>
<tr><th id="3261">3261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MRSFP_TEST_MODULE_ID_I2C_ACCESS" data-ref="_M/MC_CMD_POLL_BIST_MRSFP_TEST_MODULE_ID_I2C_ACCESS">MC_CMD_POLL_BIST_MRSFP_TEST_MODULE_ID_I2C_ACCESS</dfn> 0x7</u></td></tr>
<tr><th id="3262">3262</th><td><i>/* enum: Module ID sane value. */</i></td></tr>
<tr><th id="3263">3263</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MRSFP_TEST_MODULE_ID_SANE_VALUE" data-ref="_M/MC_CMD_POLL_BIST_MRSFP_TEST_MODULE_ID_SANE_VALUE">MC_CMD_POLL_BIST_MRSFP_TEST_MODULE_ID_SANE_VALUE</dfn> 0x8</u></td></tr>
<tr><th id="3264">3264</th><td></td></tr>
<tr><th id="3265">3265</th><td><i>/* MC_CMD_POLL_BIST_OUT_MEM msgresponse */</i></td></tr>
<tr><th id="3266">3266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_LEN">MC_CMD_POLL_BIST_OUT_MEM_LEN</dfn> 36</u></td></tr>
<tr><th id="3267">3267</th><td><i>/* result */</i></td></tr>
<tr><th id="3268">3268</th><td><i>/*            MC_CMD_POLL_BIST_OUT_RESULT_OFST 0 */</i></td></tr>
<tr><th id="3269">3269</th><td><i>/*            MC_CMD_POLL_BIST_OUT_RESULT_LEN 4 */</i></td></tr>
<tr><th id="3270">3270</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3271">3271</th><td><i>/*               MC_CMD_POLL_BIST_OUT/MC_CMD_POLL_BIST_OUT_RESULT */</i></td></tr>
<tr><th id="3272">3272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_TEST_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_TEST_OFST">MC_CMD_POLL_BIST_OUT_MEM_TEST_OFST</dfn> 4</u></td></tr>
<tr><th id="3273">3273</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_TEST_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_TEST_LEN">MC_CMD_POLL_BIST_OUT_MEM_TEST_LEN</dfn> 4</u></td></tr>
<tr><th id="3274">3274</th><td><i>/* enum: Test has completed. */</i></td></tr>
<tr><th id="3275">3275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_COMPLETE" data-ref="_M/MC_CMD_POLL_BIST_MEM_COMPLETE">MC_CMD_POLL_BIST_MEM_COMPLETE</dfn> 0x0</u></td></tr>
<tr><th id="3276">3276</th><td><i>/* enum: RAM test - walk ones. */</i></td></tr>
<tr><th id="3277">3277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_MEM_WALK_ONES" data-ref="_M/MC_CMD_POLL_BIST_MEM_MEM_WALK_ONES">MC_CMD_POLL_BIST_MEM_MEM_WALK_ONES</dfn> 0x1</u></td></tr>
<tr><th id="3278">3278</th><td><i>/* enum: RAM test - walk zeros. */</i></td></tr>
<tr><th id="3279">3279</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_MEM_WALK_ZEROS" data-ref="_M/MC_CMD_POLL_BIST_MEM_MEM_WALK_ZEROS">MC_CMD_POLL_BIST_MEM_MEM_WALK_ZEROS</dfn> 0x2</u></td></tr>
<tr><th id="3280">3280</th><td><i>/* enum: RAM test - walking inversions zeros/ones. */</i></td></tr>
<tr><th id="3281">3281</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_MEM_INV_ZERO_ONE" data-ref="_M/MC_CMD_POLL_BIST_MEM_MEM_INV_ZERO_ONE">MC_CMD_POLL_BIST_MEM_MEM_INV_ZERO_ONE</dfn> 0x3</u></td></tr>
<tr><th id="3282">3282</th><td><i>/* enum: RAM test - walking inversions checkerboard. */</i></td></tr>
<tr><th id="3283">3283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_MEM_INV_CHKBOARD" data-ref="_M/MC_CMD_POLL_BIST_MEM_MEM_INV_CHKBOARD">MC_CMD_POLL_BIST_MEM_MEM_INV_CHKBOARD</dfn> 0x4</u></td></tr>
<tr><th id="3284">3284</th><td><i>/* enum: Register test - set / clear individual bits. */</i></td></tr>
<tr><th id="3285">3285</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_REG" data-ref="_M/MC_CMD_POLL_BIST_MEM_REG">MC_CMD_POLL_BIST_MEM_REG</dfn> 0x5</u></td></tr>
<tr><th id="3286">3286</th><td><i>/* enum: ECC error detected. */</i></td></tr>
<tr><th id="3287">3287</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_ECC" data-ref="_M/MC_CMD_POLL_BIST_MEM_ECC">MC_CMD_POLL_BIST_MEM_ECC</dfn> 0x6</u></td></tr>
<tr><th id="3288">3288</th><td><i>/* Failure address, only valid if result is POLL_BIST_FAILED */</i></td></tr>
<tr><th id="3289">3289</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ADDR_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ADDR_OFST">MC_CMD_POLL_BIST_OUT_MEM_ADDR_OFST</dfn> 8</u></td></tr>
<tr><th id="3290">3290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ADDR_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ADDR_LEN">MC_CMD_POLL_BIST_OUT_MEM_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="3291">3291</th><td><i>/* Bus or address space to which the failure address corresponds */</i></td></tr>
<tr><th id="3292">3292</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_BUS_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_BUS_OFST">MC_CMD_POLL_BIST_OUT_MEM_BUS_OFST</dfn> 12</u></td></tr>
<tr><th id="3293">3293</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_BUS_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_BUS_LEN">MC_CMD_POLL_BIST_OUT_MEM_BUS_LEN</dfn> 4</u></td></tr>
<tr><th id="3294">3294</th><td><i>/* enum: MC MIPS bus. */</i></td></tr>
<tr><th id="3295">3295</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_BUS_MC" data-ref="_M/MC_CMD_POLL_BIST_MEM_BUS_MC">MC_CMD_POLL_BIST_MEM_BUS_MC</dfn> 0x0</u></td></tr>
<tr><th id="3296">3296</th><td><i>/* enum: CSR IREG bus. */</i></td></tr>
<tr><th id="3297">3297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_BUS_CSR" data-ref="_M/MC_CMD_POLL_BIST_MEM_BUS_CSR">MC_CMD_POLL_BIST_MEM_BUS_CSR</dfn> 0x1</u></td></tr>
<tr><th id="3298">3298</th><td><i>/* enum: RX0 DPCPU bus. */</i></td></tr>
<tr><th id="3299">3299</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_BUS_DPCPU_RX" data-ref="_M/MC_CMD_POLL_BIST_MEM_BUS_DPCPU_RX">MC_CMD_POLL_BIST_MEM_BUS_DPCPU_RX</dfn> 0x2</u></td></tr>
<tr><th id="3300">3300</th><td><i>/* enum: TX0 DPCPU bus. */</i></td></tr>
<tr><th id="3301">3301</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_BUS_DPCPU_TX0" data-ref="_M/MC_CMD_POLL_BIST_MEM_BUS_DPCPU_TX0">MC_CMD_POLL_BIST_MEM_BUS_DPCPU_TX0</dfn> 0x3</u></td></tr>
<tr><th id="3302">3302</th><td><i>/* enum: TX1 DPCPU bus. */</i></td></tr>
<tr><th id="3303">3303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_BUS_DPCPU_TX1" data-ref="_M/MC_CMD_POLL_BIST_MEM_BUS_DPCPU_TX1">MC_CMD_POLL_BIST_MEM_BUS_DPCPU_TX1</dfn> 0x4</u></td></tr>
<tr><th id="3304">3304</th><td><i>/* enum: RX0 DICPU bus. */</i></td></tr>
<tr><th id="3305">3305</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_BUS_DICPU_RX" data-ref="_M/MC_CMD_POLL_BIST_MEM_BUS_DICPU_RX">MC_CMD_POLL_BIST_MEM_BUS_DICPU_RX</dfn> 0x5</u></td></tr>
<tr><th id="3306">3306</th><td><i>/* enum: TX DICPU bus. */</i></td></tr>
<tr><th id="3307">3307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_BUS_DICPU_TX" data-ref="_M/MC_CMD_POLL_BIST_MEM_BUS_DICPU_TX">MC_CMD_POLL_BIST_MEM_BUS_DICPU_TX</dfn> 0x6</u></td></tr>
<tr><th id="3308">3308</th><td><i>/* enum: RX1 DPCPU bus. */</i></td></tr>
<tr><th id="3309">3309</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_BUS_DPCPU_RX1" data-ref="_M/MC_CMD_POLL_BIST_MEM_BUS_DPCPU_RX1">MC_CMD_POLL_BIST_MEM_BUS_DPCPU_RX1</dfn> 0x7</u></td></tr>
<tr><th id="3310">3310</th><td><i>/* enum: RX1 DICPU bus. */</i></td></tr>
<tr><th id="3311">3311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_MEM_BUS_DICPU_RX1" data-ref="_M/MC_CMD_POLL_BIST_MEM_BUS_DICPU_RX1">MC_CMD_POLL_BIST_MEM_BUS_DICPU_RX1</dfn> 0x8</u></td></tr>
<tr><th id="3312">3312</th><td><i>/* Pattern written to RAM / register */</i></td></tr>
<tr><th id="3313">3313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_EXPECT_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_EXPECT_OFST">MC_CMD_POLL_BIST_OUT_MEM_EXPECT_OFST</dfn> 16</u></td></tr>
<tr><th id="3314">3314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_EXPECT_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_EXPECT_LEN">MC_CMD_POLL_BIST_OUT_MEM_EXPECT_LEN</dfn> 4</u></td></tr>
<tr><th id="3315">3315</th><td><i>/* Actual value read from RAM / register */</i></td></tr>
<tr><th id="3316">3316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ACTUAL_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ACTUAL_OFST">MC_CMD_POLL_BIST_OUT_MEM_ACTUAL_OFST</dfn> 20</u></td></tr>
<tr><th id="3317">3317</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ACTUAL_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ACTUAL_LEN">MC_CMD_POLL_BIST_OUT_MEM_ACTUAL_LEN</dfn> 4</u></td></tr>
<tr><th id="3318">3318</th><td><i>/* ECC error mask */</i></td></tr>
<tr><th id="3319">3319</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_OFST">MC_CMD_POLL_BIST_OUT_MEM_ECC_OFST</dfn> 24</u></td></tr>
<tr><th id="3320">3320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_LEN">MC_CMD_POLL_BIST_OUT_MEM_ECC_LEN</dfn> 4</u></td></tr>
<tr><th id="3321">3321</th><td><i>/* ECC parity error mask */</i></td></tr>
<tr><th id="3322">3322</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_PARITY_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_PARITY_OFST">MC_CMD_POLL_BIST_OUT_MEM_ECC_PARITY_OFST</dfn> 28</u></td></tr>
<tr><th id="3323">3323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_PARITY_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_PARITY_LEN">MC_CMD_POLL_BIST_OUT_MEM_ECC_PARITY_LEN</dfn> 4</u></td></tr>
<tr><th id="3324">3324</th><td><i>/* ECC fatal error mask */</i></td></tr>
<tr><th id="3325">3325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_FATAL_OFST" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_FATAL_OFST">MC_CMD_POLL_BIST_OUT_MEM_ECC_FATAL_OFST</dfn> 32</u></td></tr>
<tr><th id="3326">3326</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_FATAL_LEN" data-ref="_M/MC_CMD_POLL_BIST_OUT_MEM_ECC_FATAL_LEN">MC_CMD_POLL_BIST_OUT_MEM_ECC_FATAL_LEN</dfn> 4</u></td></tr>
<tr><th id="3327">3327</th><td></td></tr>
<tr><th id="3328">3328</th><td></td></tr>
<tr><th id="3329">3329</th><td><i>/***********************************/</i></td></tr>
<tr><th id="3330">3330</th><td><i>/* MC_CMD_FLUSH_RX_QUEUES</i></td></tr>
<tr><th id="3331">3331</th><td><i> * Flush receive queue(s). If SRIOV is enabled (via MC_CMD_SRIOV), then RXQ</i></td></tr>
<tr><th id="3332">3332</th><td><i> * flushes should be initiated via this MCDI operation, rather than via</i></td></tr>
<tr><th id="3333">3333</th><td><i> * directly writing FLUSH_CMD.</i></td></tr>
<tr><th id="3334">3334</th><td><i> *</i></td></tr>
<tr><th id="3335">3335</th><td><i> * The flush is completed (either done/fail) asynchronously (after this command</i></td></tr>
<tr><th id="3336">3336</th><td><i> * returns). The driver must still wait for flush done/failure events as usual.</i></td></tr>
<tr><th id="3337">3337</th><td><i> */</i></td></tr>
<tr><th id="3338">3338</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FLUSH_RX_QUEUES" data-ref="_M/MC_CMD_FLUSH_RX_QUEUES">MC_CMD_FLUSH_RX_QUEUES</dfn> 0x27</u></td></tr>
<tr><th id="3339">3339</th><td></td></tr>
<tr><th id="3340">3340</th><td><i>/* MC_CMD_FLUSH_RX_QUEUES_IN msgrequest */</i></td></tr>
<tr><th id="3341">3341</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FLUSH_RX_QUEUES_IN_LENMIN" data-ref="_M/MC_CMD_FLUSH_RX_QUEUES_IN_LENMIN">MC_CMD_FLUSH_RX_QUEUES_IN_LENMIN</dfn> 4</u></td></tr>
<tr><th id="3342">3342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FLUSH_RX_QUEUES_IN_LENMAX" data-ref="_M/MC_CMD_FLUSH_RX_QUEUES_IN_LENMAX">MC_CMD_FLUSH_RX_QUEUES_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="3343">3343</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FLUSH_RX_QUEUES_IN_LEN" data-ref="_M/MC_CMD_FLUSH_RX_QUEUES_IN_LEN">MC_CMD_FLUSH_RX_QUEUES_IN_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="3344">3344</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_OFST" data-ref="_M/MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_OFST">MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_OFST</dfn> 0</u></td></tr>
<tr><th id="3345">3345</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_LEN" data-ref="_M/MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_LEN">MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_LEN</dfn> 4</u></td></tr>
<tr><th id="3346">3346</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_MINNUM" data-ref="_M/MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_MINNUM">MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_MINNUM</dfn> 1</u></td></tr>
<tr><th id="3347">3347</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_MAXNUM" data-ref="_M/MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_MAXNUM">MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="3348">3348</th><td></td></tr>
<tr><th id="3349">3349</th><td><i>/* MC_CMD_FLUSH_RX_QUEUES_OUT msgresponse */</i></td></tr>
<tr><th id="3350">3350</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FLUSH_RX_QUEUES_OUT_LEN" data-ref="_M/MC_CMD_FLUSH_RX_QUEUES_OUT_LEN">MC_CMD_FLUSH_RX_QUEUES_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="3351">3351</th><td></td></tr>
<tr><th id="3352">3352</th><td></td></tr>
<tr><th id="3353">3353</th><td><i>/***********************************/</i></td></tr>
<tr><th id="3354">3354</th><td><i>/* MC_CMD_GET_LOOPBACK_MODES</i></td></tr>
<tr><th id="3355">3355</th><td><i> * Returns a bitmask of loopback modes available at each speed.</i></td></tr>
<tr><th id="3356">3356</th><td><i> */</i></td></tr>
<tr><th id="3357">3357</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES">MC_CMD_GET_LOOPBACK_MODES</dfn> 0x28</u></td></tr>
<tr><th id="3358">3358</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x28_PRIVILEGE_CTG">MC_CMD_0x28_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="3359">3359</th><td></td></tr>
<tr><th id="3360">3360</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x28_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x28_PRIVILEGE_CTG">MC_CMD_0x28_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="3361">3361</th><td></td></tr>
<tr><th id="3362">3362</th><td><i>/* MC_CMD_GET_LOOPBACK_MODES_IN msgrequest */</i></td></tr>
<tr><th id="3363">3363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_IN_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_IN_LEN">MC_CMD_GET_LOOPBACK_MODES_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="3364">3364</th><td></td></tr>
<tr><th id="3365">3365</th><td><i>/* MC_CMD_GET_LOOPBACK_MODES_OUT msgresponse */</i></td></tr>
<tr><th id="3366">3366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_LEN</dfn> 40</u></td></tr>
<tr><th id="3367">3367</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3368">3368</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_100M_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_100M_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_100M_OFST</dfn> 0</u></td></tr>
<tr><th id="3369">3369</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_100M_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_100M_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_100M_LEN</dfn> 8</u></td></tr>
<tr><th id="3370">3370</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_100M_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_100M_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_100M_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="3371">3371</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_100M_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_100M_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_100M_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="3372">3372</th><td><i>/* enum: None. */</i></td></tr>
<tr><th id="3373">3373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_NONE" data-ref="_M/MC_CMD_LOOPBACK_NONE">MC_CMD_LOOPBACK_NONE</dfn> 0x0</u></td></tr>
<tr><th id="3374">3374</th><td><i>/* enum: Data. */</i></td></tr>
<tr><th id="3375">3375</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_DATA" data-ref="_M/MC_CMD_LOOPBACK_DATA">MC_CMD_LOOPBACK_DATA</dfn> 0x1</u></td></tr>
<tr><th id="3376">3376</th><td><i>/* enum: GMAC. */</i></td></tr>
<tr><th id="3377">3377</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_GMAC" data-ref="_M/MC_CMD_LOOPBACK_GMAC">MC_CMD_LOOPBACK_GMAC</dfn> 0x2</u></td></tr>
<tr><th id="3378">3378</th><td><i>/* enum: XGMII. */</i></td></tr>
<tr><th id="3379">3379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XGMII" data-ref="_M/MC_CMD_LOOPBACK_XGMII">MC_CMD_LOOPBACK_XGMII</dfn> 0x3</u></td></tr>
<tr><th id="3380">3380</th><td><i>/* enum: XGXS. */</i></td></tr>
<tr><th id="3381">3381</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XGXS" data-ref="_M/MC_CMD_LOOPBACK_XGXS">MC_CMD_LOOPBACK_XGXS</dfn> 0x4</u></td></tr>
<tr><th id="3382">3382</th><td><i>/* enum: XAUI. */</i></td></tr>
<tr><th id="3383">3383</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XAUI" data-ref="_M/MC_CMD_LOOPBACK_XAUI">MC_CMD_LOOPBACK_XAUI</dfn> 0x5</u></td></tr>
<tr><th id="3384">3384</th><td><i>/* enum: GMII. */</i></td></tr>
<tr><th id="3385">3385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_GMII" data-ref="_M/MC_CMD_LOOPBACK_GMII">MC_CMD_LOOPBACK_GMII</dfn> 0x6</u></td></tr>
<tr><th id="3386">3386</th><td><i>/* enum: SGMII. */</i></td></tr>
<tr><th id="3387">3387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_SGMII" data-ref="_M/MC_CMD_LOOPBACK_SGMII">MC_CMD_LOOPBACK_SGMII</dfn> 0x7</u></td></tr>
<tr><th id="3388">3388</th><td><i>/* enum: XGBR. */</i></td></tr>
<tr><th id="3389">3389</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XGBR" data-ref="_M/MC_CMD_LOOPBACK_XGBR">MC_CMD_LOOPBACK_XGBR</dfn> 0x8</u></td></tr>
<tr><th id="3390">3390</th><td><i>/* enum: XFI. */</i></td></tr>
<tr><th id="3391">3391</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XFI" data-ref="_M/MC_CMD_LOOPBACK_XFI">MC_CMD_LOOPBACK_XFI</dfn> 0x9</u></td></tr>
<tr><th id="3392">3392</th><td><i>/* enum: XAUI Far. */</i></td></tr>
<tr><th id="3393">3393</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XAUI_FAR" data-ref="_M/MC_CMD_LOOPBACK_XAUI_FAR">MC_CMD_LOOPBACK_XAUI_FAR</dfn> 0xa</u></td></tr>
<tr><th id="3394">3394</th><td><i>/* enum: GMII Far. */</i></td></tr>
<tr><th id="3395">3395</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_GMII_FAR" data-ref="_M/MC_CMD_LOOPBACK_GMII_FAR">MC_CMD_LOOPBACK_GMII_FAR</dfn> 0xb</u></td></tr>
<tr><th id="3396">3396</th><td><i>/* enum: SGMII Far. */</i></td></tr>
<tr><th id="3397">3397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_SGMII_FAR" data-ref="_M/MC_CMD_LOOPBACK_SGMII_FAR">MC_CMD_LOOPBACK_SGMII_FAR</dfn> 0xc</u></td></tr>
<tr><th id="3398">3398</th><td><i>/* enum: XFI Far. */</i></td></tr>
<tr><th id="3399">3399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XFI_FAR" data-ref="_M/MC_CMD_LOOPBACK_XFI_FAR">MC_CMD_LOOPBACK_XFI_FAR</dfn> 0xd</u></td></tr>
<tr><th id="3400">3400</th><td><i>/* enum: GPhy. */</i></td></tr>
<tr><th id="3401">3401</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_GPHY" data-ref="_M/MC_CMD_LOOPBACK_GPHY">MC_CMD_LOOPBACK_GPHY</dfn> 0xe</u></td></tr>
<tr><th id="3402">3402</th><td><i>/* enum: PhyXS. */</i></td></tr>
<tr><th id="3403">3403</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_PHYXS" data-ref="_M/MC_CMD_LOOPBACK_PHYXS">MC_CMD_LOOPBACK_PHYXS</dfn> 0xf</u></td></tr>
<tr><th id="3404">3404</th><td><i>/* enum: PCS. */</i></td></tr>
<tr><th id="3405">3405</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_PCS" data-ref="_M/MC_CMD_LOOPBACK_PCS">MC_CMD_LOOPBACK_PCS</dfn> 0x10</u></td></tr>
<tr><th id="3406">3406</th><td><i>/* enum: PMA-PMD. */</i></td></tr>
<tr><th id="3407">3407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_PMAPMD" data-ref="_M/MC_CMD_LOOPBACK_PMAPMD">MC_CMD_LOOPBACK_PMAPMD</dfn> 0x11</u></td></tr>
<tr><th id="3408">3408</th><td><i>/* enum: Cross-Port. */</i></td></tr>
<tr><th id="3409">3409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XPORT" data-ref="_M/MC_CMD_LOOPBACK_XPORT">MC_CMD_LOOPBACK_XPORT</dfn> 0x12</u></td></tr>
<tr><th id="3410">3410</th><td><i>/* enum: XGMII-Wireside. */</i></td></tr>
<tr><th id="3411">3411</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XGMII_WS" data-ref="_M/MC_CMD_LOOPBACK_XGMII_WS">MC_CMD_LOOPBACK_XGMII_WS</dfn> 0x13</u></td></tr>
<tr><th id="3412">3412</th><td><i>/* enum: XAUI Wireside. */</i></td></tr>
<tr><th id="3413">3413</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XAUI_WS" data-ref="_M/MC_CMD_LOOPBACK_XAUI_WS">MC_CMD_LOOPBACK_XAUI_WS</dfn> 0x14</u></td></tr>
<tr><th id="3414">3414</th><td><i>/* enum: XAUI Wireside Far. */</i></td></tr>
<tr><th id="3415">3415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XAUI_WS_FAR" data-ref="_M/MC_CMD_LOOPBACK_XAUI_WS_FAR">MC_CMD_LOOPBACK_XAUI_WS_FAR</dfn> 0x15</u></td></tr>
<tr><th id="3416">3416</th><td><i>/* enum: XAUI Wireside near. */</i></td></tr>
<tr><th id="3417">3417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XAUI_WS_NEAR" data-ref="_M/MC_CMD_LOOPBACK_XAUI_WS_NEAR">MC_CMD_LOOPBACK_XAUI_WS_NEAR</dfn> 0x16</u></td></tr>
<tr><th id="3418">3418</th><td><i>/* enum: GMII Wireside. */</i></td></tr>
<tr><th id="3419">3419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_GMII_WS" data-ref="_M/MC_CMD_LOOPBACK_GMII_WS">MC_CMD_LOOPBACK_GMII_WS</dfn> 0x17</u></td></tr>
<tr><th id="3420">3420</th><td><i>/* enum: XFI Wireside. */</i></td></tr>
<tr><th id="3421">3421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XFI_WS" data-ref="_M/MC_CMD_LOOPBACK_XFI_WS">MC_CMD_LOOPBACK_XFI_WS</dfn> 0x18</u></td></tr>
<tr><th id="3422">3422</th><td><i>/* enum: XFI Wireside Far. */</i></td></tr>
<tr><th id="3423">3423</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_XFI_WS_FAR" data-ref="_M/MC_CMD_LOOPBACK_XFI_WS_FAR">MC_CMD_LOOPBACK_XFI_WS_FAR</dfn> 0x19</u></td></tr>
<tr><th id="3424">3424</th><td><i>/* enum: PhyXS Wireside. */</i></td></tr>
<tr><th id="3425">3425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_PHYXS_WS" data-ref="_M/MC_CMD_LOOPBACK_PHYXS_WS">MC_CMD_LOOPBACK_PHYXS_WS</dfn> 0x1a</u></td></tr>
<tr><th id="3426">3426</th><td><i>/* enum: PMA lanes MAC-Serdes. */</i></td></tr>
<tr><th id="3427">3427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_PMA_INT" data-ref="_M/MC_CMD_LOOPBACK_PMA_INT">MC_CMD_LOOPBACK_PMA_INT</dfn> 0x1b</u></td></tr>
<tr><th id="3428">3428</th><td><i>/* enum: KR Serdes Parallel (Encoder). */</i></td></tr>
<tr><th id="3429">3429</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_SD_NEAR" data-ref="_M/MC_CMD_LOOPBACK_SD_NEAR">MC_CMD_LOOPBACK_SD_NEAR</dfn> 0x1c</u></td></tr>
<tr><th id="3430">3430</th><td><i>/* enum: KR Serdes Serial. */</i></td></tr>
<tr><th id="3431">3431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_SD_FAR" data-ref="_M/MC_CMD_LOOPBACK_SD_FAR">MC_CMD_LOOPBACK_SD_FAR</dfn> 0x1d</u></td></tr>
<tr><th id="3432">3432</th><td><i>/* enum: PMA lanes MAC-Serdes Wireside. */</i></td></tr>
<tr><th id="3433">3433</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_PMA_INT_WS" data-ref="_M/MC_CMD_LOOPBACK_PMA_INT_WS">MC_CMD_LOOPBACK_PMA_INT_WS</dfn> 0x1e</u></td></tr>
<tr><th id="3434">3434</th><td><i>/* enum: KR Serdes Parallel Wireside (Full PCS). */</i></td></tr>
<tr><th id="3435">3435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_SD_FEP2_WS" data-ref="_M/MC_CMD_LOOPBACK_SD_FEP2_WS">MC_CMD_LOOPBACK_SD_FEP2_WS</dfn> 0x1f</u></td></tr>
<tr><th id="3436">3436</th><td><i>/* enum: KR Serdes Parallel Wireside (Sym Aligner to TX). */</i></td></tr>
<tr><th id="3437">3437</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_SD_FEP1_5_WS" data-ref="_M/MC_CMD_LOOPBACK_SD_FEP1_5_WS">MC_CMD_LOOPBACK_SD_FEP1_5_WS</dfn> 0x20</u></td></tr>
<tr><th id="3438">3438</th><td><i>/* enum: KR Serdes Parallel Wireside (Deserializer to Serializer). */</i></td></tr>
<tr><th id="3439">3439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_SD_FEP_WS" data-ref="_M/MC_CMD_LOOPBACK_SD_FEP_WS">MC_CMD_LOOPBACK_SD_FEP_WS</dfn> 0x21</u></td></tr>
<tr><th id="3440">3440</th><td><i>/* enum: KR Serdes Serial Wireside. */</i></td></tr>
<tr><th id="3441">3441</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_SD_FES_WS" data-ref="_M/MC_CMD_LOOPBACK_SD_FES_WS">MC_CMD_LOOPBACK_SD_FES_WS</dfn> 0x22</u></td></tr>
<tr><th id="3442">3442</th><td><i>/* enum: Near side of AOE Siena side port */</i></td></tr>
<tr><th id="3443">3443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_AOE_INT_NEAR" data-ref="_M/MC_CMD_LOOPBACK_AOE_INT_NEAR">MC_CMD_LOOPBACK_AOE_INT_NEAR</dfn> 0x23</u></td></tr>
<tr><th id="3444">3444</th><td><i>/* enum: Medford Wireside datapath loopback */</i></td></tr>
<tr><th id="3445">3445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_DATA_WS" data-ref="_M/MC_CMD_LOOPBACK_DATA_WS">MC_CMD_LOOPBACK_DATA_WS</dfn> 0x24</u></td></tr>
<tr><th id="3446">3446</th><td><i>/* enum: Force link up without setting up any physical loopback (snapper use</i></td></tr>
<tr><th id="3447">3447</th><td><i> * only)</i></td></tr>
<tr><th id="3448">3448</th><td><i> */</i></td></tr>
<tr><th id="3449">3449</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOOPBACK_FORCE_EXT_LINK" data-ref="_M/MC_CMD_LOOPBACK_FORCE_EXT_LINK">MC_CMD_LOOPBACK_FORCE_EXT_LINK</dfn> 0x25</u></td></tr>
<tr><th id="3450">3450</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3451">3451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_1G_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_1G_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_1G_OFST</dfn> 8</u></td></tr>
<tr><th id="3452">3452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_1G_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_1G_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_1G_LEN</dfn> 8</u></td></tr>
<tr><th id="3453">3453</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_1G_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_1G_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_1G_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="3454">3454</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_1G_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_1G_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_1G_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="3455">3455</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3456">3456</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3457">3457</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3458">3458</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_10G_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_10G_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_10G_OFST</dfn> 16</u></td></tr>
<tr><th id="3459">3459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_10G_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_10G_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_10G_LEN</dfn> 8</u></td></tr>
<tr><th id="3460">3460</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_10G_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_10G_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_10G_LO_OFST</dfn> 16</u></td></tr>
<tr><th id="3461">3461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_10G_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_10G_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_10G_HI_OFST</dfn> 20</u></td></tr>
<tr><th id="3462">3462</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3463">3463</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3464">3464</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3465">3465</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_OFST</dfn> 24</u></td></tr>
<tr><th id="3466">3466</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_LEN</dfn> 8</u></td></tr>
<tr><th id="3467">3467</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_LO_OFST</dfn> 24</u></td></tr>
<tr><th id="3468">3468</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_SUGGESTED_HI_OFST</dfn> 28</u></td></tr>
<tr><th id="3469">3469</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3470">3470</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3471">3471</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3472">3472</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_40G_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_40G_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_40G_OFST</dfn> 32</u></td></tr>
<tr><th id="3473">3473</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_40G_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_40G_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_40G_LEN</dfn> 8</u></td></tr>
<tr><th id="3474">3474</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_40G_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_40G_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_40G_LO_OFST</dfn> 32</u></td></tr>
<tr><th id="3475">3475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_40G_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_40G_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_40G_HI_OFST</dfn> 36</u></td></tr>
<tr><th id="3476">3476</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3477">3477</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3478">3478</th><td></td></tr>
<tr><th id="3479">3479</th><td><i>/* MC_CMD_GET_LOOPBACK_MODES_OUT_V2 msgresponse: Supported loopback modes for</i></td></tr>
<tr><th id="3480">3480</th><td><i> * newer NICs with 25G/50G/100G support</i></td></tr>
<tr><th id="3481">3481</th><td><i> */</i></td></tr>
<tr><th id="3482">3482</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_LEN</dfn> 64</u></td></tr>
<tr><th id="3483">3483</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3484">3484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_OFST</dfn> 0</u></td></tr>
<tr><th id="3485">3485</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_LEN</dfn> 8</u></td></tr>
<tr><th id="3486">3486</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="3487">3487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100M_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="3488">3488</th><td><i>/* enum: None. */</i></td></tr>
<tr><th id="3489">3489</th><td><i>/*               MC_CMD_LOOPBACK_NONE 0x0 */</i></td></tr>
<tr><th id="3490">3490</th><td><i>/* enum: Data. */</i></td></tr>
<tr><th id="3491">3491</th><td><i>/*               MC_CMD_LOOPBACK_DATA 0x1 */</i></td></tr>
<tr><th id="3492">3492</th><td><i>/* enum: GMAC. */</i></td></tr>
<tr><th id="3493">3493</th><td><i>/*               MC_CMD_LOOPBACK_GMAC 0x2 */</i></td></tr>
<tr><th id="3494">3494</th><td><i>/* enum: XGMII. */</i></td></tr>
<tr><th id="3495">3495</th><td><i>/*               MC_CMD_LOOPBACK_XGMII 0x3 */</i></td></tr>
<tr><th id="3496">3496</th><td><i>/* enum: XGXS. */</i></td></tr>
<tr><th id="3497">3497</th><td><i>/*               MC_CMD_LOOPBACK_XGXS 0x4 */</i></td></tr>
<tr><th id="3498">3498</th><td><i>/* enum: XAUI. */</i></td></tr>
<tr><th id="3499">3499</th><td><i>/*               MC_CMD_LOOPBACK_XAUI 0x5 */</i></td></tr>
<tr><th id="3500">3500</th><td><i>/* enum: GMII. */</i></td></tr>
<tr><th id="3501">3501</th><td><i>/*               MC_CMD_LOOPBACK_GMII 0x6 */</i></td></tr>
<tr><th id="3502">3502</th><td><i>/* enum: SGMII. */</i></td></tr>
<tr><th id="3503">3503</th><td><i>/*               MC_CMD_LOOPBACK_SGMII 0x7 */</i></td></tr>
<tr><th id="3504">3504</th><td><i>/* enum: XGBR. */</i></td></tr>
<tr><th id="3505">3505</th><td><i>/*               MC_CMD_LOOPBACK_XGBR 0x8 */</i></td></tr>
<tr><th id="3506">3506</th><td><i>/* enum: XFI. */</i></td></tr>
<tr><th id="3507">3507</th><td><i>/*               MC_CMD_LOOPBACK_XFI 0x9 */</i></td></tr>
<tr><th id="3508">3508</th><td><i>/* enum: XAUI Far. */</i></td></tr>
<tr><th id="3509">3509</th><td><i>/*               MC_CMD_LOOPBACK_XAUI_FAR 0xa */</i></td></tr>
<tr><th id="3510">3510</th><td><i>/* enum: GMII Far. */</i></td></tr>
<tr><th id="3511">3511</th><td><i>/*               MC_CMD_LOOPBACK_GMII_FAR 0xb */</i></td></tr>
<tr><th id="3512">3512</th><td><i>/* enum: SGMII Far. */</i></td></tr>
<tr><th id="3513">3513</th><td><i>/*               MC_CMD_LOOPBACK_SGMII_FAR 0xc */</i></td></tr>
<tr><th id="3514">3514</th><td><i>/* enum: XFI Far. */</i></td></tr>
<tr><th id="3515">3515</th><td><i>/*               MC_CMD_LOOPBACK_XFI_FAR 0xd */</i></td></tr>
<tr><th id="3516">3516</th><td><i>/* enum: GPhy. */</i></td></tr>
<tr><th id="3517">3517</th><td><i>/*               MC_CMD_LOOPBACK_GPHY 0xe */</i></td></tr>
<tr><th id="3518">3518</th><td><i>/* enum: PhyXS. */</i></td></tr>
<tr><th id="3519">3519</th><td><i>/*               MC_CMD_LOOPBACK_PHYXS 0xf */</i></td></tr>
<tr><th id="3520">3520</th><td><i>/* enum: PCS. */</i></td></tr>
<tr><th id="3521">3521</th><td><i>/*               MC_CMD_LOOPBACK_PCS 0x10 */</i></td></tr>
<tr><th id="3522">3522</th><td><i>/* enum: PMA-PMD. */</i></td></tr>
<tr><th id="3523">3523</th><td><i>/*               MC_CMD_LOOPBACK_PMAPMD 0x11 */</i></td></tr>
<tr><th id="3524">3524</th><td><i>/* enum: Cross-Port. */</i></td></tr>
<tr><th id="3525">3525</th><td><i>/*               MC_CMD_LOOPBACK_XPORT 0x12 */</i></td></tr>
<tr><th id="3526">3526</th><td><i>/* enum: XGMII-Wireside. */</i></td></tr>
<tr><th id="3527">3527</th><td><i>/*               MC_CMD_LOOPBACK_XGMII_WS 0x13 */</i></td></tr>
<tr><th id="3528">3528</th><td><i>/* enum: XAUI Wireside. */</i></td></tr>
<tr><th id="3529">3529</th><td><i>/*               MC_CMD_LOOPBACK_XAUI_WS 0x14 */</i></td></tr>
<tr><th id="3530">3530</th><td><i>/* enum: XAUI Wireside Far. */</i></td></tr>
<tr><th id="3531">3531</th><td><i>/*               MC_CMD_LOOPBACK_XAUI_WS_FAR 0x15 */</i></td></tr>
<tr><th id="3532">3532</th><td><i>/* enum: XAUI Wireside near. */</i></td></tr>
<tr><th id="3533">3533</th><td><i>/*               MC_CMD_LOOPBACK_XAUI_WS_NEAR 0x16 */</i></td></tr>
<tr><th id="3534">3534</th><td><i>/* enum: GMII Wireside. */</i></td></tr>
<tr><th id="3535">3535</th><td><i>/*               MC_CMD_LOOPBACK_GMII_WS 0x17 */</i></td></tr>
<tr><th id="3536">3536</th><td><i>/* enum: XFI Wireside. */</i></td></tr>
<tr><th id="3537">3537</th><td><i>/*               MC_CMD_LOOPBACK_XFI_WS 0x18 */</i></td></tr>
<tr><th id="3538">3538</th><td><i>/* enum: XFI Wireside Far. */</i></td></tr>
<tr><th id="3539">3539</th><td><i>/*               MC_CMD_LOOPBACK_XFI_WS_FAR 0x19 */</i></td></tr>
<tr><th id="3540">3540</th><td><i>/* enum: PhyXS Wireside. */</i></td></tr>
<tr><th id="3541">3541</th><td><i>/*               MC_CMD_LOOPBACK_PHYXS_WS 0x1a */</i></td></tr>
<tr><th id="3542">3542</th><td><i>/* enum: PMA lanes MAC-Serdes. */</i></td></tr>
<tr><th id="3543">3543</th><td><i>/*               MC_CMD_LOOPBACK_PMA_INT 0x1b */</i></td></tr>
<tr><th id="3544">3544</th><td><i>/* enum: KR Serdes Parallel (Encoder). */</i></td></tr>
<tr><th id="3545">3545</th><td><i>/*               MC_CMD_LOOPBACK_SD_NEAR 0x1c */</i></td></tr>
<tr><th id="3546">3546</th><td><i>/* enum: KR Serdes Serial. */</i></td></tr>
<tr><th id="3547">3547</th><td><i>/*               MC_CMD_LOOPBACK_SD_FAR 0x1d */</i></td></tr>
<tr><th id="3548">3548</th><td><i>/* enum: PMA lanes MAC-Serdes Wireside. */</i></td></tr>
<tr><th id="3549">3549</th><td><i>/*               MC_CMD_LOOPBACK_PMA_INT_WS 0x1e */</i></td></tr>
<tr><th id="3550">3550</th><td><i>/* enum: KR Serdes Parallel Wireside (Full PCS). */</i></td></tr>
<tr><th id="3551">3551</th><td><i>/*               MC_CMD_LOOPBACK_SD_FEP2_WS 0x1f */</i></td></tr>
<tr><th id="3552">3552</th><td><i>/* enum: KR Serdes Parallel Wireside (Sym Aligner to TX). */</i></td></tr>
<tr><th id="3553">3553</th><td><i>/*               MC_CMD_LOOPBACK_SD_FEP1_5_WS 0x20 */</i></td></tr>
<tr><th id="3554">3554</th><td><i>/* enum: KR Serdes Parallel Wireside (Deserializer to Serializer). */</i></td></tr>
<tr><th id="3555">3555</th><td><i>/*               MC_CMD_LOOPBACK_SD_FEP_WS 0x21 */</i></td></tr>
<tr><th id="3556">3556</th><td><i>/* enum: KR Serdes Serial Wireside. */</i></td></tr>
<tr><th id="3557">3557</th><td><i>/*               MC_CMD_LOOPBACK_SD_FES_WS 0x22 */</i></td></tr>
<tr><th id="3558">3558</th><td><i>/* enum: Near side of AOE Siena side port */</i></td></tr>
<tr><th id="3559">3559</th><td><i>/*               MC_CMD_LOOPBACK_AOE_INT_NEAR 0x23 */</i></td></tr>
<tr><th id="3560">3560</th><td><i>/* enum: Medford Wireside datapath loopback */</i></td></tr>
<tr><th id="3561">3561</th><td><i>/*               MC_CMD_LOOPBACK_DATA_WS 0x24 */</i></td></tr>
<tr><th id="3562">3562</th><td><i>/* enum: Force link up without setting up any physical loopback (snapper use</i></td></tr>
<tr><th id="3563">3563</th><td><i> * only)</i></td></tr>
<tr><th id="3564">3564</th><td><i> */</i></td></tr>
<tr><th id="3565">3565</th><td><i>/*               MC_CMD_LOOPBACK_FORCE_EXT_LINK 0x25 */</i></td></tr>
<tr><th id="3566">3566</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3567">3567</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_OFST</dfn> 8</u></td></tr>
<tr><th id="3568">3568</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_LEN</dfn> 8</u></td></tr>
<tr><th id="3569">3569</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="3570">3570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_1G_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="3571">3571</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3572">3572</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3573">3573</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3574">3574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_OFST</dfn> 16</u></td></tr>
<tr><th id="3575">3575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_LEN</dfn> 8</u></td></tr>
<tr><th id="3576">3576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_LO_OFST</dfn> 16</u></td></tr>
<tr><th id="3577">3577</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_10G_HI_OFST</dfn> 20</u></td></tr>
<tr><th id="3578">3578</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3579">3579</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3580">3580</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3581">3581</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_OFST</dfn> 24</u></td></tr>
<tr><th id="3582">3582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_LEN</dfn> 8</u></td></tr>
<tr><th id="3583">3583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_LO_OFST</dfn> 24</u></td></tr>
<tr><th id="3584">3584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_SUGGESTED_HI_OFST</dfn> 28</u></td></tr>
<tr><th id="3585">3585</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3586">3586</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3587">3587</th><td><i>/* Supported loopbacks. */</i></td></tr>
<tr><th id="3588">3588</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_OFST</dfn> 32</u></td></tr>
<tr><th id="3589">3589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_LEN</dfn> 8</u></td></tr>
<tr><th id="3590">3590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_LO_OFST</dfn> 32</u></td></tr>
<tr><th id="3591">3591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_40G_HI_OFST</dfn> 36</u></td></tr>
<tr><th id="3592">3592</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3593">3593</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3594">3594</th><td><i>/* Supported 25G loopbacks. */</i></td></tr>
<tr><th id="3595">3595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_OFST</dfn> 40</u></td></tr>
<tr><th id="3596">3596</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_LEN</dfn> 8</u></td></tr>
<tr><th id="3597">3597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_LO_OFST</dfn> 40</u></td></tr>
<tr><th id="3598">3598</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_25G_HI_OFST</dfn> 44</u></td></tr>
<tr><th id="3599">3599</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3600">3600</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3601">3601</th><td><i>/* Supported 50 loopbacks. */</i></td></tr>
<tr><th id="3602">3602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_OFST</dfn> 48</u></td></tr>
<tr><th id="3603">3603</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_LEN</dfn> 8</u></td></tr>
<tr><th id="3604">3604</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_LO_OFST</dfn> 48</u></td></tr>
<tr><th id="3605">3605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_50G_HI_OFST</dfn> 52</u></td></tr>
<tr><th id="3606">3606</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3607">3607</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3608">3608</th><td><i>/* Supported 100G loopbacks. */</i></td></tr>
<tr><th id="3609">3609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_OFST</dfn> 56</u></td></tr>
<tr><th id="3610">3610</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_LEN" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_LEN">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_LEN</dfn> 8</u></td></tr>
<tr><th id="3611">3611</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_LO_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_LO_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_LO_OFST</dfn> 56</u></td></tr>
<tr><th id="3612">3612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_HI_OFST" data-ref="_M/MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_HI_OFST">MC_CMD_GET_LOOPBACK_MODES_OUT_V2_100G_HI_OFST</dfn> 60</u></td></tr>
<tr><th id="3613">3613</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3614">3614</th><td><i>/*               100M */</i></td></tr>
<tr><th id="3615">3615</th><td></td></tr>
<tr><th id="3616">3616</th><td><i>/* AN_TYPE structuredef: Auto-negotiation types defined in IEEE802.3 */</i></td></tr>
<tr><th id="3617">3617</th><td><u>#define	<dfn class="macro" id="_M/AN_TYPE_LEN" data-ref="_M/AN_TYPE_LEN">AN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="3618">3618</th><td><u>#define	<dfn class="macro" id="_M/AN_TYPE_TYPE_OFST" data-ref="_M/AN_TYPE_TYPE_OFST">AN_TYPE_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="3619">3619</th><td><u>#define	<dfn class="macro" id="_M/AN_TYPE_TYPE_LEN" data-ref="_M/AN_TYPE_TYPE_LEN">AN_TYPE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="3620">3620</th><td><i>/* enum: None, AN disabled or not supported */</i></td></tr>
<tr><th id="3621">3621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_AN_NONE" data-ref="_M/MC_CMD_AN_NONE">MC_CMD_AN_NONE</dfn> 0x0</u></td></tr>
<tr><th id="3622">3622</th><td><i>/* enum: Clause 28 - BASE-T */</i></td></tr>
<tr><th id="3623">3623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_AN_CLAUSE28" data-ref="_M/MC_CMD_AN_CLAUSE28">MC_CMD_AN_CLAUSE28</dfn> 0x1</u></td></tr>
<tr><th id="3624">3624</th><td><i>/* enum: Clause 37 - BASE-X */</i></td></tr>
<tr><th id="3625">3625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_AN_CLAUSE37" data-ref="_M/MC_CMD_AN_CLAUSE37">MC_CMD_AN_CLAUSE37</dfn> 0x2</u></td></tr>
<tr><th id="3626">3626</th><td><i>/* enum: Clause 73 - BASE-R startup protocol for backplane and copper cable</i></td></tr>
<tr><th id="3627">3627</th><td><i> * assemblies. Includes Clause 72/Clause 92 link-training.</i></td></tr>
<tr><th id="3628">3628</th><td><i> */</i></td></tr>
<tr><th id="3629">3629</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_AN_CLAUSE73" data-ref="_M/MC_CMD_AN_CLAUSE73">MC_CMD_AN_CLAUSE73</dfn> 0x3</u></td></tr>
<tr><th id="3630">3630</th><td><u>#define	<dfn class="macro" id="_M/AN_TYPE_TYPE_LBN" data-ref="_M/AN_TYPE_TYPE_LBN">AN_TYPE_TYPE_LBN</dfn> 0</u></td></tr>
<tr><th id="3631">3631</th><td><u>#define	<dfn class="macro" id="_M/AN_TYPE_TYPE_WIDTH" data-ref="_M/AN_TYPE_TYPE_WIDTH">AN_TYPE_TYPE_WIDTH</dfn> 32</u></td></tr>
<tr><th id="3632">3632</th><td></td></tr>
<tr><th id="3633">3633</th><td><i>/* FEC_TYPE structuredef: Forward error correction types defined in IEEE802.3</i></td></tr>
<tr><th id="3634">3634</th><td><i> */</i></td></tr>
<tr><th id="3635">3635</th><td><u>#define	<dfn class="macro" id="_M/FEC_TYPE_LEN" data-ref="_M/FEC_TYPE_LEN">FEC_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="3636">3636</th><td><u>#define	<dfn class="macro" id="_M/FEC_TYPE_TYPE_OFST" data-ref="_M/FEC_TYPE_TYPE_OFST">FEC_TYPE_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="3637">3637</th><td><u>#define	<dfn class="macro" id="_M/FEC_TYPE_TYPE_LEN" data-ref="_M/FEC_TYPE_TYPE_LEN">FEC_TYPE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="3638">3638</th><td><i>/* enum: No FEC */</i></td></tr>
<tr><th id="3639">3639</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FEC_NONE" data-ref="_M/MC_CMD_FEC_NONE">MC_CMD_FEC_NONE</dfn> 0x0</u></td></tr>
<tr><th id="3640">3640</th><td><i>/* enum: Clause 74 BASE-R FEC (a.k.a Firecode) */</i></td></tr>
<tr><th id="3641">3641</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FEC_BASER" data-ref="_M/MC_CMD_FEC_BASER">MC_CMD_FEC_BASER</dfn> 0x1</u></td></tr>
<tr><th id="3642">3642</th><td><i>/* enum: Clause 91/Clause 108 Reed-Solomon FEC */</i></td></tr>
<tr><th id="3643">3643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FEC_RS" data-ref="_M/MC_CMD_FEC_RS">MC_CMD_FEC_RS</dfn> 0x2</u></td></tr>
<tr><th id="3644">3644</th><td><u>#define	<dfn class="macro" id="_M/FEC_TYPE_TYPE_LBN" data-ref="_M/FEC_TYPE_TYPE_LBN">FEC_TYPE_TYPE_LBN</dfn> 0</u></td></tr>
<tr><th id="3645">3645</th><td><u>#define	<dfn class="macro" id="_M/FEC_TYPE_TYPE_WIDTH" data-ref="_M/FEC_TYPE_TYPE_WIDTH">FEC_TYPE_TYPE_WIDTH</dfn> 32</u></td></tr>
<tr><th id="3646">3646</th><td></td></tr>
<tr><th id="3647">3647</th><td></td></tr>
<tr><th id="3648">3648</th><td><i>/***********************************/</i></td></tr>
<tr><th id="3649">3649</th><td><i>/* MC_CMD_GET_LINK</i></td></tr>
<tr><th id="3650">3650</th><td><i> * Read the unified MAC/PHY link state. Locks required: None Return code: 0,</i></td></tr>
<tr><th id="3651">3651</th><td><i> * ETIME.</i></td></tr>
<tr><th id="3652">3652</th><td><i> */</i></td></tr>
<tr><th id="3653">3653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK" data-ref="_M/MC_CMD_GET_LINK">MC_CMD_GET_LINK</dfn> 0x29</u></td></tr>
<tr><th id="3654">3654</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x29_PRIVILEGE_CTG">MC_CMD_0x29_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="3655">3655</th><td></td></tr>
<tr><th id="3656">3656</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x29_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x29_PRIVILEGE_CTG">MC_CMD_0x29_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="3657">3657</th><td></td></tr>
<tr><th id="3658">3658</th><td><i>/* MC_CMD_GET_LINK_IN msgrequest */</i></td></tr>
<tr><th id="3659">3659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_IN_LEN" data-ref="_M/MC_CMD_GET_LINK_IN_LEN">MC_CMD_GET_LINK_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="3660">3660</th><td></td></tr>
<tr><th id="3661">3661</th><td><i>/* MC_CMD_GET_LINK_OUT msgresponse */</i></td></tr>
<tr><th id="3662">3662</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_LEN">MC_CMD_GET_LINK_OUT_LEN</dfn> 28</u></td></tr>
<tr><th id="3663">3663</th><td><i>/* Near-side advertised capabilities. Refer to</i></td></tr>
<tr><th id="3664">3664</th><td><i> * MC_CMD_GET_PHY_CFG_OUT/SUPPORTED_CAP for bit definitions.</i></td></tr>
<tr><th id="3665">3665</th><td><i> */</i></td></tr>
<tr><th id="3666">3666</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_CAP_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_CAP_OFST">MC_CMD_GET_LINK_OUT_CAP_OFST</dfn> 0</u></td></tr>
<tr><th id="3667">3667</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_CAP_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_CAP_LEN">MC_CMD_GET_LINK_OUT_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="3668">3668</th><td><i>/* Link-partner advertised capabilities. Refer to</i></td></tr>
<tr><th id="3669">3669</th><td><i> * MC_CMD_GET_PHY_CFG_OUT/SUPPORTED_CAP for bit definitions.</i></td></tr>
<tr><th id="3670">3670</th><td><i> */</i></td></tr>
<tr><th id="3671">3671</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LP_CAP_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_LP_CAP_OFST">MC_CMD_GET_LINK_OUT_LP_CAP_OFST</dfn> 4</u></td></tr>
<tr><th id="3672">3672</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LP_CAP_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_LP_CAP_LEN">MC_CMD_GET_LINK_OUT_LP_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="3673">3673</th><td><i>/* Autonegotiated speed in mbit/s. The link may still be down even if this</i></td></tr>
<tr><th id="3674">3674</th><td><i> * reads non-zero.</i></td></tr>
<tr><th id="3675">3675</th><td><i> */</i></td></tr>
<tr><th id="3676">3676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LINK_SPEED_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_LINK_SPEED_OFST">MC_CMD_GET_LINK_OUT_LINK_SPEED_OFST</dfn> 8</u></td></tr>
<tr><th id="3677">3677</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LINK_SPEED_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_LINK_SPEED_LEN">MC_CMD_GET_LINK_OUT_LINK_SPEED_LEN</dfn> 4</u></td></tr>
<tr><th id="3678">3678</th><td><i>/* Current loopback setting. */</i></td></tr>
<tr><th id="3679">3679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LOOPBACK_MODE_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_LOOPBACK_MODE_OFST">MC_CMD_GET_LINK_OUT_LOOPBACK_MODE_OFST</dfn> 12</u></td></tr>
<tr><th id="3680">3680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LOOPBACK_MODE_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_LOOPBACK_MODE_LEN">MC_CMD_GET_LINK_OUT_LOOPBACK_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="3681">3681</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3682">3682</th><td><i>/*               MC_CMD_GET_LOOPBACK_MODES/MC_CMD_GET_LOOPBACK_MODES_OUT/100M */</i></td></tr>
<tr><th id="3683">3683</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_FLAGS_OFST">MC_CMD_GET_LINK_OUT_FLAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="3684">3684</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_FLAGS_LEN">MC_CMD_GET_LINK_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="3685">3685</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LINK_UP_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_LINK_UP_LBN">MC_CMD_GET_LINK_OUT_LINK_UP_LBN</dfn> 0</u></td></tr>
<tr><th id="3686">3686</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LINK_UP_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_LINK_UP_WIDTH">MC_CMD_GET_LINK_OUT_LINK_UP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3687">3687</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_FULL_DUPLEX_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_FULL_DUPLEX_LBN">MC_CMD_GET_LINK_OUT_FULL_DUPLEX_LBN</dfn> 1</u></td></tr>
<tr><th id="3688">3688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_FULL_DUPLEX_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_FULL_DUPLEX_WIDTH">MC_CMD_GET_LINK_OUT_FULL_DUPLEX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3689">3689</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_BPX_LINK_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_BPX_LINK_LBN">MC_CMD_GET_LINK_OUT_BPX_LINK_LBN</dfn> 2</u></td></tr>
<tr><th id="3690">3690</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_BPX_LINK_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_BPX_LINK_WIDTH">MC_CMD_GET_LINK_OUT_BPX_LINK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3691">3691</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_PHY_LINK_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_PHY_LINK_LBN">MC_CMD_GET_LINK_OUT_PHY_LINK_LBN</dfn> 3</u></td></tr>
<tr><th id="3692">3692</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_PHY_LINK_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_PHY_LINK_WIDTH">MC_CMD_GET_LINK_OUT_PHY_LINK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3693">3693</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LINK_FAULT_RX_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_LINK_FAULT_RX_LBN">MC_CMD_GET_LINK_OUT_LINK_FAULT_RX_LBN</dfn> 6</u></td></tr>
<tr><th id="3694">3694</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LINK_FAULT_RX_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_LINK_FAULT_RX_WIDTH">MC_CMD_GET_LINK_OUT_LINK_FAULT_RX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3695">3695</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LINK_FAULT_TX_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_LINK_FAULT_TX_LBN">MC_CMD_GET_LINK_OUT_LINK_FAULT_TX_LBN</dfn> 7</u></td></tr>
<tr><th id="3696">3696</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_LINK_FAULT_TX_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_LINK_FAULT_TX_WIDTH">MC_CMD_GET_LINK_OUT_LINK_FAULT_TX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3697">3697</th><td><i>/* This returns the negotiated flow control value. */</i></td></tr>
<tr><th id="3698">3698</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_FCNTL_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_FCNTL_OFST">MC_CMD_GET_LINK_OUT_FCNTL_OFST</dfn> 20</u></td></tr>
<tr><th id="3699">3699</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_FCNTL_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_FCNTL_LEN">MC_CMD_GET_LINK_OUT_FCNTL_LEN</dfn> 4</u></td></tr>
<tr><th id="3700">3700</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3701">3701</th><td><i>/*               MC_CMD_SET_MAC/MC_CMD_SET_MAC_IN/FCNTL */</i></td></tr>
<tr><th id="3702">3702</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_MAC_FAULT_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_MAC_FAULT_OFST">MC_CMD_GET_LINK_OUT_MAC_FAULT_OFST</dfn> 24</u></td></tr>
<tr><th id="3703">3703</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_MAC_FAULT_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_MAC_FAULT_LEN">MC_CMD_GET_LINK_OUT_MAC_FAULT_LEN</dfn> 4</u></td></tr>
<tr><th id="3704">3704</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FAULT_XGMII_LOCAL_LBN" data-ref="_M/MC_CMD_MAC_FAULT_XGMII_LOCAL_LBN">MC_CMD_MAC_FAULT_XGMII_LOCAL_LBN</dfn> 0</u></td></tr>
<tr><th id="3705">3705</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FAULT_XGMII_LOCAL_WIDTH" data-ref="_M/MC_CMD_MAC_FAULT_XGMII_LOCAL_WIDTH">MC_CMD_MAC_FAULT_XGMII_LOCAL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3706">3706</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FAULT_XGMII_REMOTE_LBN" data-ref="_M/MC_CMD_MAC_FAULT_XGMII_REMOTE_LBN">MC_CMD_MAC_FAULT_XGMII_REMOTE_LBN</dfn> 1</u></td></tr>
<tr><th id="3707">3707</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FAULT_XGMII_REMOTE_WIDTH" data-ref="_M/MC_CMD_MAC_FAULT_XGMII_REMOTE_WIDTH">MC_CMD_MAC_FAULT_XGMII_REMOTE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3708">3708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FAULT_SGMII_REMOTE_LBN" data-ref="_M/MC_CMD_MAC_FAULT_SGMII_REMOTE_LBN">MC_CMD_MAC_FAULT_SGMII_REMOTE_LBN</dfn> 2</u></td></tr>
<tr><th id="3709">3709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FAULT_SGMII_REMOTE_WIDTH" data-ref="_M/MC_CMD_MAC_FAULT_SGMII_REMOTE_WIDTH">MC_CMD_MAC_FAULT_SGMII_REMOTE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3710">3710</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FAULT_PENDING_RECONFIG_LBN" data-ref="_M/MC_CMD_MAC_FAULT_PENDING_RECONFIG_LBN">MC_CMD_MAC_FAULT_PENDING_RECONFIG_LBN</dfn> 3</u></td></tr>
<tr><th id="3711">3711</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FAULT_PENDING_RECONFIG_WIDTH" data-ref="_M/MC_CMD_MAC_FAULT_PENDING_RECONFIG_WIDTH">MC_CMD_MAC_FAULT_PENDING_RECONFIG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3712">3712</th><td></td></tr>
<tr><th id="3713">3713</th><td><i>/* MC_CMD_GET_LINK_OUT_V2 msgresponse: Extended link state information */</i></td></tr>
<tr><th id="3714">3714</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LEN">MC_CMD_GET_LINK_OUT_V2_LEN</dfn> 44</u></td></tr>
<tr><th id="3715">3715</th><td><i>/* Near-side advertised capabilities. Refer to</i></td></tr>
<tr><th id="3716">3716</th><td><i> * MC_CMD_GET_PHY_CFG_OUT/SUPPORTED_CAP for bit definitions.</i></td></tr>
<tr><th id="3717">3717</th><td><i> */</i></td></tr>
<tr><th id="3718">3718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_CAP_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_CAP_OFST">MC_CMD_GET_LINK_OUT_V2_CAP_OFST</dfn> 0</u></td></tr>
<tr><th id="3719">3719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_CAP_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_CAP_LEN">MC_CMD_GET_LINK_OUT_V2_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="3720">3720</th><td><i>/* Link-partner advertised capabilities. Refer to</i></td></tr>
<tr><th id="3721">3721</th><td><i> * MC_CMD_GET_PHY_CFG_OUT/SUPPORTED_CAP for bit definitions.</i></td></tr>
<tr><th id="3722">3722</th><td><i> */</i></td></tr>
<tr><th id="3723">3723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LP_CAP_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LP_CAP_OFST">MC_CMD_GET_LINK_OUT_V2_LP_CAP_OFST</dfn> 4</u></td></tr>
<tr><th id="3724">3724</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LP_CAP_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LP_CAP_LEN">MC_CMD_GET_LINK_OUT_V2_LP_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="3725">3725</th><td><i>/* Autonegotiated speed in mbit/s. The link may still be down even if this</i></td></tr>
<tr><th id="3726">3726</th><td><i> * reads non-zero.</i></td></tr>
<tr><th id="3727">3727</th><td><i> */</i></td></tr>
<tr><th id="3728">3728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LINK_SPEED_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LINK_SPEED_OFST">MC_CMD_GET_LINK_OUT_V2_LINK_SPEED_OFST</dfn> 8</u></td></tr>
<tr><th id="3729">3729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LINK_SPEED_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LINK_SPEED_LEN">MC_CMD_GET_LINK_OUT_V2_LINK_SPEED_LEN</dfn> 4</u></td></tr>
<tr><th id="3730">3730</th><td><i>/* Current loopback setting. */</i></td></tr>
<tr><th id="3731">3731</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LOOPBACK_MODE_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LOOPBACK_MODE_OFST">MC_CMD_GET_LINK_OUT_V2_LOOPBACK_MODE_OFST</dfn> 12</u></td></tr>
<tr><th id="3732">3732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LOOPBACK_MODE_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LOOPBACK_MODE_LEN">MC_CMD_GET_LINK_OUT_V2_LOOPBACK_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="3733">3733</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3734">3734</th><td><i>/*               MC_CMD_GET_LOOPBACK_MODES/MC_CMD_GET_LOOPBACK_MODES_OUT/100M */</i></td></tr>
<tr><th id="3735">3735</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FLAGS_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FLAGS_OFST">MC_CMD_GET_LINK_OUT_V2_FLAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="3736">3736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FLAGS_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FLAGS_LEN">MC_CMD_GET_LINK_OUT_V2_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="3737">3737</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LINK_UP_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LINK_UP_LBN">MC_CMD_GET_LINK_OUT_V2_LINK_UP_LBN</dfn> 0</u></td></tr>
<tr><th id="3738">3738</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LINK_UP_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LINK_UP_WIDTH">MC_CMD_GET_LINK_OUT_V2_LINK_UP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3739">3739</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FULL_DUPLEX_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FULL_DUPLEX_LBN">MC_CMD_GET_LINK_OUT_V2_FULL_DUPLEX_LBN</dfn> 1</u></td></tr>
<tr><th id="3740">3740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FULL_DUPLEX_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FULL_DUPLEX_WIDTH">MC_CMD_GET_LINK_OUT_V2_FULL_DUPLEX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3741">3741</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_BPX_LINK_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_BPX_LINK_LBN">MC_CMD_GET_LINK_OUT_V2_BPX_LINK_LBN</dfn> 2</u></td></tr>
<tr><th id="3742">3742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_BPX_LINK_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_BPX_LINK_WIDTH">MC_CMD_GET_LINK_OUT_V2_BPX_LINK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3743">3743</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PHY_LINK_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PHY_LINK_LBN">MC_CMD_GET_LINK_OUT_V2_PHY_LINK_LBN</dfn> 3</u></td></tr>
<tr><th id="3744">3744</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PHY_LINK_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PHY_LINK_WIDTH">MC_CMD_GET_LINK_OUT_V2_PHY_LINK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3745">3745</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_RX_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_RX_LBN">MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_RX_LBN</dfn> 6</u></td></tr>
<tr><th id="3746">3746</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_RX_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_RX_WIDTH">MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_RX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3747">3747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_TX_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_TX_LBN">MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_TX_LBN</dfn> 7</u></td></tr>
<tr><th id="3748">3748</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_TX_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_TX_WIDTH">MC_CMD_GET_LINK_OUT_V2_LINK_FAULT_TX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3749">3749</th><td><i>/* This returns the negotiated flow control value. */</i></td></tr>
<tr><th id="3750">3750</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FCNTL_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FCNTL_OFST">MC_CMD_GET_LINK_OUT_V2_FCNTL_OFST</dfn> 20</u></td></tr>
<tr><th id="3751">3751</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FCNTL_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FCNTL_LEN">MC_CMD_GET_LINK_OUT_V2_FCNTL_LEN</dfn> 4</u></td></tr>
<tr><th id="3752">3752</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3753">3753</th><td><i>/*               MC_CMD_SET_MAC/MC_CMD_SET_MAC_IN/FCNTL */</i></td></tr>
<tr><th id="3754">3754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_MAC_FAULT_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_MAC_FAULT_OFST">MC_CMD_GET_LINK_OUT_V2_MAC_FAULT_OFST</dfn> 24</u></td></tr>
<tr><th id="3755">3755</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_MAC_FAULT_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_MAC_FAULT_LEN">MC_CMD_GET_LINK_OUT_V2_MAC_FAULT_LEN</dfn> 4</u></td></tr>
<tr><th id="3756">3756</th><td><i>/*             MC_CMD_MAC_FAULT_XGMII_LOCAL_LBN 0 */</i></td></tr>
<tr><th id="3757">3757</th><td><i>/*             MC_CMD_MAC_FAULT_XGMII_LOCAL_WIDTH 1 */</i></td></tr>
<tr><th id="3758">3758</th><td><i>/*             MC_CMD_MAC_FAULT_XGMII_REMOTE_LBN 1 */</i></td></tr>
<tr><th id="3759">3759</th><td><i>/*             MC_CMD_MAC_FAULT_XGMII_REMOTE_WIDTH 1 */</i></td></tr>
<tr><th id="3760">3760</th><td><i>/*             MC_CMD_MAC_FAULT_SGMII_REMOTE_LBN 2 */</i></td></tr>
<tr><th id="3761">3761</th><td><i>/*             MC_CMD_MAC_FAULT_SGMII_REMOTE_WIDTH 1 */</i></td></tr>
<tr><th id="3762">3762</th><td><i>/*             MC_CMD_MAC_FAULT_PENDING_RECONFIG_LBN 3 */</i></td></tr>
<tr><th id="3763">3763</th><td><i>/*             MC_CMD_MAC_FAULT_PENDING_RECONFIG_WIDTH 1 */</i></td></tr>
<tr><th id="3764">3764</th><td><i>/* True local device capabilities (taking into account currently used PMD/MDI,</i></td></tr>
<tr><th id="3765">3765</th><td><i> * e.g. plugged-in module). In general, subset of</i></td></tr>
<tr><th id="3766">3766</th><td><i> * MC_CMD_GET_PHY_CFG_OUT/SUPPORTED_CAP, but may include extra _FEC_REQUEST</i></td></tr>
<tr><th id="3767">3767</th><td><i> * bits, if the PMD requires FEC. 0 if unknown (e.g. module unplugged). Equal</i></td></tr>
<tr><th id="3768">3768</th><td><i> * to SUPPORTED_CAP for non-pluggable PMDs. Refer to</i></td></tr>
<tr><th id="3769">3769</th><td><i> * MC_CMD_GET_PHY_CFG_OUT/SUPPORTED_CAP for bit definitions.</i></td></tr>
<tr><th id="3770">3770</th><td><i> */</i></td></tr>
<tr><th id="3771">3771</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LD_CAP_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LD_CAP_OFST">MC_CMD_GET_LINK_OUT_V2_LD_CAP_OFST</dfn> 28</u></td></tr>
<tr><th id="3772">3772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_LD_CAP_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_LD_CAP_LEN">MC_CMD_GET_LINK_OUT_V2_LD_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="3773">3773</th><td><i>/* Auto-negotiation type used on the link */</i></td></tr>
<tr><th id="3774">3774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_AN_TYPE_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_AN_TYPE_OFST">MC_CMD_GET_LINK_OUT_V2_AN_TYPE_OFST</dfn> 32</u></td></tr>
<tr><th id="3775">3775</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_AN_TYPE_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_AN_TYPE_LEN">MC_CMD_GET_LINK_OUT_V2_AN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="3776">3776</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3777">3777</th><td><i>/*               AN_TYPE/TYPE */</i></td></tr>
<tr><th id="3778">3778</th><td><i>/* Forward error correction used on the link */</i></td></tr>
<tr><th id="3779">3779</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FEC_TYPE_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FEC_TYPE_OFST">MC_CMD_GET_LINK_OUT_V2_FEC_TYPE_OFST</dfn> 36</u></td></tr>
<tr><th id="3780">3780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FEC_TYPE_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FEC_TYPE_LEN">MC_CMD_GET_LINK_OUT_V2_FEC_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="3781">3781</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3782">3782</th><td><i>/*               FEC_TYPE/TYPE */</i></td></tr>
<tr><th id="3783">3783</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_EXT_FLAGS_OFST" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_EXT_FLAGS_OFST">MC_CMD_GET_LINK_OUT_V2_EXT_FLAGS_OFST</dfn> 40</u></td></tr>
<tr><th id="3784">3784</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_EXT_FLAGS_LEN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_EXT_FLAGS_LEN">MC_CMD_GET_LINK_OUT_V2_EXT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="3785">3785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PMD_MDI_CONNECTED_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PMD_MDI_CONNECTED_LBN">MC_CMD_GET_LINK_OUT_V2_PMD_MDI_CONNECTED_LBN</dfn> 0</u></td></tr>
<tr><th id="3786">3786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PMD_MDI_CONNECTED_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PMD_MDI_CONNECTED_WIDTH">MC_CMD_GET_LINK_OUT_V2_PMD_MDI_CONNECTED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3787">3787</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PMD_READY_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PMD_READY_LBN">MC_CMD_GET_LINK_OUT_V2_PMD_READY_LBN</dfn> 1</u></td></tr>
<tr><th id="3788">3788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PMD_READY_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PMD_READY_WIDTH">MC_CMD_GET_LINK_OUT_V2_PMD_READY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3789">3789</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PMD_LINK_UP_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PMD_LINK_UP_LBN">MC_CMD_GET_LINK_OUT_V2_PMD_LINK_UP_LBN</dfn> 2</u></td></tr>
<tr><th id="3790">3790</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PMD_LINK_UP_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PMD_LINK_UP_WIDTH">MC_CMD_GET_LINK_OUT_V2_PMD_LINK_UP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3791">3791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PMA_LINK_UP_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PMA_LINK_UP_LBN">MC_CMD_GET_LINK_OUT_V2_PMA_LINK_UP_LBN</dfn> 3</u></td></tr>
<tr><th id="3792">3792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PMA_LINK_UP_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PMA_LINK_UP_WIDTH">MC_CMD_GET_LINK_OUT_V2_PMA_LINK_UP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3793">3793</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PCS_LOCK_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PCS_LOCK_LBN">MC_CMD_GET_LINK_OUT_V2_PCS_LOCK_LBN</dfn> 4</u></td></tr>
<tr><th id="3794">3794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_PCS_LOCK_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_PCS_LOCK_WIDTH">MC_CMD_GET_LINK_OUT_V2_PCS_LOCK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3795">3795</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_ALIGN_LOCK_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_ALIGN_LOCK_LBN">MC_CMD_GET_LINK_OUT_V2_ALIGN_LOCK_LBN</dfn> 5</u></td></tr>
<tr><th id="3796">3796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_ALIGN_LOCK_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_ALIGN_LOCK_WIDTH">MC_CMD_GET_LINK_OUT_V2_ALIGN_LOCK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3797">3797</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_HI_BER_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_HI_BER_LBN">MC_CMD_GET_LINK_OUT_V2_HI_BER_LBN</dfn> 6</u></td></tr>
<tr><th id="3798">3798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_HI_BER_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_HI_BER_WIDTH">MC_CMD_GET_LINK_OUT_V2_HI_BER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3799">3799</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FEC_LOCK_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FEC_LOCK_LBN">MC_CMD_GET_LINK_OUT_V2_FEC_LOCK_LBN</dfn> 7</u></td></tr>
<tr><th id="3800">3800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_FEC_LOCK_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_FEC_LOCK_WIDTH">MC_CMD_GET_LINK_OUT_V2_FEC_LOCK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3801">3801</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_AN_DONE_LBN" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_AN_DONE_LBN">MC_CMD_GET_LINK_OUT_V2_AN_DONE_LBN</dfn> 8</u></td></tr>
<tr><th id="3802">3802</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LINK_OUT_V2_AN_DONE_WIDTH" data-ref="_M/MC_CMD_GET_LINK_OUT_V2_AN_DONE_WIDTH">MC_CMD_GET_LINK_OUT_V2_AN_DONE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3803">3803</th><td></td></tr>
<tr><th id="3804">3804</th><td></td></tr>
<tr><th id="3805">3805</th><td><i>/***********************************/</i></td></tr>
<tr><th id="3806">3806</th><td><i>/* MC_CMD_SET_LINK</i></td></tr>
<tr><th id="3807">3807</th><td><i> * Write the unified MAC/PHY link configuration. Locks required: None. Return</i></td></tr>
<tr><th id="3808">3808</th><td><i> * code: 0, EINVAL, ETIME</i></td></tr>
<tr><th id="3809">3809</th><td><i> */</i></td></tr>
<tr><th id="3810">3810</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK" data-ref="_M/MC_CMD_SET_LINK">MC_CMD_SET_LINK</dfn> 0x2a</u></td></tr>
<tr><th id="3811">3811</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x2a_PRIVILEGE_CTG">MC_CMD_0x2a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="3812">3812</th><td></td></tr>
<tr><th id="3813">3813</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x2a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x2a_PRIVILEGE_CTG">MC_CMD_0x2a_PRIVILEGE_CTG</dfn> SRIOV_CTG_LINK</u></td></tr>
<tr><th id="3814">3814</th><td></td></tr>
<tr><th id="3815">3815</th><td><i>/* MC_CMD_SET_LINK_IN msgrequest */</i></td></tr>
<tr><th id="3816">3816</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_LEN" data-ref="_M/MC_CMD_SET_LINK_IN_LEN">MC_CMD_SET_LINK_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="3817">3817</th><td><i>/* Near-side advertised capabilities. Refer to</i></td></tr>
<tr><th id="3818">3818</th><td><i> * MC_CMD_GET_PHY_CFG_OUT/SUPPORTED_CAP for bit definitions.</i></td></tr>
<tr><th id="3819">3819</th><td><i> */</i></td></tr>
<tr><th id="3820">3820</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_CAP_OFST" data-ref="_M/MC_CMD_SET_LINK_IN_CAP_OFST">MC_CMD_SET_LINK_IN_CAP_OFST</dfn> 0</u></td></tr>
<tr><th id="3821">3821</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_CAP_LEN" data-ref="_M/MC_CMD_SET_LINK_IN_CAP_LEN">MC_CMD_SET_LINK_IN_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="3822">3822</th><td><i>/* Flags */</i></td></tr>
<tr><th id="3823">3823</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_FLAGS_OFST" data-ref="_M/MC_CMD_SET_LINK_IN_FLAGS_OFST">MC_CMD_SET_LINK_IN_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="3824">3824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_FLAGS_LEN" data-ref="_M/MC_CMD_SET_LINK_IN_FLAGS_LEN">MC_CMD_SET_LINK_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="3825">3825</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_LOWPOWER_LBN" data-ref="_M/MC_CMD_SET_LINK_IN_LOWPOWER_LBN">MC_CMD_SET_LINK_IN_LOWPOWER_LBN</dfn> 0</u></td></tr>
<tr><th id="3826">3826</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_LOWPOWER_WIDTH" data-ref="_M/MC_CMD_SET_LINK_IN_LOWPOWER_WIDTH">MC_CMD_SET_LINK_IN_LOWPOWER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3827">3827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_POWEROFF_LBN" data-ref="_M/MC_CMD_SET_LINK_IN_POWEROFF_LBN">MC_CMD_SET_LINK_IN_POWEROFF_LBN</dfn> 1</u></td></tr>
<tr><th id="3828">3828</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_POWEROFF_WIDTH" data-ref="_M/MC_CMD_SET_LINK_IN_POWEROFF_WIDTH">MC_CMD_SET_LINK_IN_POWEROFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3829">3829</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_TXDIS_LBN" data-ref="_M/MC_CMD_SET_LINK_IN_TXDIS_LBN">MC_CMD_SET_LINK_IN_TXDIS_LBN</dfn> 2</u></td></tr>
<tr><th id="3830">3830</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_TXDIS_WIDTH" data-ref="_M/MC_CMD_SET_LINK_IN_TXDIS_WIDTH">MC_CMD_SET_LINK_IN_TXDIS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3831">3831</th><td><i>/* Loopback mode. */</i></td></tr>
<tr><th id="3832">3832</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_LOOPBACK_MODE_OFST" data-ref="_M/MC_CMD_SET_LINK_IN_LOOPBACK_MODE_OFST">MC_CMD_SET_LINK_IN_LOOPBACK_MODE_OFST</dfn> 8</u></td></tr>
<tr><th id="3833">3833</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_LOOPBACK_MODE_LEN" data-ref="_M/MC_CMD_SET_LINK_IN_LOOPBACK_MODE_LEN">MC_CMD_SET_LINK_IN_LOOPBACK_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="3834">3834</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="3835">3835</th><td><i>/*               MC_CMD_GET_LOOPBACK_MODES/MC_CMD_GET_LOOPBACK_MODES_OUT/100M */</i></td></tr>
<tr><th id="3836">3836</th><td><i>/* A loopback speed of "0" is supported, and means (choose any available</i></td></tr>
<tr><th id="3837">3837</th><td><i> * speed).</i></td></tr>
<tr><th id="3838">3838</th><td><i> */</i></td></tr>
<tr><th id="3839">3839</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_LOOPBACK_SPEED_OFST" data-ref="_M/MC_CMD_SET_LINK_IN_LOOPBACK_SPEED_OFST">MC_CMD_SET_LINK_IN_LOOPBACK_SPEED_OFST</dfn> 12</u></td></tr>
<tr><th id="3840">3840</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_IN_LOOPBACK_SPEED_LEN" data-ref="_M/MC_CMD_SET_LINK_IN_LOOPBACK_SPEED_LEN">MC_CMD_SET_LINK_IN_LOOPBACK_SPEED_LEN</dfn> 4</u></td></tr>
<tr><th id="3841">3841</th><td></td></tr>
<tr><th id="3842">3842</th><td><i>/* MC_CMD_SET_LINK_OUT msgresponse */</i></td></tr>
<tr><th id="3843">3843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_LINK_OUT_LEN" data-ref="_M/MC_CMD_SET_LINK_OUT_LEN">MC_CMD_SET_LINK_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="3844">3844</th><td></td></tr>
<tr><th id="3845">3845</th><td></td></tr>
<tr><th id="3846">3846</th><td><i>/***********************************/</i></td></tr>
<tr><th id="3847">3847</th><td><i>/* MC_CMD_SET_ID_LED</i></td></tr>
<tr><th id="3848">3848</th><td><i> * Set identification LED state. Locks required: None. Return code: 0, EINVAL</i></td></tr>
<tr><th id="3849">3849</th><td><i> */</i></td></tr>
<tr><th id="3850">3850</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_ID_LED" data-ref="_M/MC_CMD_SET_ID_LED">MC_CMD_SET_ID_LED</dfn> 0x2b</u></td></tr>
<tr><th id="3851">3851</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x2b_PRIVILEGE_CTG">MC_CMD_0x2b_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="3852">3852</th><td></td></tr>
<tr><th id="3853">3853</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x2b_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x2b_PRIVILEGE_CTG">MC_CMD_0x2b_PRIVILEGE_CTG</dfn> SRIOV_CTG_LINK</u></td></tr>
<tr><th id="3854">3854</th><td></td></tr>
<tr><th id="3855">3855</th><td><i>/* MC_CMD_SET_ID_LED_IN msgrequest */</i></td></tr>
<tr><th id="3856">3856</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_ID_LED_IN_LEN" data-ref="_M/MC_CMD_SET_ID_LED_IN_LEN">MC_CMD_SET_ID_LED_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="3857">3857</th><td><i>/* Set LED state. */</i></td></tr>
<tr><th id="3858">3858</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_ID_LED_IN_STATE_OFST" data-ref="_M/MC_CMD_SET_ID_LED_IN_STATE_OFST">MC_CMD_SET_ID_LED_IN_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="3859">3859</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_ID_LED_IN_STATE_LEN" data-ref="_M/MC_CMD_SET_ID_LED_IN_STATE_LEN">MC_CMD_SET_ID_LED_IN_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="3860">3860</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LED_OFF" data-ref="_M/MC_CMD_LED_OFF">MC_CMD_LED_OFF</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="3861">3861</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LED_ON" data-ref="_M/MC_CMD_LED_ON">MC_CMD_LED_ON</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="3862">3862</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LED_DEFAULT" data-ref="_M/MC_CMD_LED_DEFAULT">MC_CMD_LED_DEFAULT</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="3863">3863</th><td></td></tr>
<tr><th id="3864">3864</th><td><i>/* MC_CMD_SET_ID_LED_OUT msgresponse */</i></td></tr>
<tr><th id="3865">3865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_ID_LED_OUT_LEN" data-ref="_M/MC_CMD_SET_ID_LED_OUT_LEN">MC_CMD_SET_ID_LED_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="3866">3866</th><td></td></tr>
<tr><th id="3867">3867</th><td></td></tr>
<tr><th id="3868">3868</th><td><i>/***********************************/</i></td></tr>
<tr><th id="3869">3869</th><td><i>/* MC_CMD_SET_MAC</i></td></tr>
<tr><th id="3870">3870</th><td><i> * Set MAC configuration. Locks required: None. Return code: 0, EINVAL</i></td></tr>
<tr><th id="3871">3871</th><td><i> */</i></td></tr>
<tr><th id="3872">3872</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC" data-ref="_M/MC_CMD_SET_MAC">MC_CMD_SET_MAC</dfn> 0x2c</u></td></tr>
<tr><th id="3873">3873</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x2c_PRIVILEGE_CTG">MC_CMD_0x2c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="3874">3874</th><td></td></tr>
<tr><th id="3875">3875</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x2c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x2c_PRIVILEGE_CTG">MC_CMD_0x2c_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="3876">3876</th><td></td></tr>
<tr><th id="3877">3877</th><td><i>/* MC_CMD_SET_MAC_IN msgrequest */</i></td></tr>
<tr><th id="3878">3878</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_LEN" data-ref="_M/MC_CMD_SET_MAC_IN_LEN">MC_CMD_SET_MAC_IN_LEN</dfn> 28</u></td></tr>
<tr><th id="3879">3879</th><td><i>/* The MTU is the MTU programmed directly into the XMAC/GMAC (inclusive of</i></td></tr>
<tr><th id="3880">3880</th><td><i> * EtherII, VLAN, bug16011 padding).</i></td></tr>
<tr><th id="3881">3881</th><td><i> */</i></td></tr>
<tr><th id="3882">3882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_MTU_OFST" data-ref="_M/MC_CMD_SET_MAC_IN_MTU_OFST">MC_CMD_SET_MAC_IN_MTU_OFST</dfn> 0</u></td></tr>
<tr><th id="3883">3883</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_MTU_LEN" data-ref="_M/MC_CMD_SET_MAC_IN_MTU_LEN">MC_CMD_SET_MAC_IN_MTU_LEN</dfn> 4</u></td></tr>
<tr><th id="3884">3884</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_DRAIN_OFST" data-ref="_M/MC_CMD_SET_MAC_IN_DRAIN_OFST">MC_CMD_SET_MAC_IN_DRAIN_OFST</dfn> 4</u></td></tr>
<tr><th id="3885">3885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_DRAIN_LEN" data-ref="_M/MC_CMD_SET_MAC_IN_DRAIN_LEN">MC_CMD_SET_MAC_IN_DRAIN_LEN</dfn> 4</u></td></tr>
<tr><th id="3886">3886</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_ADDR_OFST" data-ref="_M/MC_CMD_SET_MAC_IN_ADDR_OFST">MC_CMD_SET_MAC_IN_ADDR_OFST</dfn> 8</u></td></tr>
<tr><th id="3887">3887</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_ADDR_LEN" data-ref="_M/MC_CMD_SET_MAC_IN_ADDR_LEN">MC_CMD_SET_MAC_IN_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="3888">3888</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_ADDR_LO_OFST" data-ref="_M/MC_CMD_SET_MAC_IN_ADDR_LO_OFST">MC_CMD_SET_MAC_IN_ADDR_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="3889">3889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_ADDR_HI_OFST" data-ref="_M/MC_CMD_SET_MAC_IN_ADDR_HI_OFST">MC_CMD_SET_MAC_IN_ADDR_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="3890">3890</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_REJECT_OFST" data-ref="_M/MC_CMD_SET_MAC_IN_REJECT_OFST">MC_CMD_SET_MAC_IN_REJECT_OFST</dfn> 16</u></td></tr>
<tr><th id="3891">3891</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_REJECT_LEN" data-ref="_M/MC_CMD_SET_MAC_IN_REJECT_LEN">MC_CMD_SET_MAC_IN_REJECT_LEN</dfn> 4</u></td></tr>
<tr><th id="3892">3892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_REJECT_UNCST_LBN" data-ref="_M/MC_CMD_SET_MAC_IN_REJECT_UNCST_LBN">MC_CMD_SET_MAC_IN_REJECT_UNCST_LBN</dfn> 0</u></td></tr>
<tr><th id="3893">3893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_REJECT_UNCST_WIDTH" data-ref="_M/MC_CMD_SET_MAC_IN_REJECT_UNCST_WIDTH">MC_CMD_SET_MAC_IN_REJECT_UNCST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3894">3894</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_REJECT_BRDCST_LBN" data-ref="_M/MC_CMD_SET_MAC_IN_REJECT_BRDCST_LBN">MC_CMD_SET_MAC_IN_REJECT_BRDCST_LBN</dfn> 1</u></td></tr>
<tr><th id="3895">3895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_REJECT_BRDCST_WIDTH" data-ref="_M/MC_CMD_SET_MAC_IN_REJECT_BRDCST_WIDTH">MC_CMD_SET_MAC_IN_REJECT_BRDCST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3896">3896</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_FCNTL_OFST" data-ref="_M/MC_CMD_SET_MAC_IN_FCNTL_OFST">MC_CMD_SET_MAC_IN_FCNTL_OFST</dfn> 20</u></td></tr>
<tr><th id="3897">3897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_FCNTL_LEN" data-ref="_M/MC_CMD_SET_MAC_IN_FCNTL_LEN">MC_CMD_SET_MAC_IN_FCNTL_LEN</dfn> 4</u></td></tr>
<tr><th id="3898">3898</th><td><i>/* enum: Flow control is off. */</i></td></tr>
<tr><th id="3899">3899</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FCNTL_OFF" data-ref="_M/MC_CMD_FCNTL_OFF">MC_CMD_FCNTL_OFF</dfn> 0x0</u></td></tr>
<tr><th id="3900">3900</th><td><i>/* enum: Respond to flow control. */</i></td></tr>
<tr><th id="3901">3901</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FCNTL_RESPOND" data-ref="_M/MC_CMD_FCNTL_RESPOND">MC_CMD_FCNTL_RESPOND</dfn> 0x1</u></td></tr>
<tr><th id="3902">3902</th><td><i>/* enum: Respond to and Issue flow control. */</i></td></tr>
<tr><th id="3903">3903</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FCNTL_BIDIR" data-ref="_M/MC_CMD_FCNTL_BIDIR">MC_CMD_FCNTL_BIDIR</dfn> 0x2</u></td></tr>
<tr><th id="3904">3904</th><td><i>/* enum: Auto neg flow control. */</i></td></tr>
<tr><th id="3905">3905</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FCNTL_AUTO" data-ref="_M/MC_CMD_FCNTL_AUTO">MC_CMD_FCNTL_AUTO</dfn> 0x3</u></td></tr>
<tr><th id="3906">3906</th><td><i>/* enum: Priority flow control (eftest builds only). */</i></td></tr>
<tr><th id="3907">3907</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FCNTL_QBB" data-ref="_M/MC_CMD_FCNTL_QBB">MC_CMD_FCNTL_QBB</dfn> 0x4</u></td></tr>
<tr><th id="3908">3908</th><td><i>/* enum: Issue flow control. */</i></td></tr>
<tr><th id="3909">3909</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FCNTL_GENERATE" data-ref="_M/MC_CMD_FCNTL_GENERATE">MC_CMD_FCNTL_GENERATE</dfn> 0x5</u></td></tr>
<tr><th id="3910">3910</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_FLAGS_OFST" data-ref="_M/MC_CMD_SET_MAC_IN_FLAGS_OFST">MC_CMD_SET_MAC_IN_FLAGS_OFST</dfn> 24</u></td></tr>
<tr><th id="3911">3911</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_FLAGS_LEN" data-ref="_M/MC_CMD_SET_MAC_IN_FLAGS_LEN">MC_CMD_SET_MAC_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="3912">3912</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_FLAG_INCLUDE_FCS_LBN" data-ref="_M/MC_CMD_SET_MAC_IN_FLAG_INCLUDE_FCS_LBN">MC_CMD_SET_MAC_IN_FLAG_INCLUDE_FCS_LBN</dfn> 0</u></td></tr>
<tr><th id="3913">3913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_IN_FLAG_INCLUDE_FCS_WIDTH" data-ref="_M/MC_CMD_SET_MAC_IN_FLAG_INCLUDE_FCS_WIDTH">MC_CMD_SET_MAC_IN_FLAG_INCLUDE_FCS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3914">3914</th><td></td></tr>
<tr><th id="3915">3915</th><td><i>/* MC_CMD_SET_MAC_EXT_IN msgrequest */</i></td></tr>
<tr><th id="3916">3916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_LEN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_LEN">MC_CMD_SET_MAC_EXT_IN_LEN</dfn> 32</u></td></tr>
<tr><th id="3917">3917</th><td><i>/* The MTU is the MTU programmed directly into the XMAC/GMAC (inclusive of</i></td></tr>
<tr><th id="3918">3918</th><td><i> * EtherII, VLAN, bug16011 padding).</i></td></tr>
<tr><th id="3919">3919</th><td><i> */</i></td></tr>
<tr><th id="3920">3920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_MTU_OFST" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_MTU_OFST">MC_CMD_SET_MAC_EXT_IN_MTU_OFST</dfn> 0</u></td></tr>
<tr><th id="3921">3921</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_MTU_LEN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_MTU_LEN">MC_CMD_SET_MAC_EXT_IN_MTU_LEN</dfn> 4</u></td></tr>
<tr><th id="3922">3922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_DRAIN_OFST" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_DRAIN_OFST">MC_CMD_SET_MAC_EXT_IN_DRAIN_OFST</dfn> 4</u></td></tr>
<tr><th id="3923">3923</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_DRAIN_LEN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_DRAIN_LEN">MC_CMD_SET_MAC_EXT_IN_DRAIN_LEN</dfn> 4</u></td></tr>
<tr><th id="3924">3924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_ADDR_OFST" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_ADDR_OFST">MC_CMD_SET_MAC_EXT_IN_ADDR_OFST</dfn> 8</u></td></tr>
<tr><th id="3925">3925</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_ADDR_LEN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_ADDR_LEN">MC_CMD_SET_MAC_EXT_IN_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="3926">3926</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_ADDR_LO_OFST" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_ADDR_LO_OFST">MC_CMD_SET_MAC_EXT_IN_ADDR_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="3927">3927</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_ADDR_HI_OFST" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_ADDR_HI_OFST">MC_CMD_SET_MAC_EXT_IN_ADDR_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="3928">3928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_OFST" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_OFST">MC_CMD_SET_MAC_EXT_IN_REJECT_OFST</dfn> 16</u></td></tr>
<tr><th id="3929">3929</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_LEN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_LEN">MC_CMD_SET_MAC_EXT_IN_REJECT_LEN</dfn> 4</u></td></tr>
<tr><th id="3930">3930</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_UNCST_LBN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_UNCST_LBN">MC_CMD_SET_MAC_EXT_IN_REJECT_UNCST_LBN</dfn> 0</u></td></tr>
<tr><th id="3931">3931</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_UNCST_WIDTH" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_UNCST_WIDTH">MC_CMD_SET_MAC_EXT_IN_REJECT_UNCST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3932">3932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_BRDCST_LBN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_BRDCST_LBN">MC_CMD_SET_MAC_EXT_IN_REJECT_BRDCST_LBN</dfn> 1</u></td></tr>
<tr><th id="3933">3933</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_BRDCST_WIDTH" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_REJECT_BRDCST_WIDTH">MC_CMD_SET_MAC_EXT_IN_REJECT_BRDCST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3934">3934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_FCNTL_OFST" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_FCNTL_OFST">MC_CMD_SET_MAC_EXT_IN_FCNTL_OFST</dfn> 20</u></td></tr>
<tr><th id="3935">3935</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_FCNTL_LEN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_FCNTL_LEN">MC_CMD_SET_MAC_EXT_IN_FCNTL_LEN</dfn> 4</u></td></tr>
<tr><th id="3936">3936</th><td><i>/* enum: Flow control is off. */</i></td></tr>
<tr><th id="3937">3937</th><td><i>/*               MC_CMD_FCNTL_OFF 0x0 */</i></td></tr>
<tr><th id="3938">3938</th><td><i>/* enum: Respond to flow control. */</i></td></tr>
<tr><th id="3939">3939</th><td><i>/*               MC_CMD_FCNTL_RESPOND 0x1 */</i></td></tr>
<tr><th id="3940">3940</th><td><i>/* enum: Respond to and Issue flow control. */</i></td></tr>
<tr><th id="3941">3941</th><td><i>/*               MC_CMD_FCNTL_BIDIR 0x2 */</i></td></tr>
<tr><th id="3942">3942</th><td><i>/* enum: Auto neg flow control. */</i></td></tr>
<tr><th id="3943">3943</th><td><i>/*               MC_CMD_FCNTL_AUTO 0x3 */</i></td></tr>
<tr><th id="3944">3944</th><td><i>/* enum: Priority flow control (eftest builds only). */</i></td></tr>
<tr><th id="3945">3945</th><td><i>/*               MC_CMD_FCNTL_QBB 0x4 */</i></td></tr>
<tr><th id="3946">3946</th><td><i>/* enum: Issue flow control. */</i></td></tr>
<tr><th id="3947">3947</th><td><i>/*               MC_CMD_FCNTL_GENERATE 0x5 */</i></td></tr>
<tr><th id="3948">3948</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_FLAGS_OFST" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_FLAGS_OFST">MC_CMD_SET_MAC_EXT_IN_FLAGS_OFST</dfn> 24</u></td></tr>
<tr><th id="3949">3949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_FLAGS_LEN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_FLAGS_LEN">MC_CMD_SET_MAC_EXT_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="3950">3950</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_FLAG_INCLUDE_FCS_LBN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_FLAG_INCLUDE_FCS_LBN">MC_CMD_SET_MAC_EXT_IN_FLAG_INCLUDE_FCS_LBN</dfn> 0</u></td></tr>
<tr><th id="3951">3951</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_FLAG_INCLUDE_FCS_WIDTH" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_FLAG_INCLUDE_FCS_WIDTH">MC_CMD_SET_MAC_EXT_IN_FLAG_INCLUDE_FCS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3952">3952</th><td><i>/* Select which parameters to configure. A parameter will only be modified if</i></td></tr>
<tr><th id="3953">3953</th><td><i> * the corresponding control flag is set. If SET_MAC_ENHANCED is not set in</i></td></tr>
<tr><th id="3954">3954</th><td><i> * capabilities then this field is ignored (and all flags are assumed to be</i></td></tr>
<tr><th id="3955">3955</th><td><i> * set).</i></td></tr>
<tr><th id="3956">3956</th><td><i> */</i></td></tr>
<tr><th id="3957">3957</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CONTROL_OFST" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CONTROL_OFST">MC_CMD_SET_MAC_EXT_IN_CONTROL_OFST</dfn> 28</u></td></tr>
<tr><th id="3958">3958</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CONTROL_LEN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CONTROL_LEN">MC_CMD_SET_MAC_EXT_IN_CONTROL_LEN</dfn> 4</u></td></tr>
<tr><th id="3959">3959</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_MTU_LBN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_MTU_LBN">MC_CMD_SET_MAC_EXT_IN_CFG_MTU_LBN</dfn> 0</u></td></tr>
<tr><th id="3960">3960</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_MTU_WIDTH" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_MTU_WIDTH">MC_CMD_SET_MAC_EXT_IN_CFG_MTU_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3961">3961</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_DRAIN_LBN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_DRAIN_LBN">MC_CMD_SET_MAC_EXT_IN_CFG_DRAIN_LBN</dfn> 1</u></td></tr>
<tr><th id="3962">3962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_DRAIN_WIDTH" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_DRAIN_WIDTH">MC_CMD_SET_MAC_EXT_IN_CFG_DRAIN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3963">3963</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_REJECT_LBN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_REJECT_LBN">MC_CMD_SET_MAC_EXT_IN_CFG_REJECT_LBN</dfn> 2</u></td></tr>
<tr><th id="3964">3964</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_REJECT_WIDTH" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_REJECT_WIDTH">MC_CMD_SET_MAC_EXT_IN_CFG_REJECT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3965">3965</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_FCNTL_LBN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_FCNTL_LBN">MC_CMD_SET_MAC_EXT_IN_CFG_FCNTL_LBN</dfn> 3</u></td></tr>
<tr><th id="3966">3966</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_FCNTL_WIDTH" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_FCNTL_WIDTH">MC_CMD_SET_MAC_EXT_IN_CFG_FCNTL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3967">3967</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_FCS_LBN" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_FCS_LBN">MC_CMD_SET_MAC_EXT_IN_CFG_FCS_LBN</dfn> 4</u></td></tr>
<tr><th id="3968">3968</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_EXT_IN_CFG_FCS_WIDTH" data-ref="_M/MC_CMD_SET_MAC_EXT_IN_CFG_FCS_WIDTH">MC_CMD_SET_MAC_EXT_IN_CFG_FCS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="3969">3969</th><td></td></tr>
<tr><th id="3970">3970</th><td><i>/* MC_CMD_SET_MAC_OUT msgresponse */</i></td></tr>
<tr><th id="3971">3971</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_OUT_LEN" data-ref="_M/MC_CMD_SET_MAC_OUT_LEN">MC_CMD_SET_MAC_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="3972">3972</th><td></td></tr>
<tr><th id="3973">3973</th><td><i>/* MC_CMD_SET_MAC_V2_OUT msgresponse */</i></td></tr>
<tr><th id="3974">3974</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_V2_OUT_LEN" data-ref="_M/MC_CMD_SET_MAC_V2_OUT_LEN">MC_CMD_SET_MAC_V2_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="3975">3975</th><td><i>/* MTU as configured after processing the request. See comment at</i></td></tr>
<tr><th id="3976">3976</th><td><i> * MC_CMD_SET_MAC_IN/MTU. To query MTU without doing any changes, set CONTROL</i></td></tr>
<tr><th id="3977">3977</th><td><i> * to 0.</i></td></tr>
<tr><th id="3978">3978</th><td><i> */</i></td></tr>
<tr><th id="3979">3979</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_V2_OUT_MTU_OFST" data-ref="_M/MC_CMD_SET_MAC_V2_OUT_MTU_OFST">MC_CMD_SET_MAC_V2_OUT_MTU_OFST</dfn> 0</u></td></tr>
<tr><th id="3980">3980</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MAC_V2_OUT_MTU_LEN" data-ref="_M/MC_CMD_SET_MAC_V2_OUT_MTU_LEN">MC_CMD_SET_MAC_V2_OUT_MTU_LEN</dfn> 4</u></td></tr>
<tr><th id="3981">3981</th><td></td></tr>
<tr><th id="3982">3982</th><td></td></tr>
<tr><th id="3983">3983</th><td><i>/***********************************/</i></td></tr>
<tr><th id="3984">3984</th><td><i>/* MC_CMD_PHY_STATS</i></td></tr>
<tr><th id="3985">3985</th><td><i> * Get generic PHY statistics. This call returns the statistics for a generic</i></td></tr>
<tr><th id="3986">3986</th><td><i> * PHY in a sparse array (indexed by the enumerate). Each value is represented</i></td></tr>
<tr><th id="3987">3987</th><td><i> * by a 32bit number. If the DMA_ADDR is 0, then no DMA is performed, and the</i></td></tr>
<tr><th id="3988">3988</th><td><i> * statistics may be read from the message response. If DMA_ADDR != 0, then the</i></td></tr>
<tr><th id="3989">3989</th><td><i> * statistics are dmad to that (page-aligned location). Locks required: None.</i></td></tr>
<tr><th id="3990">3990</th><td><i> * Returns: 0, ETIME</i></td></tr>
<tr><th id="3991">3991</th><td><i> */</i></td></tr>
<tr><th id="3992">3992</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS" data-ref="_M/MC_CMD_PHY_STATS">MC_CMD_PHY_STATS</dfn> 0x2d</u></td></tr>
<tr><th id="3993">3993</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x2d_PRIVILEGE_CTG">MC_CMD_0x2d_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="3994">3994</th><td></td></tr>
<tr><th id="3995">3995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x2d_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x2d_PRIVILEGE_CTG">MC_CMD_0x2d_PRIVILEGE_CTG</dfn> SRIOV_CTG_LINK</u></td></tr>
<tr><th id="3996">3996</th><td></td></tr>
<tr><th id="3997">3997</th><td><i>/* MC_CMD_PHY_STATS_IN msgrequest */</i></td></tr>
<tr><th id="3998">3998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_IN_LEN" data-ref="_M/MC_CMD_PHY_STATS_IN_LEN">MC_CMD_PHY_STATS_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="3999">3999</th><td><i>/* ??? */</i></td></tr>
<tr><th id="4000">4000</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_PHY_STATS_IN_DMA_ADDR_OFST">MC_CMD_PHY_STATS_IN_DMA_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="4001">4001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_PHY_STATS_IN_DMA_ADDR_LEN">MC_CMD_PHY_STATS_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="4002">4002</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_PHY_STATS_IN_DMA_ADDR_LO_OFST">MC_CMD_PHY_STATS_IN_DMA_ADDR_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="4003">4003</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_PHY_STATS_IN_DMA_ADDR_HI_OFST">MC_CMD_PHY_STATS_IN_DMA_ADDR_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="4004">4004</th><td></td></tr>
<tr><th id="4005">4005</th><td><i>/* MC_CMD_PHY_STATS_OUT_DMA msgresponse */</i></td></tr>
<tr><th id="4006">4006</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_OUT_DMA_LEN" data-ref="_M/MC_CMD_PHY_STATS_OUT_DMA_LEN">MC_CMD_PHY_STATS_OUT_DMA_LEN</dfn> 0</u></td></tr>
<tr><th id="4007">4007</th><td></td></tr>
<tr><th id="4008">4008</th><td><i>/* MC_CMD_PHY_STATS_OUT_NO_DMA msgresponse */</i></td></tr>
<tr><th id="4009">4009</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_OUT_NO_DMA_LEN" data-ref="_M/MC_CMD_PHY_STATS_OUT_NO_DMA_LEN">MC_CMD_PHY_STATS_OUT_NO_DMA_LEN</dfn> (((MC_CMD_PHY_NSTATS*32))&gt;&gt;3)</u></td></tr>
<tr><th id="4010">4010</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_OUT_NO_DMA_STATISTICS_OFST" data-ref="_M/MC_CMD_PHY_STATS_OUT_NO_DMA_STATISTICS_OFST">MC_CMD_PHY_STATS_OUT_NO_DMA_STATISTICS_OFST</dfn> 0</u></td></tr>
<tr><th id="4011">4011</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_OUT_NO_DMA_STATISTICS_LEN" data-ref="_M/MC_CMD_PHY_STATS_OUT_NO_DMA_STATISTICS_LEN">MC_CMD_PHY_STATS_OUT_NO_DMA_STATISTICS_LEN</dfn> 4</u></td></tr>
<tr><th id="4012">4012</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATS_OUT_NO_DMA_STATISTICS_NUM" data-ref="_M/MC_CMD_PHY_STATS_OUT_NO_DMA_STATISTICS_NUM">MC_CMD_PHY_STATS_OUT_NO_DMA_STATISTICS_NUM</dfn> MC_CMD_PHY_NSTATS</u></td></tr>
<tr><th id="4013">4013</th><td><i>/* enum: OUI. */</i></td></tr>
<tr><th id="4014">4014</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_OUI" data-ref="_M/MC_CMD_OUI">MC_CMD_OUI</dfn> 0x0</u></td></tr>
<tr><th id="4015">4015</th><td><i>/* enum: PMA-PMD Link Up. */</i></td></tr>
<tr><th id="4016">4016</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PMA_PMD_LINK_UP" data-ref="_M/MC_CMD_PMA_PMD_LINK_UP">MC_CMD_PMA_PMD_LINK_UP</dfn> 0x1</u></td></tr>
<tr><th id="4017">4017</th><td><i>/* enum: PMA-PMD RX Fault. */</i></td></tr>
<tr><th id="4018">4018</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PMA_PMD_RX_FAULT" data-ref="_M/MC_CMD_PMA_PMD_RX_FAULT">MC_CMD_PMA_PMD_RX_FAULT</dfn> 0x2</u></td></tr>
<tr><th id="4019">4019</th><td><i>/* enum: PMA-PMD TX Fault. */</i></td></tr>
<tr><th id="4020">4020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PMA_PMD_TX_FAULT" data-ref="_M/MC_CMD_PMA_PMD_TX_FAULT">MC_CMD_PMA_PMD_TX_FAULT</dfn> 0x3</u></td></tr>
<tr><th id="4021">4021</th><td><i>/* enum: PMA-PMD Signal */</i></td></tr>
<tr><th id="4022">4022</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PMA_PMD_SIGNAL" data-ref="_M/MC_CMD_PMA_PMD_SIGNAL">MC_CMD_PMA_PMD_SIGNAL</dfn> 0x4</u></td></tr>
<tr><th id="4023">4023</th><td><i>/* enum: PMA-PMD SNR A. */</i></td></tr>
<tr><th id="4024">4024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PMA_PMD_SNR_A" data-ref="_M/MC_CMD_PMA_PMD_SNR_A">MC_CMD_PMA_PMD_SNR_A</dfn> 0x5</u></td></tr>
<tr><th id="4025">4025</th><td><i>/* enum: PMA-PMD SNR B. */</i></td></tr>
<tr><th id="4026">4026</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PMA_PMD_SNR_B" data-ref="_M/MC_CMD_PMA_PMD_SNR_B">MC_CMD_PMA_PMD_SNR_B</dfn> 0x6</u></td></tr>
<tr><th id="4027">4027</th><td><i>/* enum: PMA-PMD SNR C. */</i></td></tr>
<tr><th id="4028">4028</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PMA_PMD_SNR_C" data-ref="_M/MC_CMD_PMA_PMD_SNR_C">MC_CMD_PMA_PMD_SNR_C</dfn> 0x7</u></td></tr>
<tr><th id="4029">4029</th><td><i>/* enum: PMA-PMD SNR D. */</i></td></tr>
<tr><th id="4030">4030</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PMA_PMD_SNR_D" data-ref="_M/MC_CMD_PMA_PMD_SNR_D">MC_CMD_PMA_PMD_SNR_D</dfn> 0x8</u></td></tr>
<tr><th id="4031">4031</th><td><i>/* enum: PCS Link Up. */</i></td></tr>
<tr><th id="4032">4032</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCS_LINK_UP" data-ref="_M/MC_CMD_PCS_LINK_UP">MC_CMD_PCS_LINK_UP</dfn> 0x9</u></td></tr>
<tr><th id="4033">4033</th><td><i>/* enum: PCS RX Fault. */</i></td></tr>
<tr><th id="4034">4034</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCS_RX_FAULT" data-ref="_M/MC_CMD_PCS_RX_FAULT">MC_CMD_PCS_RX_FAULT</dfn> 0xa</u></td></tr>
<tr><th id="4035">4035</th><td><i>/* enum: PCS TX Fault. */</i></td></tr>
<tr><th id="4036">4036</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCS_TX_FAULT" data-ref="_M/MC_CMD_PCS_TX_FAULT">MC_CMD_PCS_TX_FAULT</dfn> 0xb</u></td></tr>
<tr><th id="4037">4037</th><td><i>/* enum: PCS BER. */</i></td></tr>
<tr><th id="4038">4038</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCS_BER" data-ref="_M/MC_CMD_PCS_BER">MC_CMD_PCS_BER</dfn> 0xc</u></td></tr>
<tr><th id="4039">4039</th><td><i>/* enum: PCS Block Errors. */</i></td></tr>
<tr><th id="4040">4040</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCS_BLOCK_ERRORS" data-ref="_M/MC_CMD_PCS_BLOCK_ERRORS">MC_CMD_PCS_BLOCK_ERRORS</dfn> 0xd</u></td></tr>
<tr><th id="4041">4041</th><td><i>/* enum: PhyXS Link Up. */</i></td></tr>
<tr><th id="4042">4042</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHYXS_LINK_UP" data-ref="_M/MC_CMD_PHYXS_LINK_UP">MC_CMD_PHYXS_LINK_UP</dfn> 0xe</u></td></tr>
<tr><th id="4043">4043</th><td><i>/* enum: PhyXS RX Fault. */</i></td></tr>
<tr><th id="4044">4044</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHYXS_RX_FAULT" data-ref="_M/MC_CMD_PHYXS_RX_FAULT">MC_CMD_PHYXS_RX_FAULT</dfn> 0xf</u></td></tr>
<tr><th id="4045">4045</th><td><i>/* enum: PhyXS TX Fault. */</i></td></tr>
<tr><th id="4046">4046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHYXS_TX_FAULT" data-ref="_M/MC_CMD_PHYXS_TX_FAULT">MC_CMD_PHYXS_TX_FAULT</dfn> 0x10</u></td></tr>
<tr><th id="4047">4047</th><td><i>/* enum: PhyXS Align. */</i></td></tr>
<tr><th id="4048">4048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHYXS_ALIGN" data-ref="_M/MC_CMD_PHYXS_ALIGN">MC_CMD_PHYXS_ALIGN</dfn> 0x11</u></td></tr>
<tr><th id="4049">4049</th><td><i>/* enum: PhyXS Sync. */</i></td></tr>
<tr><th id="4050">4050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHYXS_SYNC" data-ref="_M/MC_CMD_PHYXS_SYNC">MC_CMD_PHYXS_SYNC</dfn> 0x12</u></td></tr>
<tr><th id="4051">4051</th><td><i>/* enum: AN link-up. */</i></td></tr>
<tr><th id="4052">4052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_AN_LINK_UP" data-ref="_M/MC_CMD_AN_LINK_UP">MC_CMD_AN_LINK_UP</dfn> 0x13</u></td></tr>
<tr><th id="4053">4053</th><td><i>/* enum: AN Complete. */</i></td></tr>
<tr><th id="4054">4054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_AN_COMPLETE" data-ref="_M/MC_CMD_AN_COMPLETE">MC_CMD_AN_COMPLETE</dfn> 0x14</u></td></tr>
<tr><th id="4055">4055</th><td><i>/* enum: AN 10GBaseT Status. */</i></td></tr>
<tr><th id="4056">4056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_AN_10GBT_STATUS" data-ref="_M/MC_CMD_AN_10GBT_STATUS">MC_CMD_AN_10GBT_STATUS</dfn> 0x15</u></td></tr>
<tr><th id="4057">4057</th><td><i>/* enum: Clause 22 Link-Up. */</i></td></tr>
<tr><th id="4058">4058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CL22_LINK_UP" data-ref="_M/MC_CMD_CL22_LINK_UP">MC_CMD_CL22_LINK_UP</dfn> 0x16</u></td></tr>
<tr><th id="4059">4059</th><td><i>/* enum: (Last entry) */</i></td></tr>
<tr><th id="4060">4060</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_NSTATS" data-ref="_M/MC_CMD_PHY_NSTATS">MC_CMD_PHY_NSTATS</dfn> 0x17</u></td></tr>
<tr><th id="4061">4061</th><td></td></tr>
<tr><th id="4062">4062</th><td></td></tr>
<tr><th id="4063">4063</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4064">4064</th><td><i>/* MC_CMD_MAC_STATS</i></td></tr>
<tr><th id="4065">4065</th><td><i> * Get generic MAC statistics. This call returns unified statistics maintained</i></td></tr>
<tr><th id="4066">4066</th><td><i> * by the MC as it switches between the GMAC and XMAC. The MC will write out</i></td></tr>
<tr><th id="4067">4067</th><td><i> * all supported stats. The driver should zero initialise the buffer to</i></td></tr>
<tr><th id="4068">4068</th><td><i> * guarantee consistent results. If the DMA_ADDR is 0, then no DMA is</i></td></tr>
<tr><th id="4069">4069</th><td><i> * performed, and the statistics may be read from the message response. If</i></td></tr>
<tr><th id="4070">4070</th><td><i> * DMA_ADDR != 0, then the statistics are dmad to that (page-aligned location).</i></td></tr>
<tr><th id="4071">4071</th><td><i> * Locks required: None. The PERIODIC_CLEAR option is not used and now has no</i></td></tr>
<tr><th id="4072">4072</th><td><i> * effect. Returns: 0, ETIME</i></td></tr>
<tr><th id="4073">4073</th><td><i> */</i></td></tr>
<tr><th id="4074">4074</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS" data-ref="_M/MC_CMD_MAC_STATS">MC_CMD_MAC_STATS</dfn> 0x2e</u></td></tr>
<tr><th id="4075">4075</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x2e_PRIVILEGE_CTG">MC_CMD_0x2e_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4076">4076</th><td></td></tr>
<tr><th id="4077">4077</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x2e_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x2e_PRIVILEGE_CTG">MC_CMD_0x2e_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="4078">4078</th><td></td></tr>
<tr><th id="4079">4079</th><td><i>/* MC_CMD_MAC_STATS_IN msgrequest */</i></td></tr>
<tr><th id="4080">4080</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_LEN" data-ref="_M/MC_CMD_MAC_STATS_IN_LEN">MC_CMD_MAC_STATS_IN_LEN</dfn> 20</u></td></tr>
<tr><th id="4081">4081</th><td><i>/* ??? */</i></td></tr>
<tr><th id="4082">4082</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_MAC_STATS_IN_DMA_ADDR_OFST">MC_CMD_MAC_STATS_IN_DMA_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="4083">4083</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_MAC_STATS_IN_DMA_ADDR_LEN">MC_CMD_MAC_STATS_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="4084">4084</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_MAC_STATS_IN_DMA_ADDR_LO_OFST">MC_CMD_MAC_STATS_IN_DMA_ADDR_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="4085">4085</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_MAC_STATS_IN_DMA_ADDR_HI_OFST">MC_CMD_MAC_STATS_IN_DMA_ADDR_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="4086">4086</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_CMD_OFST" data-ref="_M/MC_CMD_MAC_STATS_IN_CMD_OFST">MC_CMD_MAC_STATS_IN_CMD_OFST</dfn> 8</u></td></tr>
<tr><th id="4087">4087</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_CMD_LEN" data-ref="_M/MC_CMD_MAC_STATS_IN_CMD_LEN">MC_CMD_MAC_STATS_IN_CMD_LEN</dfn> 4</u></td></tr>
<tr><th id="4088">4088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_DMA_LBN" data-ref="_M/MC_CMD_MAC_STATS_IN_DMA_LBN">MC_CMD_MAC_STATS_IN_DMA_LBN</dfn> 0</u></td></tr>
<tr><th id="4089">4089</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_DMA_WIDTH" data-ref="_M/MC_CMD_MAC_STATS_IN_DMA_WIDTH">MC_CMD_MAC_STATS_IN_DMA_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4090">4090</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_CLEAR_LBN" data-ref="_M/MC_CMD_MAC_STATS_IN_CLEAR_LBN">MC_CMD_MAC_STATS_IN_CLEAR_LBN</dfn> 1</u></td></tr>
<tr><th id="4091">4091</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_CLEAR_WIDTH" data-ref="_M/MC_CMD_MAC_STATS_IN_CLEAR_WIDTH">MC_CMD_MAC_STATS_IN_CLEAR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4092">4092</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIODIC_CHANGE_LBN" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIODIC_CHANGE_LBN">MC_CMD_MAC_STATS_IN_PERIODIC_CHANGE_LBN</dfn> 2</u></td></tr>
<tr><th id="4093">4093</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIODIC_CHANGE_WIDTH" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIODIC_CHANGE_WIDTH">MC_CMD_MAC_STATS_IN_PERIODIC_CHANGE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4094">4094</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIODIC_ENABLE_LBN" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIODIC_ENABLE_LBN">MC_CMD_MAC_STATS_IN_PERIODIC_ENABLE_LBN</dfn> 3</u></td></tr>
<tr><th id="4095">4095</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIODIC_ENABLE_WIDTH" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIODIC_ENABLE_WIDTH">MC_CMD_MAC_STATS_IN_PERIODIC_ENABLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4096">4096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIODIC_CLEAR_LBN" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIODIC_CLEAR_LBN">MC_CMD_MAC_STATS_IN_PERIODIC_CLEAR_LBN</dfn> 4</u></td></tr>
<tr><th id="4097">4097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIODIC_CLEAR_WIDTH" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIODIC_CLEAR_WIDTH">MC_CMD_MAC_STATS_IN_PERIODIC_CLEAR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4098">4098</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIODIC_NOEVENT_LBN" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIODIC_NOEVENT_LBN">MC_CMD_MAC_STATS_IN_PERIODIC_NOEVENT_LBN</dfn> 5</u></td></tr>
<tr><th id="4099">4099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIODIC_NOEVENT_WIDTH" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIODIC_NOEVENT_WIDTH">MC_CMD_MAC_STATS_IN_PERIODIC_NOEVENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4100">4100</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIOD_MS_LBN" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIOD_MS_LBN">MC_CMD_MAC_STATS_IN_PERIOD_MS_LBN</dfn> 16</u></td></tr>
<tr><th id="4101">4101</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PERIOD_MS_WIDTH" data-ref="_M/MC_CMD_MAC_STATS_IN_PERIOD_MS_WIDTH">MC_CMD_MAC_STATS_IN_PERIOD_MS_WIDTH</dfn> 16</u></td></tr>
<tr><th id="4102">4102</th><td><i>/* DMA length. Should be set to MAC_STATS_NUM_STATS * sizeof(uint64_t), as</i></td></tr>
<tr><th id="4103">4103</th><td><i> * returned by MC_CMD_GET_CAPABILITIES_V4_OUT. For legacy firmware not</i></td></tr>
<tr><th id="4104">4104</th><td><i> * supporting MC_CMD_GET_CAPABILITIES_V4_OUT, DMA_LEN should be set to</i></td></tr>
<tr><th id="4105">4105</th><td><i> * MC_CMD_MAC_NSTATS * sizeof(uint64_t)</i></td></tr>
<tr><th id="4106">4106</th><td><i> */</i></td></tr>
<tr><th id="4107">4107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_DMA_LEN_OFST" data-ref="_M/MC_CMD_MAC_STATS_IN_DMA_LEN_OFST">MC_CMD_MAC_STATS_IN_DMA_LEN_OFST</dfn> 12</u></td></tr>
<tr><th id="4108">4108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_DMA_LEN_LEN" data-ref="_M/MC_CMD_MAC_STATS_IN_DMA_LEN_LEN">MC_CMD_MAC_STATS_IN_DMA_LEN_LEN</dfn> 4</u></td></tr>
<tr><th id="4109">4109</th><td><i>/* port id so vadapter stats can be provided */</i></td></tr>
<tr><th id="4110">4110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_MAC_STATS_IN_PORT_ID_OFST">MC_CMD_MAC_STATS_IN_PORT_ID_OFST</dfn> 16</u></td></tr>
<tr><th id="4111">4111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_MAC_STATS_IN_PORT_ID_LEN">MC_CMD_MAC_STATS_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="4112">4112</th><td></td></tr>
<tr><th id="4113">4113</th><td><i>/* MC_CMD_MAC_STATS_OUT_DMA msgresponse */</i></td></tr>
<tr><th id="4114">4114</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_OUT_DMA_LEN" data-ref="_M/MC_CMD_MAC_STATS_OUT_DMA_LEN">MC_CMD_MAC_STATS_OUT_DMA_LEN</dfn> 0</u></td></tr>
<tr><th id="4115">4115</th><td></td></tr>
<tr><th id="4116">4116</th><td><i>/* MC_CMD_MAC_STATS_OUT_NO_DMA msgresponse */</i></td></tr>
<tr><th id="4117">4117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_LEN" data-ref="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_LEN">MC_CMD_MAC_STATS_OUT_NO_DMA_LEN</dfn> (((MC_CMD_MAC_NSTATS*64))&gt;&gt;3)</u></td></tr>
<tr><th id="4118">4118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_OFST" data-ref="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_OFST">MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_OFST</dfn> 0</u></td></tr>
<tr><th id="4119">4119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_LEN" data-ref="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_LEN">MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_LEN</dfn> 8</u></td></tr>
<tr><th id="4120">4120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_LO_OFST" data-ref="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_LO_OFST">MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="4121">4121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_HI_OFST" data-ref="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_HI_OFST">MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="4122">4122</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_NUM" data-ref="_M/MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_NUM">MC_CMD_MAC_STATS_OUT_NO_DMA_STATISTICS_NUM</dfn> MC_CMD_MAC_NSTATS</u></td></tr>
<tr><th id="4123">4123</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_GENERATION_START" data-ref="_M/MC_CMD_MAC_GENERATION_START">MC_CMD_MAC_GENERATION_START</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="4124">4124</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_DMABUF_START" data-ref="_M/MC_CMD_MAC_DMABUF_START">MC_CMD_MAC_DMABUF_START</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="4125">4125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_PKTS" data-ref="_M/MC_CMD_MAC_TX_PKTS">MC_CMD_MAC_TX_PKTS</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="4126">4126</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_PAUSE_PKTS" data-ref="_M/MC_CMD_MAC_TX_PAUSE_PKTS">MC_CMD_MAC_TX_PAUSE_PKTS</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="4127">4127</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_CONTROL_PKTS" data-ref="_M/MC_CMD_MAC_TX_CONTROL_PKTS">MC_CMD_MAC_TX_CONTROL_PKTS</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="4128">4128</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_UNICAST_PKTS" data-ref="_M/MC_CMD_MAC_TX_UNICAST_PKTS">MC_CMD_MAC_TX_UNICAST_PKTS</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="4129">4129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_MULTICAST_PKTS" data-ref="_M/MC_CMD_MAC_TX_MULTICAST_PKTS">MC_CMD_MAC_TX_MULTICAST_PKTS</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="4130">4130</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_BROADCAST_PKTS" data-ref="_M/MC_CMD_MAC_TX_BROADCAST_PKTS">MC_CMD_MAC_TX_BROADCAST_PKTS</dfn> 0x6 /* enum */</u></td></tr>
<tr><th id="4131">4131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_BYTES" data-ref="_M/MC_CMD_MAC_TX_BYTES">MC_CMD_MAC_TX_BYTES</dfn> 0x7 /* enum */</u></td></tr>
<tr><th id="4132">4132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_BAD_BYTES" data-ref="_M/MC_CMD_MAC_TX_BAD_BYTES">MC_CMD_MAC_TX_BAD_BYTES</dfn> 0x8 /* enum */</u></td></tr>
<tr><th id="4133">4133</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_LT64_PKTS" data-ref="_M/MC_CMD_MAC_TX_LT64_PKTS">MC_CMD_MAC_TX_LT64_PKTS</dfn> 0x9 /* enum */</u></td></tr>
<tr><th id="4134">4134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_64_PKTS" data-ref="_M/MC_CMD_MAC_TX_64_PKTS">MC_CMD_MAC_TX_64_PKTS</dfn> 0xa /* enum */</u></td></tr>
<tr><th id="4135">4135</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_65_TO_127_PKTS" data-ref="_M/MC_CMD_MAC_TX_65_TO_127_PKTS">MC_CMD_MAC_TX_65_TO_127_PKTS</dfn> 0xb /* enum */</u></td></tr>
<tr><th id="4136">4136</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_128_TO_255_PKTS" data-ref="_M/MC_CMD_MAC_TX_128_TO_255_PKTS">MC_CMD_MAC_TX_128_TO_255_PKTS</dfn> 0xc /* enum */</u></td></tr>
<tr><th id="4137">4137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_256_TO_511_PKTS" data-ref="_M/MC_CMD_MAC_TX_256_TO_511_PKTS">MC_CMD_MAC_TX_256_TO_511_PKTS</dfn> 0xd /* enum */</u></td></tr>
<tr><th id="4138">4138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_512_TO_1023_PKTS" data-ref="_M/MC_CMD_MAC_TX_512_TO_1023_PKTS">MC_CMD_MAC_TX_512_TO_1023_PKTS</dfn> 0xe /* enum */</u></td></tr>
<tr><th id="4139">4139</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_1024_TO_15XX_PKTS" data-ref="_M/MC_CMD_MAC_TX_1024_TO_15XX_PKTS">MC_CMD_MAC_TX_1024_TO_15XX_PKTS</dfn> 0xf /* enum */</u></td></tr>
<tr><th id="4140">4140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_15XX_TO_JUMBO_PKTS" data-ref="_M/MC_CMD_MAC_TX_15XX_TO_JUMBO_PKTS">MC_CMD_MAC_TX_15XX_TO_JUMBO_PKTS</dfn> 0x10 /* enum */</u></td></tr>
<tr><th id="4141">4141</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_GTJUMBO_PKTS" data-ref="_M/MC_CMD_MAC_TX_GTJUMBO_PKTS">MC_CMD_MAC_TX_GTJUMBO_PKTS</dfn> 0x11 /* enum */</u></td></tr>
<tr><th id="4142">4142</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_BAD_FCS_PKTS" data-ref="_M/MC_CMD_MAC_TX_BAD_FCS_PKTS">MC_CMD_MAC_TX_BAD_FCS_PKTS</dfn> 0x12 /* enum */</u></td></tr>
<tr><th id="4143">4143</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_SINGLE_COLLISION_PKTS" data-ref="_M/MC_CMD_MAC_TX_SINGLE_COLLISION_PKTS">MC_CMD_MAC_TX_SINGLE_COLLISION_PKTS</dfn> 0x13 /* enum */</u></td></tr>
<tr><th id="4144">4144</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_MULTIPLE_COLLISION_PKTS" data-ref="_M/MC_CMD_MAC_TX_MULTIPLE_COLLISION_PKTS">MC_CMD_MAC_TX_MULTIPLE_COLLISION_PKTS</dfn> 0x14 /* enum */</u></td></tr>
<tr><th id="4145">4145</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_EXCESSIVE_COLLISION_PKTS" data-ref="_M/MC_CMD_MAC_TX_EXCESSIVE_COLLISION_PKTS">MC_CMD_MAC_TX_EXCESSIVE_COLLISION_PKTS</dfn> 0x15 /* enum */</u></td></tr>
<tr><th id="4146">4146</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_LATE_COLLISION_PKTS" data-ref="_M/MC_CMD_MAC_TX_LATE_COLLISION_PKTS">MC_CMD_MAC_TX_LATE_COLLISION_PKTS</dfn> 0x16 /* enum */</u></td></tr>
<tr><th id="4147">4147</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_DEFERRED_PKTS" data-ref="_M/MC_CMD_MAC_TX_DEFERRED_PKTS">MC_CMD_MAC_TX_DEFERRED_PKTS</dfn> 0x17 /* enum */</u></td></tr>
<tr><th id="4148">4148</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_EXCESSIVE_DEFERRED_PKTS" data-ref="_M/MC_CMD_MAC_TX_EXCESSIVE_DEFERRED_PKTS">MC_CMD_MAC_TX_EXCESSIVE_DEFERRED_PKTS</dfn> 0x18 /* enum */</u></td></tr>
<tr><th id="4149">4149</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_NON_TCPUDP_PKTS" data-ref="_M/MC_CMD_MAC_TX_NON_TCPUDP_PKTS">MC_CMD_MAC_TX_NON_TCPUDP_PKTS</dfn> 0x19 /* enum */</u></td></tr>
<tr><th id="4150">4150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_MAC_SRC_ERR_PKTS" data-ref="_M/MC_CMD_MAC_TX_MAC_SRC_ERR_PKTS">MC_CMD_MAC_TX_MAC_SRC_ERR_PKTS</dfn> 0x1a /* enum */</u></td></tr>
<tr><th id="4151">4151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_TX_IP_SRC_ERR_PKTS" data-ref="_M/MC_CMD_MAC_TX_IP_SRC_ERR_PKTS">MC_CMD_MAC_TX_IP_SRC_ERR_PKTS</dfn> 0x1b /* enum */</u></td></tr>
<tr><th id="4152">4152</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_PKTS" data-ref="_M/MC_CMD_MAC_RX_PKTS">MC_CMD_MAC_RX_PKTS</dfn> 0x1c /* enum */</u></td></tr>
<tr><th id="4153">4153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_PAUSE_PKTS" data-ref="_M/MC_CMD_MAC_RX_PAUSE_PKTS">MC_CMD_MAC_RX_PAUSE_PKTS</dfn> 0x1d /* enum */</u></td></tr>
<tr><th id="4154">4154</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_GOOD_PKTS" data-ref="_M/MC_CMD_MAC_RX_GOOD_PKTS">MC_CMD_MAC_RX_GOOD_PKTS</dfn> 0x1e /* enum */</u></td></tr>
<tr><th id="4155">4155</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_CONTROL_PKTS" data-ref="_M/MC_CMD_MAC_RX_CONTROL_PKTS">MC_CMD_MAC_RX_CONTROL_PKTS</dfn> 0x1f /* enum */</u></td></tr>
<tr><th id="4156">4156</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_UNICAST_PKTS" data-ref="_M/MC_CMD_MAC_RX_UNICAST_PKTS">MC_CMD_MAC_RX_UNICAST_PKTS</dfn> 0x20 /* enum */</u></td></tr>
<tr><th id="4157">4157</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_MULTICAST_PKTS" data-ref="_M/MC_CMD_MAC_RX_MULTICAST_PKTS">MC_CMD_MAC_RX_MULTICAST_PKTS</dfn> 0x21 /* enum */</u></td></tr>
<tr><th id="4158">4158</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_BROADCAST_PKTS" data-ref="_M/MC_CMD_MAC_RX_BROADCAST_PKTS">MC_CMD_MAC_RX_BROADCAST_PKTS</dfn> 0x22 /* enum */</u></td></tr>
<tr><th id="4159">4159</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_BYTES" data-ref="_M/MC_CMD_MAC_RX_BYTES">MC_CMD_MAC_RX_BYTES</dfn> 0x23 /* enum */</u></td></tr>
<tr><th id="4160">4160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_BAD_BYTES" data-ref="_M/MC_CMD_MAC_RX_BAD_BYTES">MC_CMD_MAC_RX_BAD_BYTES</dfn> 0x24 /* enum */</u></td></tr>
<tr><th id="4161">4161</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_64_PKTS" data-ref="_M/MC_CMD_MAC_RX_64_PKTS">MC_CMD_MAC_RX_64_PKTS</dfn> 0x25 /* enum */</u></td></tr>
<tr><th id="4162">4162</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_65_TO_127_PKTS" data-ref="_M/MC_CMD_MAC_RX_65_TO_127_PKTS">MC_CMD_MAC_RX_65_TO_127_PKTS</dfn> 0x26 /* enum */</u></td></tr>
<tr><th id="4163">4163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_128_TO_255_PKTS" data-ref="_M/MC_CMD_MAC_RX_128_TO_255_PKTS">MC_CMD_MAC_RX_128_TO_255_PKTS</dfn> 0x27 /* enum */</u></td></tr>
<tr><th id="4164">4164</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_256_TO_511_PKTS" data-ref="_M/MC_CMD_MAC_RX_256_TO_511_PKTS">MC_CMD_MAC_RX_256_TO_511_PKTS</dfn> 0x28 /* enum */</u></td></tr>
<tr><th id="4165">4165</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_512_TO_1023_PKTS" data-ref="_M/MC_CMD_MAC_RX_512_TO_1023_PKTS">MC_CMD_MAC_RX_512_TO_1023_PKTS</dfn> 0x29 /* enum */</u></td></tr>
<tr><th id="4166">4166</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_1024_TO_15XX_PKTS" data-ref="_M/MC_CMD_MAC_RX_1024_TO_15XX_PKTS">MC_CMD_MAC_RX_1024_TO_15XX_PKTS</dfn> 0x2a /* enum */</u></td></tr>
<tr><th id="4167">4167</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_15XX_TO_JUMBO_PKTS" data-ref="_M/MC_CMD_MAC_RX_15XX_TO_JUMBO_PKTS">MC_CMD_MAC_RX_15XX_TO_JUMBO_PKTS</dfn> 0x2b /* enum */</u></td></tr>
<tr><th id="4168">4168</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_GTJUMBO_PKTS" data-ref="_M/MC_CMD_MAC_RX_GTJUMBO_PKTS">MC_CMD_MAC_RX_GTJUMBO_PKTS</dfn> 0x2c /* enum */</u></td></tr>
<tr><th id="4169">4169</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_UNDERSIZE_PKTS" data-ref="_M/MC_CMD_MAC_RX_UNDERSIZE_PKTS">MC_CMD_MAC_RX_UNDERSIZE_PKTS</dfn> 0x2d /* enum */</u></td></tr>
<tr><th id="4170">4170</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_BAD_FCS_PKTS" data-ref="_M/MC_CMD_MAC_RX_BAD_FCS_PKTS">MC_CMD_MAC_RX_BAD_FCS_PKTS</dfn> 0x2e /* enum */</u></td></tr>
<tr><th id="4171">4171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_OVERFLOW_PKTS" data-ref="_M/MC_CMD_MAC_RX_OVERFLOW_PKTS">MC_CMD_MAC_RX_OVERFLOW_PKTS</dfn> 0x2f /* enum */</u></td></tr>
<tr><th id="4172">4172</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_FALSE_CARRIER_PKTS" data-ref="_M/MC_CMD_MAC_RX_FALSE_CARRIER_PKTS">MC_CMD_MAC_RX_FALSE_CARRIER_PKTS</dfn> 0x30 /* enum */</u></td></tr>
<tr><th id="4173">4173</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_SYMBOL_ERROR_PKTS" data-ref="_M/MC_CMD_MAC_RX_SYMBOL_ERROR_PKTS">MC_CMD_MAC_RX_SYMBOL_ERROR_PKTS</dfn> 0x31 /* enum */</u></td></tr>
<tr><th id="4174">4174</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_ALIGN_ERROR_PKTS" data-ref="_M/MC_CMD_MAC_RX_ALIGN_ERROR_PKTS">MC_CMD_MAC_RX_ALIGN_ERROR_PKTS</dfn> 0x32 /* enum */</u></td></tr>
<tr><th id="4175">4175</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_LENGTH_ERROR_PKTS" data-ref="_M/MC_CMD_MAC_RX_LENGTH_ERROR_PKTS">MC_CMD_MAC_RX_LENGTH_ERROR_PKTS</dfn> 0x33 /* enum */</u></td></tr>
<tr><th id="4176">4176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_INTERNAL_ERROR_PKTS" data-ref="_M/MC_CMD_MAC_RX_INTERNAL_ERROR_PKTS">MC_CMD_MAC_RX_INTERNAL_ERROR_PKTS</dfn> 0x34 /* enum */</u></td></tr>
<tr><th id="4177">4177</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_JABBER_PKTS" data-ref="_M/MC_CMD_MAC_RX_JABBER_PKTS">MC_CMD_MAC_RX_JABBER_PKTS</dfn> 0x35 /* enum */</u></td></tr>
<tr><th id="4178">4178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_NODESC_DROPS" data-ref="_M/MC_CMD_MAC_RX_NODESC_DROPS">MC_CMD_MAC_RX_NODESC_DROPS</dfn> 0x36 /* enum */</u></td></tr>
<tr><th id="4179">4179</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_LANES01_CHAR_ERR" data-ref="_M/MC_CMD_MAC_RX_LANES01_CHAR_ERR">MC_CMD_MAC_RX_LANES01_CHAR_ERR</dfn> 0x37 /* enum */</u></td></tr>
<tr><th id="4180">4180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_LANES23_CHAR_ERR" data-ref="_M/MC_CMD_MAC_RX_LANES23_CHAR_ERR">MC_CMD_MAC_RX_LANES23_CHAR_ERR</dfn> 0x38 /* enum */</u></td></tr>
<tr><th id="4181">4181</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_LANES01_DISP_ERR" data-ref="_M/MC_CMD_MAC_RX_LANES01_DISP_ERR">MC_CMD_MAC_RX_LANES01_DISP_ERR</dfn> 0x39 /* enum */</u></td></tr>
<tr><th id="4182">4182</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_LANES23_DISP_ERR" data-ref="_M/MC_CMD_MAC_RX_LANES23_DISP_ERR">MC_CMD_MAC_RX_LANES23_DISP_ERR</dfn> 0x3a /* enum */</u></td></tr>
<tr><th id="4183">4183</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RX_MATCH_FAULT" data-ref="_M/MC_CMD_MAC_RX_MATCH_FAULT">MC_CMD_MAC_RX_MATCH_FAULT</dfn> 0x3b /* enum */</u></td></tr>
<tr><th id="4184">4184</th><td><i>/* enum: PM trunc_bb_overflow counter. Valid for EF10 with PM_AND_RXDP_COUNTERS</i></td></tr>
<tr><th id="4185">4185</th><td><i> * capability only.</i></td></tr>
<tr><th id="4186">4186</th><td><i> */</i></td></tr>
<tr><th id="4187">4187</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_PM_TRUNC_BB_OVERFLOW" data-ref="_M/MC_CMD_MAC_PM_TRUNC_BB_OVERFLOW">MC_CMD_MAC_PM_TRUNC_BB_OVERFLOW</dfn> 0x3c</u></td></tr>
<tr><th id="4188">4188</th><td><i>/* enum: PM discard_bb_overflow counter. Valid for EF10 with</i></td></tr>
<tr><th id="4189">4189</th><td><i> * PM_AND_RXDP_COUNTERS capability only.</i></td></tr>
<tr><th id="4190">4190</th><td><i> */</i></td></tr>
<tr><th id="4191">4191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_PM_DISCARD_BB_OVERFLOW" data-ref="_M/MC_CMD_MAC_PM_DISCARD_BB_OVERFLOW">MC_CMD_MAC_PM_DISCARD_BB_OVERFLOW</dfn> 0x3d</u></td></tr>
<tr><th id="4192">4192</th><td><i>/* enum: PM trunc_vfifo_full counter. Valid for EF10 with PM_AND_RXDP_COUNTERS</i></td></tr>
<tr><th id="4193">4193</th><td><i> * capability only.</i></td></tr>
<tr><th id="4194">4194</th><td><i> */</i></td></tr>
<tr><th id="4195">4195</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_PM_TRUNC_VFIFO_FULL" data-ref="_M/MC_CMD_MAC_PM_TRUNC_VFIFO_FULL">MC_CMD_MAC_PM_TRUNC_VFIFO_FULL</dfn> 0x3e</u></td></tr>
<tr><th id="4196">4196</th><td><i>/* enum: PM discard_vfifo_full counter. Valid for EF10 with</i></td></tr>
<tr><th id="4197">4197</th><td><i> * PM_AND_RXDP_COUNTERS capability only.</i></td></tr>
<tr><th id="4198">4198</th><td><i> */</i></td></tr>
<tr><th id="4199">4199</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_PM_DISCARD_VFIFO_FULL" data-ref="_M/MC_CMD_MAC_PM_DISCARD_VFIFO_FULL">MC_CMD_MAC_PM_DISCARD_VFIFO_FULL</dfn> 0x3f</u></td></tr>
<tr><th id="4200">4200</th><td><i>/* enum: PM trunc_qbb counter. Valid for EF10 with PM_AND_RXDP_COUNTERS</i></td></tr>
<tr><th id="4201">4201</th><td><i> * capability only.</i></td></tr>
<tr><th id="4202">4202</th><td><i> */</i></td></tr>
<tr><th id="4203">4203</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_PM_TRUNC_QBB" data-ref="_M/MC_CMD_MAC_PM_TRUNC_QBB">MC_CMD_MAC_PM_TRUNC_QBB</dfn> 0x40</u></td></tr>
<tr><th id="4204">4204</th><td><i>/* enum: PM discard_qbb counter. Valid for EF10 with PM_AND_RXDP_COUNTERS</i></td></tr>
<tr><th id="4205">4205</th><td><i> * capability only.</i></td></tr>
<tr><th id="4206">4206</th><td><i> */</i></td></tr>
<tr><th id="4207">4207</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_PM_DISCARD_QBB" data-ref="_M/MC_CMD_MAC_PM_DISCARD_QBB">MC_CMD_MAC_PM_DISCARD_QBB</dfn> 0x41</u></td></tr>
<tr><th id="4208">4208</th><td><i>/* enum: PM discard_mapping counter. Valid for EF10 with PM_AND_RXDP_COUNTERS</i></td></tr>
<tr><th id="4209">4209</th><td><i> * capability only.</i></td></tr>
<tr><th id="4210">4210</th><td><i> */</i></td></tr>
<tr><th id="4211">4211</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_PM_DISCARD_MAPPING" data-ref="_M/MC_CMD_MAC_PM_DISCARD_MAPPING">MC_CMD_MAC_PM_DISCARD_MAPPING</dfn> 0x42</u></td></tr>
<tr><th id="4212">4212</th><td><i>/* enum: RXDP counter: Number of packets dropped due to the queue being</i></td></tr>
<tr><th id="4213">4213</th><td><i> * disabled. Valid for EF10 with PM_AND_RXDP_COUNTERS capability only.</i></td></tr>
<tr><th id="4214">4214</th><td><i> */</i></td></tr>
<tr><th id="4215">4215</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RXDP_Q_DISABLED_PKTS" data-ref="_M/MC_CMD_MAC_RXDP_Q_DISABLED_PKTS">MC_CMD_MAC_RXDP_Q_DISABLED_PKTS</dfn> 0x43</u></td></tr>
<tr><th id="4216">4216</th><td><i>/* enum: RXDP counter: Number of packets dropped by the DICPU. Valid for EF10</i></td></tr>
<tr><th id="4217">4217</th><td><i> * with PM_AND_RXDP_COUNTERS capability only.</i></td></tr>
<tr><th id="4218">4218</th><td><i> */</i></td></tr>
<tr><th id="4219">4219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RXDP_DI_DROPPED_PKTS" data-ref="_M/MC_CMD_MAC_RXDP_DI_DROPPED_PKTS">MC_CMD_MAC_RXDP_DI_DROPPED_PKTS</dfn> 0x45</u></td></tr>
<tr><th id="4220">4220</th><td><i>/* enum: RXDP counter: Number of non-host packets. Valid for EF10 with</i></td></tr>
<tr><th id="4221">4221</th><td><i> * PM_AND_RXDP_COUNTERS capability only.</i></td></tr>
<tr><th id="4222">4222</th><td><i> */</i></td></tr>
<tr><th id="4223">4223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RXDP_STREAMING_PKTS" data-ref="_M/MC_CMD_MAC_RXDP_STREAMING_PKTS">MC_CMD_MAC_RXDP_STREAMING_PKTS</dfn> 0x46</u></td></tr>
<tr><th id="4224">4224</th><td><i>/* enum: RXDP counter: Number of times an hlb descriptor fetch was performed.</i></td></tr>
<tr><th id="4225">4225</th><td><i> * Valid for EF10 with PM_AND_RXDP_COUNTERS capability only.</i></td></tr>
<tr><th id="4226">4226</th><td><i> */</i></td></tr>
<tr><th id="4227">4227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RXDP_HLB_FETCH_CONDITIONS" data-ref="_M/MC_CMD_MAC_RXDP_HLB_FETCH_CONDITIONS">MC_CMD_MAC_RXDP_HLB_FETCH_CONDITIONS</dfn> 0x47</u></td></tr>
<tr><th id="4228">4228</th><td><i>/* enum: RXDP counter: Number of times the DPCPU waited for an existing</i></td></tr>
<tr><th id="4229">4229</th><td><i> * descriptor fetch. Valid for EF10 with PM_AND_RXDP_COUNTERS capability only.</i></td></tr>
<tr><th id="4230">4230</th><td><i> */</i></td></tr>
<tr><th id="4231">4231</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RXDP_HLB_WAIT_CONDITIONS" data-ref="_M/MC_CMD_MAC_RXDP_HLB_WAIT_CONDITIONS">MC_CMD_MAC_RXDP_HLB_WAIT_CONDITIONS</dfn> 0x48</u></td></tr>
<tr><th id="4232">4232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_DMABUF_START" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_DMABUF_START">MC_CMD_MAC_VADAPTER_RX_DMABUF_START</dfn> 0x4c /* enum */</u></td></tr>
<tr><th id="4233">4233</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_UNICAST_PACKETS" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_UNICAST_PACKETS">MC_CMD_MAC_VADAPTER_RX_UNICAST_PACKETS</dfn> 0x4c /* enum */</u></td></tr>
<tr><th id="4234">4234</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_UNICAST_BYTES" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_UNICAST_BYTES">MC_CMD_MAC_VADAPTER_RX_UNICAST_BYTES</dfn> 0x4d /* enum */</u></td></tr>
<tr><th id="4235">4235</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_MULTICAST_PACKETS" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_MULTICAST_PACKETS">MC_CMD_MAC_VADAPTER_RX_MULTICAST_PACKETS</dfn> 0x4e /* enum */</u></td></tr>
<tr><th id="4236">4236</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_MULTICAST_BYTES" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_MULTICAST_BYTES">MC_CMD_MAC_VADAPTER_RX_MULTICAST_BYTES</dfn> 0x4f /* enum */</u></td></tr>
<tr><th id="4237">4237</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_BROADCAST_PACKETS" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_BROADCAST_PACKETS">MC_CMD_MAC_VADAPTER_RX_BROADCAST_PACKETS</dfn> 0x50 /* enum */</u></td></tr>
<tr><th id="4238">4238</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_BROADCAST_BYTES" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_BROADCAST_BYTES">MC_CMD_MAC_VADAPTER_RX_BROADCAST_BYTES</dfn> 0x51 /* enum */</u></td></tr>
<tr><th id="4239">4239</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_BAD_PACKETS" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_BAD_PACKETS">MC_CMD_MAC_VADAPTER_RX_BAD_PACKETS</dfn> 0x52 /* enum */</u></td></tr>
<tr><th id="4240">4240</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_BAD_BYTES" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_BAD_BYTES">MC_CMD_MAC_VADAPTER_RX_BAD_BYTES</dfn> 0x53 /* enum */</u></td></tr>
<tr><th id="4241">4241</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_RX_OVERFLOW" data-ref="_M/MC_CMD_MAC_VADAPTER_RX_OVERFLOW">MC_CMD_MAC_VADAPTER_RX_OVERFLOW</dfn> 0x54 /* enum */</u></td></tr>
<tr><th id="4242">4242</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_DMABUF_START" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_DMABUF_START">MC_CMD_MAC_VADAPTER_TX_DMABUF_START</dfn> 0x57 /* enum */</u></td></tr>
<tr><th id="4243">4243</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_UNICAST_PACKETS" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_UNICAST_PACKETS">MC_CMD_MAC_VADAPTER_TX_UNICAST_PACKETS</dfn> 0x57 /* enum */</u></td></tr>
<tr><th id="4244">4244</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_UNICAST_BYTES" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_UNICAST_BYTES">MC_CMD_MAC_VADAPTER_TX_UNICAST_BYTES</dfn> 0x58 /* enum */</u></td></tr>
<tr><th id="4245">4245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_MULTICAST_PACKETS" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_MULTICAST_PACKETS">MC_CMD_MAC_VADAPTER_TX_MULTICAST_PACKETS</dfn> 0x59 /* enum */</u></td></tr>
<tr><th id="4246">4246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_MULTICAST_BYTES" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_MULTICAST_BYTES">MC_CMD_MAC_VADAPTER_TX_MULTICAST_BYTES</dfn> 0x5a /* enum */</u></td></tr>
<tr><th id="4247">4247</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_BROADCAST_PACKETS" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_BROADCAST_PACKETS">MC_CMD_MAC_VADAPTER_TX_BROADCAST_PACKETS</dfn> 0x5b /* enum */</u></td></tr>
<tr><th id="4248">4248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_BROADCAST_BYTES" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_BROADCAST_BYTES">MC_CMD_MAC_VADAPTER_TX_BROADCAST_BYTES</dfn> 0x5c /* enum */</u></td></tr>
<tr><th id="4249">4249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_BAD_PACKETS" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_BAD_PACKETS">MC_CMD_MAC_VADAPTER_TX_BAD_PACKETS</dfn> 0x5d /* enum */</u></td></tr>
<tr><th id="4250">4250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_BAD_BYTES" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_BAD_BYTES">MC_CMD_MAC_VADAPTER_TX_BAD_BYTES</dfn> 0x5e /* enum */</u></td></tr>
<tr><th id="4251">4251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_VADAPTER_TX_OVERFLOW" data-ref="_M/MC_CMD_MAC_VADAPTER_TX_OVERFLOW">MC_CMD_MAC_VADAPTER_TX_OVERFLOW</dfn> 0x5f /* enum */</u></td></tr>
<tr><th id="4252">4252</th><td><i>/* enum: Start of GMAC stats buffer space, for Siena only. */</i></td></tr>
<tr><th id="4253">4253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GMAC_DMABUF_START" data-ref="_M/MC_CMD_GMAC_DMABUF_START">MC_CMD_GMAC_DMABUF_START</dfn> 0x40</u></td></tr>
<tr><th id="4254">4254</th><td><i>/* enum: End of GMAC stats buffer space, for Siena only. */</i></td></tr>
<tr><th id="4255">4255</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GMAC_DMABUF_END" data-ref="_M/MC_CMD_GMAC_DMABUF_END">MC_CMD_GMAC_DMABUF_END</dfn> 0x5f</u></td></tr>
<tr><th id="4256">4256</th><td><i>/* enum: GENERATION_END value, used together with GENERATION_START to verify</i></td></tr>
<tr><th id="4257">4257</th><td><i> * consistency of DMAd data. For legacy firmware / drivers without extended</i></td></tr>
<tr><th id="4258">4258</th><td><i> * stats (more precisely, when DMA_LEN == MC_CMD_MAC_NSTATS *</i></td></tr>
<tr><th id="4259">4259</th><td><i> * sizeof(uint64_t)), this entry holds the GENERATION_END value. Otherwise,</i></td></tr>
<tr><th id="4260">4260</th><td><i> * this value is invalid/ reserved and GENERATION_END is written as the last</i></td></tr>
<tr><th id="4261">4261</th><td><i> * 64-bit word of the DMA buffer (at DMA_LEN - sizeof(uint64_t)). Note that</i></td></tr>
<tr><th id="4262">4262</th><td><i> * this is consistent with the legacy behaviour, in the sense that entry 96 is</i></td></tr>
<tr><th id="4263">4263</th><td><i> * the last 64-bit word in the buffer when DMA_LEN == MC_CMD_MAC_NSTATS *</i></td></tr>
<tr><th id="4264">4264</th><td><i> * sizeof(uint64_t). See SF-109306-TC, Section 9.2 for details.</i></td></tr>
<tr><th id="4265">4265</th><td><i> */</i></td></tr>
<tr><th id="4266">4266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_GENERATION_END" data-ref="_M/MC_CMD_MAC_GENERATION_END">MC_CMD_MAC_GENERATION_END</dfn> 0x60</u></td></tr>
<tr><th id="4267">4267</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_NSTATS" data-ref="_M/MC_CMD_MAC_NSTATS">MC_CMD_MAC_NSTATS</dfn> 0x61 /* enum */</u></td></tr>
<tr><th id="4268">4268</th><td></td></tr>
<tr><th id="4269">4269</th><td><i>/* MC_CMD_MAC_STATS_V2_OUT_DMA msgresponse */</i></td></tr>
<tr><th id="4270">4270</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V2_OUT_DMA_LEN" data-ref="_M/MC_CMD_MAC_STATS_V2_OUT_DMA_LEN">MC_CMD_MAC_STATS_V2_OUT_DMA_LEN</dfn> 0</u></td></tr>
<tr><th id="4271">4271</th><td></td></tr>
<tr><th id="4272">4272</th><td><i>/* MC_CMD_MAC_STATS_V2_OUT_NO_DMA msgresponse */</i></td></tr>
<tr><th id="4273">4273</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_LEN" data-ref="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_LEN">MC_CMD_MAC_STATS_V2_OUT_NO_DMA_LEN</dfn> (((MC_CMD_MAC_NSTATS_V2*64))&gt;&gt;3)</u></td></tr>
<tr><th id="4274">4274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_OFST" data-ref="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_OFST">MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_OFST</dfn> 0</u></td></tr>
<tr><th id="4275">4275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_LEN" data-ref="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_LEN">MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_LEN</dfn> 8</u></td></tr>
<tr><th id="4276">4276</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_LO_OFST" data-ref="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_LO_OFST">MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="4277">4277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_HI_OFST" data-ref="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_HI_OFST">MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="4278">4278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_NUM" data-ref="_M/MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_NUM">MC_CMD_MAC_STATS_V2_OUT_NO_DMA_STATISTICS_NUM</dfn> MC_CMD_MAC_NSTATS_V2</u></td></tr>
<tr><th id="4279">4279</th><td><i>/* enum: Start of FEC stats buffer space, Medford2 and up */</i></td></tr>
<tr><th id="4280">4280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FEC_DMABUF_START" data-ref="_M/MC_CMD_MAC_FEC_DMABUF_START">MC_CMD_MAC_FEC_DMABUF_START</dfn> 0x61</u></td></tr>
<tr><th id="4281">4281</th><td><i>/* enum: Number of uncorrected FEC codewords on link (RS-FEC only for Medford2)</i></td></tr>
<tr><th id="4282">4282</th><td><i> */</i></td></tr>
<tr><th id="4283">4283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FEC_UNCORRECTED_ERRORS" data-ref="_M/MC_CMD_MAC_FEC_UNCORRECTED_ERRORS">MC_CMD_MAC_FEC_UNCORRECTED_ERRORS</dfn> 0x61</u></td></tr>
<tr><th id="4284">4284</th><td><i>/* enum: Number of corrected FEC codewords on link (RS-FEC only for Medford2)</i></td></tr>
<tr><th id="4285">4285</th><td><i> */</i></td></tr>
<tr><th id="4286">4286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FEC_CORRECTED_ERRORS" data-ref="_M/MC_CMD_MAC_FEC_CORRECTED_ERRORS">MC_CMD_MAC_FEC_CORRECTED_ERRORS</dfn> 0x62</u></td></tr>
<tr><th id="4287">4287</th><td><i>/* enum: Number of corrected 10-bit symbol errors, lane 0 (RS-FEC only) */</i></td></tr>
<tr><th id="4288">4288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE0" data-ref="_M/MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE0">MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE0</dfn> 0x63</u></td></tr>
<tr><th id="4289">4289</th><td><i>/* enum: Number of corrected 10-bit symbol errors, lane 1 (RS-FEC only) */</i></td></tr>
<tr><th id="4290">4290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE1" data-ref="_M/MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE1">MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE1</dfn> 0x64</u></td></tr>
<tr><th id="4291">4291</th><td><i>/* enum: Number of corrected 10-bit symbol errors, lane 2 (RS-FEC only) */</i></td></tr>
<tr><th id="4292">4292</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE2" data-ref="_M/MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE2">MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE2</dfn> 0x65</u></td></tr>
<tr><th id="4293">4293</th><td><i>/* enum: Number of corrected 10-bit symbol errors, lane 3 (RS-FEC only) */</i></td></tr>
<tr><th id="4294">4294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE3" data-ref="_M/MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE3">MC_CMD_MAC_FEC_CORRECTED_SYMBOLS_LANE3</dfn> 0x66</u></td></tr>
<tr><th id="4295">4295</th><td><i>/* enum: This includes the space at offset 103 which is the final</i></td></tr>
<tr><th id="4296">4296</th><td><i> * GENERATION_END in a MAC_STATS_V2 response and otherwise unused.</i></td></tr>
<tr><th id="4297">4297</th><td><i> */</i></td></tr>
<tr><th id="4298">4298</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_NSTATS_V2" data-ref="_M/MC_CMD_MAC_NSTATS_V2">MC_CMD_MAC_NSTATS_V2</dfn> 0x68</u></td></tr>
<tr><th id="4299">4299</th><td><i>/*            Other enum values, see field(s): */</i></td></tr>
<tr><th id="4300">4300</th><td><i>/*               MC_CMD_MAC_STATS_OUT_NO_DMA/STATISTICS */</i></td></tr>
<tr><th id="4301">4301</th><td></td></tr>
<tr><th id="4302">4302</th><td><i>/* MC_CMD_MAC_STATS_V3_OUT_DMA msgresponse */</i></td></tr>
<tr><th id="4303">4303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V3_OUT_DMA_LEN" data-ref="_M/MC_CMD_MAC_STATS_V3_OUT_DMA_LEN">MC_CMD_MAC_STATS_V3_OUT_DMA_LEN</dfn> 0</u></td></tr>
<tr><th id="4304">4304</th><td></td></tr>
<tr><th id="4305">4305</th><td><i>/* MC_CMD_MAC_STATS_V3_OUT_NO_DMA msgresponse */</i></td></tr>
<tr><th id="4306">4306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_LEN" data-ref="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_LEN">MC_CMD_MAC_STATS_V3_OUT_NO_DMA_LEN</dfn> (((MC_CMD_MAC_NSTATS_V3*64))&gt;&gt;3)</u></td></tr>
<tr><th id="4307">4307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_OFST" data-ref="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_OFST">MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_OFST</dfn> 0</u></td></tr>
<tr><th id="4308">4308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_LEN" data-ref="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_LEN">MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_LEN</dfn> 8</u></td></tr>
<tr><th id="4309">4309</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_LO_OFST" data-ref="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_LO_OFST">MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="4310">4310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_HI_OFST" data-ref="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_HI_OFST">MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="4311">4311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_NUM" data-ref="_M/MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_NUM">MC_CMD_MAC_STATS_V3_OUT_NO_DMA_STATISTICS_NUM</dfn> MC_CMD_MAC_NSTATS_V3</u></td></tr>
<tr><th id="4312">4312</th><td><i>/* enum: Start of CTPIO stats buffer space, Medford2 and up */</i></td></tr>
<tr><th id="4313">4313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_DMABUF_START" data-ref="_M/MC_CMD_MAC_CTPIO_DMABUF_START">MC_CMD_MAC_CTPIO_DMABUF_START</dfn> 0x68</u></td></tr>
<tr><th id="4314">4314</th><td><i>/* enum: Number of CTPIO fallbacks because a DMA packet was in progress on the</i></td></tr>
<tr><th id="4315">4315</th><td><i> * target VI</i></td></tr>
<tr><th id="4316">4316</th><td><i> */</i></td></tr>
<tr><th id="4317">4317</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_VI_BUSY_FALLBACK" data-ref="_M/MC_CMD_MAC_CTPIO_VI_BUSY_FALLBACK">MC_CMD_MAC_CTPIO_VI_BUSY_FALLBACK</dfn> 0x68</u></td></tr>
<tr><th id="4318">4318</th><td><i>/* enum: Number of times a CTPIO send wrote beyond frame end (informational</i></td></tr>
<tr><th id="4319">4319</th><td><i> * only)</i></td></tr>
<tr><th id="4320">4320</th><td><i> */</i></td></tr>
<tr><th id="4321">4321</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_LONG_WRITE_SUCCESS" data-ref="_M/MC_CMD_MAC_CTPIO_LONG_WRITE_SUCCESS">MC_CMD_MAC_CTPIO_LONG_WRITE_SUCCESS</dfn> 0x69</u></td></tr>
<tr><th id="4322">4322</th><td><i>/* enum: Number of CTPIO failures because the TX doorbell was written before</i></td></tr>
<tr><th id="4323">4323</th><td><i> * the end of the frame data</i></td></tr>
<tr><th id="4324">4324</th><td><i> */</i></td></tr>
<tr><th id="4325">4325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_MISSING_DBELL_FAIL" data-ref="_M/MC_CMD_MAC_CTPIO_MISSING_DBELL_FAIL">MC_CMD_MAC_CTPIO_MISSING_DBELL_FAIL</dfn> 0x6a</u></td></tr>
<tr><th id="4326">4326</th><td><i>/* enum: Number of CTPIO failures because the internal FIFO overflowed */</i></td></tr>
<tr><th id="4327">4327</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_OVERFLOW_FAIL" data-ref="_M/MC_CMD_MAC_CTPIO_OVERFLOW_FAIL">MC_CMD_MAC_CTPIO_OVERFLOW_FAIL</dfn> 0x6b</u></td></tr>
<tr><th id="4328">4328</th><td><i>/* enum: Number of CTPIO failures because the host did not deliver data fast</i></td></tr>
<tr><th id="4329">4329</th><td><i> * enough to avoid MAC underflow</i></td></tr>
<tr><th id="4330">4330</th><td><i> */</i></td></tr>
<tr><th id="4331">4331</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_UNDERFLOW_FAIL" data-ref="_M/MC_CMD_MAC_CTPIO_UNDERFLOW_FAIL">MC_CMD_MAC_CTPIO_UNDERFLOW_FAIL</dfn> 0x6c</u></td></tr>
<tr><th id="4332">4332</th><td><i>/* enum: Number of CTPIO failures because the host did not deliver all the</i></td></tr>
<tr><th id="4333">4333</th><td><i> * frame data within the timeout</i></td></tr>
<tr><th id="4334">4334</th><td><i> */</i></td></tr>
<tr><th id="4335">4335</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_TIMEOUT_FAIL" data-ref="_M/MC_CMD_MAC_CTPIO_TIMEOUT_FAIL">MC_CMD_MAC_CTPIO_TIMEOUT_FAIL</dfn> 0x6d</u></td></tr>
<tr><th id="4336">4336</th><td><i>/* enum: Number of CTPIO failures because the frame data arrived out of order</i></td></tr>
<tr><th id="4337">4337</th><td><i> * or with gaps</i></td></tr>
<tr><th id="4338">4338</th><td><i> */</i></td></tr>
<tr><th id="4339">4339</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_NONCONTIG_WR_FAIL" data-ref="_M/MC_CMD_MAC_CTPIO_NONCONTIG_WR_FAIL">MC_CMD_MAC_CTPIO_NONCONTIG_WR_FAIL</dfn> 0x6e</u></td></tr>
<tr><th id="4340">4340</th><td><i>/* enum: Number of CTPIO failures because the host started a new frame before</i></td></tr>
<tr><th id="4341">4341</th><td><i> * completing the previous one</i></td></tr>
<tr><th id="4342">4342</th><td><i> */</i></td></tr>
<tr><th id="4343">4343</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_FRM_CLOBBER_FAIL" data-ref="_M/MC_CMD_MAC_CTPIO_FRM_CLOBBER_FAIL">MC_CMD_MAC_CTPIO_FRM_CLOBBER_FAIL</dfn> 0x6f</u></td></tr>
<tr><th id="4344">4344</th><td><i>/* enum: Number of CTPIO failures because a write was not a multiple of 32 bits</i></td></tr>
<tr><th id="4345">4345</th><td><i> * or not 32-bit aligned</i></td></tr>
<tr><th id="4346">4346</th><td><i> */</i></td></tr>
<tr><th id="4347">4347</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_INVALID_WR_FAIL" data-ref="_M/MC_CMD_MAC_CTPIO_INVALID_WR_FAIL">MC_CMD_MAC_CTPIO_INVALID_WR_FAIL</dfn> 0x70</u></td></tr>
<tr><th id="4348">4348</th><td><i>/* enum: Number of CTPIO fallbacks because another VI on the same port was</i></td></tr>
<tr><th id="4349">4349</th><td><i> * sending a CTPIO frame</i></td></tr>
<tr><th id="4350">4350</th><td><i> */</i></td></tr>
<tr><th id="4351">4351</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_VI_CLOBBER_FALLBACK" data-ref="_M/MC_CMD_MAC_CTPIO_VI_CLOBBER_FALLBACK">MC_CMD_MAC_CTPIO_VI_CLOBBER_FALLBACK</dfn> 0x71</u></td></tr>
<tr><th id="4352">4352</th><td><i>/* enum: Number of CTPIO fallbacks because target VI did not have CTPIO enabled</i></td></tr>
<tr><th id="4353">4353</th><td><i> */</i></td></tr>
<tr><th id="4354">4354</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_UNQUALIFIED_FALLBACK" data-ref="_M/MC_CMD_MAC_CTPIO_UNQUALIFIED_FALLBACK">MC_CMD_MAC_CTPIO_UNQUALIFIED_FALLBACK</dfn> 0x72</u></td></tr>
<tr><th id="4355">4355</th><td><i>/* enum: Number of CTPIO fallbacks because length in header was less than 29</i></td></tr>
<tr><th id="4356">4356</th><td><i> * bytes</i></td></tr>
<tr><th id="4357">4357</th><td><i> */</i></td></tr>
<tr><th id="4358">4358</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_RUNT_FALLBACK" data-ref="_M/MC_CMD_MAC_CTPIO_RUNT_FALLBACK">MC_CMD_MAC_CTPIO_RUNT_FALLBACK</dfn> 0x73</u></td></tr>
<tr><th id="4359">4359</th><td><i>/* enum: Total number of successful CTPIO sends on this port */</i></td></tr>
<tr><th id="4360">4360</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_SUCCESS" data-ref="_M/MC_CMD_MAC_CTPIO_SUCCESS">MC_CMD_MAC_CTPIO_SUCCESS</dfn> 0x74</u></td></tr>
<tr><th id="4361">4361</th><td><i>/* enum: Total number of CTPIO fallbacks on this port */</i></td></tr>
<tr><th id="4362">4362</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_FALLBACK" data-ref="_M/MC_CMD_MAC_CTPIO_FALLBACK">MC_CMD_MAC_CTPIO_FALLBACK</dfn> 0x75</u></td></tr>
<tr><th id="4363">4363</th><td><i>/* enum: Total number of CTPIO poisoned frames on this port, whether erased or</i></td></tr>
<tr><th id="4364">4364</th><td><i> * not</i></td></tr>
<tr><th id="4365">4365</th><td><i> */</i></td></tr>
<tr><th id="4366">4366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_POISON" data-ref="_M/MC_CMD_MAC_CTPIO_POISON">MC_CMD_MAC_CTPIO_POISON</dfn> 0x76</u></td></tr>
<tr><th id="4367">4367</th><td><i>/* enum: Total number of CTPIO erased frames on this port */</i></td></tr>
<tr><th id="4368">4368</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_CTPIO_ERASE" data-ref="_M/MC_CMD_MAC_CTPIO_ERASE">MC_CMD_MAC_CTPIO_ERASE</dfn> 0x77</u></td></tr>
<tr><th id="4369">4369</th><td><i>/* enum: This includes the space at offset 120 which is the final</i></td></tr>
<tr><th id="4370">4370</th><td><i> * GENERATION_END in a MAC_STATS_V3 response and otherwise unused.</i></td></tr>
<tr><th id="4371">4371</th><td><i> */</i></td></tr>
<tr><th id="4372">4372</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_NSTATS_V3" data-ref="_M/MC_CMD_MAC_NSTATS_V3">MC_CMD_MAC_NSTATS_V3</dfn> 0x79</u></td></tr>
<tr><th id="4373">4373</th><td><i>/*            Other enum values, see field(s): */</i></td></tr>
<tr><th id="4374">4374</th><td><i>/*               MC_CMD_MAC_STATS_V2_OUT_NO_DMA/STATISTICS */</i></td></tr>
<tr><th id="4375">4375</th><td></td></tr>
<tr><th id="4376">4376</th><td><i>/* MC_CMD_MAC_STATS_V4_OUT_DMA msgresponse */</i></td></tr>
<tr><th id="4377">4377</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V4_OUT_DMA_LEN" data-ref="_M/MC_CMD_MAC_STATS_V4_OUT_DMA_LEN">MC_CMD_MAC_STATS_V4_OUT_DMA_LEN</dfn> 0</u></td></tr>
<tr><th id="4378">4378</th><td></td></tr>
<tr><th id="4379">4379</th><td><i>/* MC_CMD_MAC_STATS_V4_OUT_NO_DMA msgresponse */</i></td></tr>
<tr><th id="4380">4380</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_LEN" data-ref="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_LEN">MC_CMD_MAC_STATS_V4_OUT_NO_DMA_LEN</dfn> (((MC_CMD_MAC_NSTATS_V4*64))&gt;&gt;3)</u></td></tr>
<tr><th id="4381">4381</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_OFST" data-ref="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_OFST">MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_OFST</dfn> 0</u></td></tr>
<tr><th id="4382">4382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_LEN" data-ref="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_LEN">MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_LEN</dfn> 8</u></td></tr>
<tr><th id="4383">4383</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_LO_OFST" data-ref="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_LO_OFST">MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="4384">4384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_HI_OFST" data-ref="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_HI_OFST">MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="4385">4385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_NUM" data-ref="_M/MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_NUM">MC_CMD_MAC_STATS_V4_OUT_NO_DMA_STATISTICS_NUM</dfn> MC_CMD_MAC_NSTATS_V4</u></td></tr>
<tr><th id="4386">4386</th><td><i>/* enum: Start of V4 stats buffer space */</i></td></tr>
<tr><th id="4387">4387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_V4_DMABUF_START" data-ref="_M/MC_CMD_MAC_V4_DMABUF_START">MC_CMD_MAC_V4_DMABUF_START</dfn> 0x79</u></td></tr>
<tr><th id="4388">4388</th><td><i>/* enum: RXDP counter: Number of packets truncated because scattering was</i></td></tr>
<tr><th id="4389">4389</th><td><i> * disabled.</i></td></tr>
<tr><th id="4390">4390</th><td><i> */</i></td></tr>
<tr><th id="4391">4391</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RXDP_SCATTER_DISABLED_TRUNC" data-ref="_M/MC_CMD_MAC_RXDP_SCATTER_DISABLED_TRUNC">MC_CMD_MAC_RXDP_SCATTER_DISABLED_TRUNC</dfn> 0x79</u></td></tr>
<tr><th id="4392">4392</th><td><i>/* enum: RXDP counter: Number of times the RXDP head of line blocked waiting</i></td></tr>
<tr><th id="4393">4393</th><td><i> * for descriptors. Will be zero unless RXDP_HLB_IDLE capability is set.</i></td></tr>
<tr><th id="4394">4394</th><td><i> */</i></td></tr>
<tr><th id="4395">4395</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RXDP_HLB_IDLE" data-ref="_M/MC_CMD_MAC_RXDP_HLB_IDLE">MC_CMD_MAC_RXDP_HLB_IDLE</dfn> 0x7a</u></td></tr>
<tr><th id="4396">4396</th><td><i>/* enum: RXDP counter: Number of times the RXDP timed out while head of line</i></td></tr>
<tr><th id="4397">4397</th><td><i> * blocking. Will be zero unless RXDP_HLB_IDLE capability is set.</i></td></tr>
<tr><th id="4398">4398</th><td><i> */</i></td></tr>
<tr><th id="4399">4399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RXDP_HLB_TIMEOUT" data-ref="_M/MC_CMD_MAC_RXDP_HLB_TIMEOUT">MC_CMD_MAC_RXDP_HLB_TIMEOUT</dfn> 0x7b</u></td></tr>
<tr><th id="4400">4400</th><td><i>/* enum: This includes the space at offset 124 which is the final</i></td></tr>
<tr><th id="4401">4401</th><td><i> * GENERATION_END in a MAC_STATS_V4 response and otherwise unused.</i></td></tr>
<tr><th id="4402">4402</th><td><i> */</i></td></tr>
<tr><th id="4403">4403</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_NSTATS_V4" data-ref="_M/MC_CMD_MAC_NSTATS_V4">MC_CMD_MAC_NSTATS_V4</dfn> 0x7d</u></td></tr>
<tr><th id="4404">4404</th><td><i>/*            Other enum values, see field(s): */</i></td></tr>
<tr><th id="4405">4405</th><td><i>/*               MC_CMD_MAC_STATS_V3_OUT_NO_DMA/STATISTICS */</i></td></tr>
<tr><th id="4406">4406</th><td></td></tr>
<tr><th id="4407">4407</th><td></td></tr>
<tr><th id="4408">4408</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4409">4409</th><td><i>/* MC_CMD_SRIOV</i></td></tr>
<tr><th id="4410">4410</th><td><i> * to be documented</i></td></tr>
<tr><th id="4411">4411</th><td><i> */</i></td></tr>
<tr><th id="4412">4412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV" data-ref="_M/MC_CMD_SRIOV">MC_CMD_SRIOV</dfn> 0x30</u></td></tr>
<tr><th id="4413">4413</th><td></td></tr>
<tr><th id="4414">4414</th><td><i>/* MC_CMD_SRIOV_IN msgrequest */</i></td></tr>
<tr><th id="4415">4415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_IN_LEN" data-ref="_M/MC_CMD_SRIOV_IN_LEN">MC_CMD_SRIOV_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="4416">4416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_IN_ENABLE_OFST" data-ref="_M/MC_CMD_SRIOV_IN_ENABLE_OFST">MC_CMD_SRIOV_IN_ENABLE_OFST</dfn> 0</u></td></tr>
<tr><th id="4417">4417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_IN_ENABLE_LEN" data-ref="_M/MC_CMD_SRIOV_IN_ENABLE_LEN">MC_CMD_SRIOV_IN_ENABLE_LEN</dfn> 4</u></td></tr>
<tr><th id="4418">4418</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_IN_VI_BASE_OFST" data-ref="_M/MC_CMD_SRIOV_IN_VI_BASE_OFST">MC_CMD_SRIOV_IN_VI_BASE_OFST</dfn> 4</u></td></tr>
<tr><th id="4419">4419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_IN_VI_BASE_LEN" data-ref="_M/MC_CMD_SRIOV_IN_VI_BASE_LEN">MC_CMD_SRIOV_IN_VI_BASE_LEN</dfn> 4</u></td></tr>
<tr><th id="4420">4420</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_IN_VF_COUNT_OFST" data-ref="_M/MC_CMD_SRIOV_IN_VF_COUNT_OFST">MC_CMD_SRIOV_IN_VF_COUNT_OFST</dfn> 8</u></td></tr>
<tr><th id="4421">4421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_IN_VF_COUNT_LEN" data-ref="_M/MC_CMD_SRIOV_IN_VF_COUNT_LEN">MC_CMD_SRIOV_IN_VF_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="4422">4422</th><td></td></tr>
<tr><th id="4423">4423</th><td><i>/* MC_CMD_SRIOV_OUT msgresponse */</i></td></tr>
<tr><th id="4424">4424</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_OUT_LEN" data-ref="_M/MC_CMD_SRIOV_OUT_LEN">MC_CMD_SRIOV_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="4425">4425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_OUT_VI_SCALE_OFST" data-ref="_M/MC_CMD_SRIOV_OUT_VI_SCALE_OFST">MC_CMD_SRIOV_OUT_VI_SCALE_OFST</dfn> 0</u></td></tr>
<tr><th id="4426">4426</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_OUT_VI_SCALE_LEN" data-ref="_M/MC_CMD_SRIOV_OUT_VI_SCALE_LEN">MC_CMD_SRIOV_OUT_VI_SCALE_LEN</dfn> 4</u></td></tr>
<tr><th id="4427">4427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_OUT_VF_TOTAL_OFST" data-ref="_M/MC_CMD_SRIOV_OUT_VF_TOTAL_OFST">MC_CMD_SRIOV_OUT_VF_TOTAL_OFST</dfn> 4</u></td></tr>
<tr><th id="4428">4428</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SRIOV_OUT_VF_TOTAL_LEN" data-ref="_M/MC_CMD_SRIOV_OUT_VF_TOTAL_LEN">MC_CMD_SRIOV_OUT_VF_TOTAL_LEN</dfn> 4</u></td></tr>
<tr><th id="4429">4429</th><td></td></tr>
<tr><th id="4430">4430</th><td><i>/* MC_CMD_MEMCPY_RECORD_TYPEDEF structuredef */</i></td></tr>
<tr><th id="4431">4431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LEN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LEN">MC_CMD_MEMCPY_RECORD_TYPEDEF_LEN</dfn> 32</u></td></tr>
<tr><th id="4432">4432</th><td><i>/* this is only used for the first record */</i></td></tr>
<tr><th id="4433">4433</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_OFST</dfn> 0</u></td></tr>
<tr><th id="4434">4434</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_LEN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_LEN">MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_LEN</dfn> 4</u></td></tr>
<tr><th id="4435">4435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_LBN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_LBN">MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_LBN</dfn> 0</u></td></tr>
<tr><th id="4436">4436</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_WIDTH" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_WIDTH">MC_CMD_MEMCPY_RECORD_TYPEDEF_NUM_RECORDS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="4437">4437</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_OFST</dfn> 4</u></td></tr>
<tr><th id="4438">4438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_LEN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_LEN">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_LEN</dfn> 4</u></td></tr>
<tr><th id="4439">4439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_LBN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_LBN">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_LBN</dfn> 32</u></td></tr>
<tr><th id="4440">4440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_WIDTH" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_WIDTH">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_RID_WIDTH</dfn> 32</u></td></tr>
<tr><th id="4441">4441</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_OFST</dfn> 8</u></td></tr>
<tr><th id="4442">4442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_LEN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_LEN">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="4443">4443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_LO_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_LO_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="4444">4444</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_HI_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_HI_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="4445">4445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_LBN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_LBN">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_LBN</dfn> 64</u></td></tr>
<tr><th id="4446">4446</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_WIDTH" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_WIDTH">MC_CMD_MEMCPY_RECORD_TYPEDEF_TO_ADDR_WIDTH</dfn> 64</u></td></tr>
<tr><th id="4447">4447</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_OFST</dfn> 16</u></td></tr>
<tr><th id="4448">4448</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_LEN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_LEN">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_LEN</dfn> 4</u></td></tr>
<tr><th id="4449">4449</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_RID_INLINE" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_RID_INLINE">MC_CMD_MEMCPY_RECORD_TYPEDEF_RID_INLINE</dfn> 0x100 /* enum */</u></td></tr>
<tr><th id="4450">4450</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_LBN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_LBN">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_LBN</dfn> 128</u></td></tr>
<tr><th id="4451">4451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_WIDTH" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_WIDTH">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_RID_WIDTH</dfn> 32</u></td></tr>
<tr><th id="4452">4452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_OFST</dfn> 20</u></td></tr>
<tr><th id="4453">4453</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LEN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LEN">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="4454">4454</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LO_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LO_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LO_OFST</dfn> 20</u></td></tr>
<tr><th id="4455">4455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_HI_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_HI_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_HI_OFST</dfn> 24</u></td></tr>
<tr><th id="4456">4456</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LBN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LBN">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LBN</dfn> 160</u></td></tr>
<tr><th id="4457">4457</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_WIDTH" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_WIDTH">MC_CMD_MEMCPY_RECORD_TYPEDEF_FROM_ADDR_WIDTH</dfn> 64</u></td></tr>
<tr><th id="4458">4458</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_OFST" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_OFST">MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_OFST</dfn> 28</u></td></tr>
<tr><th id="4459">4459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_LEN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_LEN">MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="4460">4460</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_LBN" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_LBN">MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_LBN</dfn> 224</u></td></tr>
<tr><th id="4461">4461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_WIDTH" data-ref="_M/MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_WIDTH">MC_CMD_MEMCPY_RECORD_TYPEDEF_LENGTH_WIDTH</dfn> 32</u></td></tr>
<tr><th id="4462">4462</th><td></td></tr>
<tr><th id="4463">4463</th><td></td></tr>
<tr><th id="4464">4464</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4465">4465</th><td><i>/* MC_CMD_MEMCPY</i></td></tr>
<tr><th id="4466">4466</th><td><i> * DMA write data into (Rid,Addr), either by dma reading (Rid,Addr), or by data</i></td></tr>
<tr><th id="4467">4467</th><td><i> * embedded directly in the command.</i></td></tr>
<tr><th id="4468">4468</th><td><i> *</i></td></tr>
<tr><th id="4469">4469</th><td><i> * A common pattern is for a client to use generation counts to signal a dma</i></td></tr>
<tr><th id="4470">4470</th><td><i> * update of a datastructure. To facilitate this, this MCDI operation can</i></td></tr>
<tr><th id="4471">4471</th><td><i> * contain multiple requests which are executed in strict order. Requests take</i></td></tr>
<tr><th id="4472">4472</th><td><i> * the form of duplicating the entire MCDI request continuously (including the</i></td></tr>
<tr><th id="4473">4473</th><td><i> * requests record, which is ignored in all but the first structure)</i></td></tr>
<tr><th id="4474">4474</th><td><i> *</i></td></tr>
<tr><th id="4475">4475</th><td><i> * The source data can either come from a DMA from the host, or it can be</i></td></tr>
<tr><th id="4476">4476</th><td><i> * embedded within the request directly, thereby eliminating a DMA read. To</i></td></tr>
<tr><th id="4477">4477</th><td><i> * indicate this, the client sets FROM_RID=%RID_INLINE, ADDR_HI=0, and</i></td></tr>
<tr><th id="4478">4478</th><td><i> * ADDR_LO=offset, and inserts the data at %offset from the start of the</i></td></tr>
<tr><th id="4479">4479</th><td><i> * payload. It's the callers responsibility to ensure that the embedded data</i></td></tr>
<tr><th id="4480">4480</th><td><i> * doesn't overlap the records.</i></td></tr>
<tr><th id="4481">4481</th><td><i> *</i></td></tr>
<tr><th id="4482">4482</th><td><i> * Returns: 0, EINVAL (invalid RID)</i></td></tr>
<tr><th id="4483">4483</th><td><i> */</i></td></tr>
<tr><th id="4484">4484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY" data-ref="_M/MC_CMD_MEMCPY">MC_CMD_MEMCPY</dfn> 0x31</u></td></tr>
<tr><th id="4485">4485</th><td></td></tr>
<tr><th id="4486">4486</th><td><i>/* MC_CMD_MEMCPY_IN msgrequest */</i></td></tr>
<tr><th id="4487">4487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_IN_LENMIN" data-ref="_M/MC_CMD_MEMCPY_IN_LENMIN">MC_CMD_MEMCPY_IN_LENMIN</dfn> 32</u></td></tr>
<tr><th id="4488">4488</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_IN_LENMAX" data-ref="_M/MC_CMD_MEMCPY_IN_LENMAX">MC_CMD_MEMCPY_IN_LENMAX</dfn> 224</u></td></tr>
<tr><th id="4489">4489</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_IN_LEN" data-ref="_M/MC_CMD_MEMCPY_IN_LEN">MC_CMD_MEMCPY_IN_LEN</dfn>(num) (0+32*(num))</u></td></tr>
<tr><th id="4490">4490</th><td><i>/* see MC_CMD_MEMCPY_RECORD_TYPEDEF */</i></td></tr>
<tr><th id="4491">4491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_IN_RECORD_OFST" data-ref="_M/MC_CMD_MEMCPY_IN_RECORD_OFST">MC_CMD_MEMCPY_IN_RECORD_OFST</dfn> 0</u></td></tr>
<tr><th id="4492">4492</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_IN_RECORD_LEN" data-ref="_M/MC_CMD_MEMCPY_IN_RECORD_LEN">MC_CMD_MEMCPY_IN_RECORD_LEN</dfn> 32</u></td></tr>
<tr><th id="4493">4493</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_IN_RECORD_MINNUM" data-ref="_M/MC_CMD_MEMCPY_IN_RECORD_MINNUM">MC_CMD_MEMCPY_IN_RECORD_MINNUM</dfn> 1</u></td></tr>
<tr><th id="4494">4494</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_IN_RECORD_MAXNUM" data-ref="_M/MC_CMD_MEMCPY_IN_RECORD_MAXNUM">MC_CMD_MEMCPY_IN_RECORD_MAXNUM</dfn> 7</u></td></tr>
<tr><th id="4495">4495</th><td></td></tr>
<tr><th id="4496">4496</th><td><i>/* MC_CMD_MEMCPY_OUT msgresponse */</i></td></tr>
<tr><th id="4497">4497</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MEMCPY_OUT_LEN" data-ref="_M/MC_CMD_MEMCPY_OUT_LEN">MC_CMD_MEMCPY_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="4498">4498</th><td></td></tr>
<tr><th id="4499">4499</th><td></td></tr>
<tr><th id="4500">4500</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4501">4501</th><td><i>/* MC_CMD_WOL_FILTER_SET</i></td></tr>
<tr><th id="4502">4502</th><td><i> * Set a WoL filter.</i></td></tr>
<tr><th id="4503">4503</th><td><i> */</i></td></tr>
<tr><th id="4504">4504</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET" data-ref="_M/MC_CMD_WOL_FILTER_SET">MC_CMD_WOL_FILTER_SET</dfn> 0x32</u></td></tr>
<tr><th id="4505">4505</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x32_PRIVILEGE_CTG">MC_CMD_0x32_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4506">4506</th><td></td></tr>
<tr><th id="4507">4507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x32_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x32_PRIVILEGE_CTG">MC_CMD_0x32_PRIVILEGE_CTG</dfn> SRIOV_CTG_LINK</u></td></tr>
<tr><th id="4508">4508</th><td></td></tr>
<tr><th id="4509">4509</th><td><i>/* MC_CMD_WOL_FILTER_SET_IN msgrequest */</i></td></tr>
<tr><th id="4510">4510</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_LEN">MC_CMD_WOL_FILTER_SET_IN_LEN</dfn> 192</u></td></tr>
<tr><th id="4511">4511</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_OFST">MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_OFST</dfn> 0</u></td></tr>
<tr><th id="4512">4512</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_LEN">MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="4513">4513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_MODE_SIMPLE" data-ref="_M/MC_CMD_FILTER_MODE_SIMPLE">MC_CMD_FILTER_MODE_SIMPLE</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="4514">4514</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_MODE_STRUCTURED" data-ref="_M/MC_CMD_FILTER_MODE_STRUCTURED">MC_CMD_FILTER_MODE_STRUCTURED</dfn> 0xffffffff /* enum */</u></td></tr>
<tr><th id="4515">4515</th><td><i>/* A type value of 1 is unused. */</i></td></tr>
<tr><th id="4516">4516</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_OFST">MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="4517">4517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_LEN">MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4518">4518</th><td><i>/* enum: Magic */</i></td></tr>
<tr><th id="4519">4519</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_TYPE_MAGIC" data-ref="_M/MC_CMD_WOL_TYPE_MAGIC">MC_CMD_WOL_TYPE_MAGIC</dfn> 0x0</u></td></tr>
<tr><th id="4520">4520</th><td><i>/* enum: MS Windows Magic */</i></td></tr>
<tr><th id="4521">4521</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_TYPE_WIN_MAGIC" data-ref="_M/MC_CMD_WOL_TYPE_WIN_MAGIC">MC_CMD_WOL_TYPE_WIN_MAGIC</dfn> 0x2</u></td></tr>
<tr><th id="4522">4522</th><td><i>/* enum: IPv4 Syn */</i></td></tr>
<tr><th id="4523">4523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_TYPE_IPV4_SYN" data-ref="_M/MC_CMD_WOL_TYPE_IPV4_SYN">MC_CMD_WOL_TYPE_IPV4_SYN</dfn> 0x3</u></td></tr>
<tr><th id="4524">4524</th><td><i>/* enum: IPv6 Syn */</i></td></tr>
<tr><th id="4525">4525</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_TYPE_IPV6_SYN" data-ref="_M/MC_CMD_WOL_TYPE_IPV6_SYN">MC_CMD_WOL_TYPE_IPV6_SYN</dfn> 0x4</u></td></tr>
<tr><th id="4526">4526</th><td><i>/* enum: Bitmap */</i></td></tr>
<tr><th id="4527">4527</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_TYPE_BITMAP" data-ref="_M/MC_CMD_WOL_TYPE_BITMAP">MC_CMD_WOL_TYPE_BITMAP</dfn> 0x5</u></td></tr>
<tr><th id="4528">4528</th><td><i>/* enum: Link */</i></td></tr>
<tr><th id="4529">4529</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_TYPE_LINK" data-ref="_M/MC_CMD_WOL_TYPE_LINK">MC_CMD_WOL_TYPE_LINK</dfn> 0x6</u></td></tr>
<tr><th id="4530">4530</th><td><i>/* enum: (Above this for future use) */</i></td></tr>
<tr><th id="4531">4531</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_TYPE_MAX" data-ref="_M/MC_CMD_WOL_TYPE_MAX">MC_CMD_WOL_TYPE_MAX</dfn> 0x7</u></td></tr>
<tr><th id="4532">4532</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_DATA_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_DATA_OFST">MC_CMD_WOL_FILTER_SET_IN_DATA_OFST</dfn> 8</u></td></tr>
<tr><th id="4533">4533</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_DATA_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_DATA_LEN">MC_CMD_WOL_FILTER_SET_IN_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="4534">4534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_DATA_NUM" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_DATA_NUM">MC_CMD_WOL_FILTER_SET_IN_DATA_NUM</dfn> 46</u></td></tr>
<tr><th id="4535">4535</th><td></td></tr>
<tr><th id="4536">4536</th><td><i>/* MC_CMD_WOL_FILTER_SET_IN_MAGIC msgrequest */</i></td></tr>
<tr><th id="4537">4537</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_LEN">MC_CMD_WOL_FILTER_SET_IN_MAGIC_LEN</dfn> 16</u></td></tr>
<tr><th id="4538">4538</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_OFST 0 */</i></td></tr>
<tr><th id="4539">4539</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_LEN 4 */</i></td></tr>
<tr><th id="4540">4540</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_OFST 4 */</i></td></tr>
<tr><th id="4541">4541</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_LEN 4 */</i></td></tr>
<tr><th id="4542">4542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_OFST">MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_OFST</dfn> 8</u></td></tr>
<tr><th id="4543">4543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_LEN">MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_LEN</dfn> 8</u></td></tr>
<tr><th id="4544">4544</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_LO_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_LO_OFST">MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="4545">4545</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_HI_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_HI_OFST">MC_CMD_WOL_FILTER_SET_IN_MAGIC_MAC_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="4546">4546</th><td></td></tr>
<tr><th id="4547">4547</th><td><i>/* MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN msgrequest */</i></td></tr>
<tr><th id="4548">4548</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_LEN</dfn> 20</u></td></tr>
<tr><th id="4549">4549</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_OFST 0 */</i></td></tr>
<tr><th id="4550">4550</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_LEN 4 */</i></td></tr>
<tr><th id="4551">4551</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_OFST 4 */</i></td></tr>
<tr><th id="4552">4552</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_LEN 4 */</i></td></tr>
<tr><th id="4553">4553</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_IP_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_IP_OFST">MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_IP_OFST</dfn> 8</u></td></tr>
<tr><th id="4554">4554</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_IP_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_IP_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_IP_LEN</dfn> 4</u></td></tr>
<tr><th id="4555">4555</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_IP_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_IP_OFST">MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_IP_OFST</dfn> 12</u></td></tr>
<tr><th id="4556">4556</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_IP_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_IP_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_IP_LEN</dfn> 4</u></td></tr>
<tr><th id="4557">4557</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_PORT_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_PORT_OFST">MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_PORT_OFST</dfn> 16</u></td></tr>
<tr><th id="4558">4558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_PORT_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_PORT_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_SRC_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="4559">4559</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_PORT_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_PORT_OFST">MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_PORT_OFST</dfn> 18</u></td></tr>
<tr><th id="4560">4560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_PORT_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_PORT_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV4_SYN_DST_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="4561">4561</th><td></td></tr>
<tr><th id="4562">4562</th><td><i>/* MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN msgrequest */</i></td></tr>
<tr><th id="4563">4563</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_LEN</dfn> 44</u></td></tr>
<tr><th id="4564">4564</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_OFST 0 */</i></td></tr>
<tr><th id="4565">4565</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_LEN 4 */</i></td></tr>
<tr><th id="4566">4566</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_OFST 4 */</i></td></tr>
<tr><th id="4567">4567</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_LEN 4 */</i></td></tr>
<tr><th id="4568">4568</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_IP_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_IP_OFST">MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_IP_OFST</dfn> 8</u></td></tr>
<tr><th id="4569">4569</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_IP_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_IP_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="4570">4570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_IP_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_IP_OFST">MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_IP_OFST</dfn> 24</u></td></tr>
<tr><th id="4571">4571</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_IP_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_IP_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="4572">4572</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_PORT_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_PORT_OFST">MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_PORT_OFST</dfn> 40</u></td></tr>
<tr><th id="4573">4573</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_PORT_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_PORT_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_SRC_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="4574">4574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_PORT_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_PORT_OFST">MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_PORT_OFST</dfn> 42</u></td></tr>
<tr><th id="4575">4575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_PORT_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_PORT_LEN">MC_CMD_WOL_FILTER_SET_IN_IPV6_SYN_DST_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="4576">4576</th><td></td></tr>
<tr><th id="4577">4577</th><td><i>/* MC_CMD_WOL_FILTER_SET_IN_BITMAP msgrequest */</i></td></tr>
<tr><th id="4578">4578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LEN">MC_CMD_WOL_FILTER_SET_IN_BITMAP_LEN</dfn> 187</u></td></tr>
<tr><th id="4579">4579</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_OFST 0 */</i></td></tr>
<tr><th id="4580">4580</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_LEN 4 */</i></td></tr>
<tr><th id="4581">4581</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_OFST 4 */</i></td></tr>
<tr><th id="4582">4582</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_LEN 4 */</i></td></tr>
<tr><th id="4583">4583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_MASK_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_MASK_OFST">MC_CMD_WOL_FILTER_SET_IN_BITMAP_MASK_OFST</dfn> 8</u></td></tr>
<tr><th id="4584">4584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_MASK_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_MASK_LEN">MC_CMD_WOL_FILTER_SET_IN_BITMAP_MASK_LEN</dfn> 48</u></td></tr>
<tr><th id="4585">4585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_BITMAP_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_BITMAP_OFST">MC_CMD_WOL_FILTER_SET_IN_BITMAP_BITMAP_OFST</dfn> 56</u></td></tr>
<tr><th id="4586">4586</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_BITMAP_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_BITMAP_LEN">MC_CMD_WOL_FILTER_SET_IN_BITMAP_BITMAP_LEN</dfn> 128</u></td></tr>
<tr><th id="4587">4587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LEN_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LEN_OFST">MC_CMD_WOL_FILTER_SET_IN_BITMAP_LEN_OFST</dfn> 184</u></td></tr>
<tr><th id="4588">4588</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LEN_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LEN_LEN">MC_CMD_WOL_FILTER_SET_IN_BITMAP_LEN_LEN</dfn> 1</u></td></tr>
<tr><th id="4589">4589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER3_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER3_OFST">MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER3_OFST</dfn> 185</u></td></tr>
<tr><th id="4590">4590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER3_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER3_LEN">MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER3_LEN</dfn> 1</u></td></tr>
<tr><th id="4591">4591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER4_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER4_OFST">MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER4_OFST</dfn> 186</u></td></tr>
<tr><th id="4592">4592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER4_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER4_LEN">MC_CMD_WOL_FILTER_SET_IN_BITMAP_LAYER4_LEN</dfn> 1</u></td></tr>
<tr><th id="4593">4593</th><td></td></tr>
<tr><th id="4594">4594</th><td><i>/* MC_CMD_WOL_FILTER_SET_IN_LINK msgrequest */</i></td></tr>
<tr><th id="4595">4595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_LEN">MC_CMD_WOL_FILTER_SET_IN_LINK_LEN</dfn> 12</u></td></tr>
<tr><th id="4596">4596</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_OFST 0 */</i></td></tr>
<tr><th id="4597">4597</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_FILTER_MODE_LEN 4 */</i></td></tr>
<tr><th id="4598">4598</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_OFST 4 */</i></td></tr>
<tr><th id="4599">4599</th><td><i>/*            MC_CMD_WOL_FILTER_SET_IN_WOL_TYPE_LEN 4 */</i></td></tr>
<tr><th id="4600">4600</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_MASK_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_MASK_OFST">MC_CMD_WOL_FILTER_SET_IN_LINK_MASK_OFST</dfn> 8</u></td></tr>
<tr><th id="4601">4601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_MASK_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_MASK_LEN">MC_CMD_WOL_FILTER_SET_IN_LINK_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="4602">4602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_UP_LBN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_UP_LBN">MC_CMD_WOL_FILTER_SET_IN_LINK_UP_LBN</dfn> 0</u></td></tr>
<tr><th id="4603">4603</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_UP_WIDTH" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_UP_WIDTH">MC_CMD_WOL_FILTER_SET_IN_LINK_UP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4604">4604</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_DOWN_LBN" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_DOWN_LBN">MC_CMD_WOL_FILTER_SET_IN_LINK_DOWN_LBN</dfn> 1</u></td></tr>
<tr><th id="4605">4605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_DOWN_WIDTH" data-ref="_M/MC_CMD_WOL_FILTER_SET_IN_LINK_DOWN_WIDTH">MC_CMD_WOL_FILTER_SET_IN_LINK_DOWN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4606">4606</th><td></td></tr>
<tr><th id="4607">4607</th><td><i>/* MC_CMD_WOL_FILTER_SET_OUT msgresponse */</i></td></tr>
<tr><th id="4608">4608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_OUT_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_OUT_LEN">MC_CMD_WOL_FILTER_SET_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="4609">4609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_OUT_FILTER_ID_OFST" data-ref="_M/MC_CMD_WOL_FILTER_SET_OUT_FILTER_ID_OFST">MC_CMD_WOL_FILTER_SET_OUT_FILTER_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="4610">4610</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_SET_OUT_FILTER_ID_LEN" data-ref="_M/MC_CMD_WOL_FILTER_SET_OUT_FILTER_ID_LEN">MC_CMD_WOL_FILTER_SET_OUT_FILTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="4611">4611</th><td></td></tr>
<tr><th id="4612">4612</th><td></td></tr>
<tr><th id="4613">4613</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4614">4614</th><td><i>/* MC_CMD_WOL_FILTER_REMOVE</i></td></tr>
<tr><th id="4615">4615</th><td><i> * Remove a WoL filter. Locks required: None. Returns: 0, EINVAL, ENOSYS</i></td></tr>
<tr><th id="4616">4616</th><td><i> */</i></td></tr>
<tr><th id="4617">4617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_REMOVE" data-ref="_M/MC_CMD_WOL_FILTER_REMOVE">MC_CMD_WOL_FILTER_REMOVE</dfn> 0x33</u></td></tr>
<tr><th id="4618">4618</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x33_PRIVILEGE_CTG">MC_CMD_0x33_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4619">4619</th><td></td></tr>
<tr><th id="4620">4620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x33_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x33_PRIVILEGE_CTG">MC_CMD_0x33_PRIVILEGE_CTG</dfn> SRIOV_CTG_LINK</u></td></tr>
<tr><th id="4621">4621</th><td></td></tr>
<tr><th id="4622">4622</th><td><i>/* MC_CMD_WOL_FILTER_REMOVE_IN msgrequest */</i></td></tr>
<tr><th id="4623">4623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_REMOVE_IN_LEN" data-ref="_M/MC_CMD_WOL_FILTER_REMOVE_IN_LEN">MC_CMD_WOL_FILTER_REMOVE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="4624">4624</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_REMOVE_IN_FILTER_ID_OFST" data-ref="_M/MC_CMD_WOL_FILTER_REMOVE_IN_FILTER_ID_OFST">MC_CMD_WOL_FILTER_REMOVE_IN_FILTER_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="4625">4625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_REMOVE_IN_FILTER_ID_LEN" data-ref="_M/MC_CMD_WOL_FILTER_REMOVE_IN_FILTER_ID_LEN">MC_CMD_WOL_FILTER_REMOVE_IN_FILTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="4626">4626</th><td></td></tr>
<tr><th id="4627">4627</th><td><i>/* MC_CMD_WOL_FILTER_REMOVE_OUT msgresponse */</i></td></tr>
<tr><th id="4628">4628</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_REMOVE_OUT_LEN" data-ref="_M/MC_CMD_WOL_FILTER_REMOVE_OUT_LEN">MC_CMD_WOL_FILTER_REMOVE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="4629">4629</th><td></td></tr>
<tr><th id="4630">4630</th><td></td></tr>
<tr><th id="4631">4631</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4632">4632</th><td><i>/* MC_CMD_WOL_FILTER_RESET</i></td></tr>
<tr><th id="4633">4633</th><td><i> * Reset (i.e. remove all) WoL filters. Locks required: None. Returns: 0,</i></td></tr>
<tr><th id="4634">4634</th><td><i> * ENOSYS</i></td></tr>
<tr><th id="4635">4635</th><td><i> */</i></td></tr>
<tr><th id="4636">4636</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_RESET" data-ref="_M/MC_CMD_WOL_FILTER_RESET">MC_CMD_WOL_FILTER_RESET</dfn> 0x34</u></td></tr>
<tr><th id="4637">4637</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x34_PRIVILEGE_CTG">MC_CMD_0x34_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4638">4638</th><td></td></tr>
<tr><th id="4639">4639</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x34_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x34_PRIVILEGE_CTG">MC_CMD_0x34_PRIVILEGE_CTG</dfn> SRIOV_CTG_LINK</u></td></tr>
<tr><th id="4640">4640</th><td></td></tr>
<tr><th id="4641">4641</th><td><i>/* MC_CMD_WOL_FILTER_RESET_IN msgrequest */</i></td></tr>
<tr><th id="4642">4642</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_RESET_IN_LEN" data-ref="_M/MC_CMD_WOL_FILTER_RESET_IN_LEN">MC_CMD_WOL_FILTER_RESET_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="4643">4643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_RESET_IN_MASK_OFST" data-ref="_M/MC_CMD_WOL_FILTER_RESET_IN_MASK_OFST">MC_CMD_WOL_FILTER_RESET_IN_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="4644">4644</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_RESET_IN_MASK_LEN" data-ref="_M/MC_CMD_WOL_FILTER_RESET_IN_MASK_LEN">MC_CMD_WOL_FILTER_RESET_IN_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="4645">4645</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_RESET_IN_WAKE_FILTERS" data-ref="_M/MC_CMD_WOL_FILTER_RESET_IN_WAKE_FILTERS">MC_CMD_WOL_FILTER_RESET_IN_WAKE_FILTERS</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="4646">4646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_RESET_IN_LIGHTSOUT_OFFLOADS" data-ref="_M/MC_CMD_WOL_FILTER_RESET_IN_LIGHTSOUT_OFFLOADS">MC_CMD_WOL_FILTER_RESET_IN_LIGHTSOUT_OFFLOADS</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="4647">4647</th><td></td></tr>
<tr><th id="4648">4648</th><td><i>/* MC_CMD_WOL_FILTER_RESET_OUT msgresponse */</i></td></tr>
<tr><th id="4649">4649</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_RESET_OUT_LEN" data-ref="_M/MC_CMD_WOL_FILTER_RESET_OUT_LEN">MC_CMD_WOL_FILTER_RESET_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="4650">4650</th><td></td></tr>
<tr><th id="4651">4651</th><td></td></tr>
<tr><th id="4652">4652</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4653">4653</th><td><i>/* MC_CMD_SET_MCAST_HASH</i></td></tr>
<tr><th id="4654">4654</th><td><i> * Set the MCAST hash value without otherwise reconfiguring the MAC</i></td></tr>
<tr><th id="4655">4655</th><td><i> */</i></td></tr>
<tr><th id="4656">4656</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MCAST_HASH" data-ref="_M/MC_CMD_SET_MCAST_HASH">MC_CMD_SET_MCAST_HASH</dfn> 0x35</u></td></tr>
<tr><th id="4657">4657</th><td></td></tr>
<tr><th id="4658">4658</th><td><i>/* MC_CMD_SET_MCAST_HASH_IN msgrequest */</i></td></tr>
<tr><th id="4659">4659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MCAST_HASH_IN_LEN" data-ref="_M/MC_CMD_SET_MCAST_HASH_IN_LEN">MC_CMD_SET_MCAST_HASH_IN_LEN</dfn> 32</u></td></tr>
<tr><th id="4660">4660</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MCAST_HASH_IN_HASH0_OFST" data-ref="_M/MC_CMD_SET_MCAST_HASH_IN_HASH0_OFST">MC_CMD_SET_MCAST_HASH_IN_HASH0_OFST</dfn> 0</u></td></tr>
<tr><th id="4661">4661</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MCAST_HASH_IN_HASH0_LEN" data-ref="_M/MC_CMD_SET_MCAST_HASH_IN_HASH0_LEN">MC_CMD_SET_MCAST_HASH_IN_HASH0_LEN</dfn> 16</u></td></tr>
<tr><th id="4662">4662</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MCAST_HASH_IN_HASH1_OFST" data-ref="_M/MC_CMD_SET_MCAST_HASH_IN_HASH1_OFST">MC_CMD_SET_MCAST_HASH_IN_HASH1_OFST</dfn> 16</u></td></tr>
<tr><th id="4663">4663</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MCAST_HASH_IN_HASH1_LEN" data-ref="_M/MC_CMD_SET_MCAST_HASH_IN_HASH1_LEN">MC_CMD_SET_MCAST_HASH_IN_HASH1_LEN</dfn> 16</u></td></tr>
<tr><th id="4664">4664</th><td></td></tr>
<tr><th id="4665">4665</th><td><i>/* MC_CMD_SET_MCAST_HASH_OUT msgresponse */</i></td></tr>
<tr><th id="4666">4666</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_MCAST_HASH_OUT_LEN" data-ref="_M/MC_CMD_SET_MCAST_HASH_OUT_LEN">MC_CMD_SET_MCAST_HASH_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="4667">4667</th><td></td></tr>
<tr><th id="4668">4668</th><td></td></tr>
<tr><th id="4669">4669</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4670">4670</th><td><i>/* MC_CMD_NVRAM_TYPES</i></td></tr>
<tr><th id="4671">4671</th><td><i> * Return bitfield indicating available types of virtual NVRAM partitions.</i></td></tr>
<tr><th id="4672">4672</th><td><i> * Locks required: none. Returns: 0</i></td></tr>
<tr><th id="4673">4673</th><td><i> */</i></td></tr>
<tr><th id="4674">4674</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPES" data-ref="_M/MC_CMD_NVRAM_TYPES">MC_CMD_NVRAM_TYPES</dfn> 0x36</u></td></tr>
<tr><th id="4675">4675</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x36_PRIVILEGE_CTG">MC_CMD_0x36_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4676">4676</th><td></td></tr>
<tr><th id="4677">4677</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x36_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x36_PRIVILEGE_CTG">MC_CMD_0x36_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="4678">4678</th><td></td></tr>
<tr><th id="4679">4679</th><td><i>/* MC_CMD_NVRAM_TYPES_IN msgrequest */</i></td></tr>
<tr><th id="4680">4680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPES_IN_LEN" data-ref="_M/MC_CMD_NVRAM_TYPES_IN_LEN">MC_CMD_NVRAM_TYPES_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="4681">4681</th><td></td></tr>
<tr><th id="4682">4682</th><td><i>/* MC_CMD_NVRAM_TYPES_OUT msgresponse */</i></td></tr>
<tr><th id="4683">4683</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPES_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_TYPES_OUT_LEN">MC_CMD_NVRAM_TYPES_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="4684">4684</th><td><i>/* Bit mask of supported types. */</i></td></tr>
<tr><th id="4685">4685</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPES_OUT_TYPES_OFST" data-ref="_M/MC_CMD_NVRAM_TYPES_OUT_TYPES_OFST">MC_CMD_NVRAM_TYPES_OUT_TYPES_OFST</dfn> 0</u></td></tr>
<tr><th id="4686">4686</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPES_OUT_TYPES_LEN" data-ref="_M/MC_CMD_NVRAM_TYPES_OUT_TYPES_LEN">MC_CMD_NVRAM_TYPES_OUT_TYPES_LEN</dfn> 4</u></td></tr>
<tr><th id="4687">4687</th><td><i>/* enum: Disabled callisto. */</i></td></tr>
<tr><th id="4688">4688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_DISABLED_CALLISTO" data-ref="_M/MC_CMD_NVRAM_TYPE_DISABLED_CALLISTO">MC_CMD_NVRAM_TYPE_DISABLED_CALLISTO</dfn> 0x0</u></td></tr>
<tr><th id="4689">4689</th><td><i>/* enum: MC firmware. */</i></td></tr>
<tr><th id="4690">4690</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_MC_FW" data-ref="_M/MC_CMD_NVRAM_TYPE_MC_FW">MC_CMD_NVRAM_TYPE_MC_FW</dfn> 0x1</u></td></tr>
<tr><th id="4691">4691</th><td><i>/* enum: MC backup firmware. */</i></td></tr>
<tr><th id="4692">4692</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_MC_FW_BACKUP" data-ref="_M/MC_CMD_NVRAM_TYPE_MC_FW_BACKUP">MC_CMD_NVRAM_TYPE_MC_FW_BACKUP</dfn> 0x2</u></td></tr>
<tr><th id="4693">4693</th><td><i>/* enum: Static configuration Port0. */</i></td></tr>
<tr><th id="4694">4694</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_STATIC_CFG_PORT0" data-ref="_M/MC_CMD_NVRAM_TYPE_STATIC_CFG_PORT0">MC_CMD_NVRAM_TYPE_STATIC_CFG_PORT0</dfn> 0x3</u></td></tr>
<tr><th id="4695">4695</th><td><i>/* enum: Static configuration Port1. */</i></td></tr>
<tr><th id="4696">4696</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_STATIC_CFG_PORT1" data-ref="_M/MC_CMD_NVRAM_TYPE_STATIC_CFG_PORT1">MC_CMD_NVRAM_TYPE_STATIC_CFG_PORT1</dfn> 0x4</u></td></tr>
<tr><th id="4697">4697</th><td><i>/* enum: Dynamic configuration Port0. */</i></td></tr>
<tr><th id="4698">4698</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_DYNAMIC_CFG_PORT0" data-ref="_M/MC_CMD_NVRAM_TYPE_DYNAMIC_CFG_PORT0">MC_CMD_NVRAM_TYPE_DYNAMIC_CFG_PORT0</dfn> 0x5</u></td></tr>
<tr><th id="4699">4699</th><td><i>/* enum: Dynamic configuration Port1. */</i></td></tr>
<tr><th id="4700">4700</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_DYNAMIC_CFG_PORT1" data-ref="_M/MC_CMD_NVRAM_TYPE_DYNAMIC_CFG_PORT1">MC_CMD_NVRAM_TYPE_DYNAMIC_CFG_PORT1</dfn> 0x6</u></td></tr>
<tr><th id="4701">4701</th><td><i>/* enum: Expansion Rom. */</i></td></tr>
<tr><th id="4702">4702</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_EXP_ROM" data-ref="_M/MC_CMD_NVRAM_TYPE_EXP_ROM">MC_CMD_NVRAM_TYPE_EXP_ROM</dfn> 0x7</u></td></tr>
<tr><th id="4703">4703</th><td><i>/* enum: Expansion Rom Configuration Port0. */</i></td></tr>
<tr><th id="4704">4704</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_EXP_ROM_CFG_PORT0" data-ref="_M/MC_CMD_NVRAM_TYPE_EXP_ROM_CFG_PORT0">MC_CMD_NVRAM_TYPE_EXP_ROM_CFG_PORT0</dfn> 0x8</u></td></tr>
<tr><th id="4705">4705</th><td><i>/* enum: Expansion Rom Configuration Port1. */</i></td></tr>
<tr><th id="4706">4706</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_EXP_ROM_CFG_PORT1" data-ref="_M/MC_CMD_NVRAM_TYPE_EXP_ROM_CFG_PORT1">MC_CMD_NVRAM_TYPE_EXP_ROM_CFG_PORT1</dfn> 0x9</u></td></tr>
<tr><th id="4707">4707</th><td><i>/* enum: Phy Configuration Port0. */</i></td></tr>
<tr><th id="4708">4708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_PHY_PORT0" data-ref="_M/MC_CMD_NVRAM_TYPE_PHY_PORT0">MC_CMD_NVRAM_TYPE_PHY_PORT0</dfn> 0xa</u></td></tr>
<tr><th id="4709">4709</th><td><i>/* enum: Phy Configuration Port1. */</i></td></tr>
<tr><th id="4710">4710</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_PHY_PORT1" data-ref="_M/MC_CMD_NVRAM_TYPE_PHY_PORT1">MC_CMD_NVRAM_TYPE_PHY_PORT1</dfn> 0xb</u></td></tr>
<tr><th id="4711">4711</th><td><i>/* enum: Log. */</i></td></tr>
<tr><th id="4712">4712</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_LOG" data-ref="_M/MC_CMD_NVRAM_TYPE_LOG">MC_CMD_NVRAM_TYPE_LOG</dfn> 0xc</u></td></tr>
<tr><th id="4713">4713</th><td><i>/* enum: FPGA image. */</i></td></tr>
<tr><th id="4714">4714</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_FPGA" data-ref="_M/MC_CMD_NVRAM_TYPE_FPGA">MC_CMD_NVRAM_TYPE_FPGA</dfn> 0xd</u></td></tr>
<tr><th id="4715">4715</th><td><i>/* enum: FPGA backup image */</i></td></tr>
<tr><th id="4716">4716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_FPGA_BACKUP" data-ref="_M/MC_CMD_NVRAM_TYPE_FPGA_BACKUP">MC_CMD_NVRAM_TYPE_FPGA_BACKUP</dfn> 0xe</u></td></tr>
<tr><th id="4717">4717</th><td><i>/* enum: FC firmware. */</i></td></tr>
<tr><th id="4718">4718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_FC_FW" data-ref="_M/MC_CMD_NVRAM_TYPE_FC_FW">MC_CMD_NVRAM_TYPE_FC_FW</dfn> 0xf</u></td></tr>
<tr><th id="4719">4719</th><td><i>/* enum: FC backup firmware. */</i></td></tr>
<tr><th id="4720">4720</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_FC_FW_BACKUP" data-ref="_M/MC_CMD_NVRAM_TYPE_FC_FW_BACKUP">MC_CMD_NVRAM_TYPE_FC_FW_BACKUP</dfn> 0x10</u></td></tr>
<tr><th id="4721">4721</th><td><i>/* enum: CPLD image. */</i></td></tr>
<tr><th id="4722">4722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_CPLD" data-ref="_M/MC_CMD_NVRAM_TYPE_CPLD">MC_CMD_NVRAM_TYPE_CPLD</dfn> 0x11</u></td></tr>
<tr><th id="4723">4723</th><td><i>/* enum: Licensing information. */</i></td></tr>
<tr><th id="4724">4724</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_LICENSE" data-ref="_M/MC_CMD_NVRAM_TYPE_LICENSE">MC_CMD_NVRAM_TYPE_LICENSE</dfn> 0x12</u></td></tr>
<tr><th id="4725">4725</th><td><i>/* enum: FC Log. */</i></td></tr>
<tr><th id="4726">4726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_FC_LOG" data-ref="_M/MC_CMD_NVRAM_TYPE_FC_LOG">MC_CMD_NVRAM_TYPE_FC_LOG</dfn> 0x13</u></td></tr>
<tr><th id="4727">4727</th><td><i>/* enum: Additional flash on FPGA. */</i></td></tr>
<tr><th id="4728">4728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TYPE_FC_EXTRA" data-ref="_M/MC_CMD_NVRAM_TYPE_FC_EXTRA">MC_CMD_NVRAM_TYPE_FC_EXTRA</dfn> 0x14</u></td></tr>
<tr><th id="4729">4729</th><td></td></tr>
<tr><th id="4730">4730</th><td></td></tr>
<tr><th id="4731">4731</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4732">4732</th><td><i>/* MC_CMD_NVRAM_INFO</i></td></tr>
<tr><th id="4733">4733</th><td><i> * Read info about a virtual NVRAM partition. Locks required: none. Returns: 0,</i></td></tr>
<tr><th id="4734">4734</th><td><i> * EINVAL (bad type).</i></td></tr>
<tr><th id="4735">4735</th><td><i> */</i></td></tr>
<tr><th id="4736">4736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO" data-ref="_M/MC_CMD_NVRAM_INFO">MC_CMD_NVRAM_INFO</dfn> 0x37</u></td></tr>
<tr><th id="4737">4737</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x37_PRIVILEGE_CTG">MC_CMD_0x37_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4738">4738</th><td></td></tr>
<tr><th id="4739">4739</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x37_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x37_PRIVILEGE_CTG">MC_CMD_0x37_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="4740">4740</th><td></td></tr>
<tr><th id="4741">4741</th><td><i>/* MC_CMD_NVRAM_INFO_IN msgrequest */</i></td></tr>
<tr><th id="4742">4742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_IN_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_IN_LEN">MC_CMD_NVRAM_INFO_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="4743">4743</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_IN_TYPE_OFST">MC_CMD_NVRAM_INFO_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4744">4744</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_IN_TYPE_LEN">MC_CMD_NVRAM_INFO_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4745">4745</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="4746">4746</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="4747">4747</th><td></td></tr>
<tr><th id="4748">4748</th><td><i>/* MC_CMD_NVRAM_INFO_OUT msgresponse */</i></td></tr>
<tr><th id="4749">4749</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_LEN">MC_CMD_NVRAM_INFO_OUT_LEN</dfn> 24</u></td></tr>
<tr><th id="4750">4750</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_TYPE_OFST">MC_CMD_NVRAM_INFO_OUT_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4751">4751</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_TYPE_LEN">MC_CMD_NVRAM_INFO_OUT_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4752">4752</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="4753">4753</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="4754">4754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_SIZE_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_SIZE_OFST">MC_CMD_NVRAM_INFO_OUT_SIZE_OFST</dfn> 4</u></td></tr>
<tr><th id="4755">4755</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_SIZE_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_SIZE_LEN">MC_CMD_NVRAM_INFO_OUT_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="4756">4756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_ERASESIZE_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_ERASESIZE_OFST">MC_CMD_NVRAM_INFO_OUT_ERASESIZE_OFST</dfn> 8</u></td></tr>
<tr><th id="4757">4757</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_ERASESIZE_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_ERASESIZE_LEN">MC_CMD_NVRAM_INFO_OUT_ERASESIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="4758">4758</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_FLAGS_OFST">MC_CMD_NVRAM_INFO_OUT_FLAGS_OFST</dfn> 12</u></td></tr>
<tr><th id="4759">4759</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_FLAGS_LEN">MC_CMD_NVRAM_INFO_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="4760">4760</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_PROTECTED_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_PROTECTED_LBN">MC_CMD_NVRAM_INFO_OUT_PROTECTED_LBN</dfn> 0</u></td></tr>
<tr><th id="4761">4761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_PROTECTED_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_PROTECTED_WIDTH">MC_CMD_NVRAM_INFO_OUT_PROTECTED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4762">4762</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_TLV_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_TLV_LBN">MC_CMD_NVRAM_INFO_OUT_TLV_LBN</dfn> 1</u></td></tr>
<tr><th id="4763">4763</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_TLV_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_TLV_WIDTH">MC_CMD_NVRAM_INFO_OUT_TLV_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4764">4764</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_READ_ONLY_IF_TSA_BOUND_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_READ_ONLY_IF_TSA_BOUND_LBN">MC_CMD_NVRAM_INFO_OUT_READ_ONLY_IF_TSA_BOUND_LBN</dfn> 2</u></td></tr>
<tr><th id="4765">4765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_READ_ONLY_IF_TSA_BOUND_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_READ_ONLY_IF_TSA_BOUND_WIDTH">MC_CMD_NVRAM_INFO_OUT_READ_ONLY_IF_TSA_BOUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4766">4766</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_READ_ONLY_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_READ_ONLY_LBN">MC_CMD_NVRAM_INFO_OUT_READ_ONLY_LBN</dfn> 5</u></td></tr>
<tr><th id="4767">4767</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_READ_ONLY_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_READ_ONLY_WIDTH">MC_CMD_NVRAM_INFO_OUT_READ_ONLY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4768">4768</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_CMAC_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_CMAC_LBN">MC_CMD_NVRAM_INFO_OUT_CMAC_LBN</dfn> 6</u></td></tr>
<tr><th id="4769">4769</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_CMAC_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_CMAC_WIDTH">MC_CMD_NVRAM_INFO_OUT_CMAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4770">4770</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_A_B_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_A_B_LBN">MC_CMD_NVRAM_INFO_OUT_A_B_LBN</dfn> 7</u></td></tr>
<tr><th id="4771">4771</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_A_B_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_A_B_WIDTH">MC_CMD_NVRAM_INFO_OUT_A_B_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4772">4772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_PHYSDEV_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_PHYSDEV_OFST">MC_CMD_NVRAM_INFO_OUT_PHYSDEV_OFST</dfn> 16</u></td></tr>
<tr><th id="4773">4773</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_PHYSDEV_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_PHYSDEV_LEN">MC_CMD_NVRAM_INFO_OUT_PHYSDEV_LEN</dfn> 4</u></td></tr>
<tr><th id="4774">4774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_PHYSADDR_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_PHYSADDR_OFST">MC_CMD_NVRAM_INFO_OUT_PHYSADDR_OFST</dfn> 20</u></td></tr>
<tr><th id="4775">4775</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_OUT_PHYSADDR_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_OUT_PHYSADDR_LEN">MC_CMD_NVRAM_INFO_OUT_PHYSADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="4776">4776</th><td></td></tr>
<tr><th id="4777">4777</th><td><i>/* MC_CMD_NVRAM_INFO_V2_OUT msgresponse */</i></td></tr>
<tr><th id="4778">4778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_LEN">MC_CMD_NVRAM_INFO_V2_OUT_LEN</dfn> 28</u></td></tr>
<tr><th id="4779">4779</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_TYPE_OFST">MC_CMD_NVRAM_INFO_V2_OUT_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4780">4780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_TYPE_LEN">MC_CMD_NVRAM_INFO_V2_OUT_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4781">4781</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="4782">4782</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="4783">4783</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_SIZE_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_SIZE_OFST">MC_CMD_NVRAM_INFO_V2_OUT_SIZE_OFST</dfn> 4</u></td></tr>
<tr><th id="4784">4784</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_SIZE_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_SIZE_LEN">MC_CMD_NVRAM_INFO_V2_OUT_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="4785">4785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_ERASESIZE_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_ERASESIZE_OFST">MC_CMD_NVRAM_INFO_V2_OUT_ERASESIZE_OFST</dfn> 8</u></td></tr>
<tr><th id="4786">4786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_ERASESIZE_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_ERASESIZE_LEN">MC_CMD_NVRAM_INFO_V2_OUT_ERASESIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="4787">4787</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_FLAGS_OFST">MC_CMD_NVRAM_INFO_V2_OUT_FLAGS_OFST</dfn> 12</u></td></tr>
<tr><th id="4788">4788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_FLAGS_LEN">MC_CMD_NVRAM_INFO_V2_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="4789">4789</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_PROTECTED_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_PROTECTED_LBN">MC_CMD_NVRAM_INFO_V2_OUT_PROTECTED_LBN</dfn> 0</u></td></tr>
<tr><th id="4790">4790</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_PROTECTED_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_PROTECTED_WIDTH">MC_CMD_NVRAM_INFO_V2_OUT_PROTECTED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4791">4791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_TLV_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_TLV_LBN">MC_CMD_NVRAM_INFO_V2_OUT_TLV_LBN</dfn> 1</u></td></tr>
<tr><th id="4792">4792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_TLV_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_TLV_WIDTH">MC_CMD_NVRAM_INFO_V2_OUT_TLV_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4793">4793</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_IF_TSA_BOUND_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_IF_TSA_BOUND_LBN">MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_IF_TSA_BOUND_LBN</dfn> 2</u></td></tr>
<tr><th id="4794">4794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_IF_TSA_BOUND_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_IF_TSA_BOUND_WIDTH">MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_IF_TSA_BOUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4795">4795</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_LBN">MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_LBN</dfn> 5</u></td></tr>
<tr><th id="4796">4796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_WIDTH">MC_CMD_NVRAM_INFO_V2_OUT_READ_ONLY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4797">4797</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_A_B_LBN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_A_B_LBN">MC_CMD_NVRAM_INFO_V2_OUT_A_B_LBN</dfn> 7</u></td></tr>
<tr><th id="4798">4798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_A_B_WIDTH" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_A_B_WIDTH">MC_CMD_NVRAM_INFO_V2_OUT_A_B_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4799">4799</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_PHYSDEV_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_PHYSDEV_OFST">MC_CMD_NVRAM_INFO_V2_OUT_PHYSDEV_OFST</dfn> 16</u></td></tr>
<tr><th id="4800">4800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_PHYSDEV_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_PHYSDEV_LEN">MC_CMD_NVRAM_INFO_V2_OUT_PHYSDEV_LEN</dfn> 4</u></td></tr>
<tr><th id="4801">4801</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_PHYSADDR_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_PHYSADDR_OFST">MC_CMD_NVRAM_INFO_V2_OUT_PHYSADDR_OFST</dfn> 20</u></td></tr>
<tr><th id="4802">4802</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_PHYSADDR_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_PHYSADDR_LEN">MC_CMD_NVRAM_INFO_V2_OUT_PHYSADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="4803">4803</th><td><i>/* Writes must be multiples of this size. Added to support the MUM on Sorrento.</i></td></tr>
<tr><th id="4804">4804</th><td><i> */</i></td></tr>
<tr><th id="4805">4805</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_WRITESIZE_OFST" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_WRITESIZE_OFST">MC_CMD_NVRAM_INFO_V2_OUT_WRITESIZE_OFST</dfn> 24</u></td></tr>
<tr><th id="4806">4806</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_INFO_V2_OUT_WRITESIZE_LEN" data-ref="_M/MC_CMD_NVRAM_INFO_V2_OUT_WRITESIZE_LEN">MC_CMD_NVRAM_INFO_V2_OUT_WRITESIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="4807">4807</th><td></td></tr>
<tr><th id="4808">4808</th><td></td></tr>
<tr><th id="4809">4809</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4810">4810</th><td><i>/* MC_CMD_NVRAM_UPDATE_START</i></td></tr>
<tr><th id="4811">4811</th><td><i> * Start a group of update operations on a virtual NVRAM partition. Locks</i></td></tr>
<tr><th id="4812">4812</th><td><i> * required: PHY_LOCK if type==*PHY*. Returns: 0, EINVAL (bad type), EACCES (if</i></td></tr>
<tr><th id="4813">4813</th><td><i> * PHY_LOCK required and not held). In an adapter bound to a TSA controller,</i></td></tr>
<tr><th id="4814">4814</th><td><i> * MC_CMD_NVRAM_UPDATE_START can only be used on a subset of partition types</i></td></tr>
<tr><th id="4815">4815</th><td><i> * i.e. static config, dynamic config and expansion ROM config. Attempting to</i></td></tr>
<tr><th id="4816">4816</th><td><i> * perform this operation on a restricted partition will return the error</i></td></tr>
<tr><th id="4817">4817</th><td><i> * EPERM.</i></td></tr>
<tr><th id="4818">4818</th><td><i> */</i></td></tr>
<tr><th id="4819">4819</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START" data-ref="_M/MC_CMD_NVRAM_UPDATE_START">MC_CMD_NVRAM_UPDATE_START</dfn> 0x38</u></td></tr>
<tr><th id="4820">4820</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x38_PRIVILEGE_CTG">MC_CMD_0x38_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4821">4821</th><td></td></tr>
<tr><th id="4822">4822</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x38_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x38_PRIVILEGE_CTG">MC_CMD_0x38_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="4823">4823</th><td></td></tr>
<tr><th id="4824">4824</th><td><i>/* MC_CMD_NVRAM_UPDATE_START_IN msgrequest: Legacy NVRAM_UPDATE_START request.</i></td></tr>
<tr><th id="4825">4825</th><td><i> * Use NVRAM_UPDATE_START_V2_IN in new code</i></td></tr>
<tr><th id="4826">4826</th><td><i> */</i></td></tr>
<tr><th id="4827">4827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_IN_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_IN_LEN">MC_CMD_NVRAM_UPDATE_START_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="4828">4828</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_IN_TYPE_OFST">MC_CMD_NVRAM_UPDATE_START_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4829">4829</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_IN_TYPE_LEN">MC_CMD_NVRAM_UPDATE_START_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4830">4830</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="4831">4831</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="4832">4832</th><td></td></tr>
<tr><th id="4833">4833</th><td><i>/* MC_CMD_NVRAM_UPDATE_START_V2_IN msgrequest: Extended NVRAM_UPDATE_START</i></td></tr>
<tr><th id="4834">4834</th><td><i> * request with additional flags indicating version of command in use. See</i></td></tr>
<tr><th id="4835">4835</th><td><i> * MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT for details of extended functionality. Use</i></td></tr>
<tr><th id="4836">4836</th><td><i> * paired up with NVRAM_UPDATE_FINISH_V2_IN.</i></td></tr>
<tr><th id="4837">4837</th><td><i> */</i></td></tr>
<tr><th id="4838">4838</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_LEN">MC_CMD_NVRAM_UPDATE_START_V2_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="4839">4839</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_TYPE_OFST">MC_CMD_NVRAM_UPDATE_START_V2_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4840">4840</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_TYPE_LEN">MC_CMD_NVRAM_UPDATE_START_V2_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4841">4841</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="4842">4842</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="4843">4843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAGS_OFST" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAGS_OFST">MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="4844">4844</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAGS_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAGS_LEN">MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="4845">4845</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAG_REPORT_VERIFY_RESULT_LBN" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAG_REPORT_VERIFY_RESULT_LBN">MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAG_REPORT_VERIFY_RESULT_LBN</dfn> 0</u></td></tr>
<tr><th id="4846">4846</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAG_REPORT_VERIFY_RESULT_WIDTH" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAG_REPORT_VERIFY_RESULT_WIDTH">MC_CMD_NVRAM_UPDATE_START_V2_IN_FLAG_REPORT_VERIFY_RESULT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="4847">4847</th><td></td></tr>
<tr><th id="4848">4848</th><td><i>/* MC_CMD_NVRAM_UPDATE_START_OUT msgresponse */</i></td></tr>
<tr><th id="4849">4849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_START_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_START_OUT_LEN">MC_CMD_NVRAM_UPDATE_START_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="4850">4850</th><td></td></tr>
<tr><th id="4851">4851</th><td></td></tr>
<tr><th id="4852">4852</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4853">4853</th><td><i>/* MC_CMD_NVRAM_READ</i></td></tr>
<tr><th id="4854">4854</th><td><i> * Read data from a virtual NVRAM partition. Locks required: PHY_LOCK if</i></td></tr>
<tr><th id="4855">4855</th><td><i> * type==*PHY*. Returns: 0, EINVAL (bad type/offset/length), EACCES (if</i></td></tr>
<tr><th id="4856">4856</th><td><i> * PHY_LOCK required and not held)</i></td></tr>
<tr><th id="4857">4857</th><td><i> */</i></td></tr>
<tr><th id="4858">4858</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ" data-ref="_M/MC_CMD_NVRAM_READ">MC_CMD_NVRAM_READ</dfn> 0x39</u></td></tr>
<tr><th id="4859">4859</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x39_PRIVILEGE_CTG">MC_CMD_0x39_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4860">4860</th><td></td></tr>
<tr><th id="4861">4861</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x39_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x39_PRIVILEGE_CTG">MC_CMD_0x39_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="4862">4862</th><td></td></tr>
<tr><th id="4863">4863</th><td><i>/* MC_CMD_NVRAM_READ_IN msgrequest */</i></td></tr>
<tr><th id="4864">4864</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_LEN" data-ref="_M/MC_CMD_NVRAM_READ_IN_LEN">MC_CMD_NVRAM_READ_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="4865">4865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_READ_IN_TYPE_OFST">MC_CMD_NVRAM_READ_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4866">4866</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_READ_IN_TYPE_LEN">MC_CMD_NVRAM_READ_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4867">4867</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="4868">4868</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="4869">4869</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_OFFSET_OFST" data-ref="_M/MC_CMD_NVRAM_READ_IN_OFFSET_OFST">MC_CMD_NVRAM_READ_IN_OFFSET_OFST</dfn> 4</u></td></tr>
<tr><th id="4870">4870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_OFFSET_LEN" data-ref="_M/MC_CMD_NVRAM_READ_IN_OFFSET_LEN">MC_CMD_NVRAM_READ_IN_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="4871">4871</th><td><i>/* amount to read in bytes */</i></td></tr>
<tr><th id="4872">4872</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_LENGTH_OFST" data-ref="_M/MC_CMD_NVRAM_READ_IN_LENGTH_OFST">MC_CMD_NVRAM_READ_IN_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="4873">4873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_LENGTH_LEN" data-ref="_M/MC_CMD_NVRAM_READ_IN_LENGTH_LEN">MC_CMD_NVRAM_READ_IN_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="4874">4874</th><td></td></tr>
<tr><th id="4875">4875</th><td><i>/* MC_CMD_NVRAM_READ_IN_V2 msgrequest */</i></td></tr>
<tr><th id="4876">4876</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_LEN" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_LEN">MC_CMD_NVRAM_READ_IN_V2_LEN</dfn> 16</u></td></tr>
<tr><th id="4877">4877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_TYPE_OFST">MC_CMD_NVRAM_READ_IN_V2_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4878">4878</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_TYPE_LEN">MC_CMD_NVRAM_READ_IN_V2_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4879">4879</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="4880">4880</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="4881">4881</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_OFFSET_OFST" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_OFFSET_OFST">MC_CMD_NVRAM_READ_IN_V2_OFFSET_OFST</dfn> 4</u></td></tr>
<tr><th id="4882">4882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_OFFSET_LEN" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_OFFSET_LEN">MC_CMD_NVRAM_READ_IN_V2_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="4883">4883</th><td><i>/* amount to read in bytes */</i></td></tr>
<tr><th id="4884">4884</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_LENGTH_OFST" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_LENGTH_OFST">MC_CMD_NVRAM_READ_IN_V2_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="4885">4885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_LENGTH_LEN" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_LENGTH_LEN">MC_CMD_NVRAM_READ_IN_V2_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="4886">4886</th><td><i>/* Optional control info. If a partition is stored with an A/B versioning</i></td></tr>
<tr><th id="4887">4887</th><td><i> * scheme (i.e. in more than one physical partition in NVRAM) the host can set</i></td></tr>
<tr><th id="4888">4888</th><td><i> * this to control which underlying physical partition is used to read data</i></td></tr>
<tr><th id="4889">4889</th><td><i> * from. This allows it to perform a read-modify-write-verify with the write</i></td></tr>
<tr><th id="4890">4890</th><td><i> * lock continuously held by calling NVRAM_UPDATE_START, reading the old</i></td></tr>
<tr><th id="4891">4891</th><td><i> * contents using MODE=TARGET_CURRENT, overwriting the old partition and then</i></td></tr>
<tr><th id="4892">4892</th><td><i> * verifying by reading with MODE=TARGET_BACKUP.</i></td></tr>
<tr><th id="4893">4893</th><td><i> */</i></td></tr>
<tr><th id="4894">4894</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_MODE_OFST" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_MODE_OFST">MC_CMD_NVRAM_READ_IN_V2_MODE_OFST</dfn> 12</u></td></tr>
<tr><th id="4895">4895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_MODE_LEN" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_MODE_LEN">MC_CMD_NVRAM_READ_IN_V2_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="4896">4896</th><td><i>/* enum: Same as omitting MODE: caller sees data in current partition unless it</i></td></tr>
<tr><th id="4897">4897</th><td><i> * holds the write lock in which case it sees data in the partition it is</i></td></tr>
<tr><th id="4898">4898</th><td><i> * updating.</i></td></tr>
<tr><th id="4899">4899</th><td><i> */</i></td></tr>
<tr><th id="4900">4900</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_DEFAULT" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_DEFAULT">MC_CMD_NVRAM_READ_IN_V2_DEFAULT</dfn> 0x0</u></td></tr>
<tr><th id="4901">4901</th><td><i>/* enum: Read from the current partition of an A/B pair, even if holding the</i></td></tr>
<tr><th id="4902">4902</th><td><i> * write lock.</i></td></tr>
<tr><th id="4903">4903</th><td><i> */</i></td></tr>
<tr><th id="4904">4904</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_TARGET_CURRENT" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_TARGET_CURRENT">MC_CMD_NVRAM_READ_IN_V2_TARGET_CURRENT</dfn> 0x1</u></td></tr>
<tr><th id="4905">4905</th><td><i>/* enum: Read from the non-current (i.e. to be updated) partition of an A/B</i></td></tr>
<tr><th id="4906">4906</th><td><i> * pair</i></td></tr>
<tr><th id="4907">4907</th><td><i> */</i></td></tr>
<tr><th id="4908">4908</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_IN_V2_TARGET_BACKUP" data-ref="_M/MC_CMD_NVRAM_READ_IN_V2_TARGET_BACKUP">MC_CMD_NVRAM_READ_IN_V2_TARGET_BACKUP</dfn> 0x2</u></td></tr>
<tr><th id="4909">4909</th><td></td></tr>
<tr><th id="4910">4910</th><td><i>/* MC_CMD_NVRAM_READ_OUT msgresponse */</i></td></tr>
<tr><th id="4911">4911</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_OUT_LENMIN" data-ref="_M/MC_CMD_NVRAM_READ_OUT_LENMIN">MC_CMD_NVRAM_READ_OUT_LENMIN</dfn> 1</u></td></tr>
<tr><th id="4912">4912</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_OUT_LENMAX" data-ref="_M/MC_CMD_NVRAM_READ_OUT_LENMAX">MC_CMD_NVRAM_READ_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="4913">4913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_READ_OUT_LEN">MC_CMD_NVRAM_READ_OUT_LEN</dfn>(num) (0+1*(num))</u></td></tr>
<tr><th id="4914">4914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_OUT_READ_BUFFER_OFST" data-ref="_M/MC_CMD_NVRAM_READ_OUT_READ_BUFFER_OFST">MC_CMD_NVRAM_READ_OUT_READ_BUFFER_OFST</dfn> 0</u></td></tr>
<tr><th id="4915">4915</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_OUT_READ_BUFFER_LEN" data-ref="_M/MC_CMD_NVRAM_READ_OUT_READ_BUFFER_LEN">MC_CMD_NVRAM_READ_OUT_READ_BUFFER_LEN</dfn> 1</u></td></tr>
<tr><th id="4916">4916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_OUT_READ_BUFFER_MINNUM" data-ref="_M/MC_CMD_NVRAM_READ_OUT_READ_BUFFER_MINNUM">MC_CMD_NVRAM_READ_OUT_READ_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="4917">4917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_READ_OUT_READ_BUFFER_MAXNUM" data-ref="_M/MC_CMD_NVRAM_READ_OUT_READ_BUFFER_MAXNUM">MC_CMD_NVRAM_READ_OUT_READ_BUFFER_MAXNUM</dfn> 252</u></td></tr>
<tr><th id="4918">4918</th><td></td></tr>
<tr><th id="4919">4919</th><td></td></tr>
<tr><th id="4920">4920</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4921">4921</th><td><i>/* MC_CMD_NVRAM_WRITE</i></td></tr>
<tr><th id="4922">4922</th><td><i> * Write data to a virtual NVRAM partition. Locks required: PHY_LOCK if</i></td></tr>
<tr><th id="4923">4923</th><td><i> * type==*PHY*. Returns: 0, EINVAL (bad type/offset/length), EACCES (if</i></td></tr>
<tr><th id="4924">4924</th><td><i> * PHY_LOCK required and not held)</i></td></tr>
<tr><th id="4925">4925</th><td><i> */</i></td></tr>
<tr><th id="4926">4926</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE" data-ref="_M/MC_CMD_NVRAM_WRITE">MC_CMD_NVRAM_WRITE</dfn> 0x3a</u></td></tr>
<tr><th id="4927">4927</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x3a_PRIVILEGE_CTG">MC_CMD_0x3a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4928">4928</th><td></td></tr>
<tr><th id="4929">4929</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x3a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x3a_PRIVILEGE_CTG">MC_CMD_0x3a_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="4930">4930</th><td></td></tr>
<tr><th id="4931">4931</th><td><i>/* MC_CMD_NVRAM_WRITE_IN msgrequest */</i></td></tr>
<tr><th id="4932">4932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_LENMIN" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_LENMIN">MC_CMD_NVRAM_WRITE_IN_LENMIN</dfn> 13</u></td></tr>
<tr><th id="4933">4933</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_LENMAX" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_LENMAX">MC_CMD_NVRAM_WRITE_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="4934">4934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_LEN" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_LEN">MC_CMD_NVRAM_WRITE_IN_LEN</dfn>(num) (12+1*(num))</u></td></tr>
<tr><th id="4935">4935</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_TYPE_OFST">MC_CMD_NVRAM_WRITE_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4936">4936</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_TYPE_LEN">MC_CMD_NVRAM_WRITE_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4937">4937</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="4938">4938</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="4939">4939</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_OFFSET_OFST" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_OFFSET_OFST">MC_CMD_NVRAM_WRITE_IN_OFFSET_OFST</dfn> 4</u></td></tr>
<tr><th id="4940">4940</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_OFFSET_LEN" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_OFFSET_LEN">MC_CMD_NVRAM_WRITE_IN_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="4941">4941</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_LENGTH_OFST" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_LENGTH_OFST">MC_CMD_NVRAM_WRITE_IN_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="4942">4942</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_LENGTH_LEN" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_LENGTH_LEN">MC_CMD_NVRAM_WRITE_IN_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="4943">4943</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_OFST" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_OFST">MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_OFST</dfn> 12</u></td></tr>
<tr><th id="4944">4944</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_LEN" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_LEN">MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_LEN</dfn> 1</u></td></tr>
<tr><th id="4945">4945</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_MINNUM" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_MINNUM">MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="4946">4946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_MAXNUM" data-ref="_M/MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_MAXNUM">MC_CMD_NVRAM_WRITE_IN_WRITE_BUFFER_MAXNUM</dfn> 240</u></td></tr>
<tr><th id="4947">4947</th><td></td></tr>
<tr><th id="4948">4948</th><td><i>/* MC_CMD_NVRAM_WRITE_OUT msgresponse */</i></td></tr>
<tr><th id="4949">4949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_WRITE_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_WRITE_OUT_LEN">MC_CMD_NVRAM_WRITE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="4950">4950</th><td></td></tr>
<tr><th id="4951">4951</th><td></td></tr>
<tr><th id="4952">4952</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4953">4953</th><td><i>/* MC_CMD_NVRAM_ERASE</i></td></tr>
<tr><th id="4954">4954</th><td><i> * Erase sector(s) from a virtual NVRAM partition. Locks required: PHY_LOCK if</i></td></tr>
<tr><th id="4955">4955</th><td><i> * type==*PHY*. Returns: 0, EINVAL (bad type/offset/length), EACCES (if</i></td></tr>
<tr><th id="4956">4956</th><td><i> * PHY_LOCK required and not held)</i></td></tr>
<tr><th id="4957">4957</th><td><i> */</i></td></tr>
<tr><th id="4958">4958</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_ERASE" data-ref="_M/MC_CMD_NVRAM_ERASE">MC_CMD_NVRAM_ERASE</dfn> 0x3b</u></td></tr>
<tr><th id="4959">4959</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x3b_PRIVILEGE_CTG">MC_CMD_0x3b_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4960">4960</th><td></td></tr>
<tr><th id="4961">4961</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x3b_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x3b_PRIVILEGE_CTG">MC_CMD_0x3b_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="4962">4962</th><td></td></tr>
<tr><th id="4963">4963</th><td><i>/* MC_CMD_NVRAM_ERASE_IN msgrequest */</i></td></tr>
<tr><th id="4964">4964</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_ERASE_IN_LEN" data-ref="_M/MC_CMD_NVRAM_ERASE_IN_LEN">MC_CMD_NVRAM_ERASE_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="4965">4965</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_ERASE_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_ERASE_IN_TYPE_OFST">MC_CMD_NVRAM_ERASE_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4966">4966</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_ERASE_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_ERASE_IN_TYPE_LEN">MC_CMD_NVRAM_ERASE_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4967">4967</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="4968">4968</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="4969">4969</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_ERASE_IN_OFFSET_OFST" data-ref="_M/MC_CMD_NVRAM_ERASE_IN_OFFSET_OFST">MC_CMD_NVRAM_ERASE_IN_OFFSET_OFST</dfn> 4</u></td></tr>
<tr><th id="4970">4970</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_ERASE_IN_OFFSET_LEN" data-ref="_M/MC_CMD_NVRAM_ERASE_IN_OFFSET_LEN">MC_CMD_NVRAM_ERASE_IN_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="4971">4971</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_ERASE_IN_LENGTH_OFST" data-ref="_M/MC_CMD_NVRAM_ERASE_IN_LENGTH_OFST">MC_CMD_NVRAM_ERASE_IN_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="4972">4972</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_ERASE_IN_LENGTH_LEN" data-ref="_M/MC_CMD_NVRAM_ERASE_IN_LENGTH_LEN">MC_CMD_NVRAM_ERASE_IN_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="4973">4973</th><td></td></tr>
<tr><th id="4974">4974</th><td><i>/* MC_CMD_NVRAM_ERASE_OUT msgresponse */</i></td></tr>
<tr><th id="4975">4975</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_ERASE_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_ERASE_OUT_LEN">MC_CMD_NVRAM_ERASE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="4976">4976</th><td></td></tr>
<tr><th id="4977">4977</th><td></td></tr>
<tr><th id="4978">4978</th><td><i>/***********************************/</i></td></tr>
<tr><th id="4979">4979</th><td><i>/* MC_CMD_NVRAM_UPDATE_FINISH</i></td></tr>
<tr><th id="4980">4980</th><td><i> * Finish a group of update operations on a virtual NVRAM partition. Locks</i></td></tr>
<tr><th id="4981">4981</th><td><i> * required: PHY_LOCK if type==*PHY*. Returns: 0, EINVAL (bad type/offset/</i></td></tr>
<tr><th id="4982">4982</th><td><i> * length), EACCES (if PHY_LOCK required and not held). In an adapter bound to</i></td></tr>
<tr><th id="4983">4983</th><td><i> * a TSA controller, MC_CMD_NVRAM_UPDATE_FINISH can only be used on a subset of</i></td></tr>
<tr><th id="4984">4984</th><td><i> * partition types i.e. static config, dynamic config and expansion ROM config.</i></td></tr>
<tr><th id="4985">4985</th><td><i> * Attempting to perform this operation on a restricted partition will return</i></td></tr>
<tr><th id="4986">4986</th><td><i> * the error EPERM.</i></td></tr>
<tr><th id="4987">4987</th><td><i> */</i></td></tr>
<tr><th id="4988">4988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH">MC_CMD_NVRAM_UPDATE_FINISH</dfn> 0x3c</u></td></tr>
<tr><th id="4989">4989</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x3c_PRIVILEGE_CTG">MC_CMD_0x3c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="4990">4990</th><td></td></tr>
<tr><th id="4991">4991</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x3c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x3c_PRIVILEGE_CTG">MC_CMD_0x3c_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="4992">4992</th><td></td></tr>
<tr><th id="4993">4993</th><td><i>/* MC_CMD_NVRAM_UPDATE_FINISH_IN msgrequest: Legacy NVRAM_UPDATE_FINISH</i></td></tr>
<tr><th id="4994">4994</th><td><i> * request. Use NVRAM_UPDATE_FINISH_V2_IN in new code</i></td></tr>
<tr><th id="4995">4995</th><td><i> */</i></td></tr>
<tr><th id="4996">4996</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_LEN">MC_CMD_NVRAM_UPDATE_FINISH_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="4997">4997</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_TYPE_OFST">MC_CMD_NVRAM_UPDATE_FINISH_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="4998">4998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_TYPE_LEN">MC_CMD_NVRAM_UPDATE_FINISH_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="4999">4999</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="5000">5000</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="5001">5001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_REBOOT_OFST" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_REBOOT_OFST">MC_CMD_NVRAM_UPDATE_FINISH_IN_REBOOT_OFST</dfn> 4</u></td></tr>
<tr><th id="5002">5002</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_REBOOT_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_IN_REBOOT_LEN">MC_CMD_NVRAM_UPDATE_FINISH_IN_REBOOT_LEN</dfn> 4</u></td></tr>
<tr><th id="5003">5003</th><td></td></tr>
<tr><th id="5004">5004</th><td><i>/* MC_CMD_NVRAM_UPDATE_FINISH_V2_IN msgrequest: Extended NVRAM_UPDATE_FINISH</i></td></tr>
<tr><th id="5005">5005</th><td><i> * request with additional flags indicating version of NVRAM_UPDATE commands in</i></td></tr>
<tr><th id="5006">5006</th><td><i> * use. See MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT for details of extended</i></td></tr>
<tr><th id="5007">5007</th><td><i> * functionality. Use paired up with NVRAM_UPDATE_START_V2_IN.</i></td></tr>
<tr><th id="5008">5008</th><td><i> */</i></td></tr>
<tr><th id="5009">5009</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_LEN">MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="5010">5010</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_TYPE_OFST">MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="5011">5011</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_TYPE_LEN">MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="5012">5012</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="5013">5013</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="5014">5014</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_REBOOT_OFST" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_REBOOT_OFST">MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_REBOOT_OFST</dfn> 4</u></td></tr>
<tr><th id="5015">5015</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_REBOOT_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_REBOOT_LEN">MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_REBOOT_LEN</dfn> 4</u></td></tr>
<tr><th id="5016">5016</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAGS_OFST" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAGS_OFST">MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="5017">5017</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAGS_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAGS_LEN">MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="5018">5018</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAG_REPORT_VERIFY_RESULT_LBN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAG_REPORT_VERIFY_RESULT_LBN">MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAG_REPORT_VERIFY_RESULT_LBN</dfn> 0</u></td></tr>
<tr><th id="5019">5019</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAG_REPORT_VERIFY_RESULT_WIDTH" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAG_REPORT_VERIFY_RESULT_WIDTH">MC_CMD_NVRAM_UPDATE_FINISH_V2_IN_FLAG_REPORT_VERIFY_RESULT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="5020">5020</th><td></td></tr>
<tr><th id="5021">5021</th><td><i>/* MC_CMD_NVRAM_UPDATE_FINISH_OUT msgresponse: Legacy NVRAM_UPDATE_FINISH</i></td></tr>
<tr><th id="5022">5022</th><td><i> * response. Use NVRAM_UPDATE_FINISH_V2_OUT in new code</i></td></tr>
<tr><th id="5023">5023</th><td><i> */</i></td></tr>
<tr><th id="5024">5024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_OUT_LEN">MC_CMD_NVRAM_UPDATE_FINISH_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5025">5025</th><td></td></tr>
<tr><th id="5026">5026</th><td><i>/* MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT msgresponse:</i></td></tr>
<tr><th id="5027">5027</th><td><i> *</i></td></tr>
<tr><th id="5028">5028</th><td><i> * Extended NVRAM_UPDATE_FINISH response that communicates the result of secure</i></td></tr>
<tr><th id="5029">5029</th><td><i> * firmware validation where applicable back to the host.</i></td></tr>
<tr><th id="5030">5030</th><td><i> *</i></td></tr>
<tr><th id="5031">5031</th><td><i> * Medford only: For signed firmware images, such as those for medford, the MC</i></td></tr>
<tr><th id="5032">5032</th><td><i> * firmware verifies the signature before marking the firmware image as valid.</i></td></tr>
<tr><th id="5033">5033</th><td><i> * This process takes a few seconds to complete. So is likely to take more than</i></td></tr>
<tr><th id="5034">5034</th><td><i> * the MCDI timeout. Hence signature verification is initiated when</i></td></tr>
<tr><th id="5035">5035</th><td><i> * MC_CMD_NVRAM_UPDATE_FINISH_V2_IN is received by the firmware, however, the</i></td></tr>
<tr><th id="5036">5036</th><td><i> * MCDI command is run in a background MCDI processing thread. This response</i></td></tr>
<tr><th id="5037">5037</th><td><i> * payload includes the results of the signature verification. Note that the</i></td></tr>
<tr><th id="5038">5038</th><td><i> * per-partition nvram lock in firmware is only released after the verification</i></td></tr>
<tr><th id="5039">5039</th><td><i> * has completed.</i></td></tr>
<tr><th id="5040">5040</th><td><i> */</i></td></tr>
<tr><th id="5041">5041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_LEN">MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="5042">5042</th><td><i>/* Result of nvram update completion processing */</i></td></tr>
<tr><th id="5043">5043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_RESULT_CODE_OFST" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_RESULT_CODE_OFST">MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_RESULT_CODE_OFST</dfn> 0</u></td></tr>
<tr><th id="5044">5044</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_RESULT_CODE_LEN" data-ref="_M/MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_RESULT_CODE_LEN">MC_CMD_NVRAM_UPDATE_FINISH_V2_OUT_RESULT_CODE_LEN</dfn> 4</u></td></tr>
<tr><th id="5045">5045</th><td><i>/* enum: Invalid return code; only non-zero values are defined. Defined as</i></td></tr>
<tr><th id="5046">5046</th><td><i> * unknown for backwards compatibility with NVRAM_UPDATE_FINISH_OUT.</i></td></tr>
<tr><th id="5047">5047</th><td><i> */</i></td></tr>
<tr><th id="5048">5048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_UNKNOWN" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_UNKNOWN">MC_CMD_NVRAM_VERIFY_RC_UNKNOWN</dfn> 0x0</u></td></tr>
<tr><th id="5049">5049</th><td><i>/* enum: Verify succeeded without any errors. */</i></td></tr>
<tr><th id="5050">5050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_SUCCESS" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_SUCCESS">MC_CMD_NVRAM_VERIFY_RC_SUCCESS</dfn> 0x1</u></td></tr>
<tr><th id="5051">5051</th><td><i>/* enum: CMS format verification failed due to an internal error. */</i></td></tr>
<tr><th id="5052">5052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_CMS_CHECK_FAILED" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_CMS_CHECK_FAILED">MC_CMD_NVRAM_VERIFY_RC_CMS_CHECK_FAILED</dfn> 0x2</u></td></tr>
<tr><th id="5053">5053</th><td><i>/* enum: Invalid CMS format in image metadata. */</i></td></tr>
<tr><th id="5054">5054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_INVALID_CMS_FORMAT" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_INVALID_CMS_FORMAT">MC_CMD_NVRAM_VERIFY_RC_INVALID_CMS_FORMAT</dfn> 0x3</u></td></tr>
<tr><th id="5055">5055</th><td><i>/* enum: Message digest verification failed due to an internal error. */</i></td></tr>
<tr><th id="5056">5056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_MESSAGE_DIGEST_CHECK_FAILED" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_MESSAGE_DIGEST_CHECK_FAILED">MC_CMD_NVRAM_VERIFY_RC_MESSAGE_DIGEST_CHECK_FAILED</dfn> 0x4</u></td></tr>
<tr><th id="5057">5057</th><td><i>/* enum: Error in message digest calculated over the reflash-header, payload</i></td></tr>
<tr><th id="5058">5058</th><td><i> * and reflash-trailer.</i></td></tr>
<tr><th id="5059">5059</th><td><i> */</i></td></tr>
<tr><th id="5060">5060</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_BAD_MESSAGE_DIGEST" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_BAD_MESSAGE_DIGEST">MC_CMD_NVRAM_VERIFY_RC_BAD_MESSAGE_DIGEST</dfn> 0x5</u></td></tr>
<tr><th id="5061">5061</th><td><i>/* enum: Signature verification failed due to an internal error. */</i></td></tr>
<tr><th id="5062">5062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_SIGNATURE_CHECK_FAILED" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_SIGNATURE_CHECK_FAILED">MC_CMD_NVRAM_VERIFY_RC_SIGNATURE_CHECK_FAILED</dfn> 0x6</u></td></tr>
<tr><th id="5063">5063</th><td><i>/* enum: There are no valid signatures in the image. */</i></td></tr>
<tr><th id="5064">5064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_NO_VALID_SIGNATURES" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_NO_VALID_SIGNATURES">MC_CMD_NVRAM_VERIFY_RC_NO_VALID_SIGNATURES</dfn> 0x7</u></td></tr>
<tr><th id="5065">5065</th><td><i>/* enum: Trusted approvers verification failed due to an internal error. */</i></td></tr>
<tr><th id="5066">5066</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_TRUSTED_APPROVERS_CHECK_FAILED" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_TRUSTED_APPROVERS_CHECK_FAILED">MC_CMD_NVRAM_VERIFY_RC_TRUSTED_APPROVERS_CHECK_FAILED</dfn> 0x8</u></td></tr>
<tr><th id="5067">5067</th><td><i>/* enum: The Trusted approver's list is empty. */</i></td></tr>
<tr><th id="5068">5068</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_NO_TRUSTED_APPROVERS" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_NO_TRUSTED_APPROVERS">MC_CMD_NVRAM_VERIFY_RC_NO_TRUSTED_APPROVERS</dfn> 0x9</u></td></tr>
<tr><th id="5069">5069</th><td><i>/* enum: Signature chain verification failed due to an internal error. */</i></td></tr>
<tr><th id="5070">5070</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_SIGNATURE_CHAIN_CHECK_FAILED" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_SIGNATURE_CHAIN_CHECK_FAILED">MC_CMD_NVRAM_VERIFY_RC_SIGNATURE_CHAIN_CHECK_FAILED</dfn> 0xa</u></td></tr>
<tr><th id="5071">5071</th><td><i>/* enum: The signers of the signatures in the image are not listed in the</i></td></tr>
<tr><th id="5072">5072</th><td><i> * Trusted approver's list.</i></td></tr>
<tr><th id="5073">5073</th><td><i> */</i></td></tr>
<tr><th id="5074">5074</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_NO_SIGNATURE_MATCH" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_NO_SIGNATURE_MATCH">MC_CMD_NVRAM_VERIFY_RC_NO_SIGNATURE_MATCH</dfn> 0xb</u></td></tr>
<tr><th id="5075">5075</th><td><i>/* enum: The image contains a test-signed certificate, but the adapter accepts</i></td></tr>
<tr><th id="5076">5076</th><td><i> * only production signed images.</i></td></tr>
<tr><th id="5077">5077</th><td><i> */</i></td></tr>
<tr><th id="5078">5078</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_REJECT_TEST_SIGNED" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_REJECT_TEST_SIGNED">MC_CMD_NVRAM_VERIFY_RC_REJECT_TEST_SIGNED</dfn> 0xc</u></td></tr>
<tr><th id="5079">5079</th><td><i>/* enum: The image has a lower security level than the current firmware. */</i></td></tr>
<tr><th id="5080">5080</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_VERIFY_RC_SECURITY_LEVEL_DOWNGRADE" data-ref="_M/MC_CMD_NVRAM_VERIFY_RC_SECURITY_LEVEL_DOWNGRADE">MC_CMD_NVRAM_VERIFY_RC_SECURITY_LEVEL_DOWNGRADE</dfn> 0xd</u></td></tr>
<tr><th id="5081">5081</th><td></td></tr>
<tr><th id="5082">5082</th><td></td></tr>
<tr><th id="5083">5083</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5084">5084</th><td><i>/* MC_CMD_REBOOT</i></td></tr>
<tr><th id="5085">5085</th><td><i> * Reboot the MC.</i></td></tr>
<tr><th id="5086">5086</th><td><i> *</i></td></tr>
<tr><th id="5087">5087</th><td><i> * The AFTER_ASSERTION flag is intended to be used when the driver notices an</i></td></tr>
<tr><th id="5088">5088</th><td><i> * assertion failure (at which point it is expected to perform a complete tear</i></td></tr>
<tr><th id="5089">5089</th><td><i> * down and reinitialise), to allow both ports to reset the MC once in an</i></td></tr>
<tr><th id="5090">5090</th><td><i> * atomic fashion.</i></td></tr>
<tr><th id="5091">5091</th><td><i> *</i></td></tr>
<tr><th id="5092">5092</th><td><i> * Production mc firmwares are generally compiled with REBOOT_ON_ASSERT=1,</i></td></tr>
<tr><th id="5093">5093</th><td><i> * which means that they will automatically reboot out of the assertion</i></td></tr>
<tr><th id="5094">5094</th><td><i> * handler, so this is in practise an optional operation. It is still</i></td></tr>
<tr><th id="5095">5095</th><td><i> * recommended that drivers execute this to support custom firmwares with</i></td></tr>
<tr><th id="5096">5096</th><td><i> * REBOOT_ON_ASSERT=0.</i></td></tr>
<tr><th id="5097">5097</th><td><i> *</i></td></tr>
<tr><th id="5098">5098</th><td><i> * Locks required: NONE Returns: Nothing. You get back a response with ERR=1,</i></td></tr>
<tr><th id="5099">5099</th><td><i> * DATALEN=0</i></td></tr>
<tr><th id="5100">5100</th><td><i> */</i></td></tr>
<tr><th id="5101">5101</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT" data-ref="_M/MC_CMD_REBOOT">MC_CMD_REBOOT</dfn> 0x3d</u></td></tr>
<tr><th id="5102">5102</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x3d_PRIVILEGE_CTG">MC_CMD_0x3d_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5103">5103</th><td></td></tr>
<tr><th id="5104">5104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x3d_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x3d_PRIVILEGE_CTG">MC_CMD_0x3d_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="5105">5105</th><td></td></tr>
<tr><th id="5106">5106</th><td><i>/* MC_CMD_REBOOT_IN msgrequest */</i></td></tr>
<tr><th id="5107">5107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_IN_LEN" data-ref="_M/MC_CMD_REBOOT_IN_LEN">MC_CMD_REBOOT_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="5108">5108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_IN_FLAGS_OFST" data-ref="_M/MC_CMD_REBOOT_IN_FLAGS_OFST">MC_CMD_REBOOT_IN_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="5109">5109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_IN_FLAGS_LEN" data-ref="_M/MC_CMD_REBOOT_IN_FLAGS_LEN">MC_CMD_REBOOT_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="5110">5110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_FLAGS_AFTER_ASSERTION" data-ref="_M/MC_CMD_REBOOT_FLAGS_AFTER_ASSERTION">MC_CMD_REBOOT_FLAGS_AFTER_ASSERTION</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="5111">5111</th><td></td></tr>
<tr><th id="5112">5112</th><td><i>/* MC_CMD_REBOOT_OUT msgresponse */</i></td></tr>
<tr><th id="5113">5113</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_OUT_LEN" data-ref="_M/MC_CMD_REBOOT_OUT_LEN">MC_CMD_REBOOT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5114">5114</th><td></td></tr>
<tr><th id="5115">5115</th><td></td></tr>
<tr><th id="5116">5116</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5117">5117</th><td><i>/* MC_CMD_SCHEDINFO</i></td></tr>
<tr><th id="5118">5118</th><td><i> * Request scheduler info. Locks required: NONE. Returns: An array of</i></td></tr>
<tr><th id="5119">5119</th><td><i> * (timeslice,maximum overrun), one for each thread, in ascending order of</i></td></tr>
<tr><th id="5120">5120</th><td><i> * thread address.</i></td></tr>
<tr><th id="5121">5121</th><td><i> */</i></td></tr>
<tr><th id="5122">5122</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SCHEDINFO" data-ref="_M/MC_CMD_SCHEDINFO">MC_CMD_SCHEDINFO</dfn> 0x3e</u></td></tr>
<tr><th id="5123">5123</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x3e_PRIVILEGE_CTG">MC_CMD_0x3e_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5124">5124</th><td></td></tr>
<tr><th id="5125">5125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x3e_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x3e_PRIVILEGE_CTG">MC_CMD_0x3e_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="5126">5126</th><td></td></tr>
<tr><th id="5127">5127</th><td><i>/* MC_CMD_SCHEDINFO_IN msgrequest */</i></td></tr>
<tr><th id="5128">5128</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SCHEDINFO_IN_LEN" data-ref="_M/MC_CMD_SCHEDINFO_IN_LEN">MC_CMD_SCHEDINFO_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="5129">5129</th><td></td></tr>
<tr><th id="5130">5130</th><td><i>/* MC_CMD_SCHEDINFO_OUT msgresponse */</i></td></tr>
<tr><th id="5131">5131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SCHEDINFO_OUT_LENMIN" data-ref="_M/MC_CMD_SCHEDINFO_OUT_LENMIN">MC_CMD_SCHEDINFO_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="5132">5132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SCHEDINFO_OUT_LENMAX" data-ref="_M/MC_CMD_SCHEDINFO_OUT_LENMAX">MC_CMD_SCHEDINFO_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="5133">5133</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SCHEDINFO_OUT_LEN" data-ref="_M/MC_CMD_SCHEDINFO_OUT_LEN">MC_CMD_SCHEDINFO_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="5134">5134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SCHEDINFO_OUT_DATA_OFST" data-ref="_M/MC_CMD_SCHEDINFO_OUT_DATA_OFST">MC_CMD_SCHEDINFO_OUT_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="5135">5135</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SCHEDINFO_OUT_DATA_LEN" data-ref="_M/MC_CMD_SCHEDINFO_OUT_DATA_LEN">MC_CMD_SCHEDINFO_OUT_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="5136">5136</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SCHEDINFO_OUT_DATA_MINNUM" data-ref="_M/MC_CMD_SCHEDINFO_OUT_DATA_MINNUM">MC_CMD_SCHEDINFO_OUT_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="5137">5137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SCHEDINFO_OUT_DATA_MAXNUM" data-ref="_M/MC_CMD_SCHEDINFO_OUT_DATA_MAXNUM">MC_CMD_SCHEDINFO_OUT_DATA_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="5138">5138</th><td></td></tr>
<tr><th id="5139">5139</th><td></td></tr>
<tr><th id="5140">5140</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5141">5141</th><td><i>/* MC_CMD_REBOOT_MODE</i></td></tr>
<tr><th id="5142">5142</th><td><i> * Set the mode for the next MC reboot. Locks required: NONE. Sets the reboot</i></td></tr>
<tr><th id="5143">5143</th><td><i> * mode to the specified value. Returns the old mode.</i></td></tr>
<tr><th id="5144">5144</th><td><i> */</i></td></tr>
<tr><th id="5145">5145</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE" data-ref="_M/MC_CMD_REBOOT_MODE">MC_CMD_REBOOT_MODE</dfn> 0x3f</u></td></tr>
<tr><th id="5146">5146</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x3f_PRIVILEGE_CTG">MC_CMD_0x3f_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5147">5147</th><td></td></tr>
<tr><th id="5148">5148</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x3f_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x3f_PRIVILEGE_CTG">MC_CMD_0x3f_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="5149">5149</th><td></td></tr>
<tr><th id="5150">5150</th><td><i>/* MC_CMD_REBOOT_MODE_IN msgrequest */</i></td></tr>
<tr><th id="5151">5151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_IN_LEN" data-ref="_M/MC_CMD_REBOOT_MODE_IN_LEN">MC_CMD_REBOOT_MODE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="5152">5152</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_IN_VALUE_OFST" data-ref="_M/MC_CMD_REBOOT_MODE_IN_VALUE_OFST">MC_CMD_REBOOT_MODE_IN_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="5153">5153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_IN_VALUE_LEN" data-ref="_M/MC_CMD_REBOOT_MODE_IN_VALUE_LEN">MC_CMD_REBOOT_MODE_IN_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="5154">5154</th><td><i>/* enum: Normal. */</i></td></tr>
<tr><th id="5155">5155</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_NORMAL" data-ref="_M/MC_CMD_REBOOT_MODE_NORMAL">MC_CMD_REBOOT_MODE_NORMAL</dfn> 0x0</u></td></tr>
<tr><th id="5156">5156</th><td><i>/* enum: Power-on Reset. */</i></td></tr>
<tr><th id="5157">5157</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_POR" data-ref="_M/MC_CMD_REBOOT_MODE_POR">MC_CMD_REBOOT_MODE_POR</dfn> 0x2</u></td></tr>
<tr><th id="5158">5158</th><td><i>/* enum: Snapper. */</i></td></tr>
<tr><th id="5159">5159</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_SNAPPER" data-ref="_M/MC_CMD_REBOOT_MODE_SNAPPER">MC_CMD_REBOOT_MODE_SNAPPER</dfn> 0x3</u></td></tr>
<tr><th id="5160">5160</th><td><i>/* enum: snapper fake POR */</i></td></tr>
<tr><th id="5161">5161</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_SNAPPER_POR" data-ref="_M/MC_CMD_REBOOT_MODE_SNAPPER_POR">MC_CMD_REBOOT_MODE_SNAPPER_POR</dfn> 0x4</u></td></tr>
<tr><th id="5162">5162</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_IN_FAKE_LBN" data-ref="_M/MC_CMD_REBOOT_MODE_IN_FAKE_LBN">MC_CMD_REBOOT_MODE_IN_FAKE_LBN</dfn> 7</u></td></tr>
<tr><th id="5163">5163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_IN_FAKE_WIDTH" data-ref="_M/MC_CMD_REBOOT_MODE_IN_FAKE_WIDTH">MC_CMD_REBOOT_MODE_IN_FAKE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="5164">5164</th><td></td></tr>
<tr><th id="5165">5165</th><td><i>/* MC_CMD_REBOOT_MODE_OUT msgresponse */</i></td></tr>
<tr><th id="5166">5166</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_OUT_LEN" data-ref="_M/MC_CMD_REBOOT_MODE_OUT_LEN">MC_CMD_REBOOT_MODE_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="5167">5167</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_OUT_VALUE_OFST" data-ref="_M/MC_CMD_REBOOT_MODE_OUT_VALUE_OFST">MC_CMD_REBOOT_MODE_OUT_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="5168">5168</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REBOOT_MODE_OUT_VALUE_LEN" data-ref="_M/MC_CMD_REBOOT_MODE_OUT_VALUE_LEN">MC_CMD_REBOOT_MODE_OUT_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="5169">5169</th><td></td></tr>
<tr><th id="5170">5170</th><td></td></tr>
<tr><th id="5171">5171</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5172">5172</th><td><i>/* MC_CMD_SENSOR_INFO</i></td></tr>
<tr><th id="5173">5173</th><td><i> * Returns information about every available sensor.</i></td></tr>
<tr><th id="5174">5174</th><td><i> *</i></td></tr>
<tr><th id="5175">5175</th><td><i> * Each sensor has a single (16bit) value, and a corresponding state. The</i></td></tr>
<tr><th id="5176">5176</th><td><i> * mapping between value and state is nominally determined by the MC, but may</i></td></tr>
<tr><th id="5177">5177</th><td><i> * be implemented using up to 2 ranges per sensor.</i></td></tr>
<tr><th id="5178">5178</th><td><i> *</i></td></tr>
<tr><th id="5179">5179</th><td><i> * This call returns a mask (32bit) of the sensors that are supported by this</i></td></tr>
<tr><th id="5180">5180</th><td><i> * platform, then an array of sensor information structures, in order of sensor</i></td></tr>
<tr><th id="5181">5181</th><td><i> * type (but without gaps for unimplemented sensors). Each structure defines</i></td></tr>
<tr><th id="5182">5182</th><td><i> * the ranges for the corresponding sensor. An unused range is indicated by</i></td></tr>
<tr><th id="5183">5183</th><td><i> * equal limit values. If one range is used, a value outside that range results</i></td></tr>
<tr><th id="5184">5184</th><td><i> * in STATE_FATAL. If two ranges are used, a value outside the second range</i></td></tr>
<tr><th id="5185">5185</th><td><i> * results in STATE_FATAL while a value outside the first and inside the second</i></td></tr>
<tr><th id="5186">5186</th><td><i> * range results in STATE_WARNING.</i></td></tr>
<tr><th id="5187">5187</th><td><i> *</i></td></tr>
<tr><th id="5188">5188</th><td><i> * Sensor masks and sensor information arrays are organised into pages. For</i></td></tr>
<tr><th id="5189">5189</th><td><i> * backward compatibility, older host software can only use sensors in page 0.</i></td></tr>
<tr><th id="5190">5190</th><td><i> * Bit 32 in the sensor mask was previously unused, and is no reserved for use</i></td></tr>
<tr><th id="5191">5191</th><td><i> * as the next page flag.</i></td></tr>
<tr><th id="5192">5192</th><td><i> *</i></td></tr>
<tr><th id="5193">5193</th><td><i> * If the request does not contain a PAGE value then firmware will only return</i></td></tr>
<tr><th id="5194">5194</th><td><i> * page 0 of sensor information, with bit 31 in the sensor mask cleared.</i></td></tr>
<tr><th id="5195">5195</th><td><i> *</i></td></tr>
<tr><th id="5196">5196</th><td><i> * If the request contains a PAGE value then firmware responds with the sensor</i></td></tr>
<tr><th id="5197">5197</th><td><i> * mask and sensor information array for that page of sensors. In this case bit</i></td></tr>
<tr><th id="5198">5198</th><td><i> * 31 in the mask is set if another page exists.</i></td></tr>
<tr><th id="5199">5199</th><td><i> *</i></td></tr>
<tr><th id="5200">5200</th><td><i> * Locks required: None Returns: 0</i></td></tr>
<tr><th id="5201">5201</th><td><i> */</i></td></tr>
<tr><th id="5202">5202</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO" data-ref="_M/MC_CMD_SENSOR_INFO">MC_CMD_SENSOR_INFO</dfn> 0x41</u></td></tr>
<tr><th id="5203">5203</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x41_PRIVILEGE_CTG">MC_CMD_0x41_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5204">5204</th><td></td></tr>
<tr><th id="5205">5205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x41_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x41_PRIVILEGE_CTG">MC_CMD_0x41_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="5206">5206</th><td></td></tr>
<tr><th id="5207">5207</th><td><i>/* MC_CMD_SENSOR_INFO_IN msgrequest */</i></td></tr>
<tr><th id="5208">5208</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_IN_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_IN_LEN">MC_CMD_SENSOR_INFO_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="5209">5209</th><td></td></tr>
<tr><th id="5210">5210</th><td><i>/* MC_CMD_SENSOR_INFO_EXT_IN msgrequest */</i></td></tr>
<tr><th id="5211">5211</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_IN_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_IN_LEN">MC_CMD_SENSOR_INFO_EXT_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="5212">5212</th><td><i>/* Which page of sensors to report.</i></td></tr>
<tr><th id="5213">5213</th><td><i> *</i></td></tr>
<tr><th id="5214">5214</th><td><i> * Page 0 contains sensors 0 to 30 (sensor 31 is the next page bit).</i></td></tr>
<tr><th id="5215">5215</th><td><i> *</i></td></tr>
<tr><th id="5216">5216</th><td><i> * Page 1 contains sensors 32 to 62 (sensor 63 is the next page bit). etc.</i></td></tr>
<tr><th id="5217">5217</th><td><i> */</i></td></tr>
<tr><th id="5218">5218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_IN_PAGE_OFST" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_IN_PAGE_OFST">MC_CMD_SENSOR_INFO_EXT_IN_PAGE_OFST</dfn> 0</u></td></tr>
<tr><th id="5219">5219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_IN_PAGE_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_IN_PAGE_LEN">MC_CMD_SENSOR_INFO_EXT_IN_PAGE_LEN</dfn> 4</u></td></tr>
<tr><th id="5220">5220</th><td></td></tr>
<tr><th id="5221">5221</th><td><i>/* MC_CMD_SENSOR_INFO_OUT msgresponse */</i></td></tr>
<tr><th id="5222">5222</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_OUT_LENMIN" data-ref="_M/MC_CMD_SENSOR_INFO_OUT_LENMIN">MC_CMD_SENSOR_INFO_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="5223">5223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_OUT_LENMAX" data-ref="_M/MC_CMD_SENSOR_INFO_OUT_LENMAX">MC_CMD_SENSOR_INFO_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="5224">5224</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_OUT_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_OUT_LEN">MC_CMD_SENSOR_INFO_OUT_LEN</dfn>(num) (4+8*(num))</u></td></tr>
<tr><th id="5225">5225</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_OUT_MASK_OFST" data-ref="_M/MC_CMD_SENSOR_INFO_OUT_MASK_OFST">MC_CMD_SENSOR_INFO_OUT_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="5226">5226</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_OUT_MASK_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_OUT_MASK_LEN">MC_CMD_SENSOR_INFO_OUT_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="5227">5227</th><td><i>/* enum: Controller temperature: degC */</i></td></tr>
<tr><th id="5228">5228</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_TEMP" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_TEMP">MC_CMD_SENSOR_CONTROLLER_TEMP</dfn> 0x0</u></td></tr>
<tr><th id="5229">5229</th><td><i>/* enum: Phy common temperature: degC */</i></td></tr>
<tr><th id="5230">5230</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PHY_COMMON_TEMP" data-ref="_M/MC_CMD_SENSOR_PHY_COMMON_TEMP">MC_CMD_SENSOR_PHY_COMMON_TEMP</dfn> 0x1</u></td></tr>
<tr><th id="5231">5231</th><td><i>/* enum: Controller cooling: bool */</i></td></tr>
<tr><th id="5232">5232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_COOLING" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_COOLING">MC_CMD_SENSOR_CONTROLLER_COOLING</dfn> 0x2</u></td></tr>
<tr><th id="5233">5233</th><td><i>/* enum: Phy 0 temperature: degC */</i></td></tr>
<tr><th id="5234">5234</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PHY0_TEMP" data-ref="_M/MC_CMD_SENSOR_PHY0_TEMP">MC_CMD_SENSOR_PHY0_TEMP</dfn> 0x3</u></td></tr>
<tr><th id="5235">5235</th><td><i>/* enum: Phy 0 cooling: bool */</i></td></tr>
<tr><th id="5236">5236</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PHY0_COOLING" data-ref="_M/MC_CMD_SENSOR_PHY0_COOLING">MC_CMD_SENSOR_PHY0_COOLING</dfn> 0x4</u></td></tr>
<tr><th id="5237">5237</th><td><i>/* enum: Phy 1 temperature: degC */</i></td></tr>
<tr><th id="5238">5238</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PHY1_TEMP" data-ref="_M/MC_CMD_SENSOR_PHY1_TEMP">MC_CMD_SENSOR_PHY1_TEMP</dfn> 0x5</u></td></tr>
<tr><th id="5239">5239</th><td><i>/* enum: Phy 1 cooling: bool */</i></td></tr>
<tr><th id="5240">5240</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PHY1_COOLING" data-ref="_M/MC_CMD_SENSOR_PHY1_COOLING">MC_CMD_SENSOR_PHY1_COOLING</dfn> 0x6</u></td></tr>
<tr><th id="5241">5241</th><td><i>/* enum: 1.0v power: mV */</i></td></tr>
<tr><th id="5242">5242</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_1V0" data-ref="_M/MC_CMD_SENSOR_IN_1V0">MC_CMD_SENSOR_IN_1V0</dfn> 0x7</u></td></tr>
<tr><th id="5243">5243</th><td><i>/* enum: 1.2v power: mV */</i></td></tr>
<tr><th id="5244">5244</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_1V2" data-ref="_M/MC_CMD_SENSOR_IN_1V2">MC_CMD_SENSOR_IN_1V2</dfn> 0x8</u></td></tr>
<tr><th id="5245">5245</th><td><i>/* enum: 1.8v power: mV */</i></td></tr>
<tr><th id="5246">5246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_1V8" data-ref="_M/MC_CMD_SENSOR_IN_1V8">MC_CMD_SENSOR_IN_1V8</dfn> 0x9</u></td></tr>
<tr><th id="5247">5247</th><td><i>/* enum: 2.5v power: mV */</i></td></tr>
<tr><th id="5248">5248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_2V5" data-ref="_M/MC_CMD_SENSOR_IN_2V5">MC_CMD_SENSOR_IN_2V5</dfn> 0xa</u></td></tr>
<tr><th id="5249">5249</th><td><i>/* enum: 3.3v power: mV */</i></td></tr>
<tr><th id="5250">5250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_3V3" data-ref="_M/MC_CMD_SENSOR_IN_3V3">MC_CMD_SENSOR_IN_3V3</dfn> 0xb</u></td></tr>
<tr><th id="5251">5251</th><td><i>/* enum: 12v power: mV */</i></td></tr>
<tr><th id="5252">5252</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_12V0" data-ref="_M/MC_CMD_SENSOR_IN_12V0">MC_CMD_SENSOR_IN_12V0</dfn> 0xc</u></td></tr>
<tr><th id="5253">5253</th><td><i>/* enum: 1.2v analogue power: mV */</i></td></tr>
<tr><th id="5254">5254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_1V2A" data-ref="_M/MC_CMD_SENSOR_IN_1V2A">MC_CMD_SENSOR_IN_1V2A</dfn> 0xd</u></td></tr>
<tr><th id="5255">5255</th><td><i>/* enum: reference voltage: mV */</i></td></tr>
<tr><th id="5256">5256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_VREF" data-ref="_M/MC_CMD_SENSOR_IN_VREF">MC_CMD_SENSOR_IN_VREF</dfn> 0xe</u></td></tr>
<tr><th id="5257">5257</th><td><i>/* enum: AOE FPGA power: mV */</i></td></tr>
<tr><th id="5258">5258</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_OUT_VAOE" data-ref="_M/MC_CMD_SENSOR_OUT_VAOE">MC_CMD_SENSOR_OUT_VAOE</dfn> 0xf</u></td></tr>
<tr><th id="5259">5259</th><td><i>/* enum: AOE FPGA temperature: degC */</i></td></tr>
<tr><th id="5260">5260</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_AOE_TEMP" data-ref="_M/MC_CMD_SENSOR_AOE_TEMP">MC_CMD_SENSOR_AOE_TEMP</dfn> 0x10</u></td></tr>
<tr><th id="5261">5261</th><td><i>/* enum: AOE FPGA PSU temperature: degC */</i></td></tr>
<tr><th id="5262">5262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PSU_AOE_TEMP" data-ref="_M/MC_CMD_SENSOR_PSU_AOE_TEMP">MC_CMD_SENSOR_PSU_AOE_TEMP</dfn> 0x11</u></td></tr>
<tr><th id="5263">5263</th><td><i>/* enum: AOE PSU temperature: degC */</i></td></tr>
<tr><th id="5264">5264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PSU_TEMP" data-ref="_M/MC_CMD_SENSOR_PSU_TEMP">MC_CMD_SENSOR_PSU_TEMP</dfn> 0x12</u></td></tr>
<tr><th id="5265">5265</th><td><i>/* enum: Fan 0 speed: RPM */</i></td></tr>
<tr><th id="5266">5266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_FAN_0" data-ref="_M/MC_CMD_SENSOR_FAN_0">MC_CMD_SENSOR_FAN_0</dfn> 0x13</u></td></tr>
<tr><th id="5267">5267</th><td><i>/* enum: Fan 1 speed: RPM */</i></td></tr>
<tr><th id="5268">5268</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_FAN_1" data-ref="_M/MC_CMD_SENSOR_FAN_1">MC_CMD_SENSOR_FAN_1</dfn> 0x14</u></td></tr>
<tr><th id="5269">5269</th><td><i>/* enum: Fan 2 speed: RPM */</i></td></tr>
<tr><th id="5270">5270</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_FAN_2" data-ref="_M/MC_CMD_SENSOR_FAN_2">MC_CMD_SENSOR_FAN_2</dfn> 0x15</u></td></tr>
<tr><th id="5271">5271</th><td><i>/* enum: Fan 3 speed: RPM */</i></td></tr>
<tr><th id="5272">5272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_FAN_3" data-ref="_M/MC_CMD_SENSOR_FAN_3">MC_CMD_SENSOR_FAN_3</dfn> 0x16</u></td></tr>
<tr><th id="5273">5273</th><td><i>/* enum: Fan 4 speed: RPM */</i></td></tr>
<tr><th id="5274">5274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_FAN_4" data-ref="_M/MC_CMD_SENSOR_FAN_4">MC_CMD_SENSOR_FAN_4</dfn> 0x17</u></td></tr>
<tr><th id="5275">5275</th><td><i>/* enum: AOE FPGA input power: mV */</i></td></tr>
<tr><th id="5276">5276</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_VAOE" data-ref="_M/MC_CMD_SENSOR_IN_VAOE">MC_CMD_SENSOR_IN_VAOE</dfn> 0x18</u></td></tr>
<tr><th id="5277">5277</th><td><i>/* enum: AOE FPGA current: mA */</i></td></tr>
<tr><th id="5278">5278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_OUT_IAOE" data-ref="_M/MC_CMD_SENSOR_OUT_IAOE">MC_CMD_SENSOR_OUT_IAOE</dfn> 0x19</u></td></tr>
<tr><th id="5279">5279</th><td><i>/* enum: AOE FPGA input current: mA */</i></td></tr>
<tr><th id="5280">5280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_IAOE" data-ref="_M/MC_CMD_SENSOR_IN_IAOE">MC_CMD_SENSOR_IN_IAOE</dfn> 0x1a</u></td></tr>
<tr><th id="5281">5281</th><td><i>/* enum: NIC power consumption: W */</i></td></tr>
<tr><th id="5282">5282</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_NIC_POWER" data-ref="_M/MC_CMD_SENSOR_NIC_POWER">MC_CMD_SENSOR_NIC_POWER</dfn> 0x1b</u></td></tr>
<tr><th id="5283">5283</th><td><i>/* enum: 0.9v power voltage: mV */</i></td></tr>
<tr><th id="5284">5284</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_0V9" data-ref="_M/MC_CMD_SENSOR_IN_0V9">MC_CMD_SENSOR_IN_0V9</dfn> 0x1c</u></td></tr>
<tr><th id="5285">5285</th><td><i>/* enum: 0.9v power current: mA */</i></td></tr>
<tr><th id="5286">5286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_I0V9" data-ref="_M/MC_CMD_SENSOR_IN_I0V9">MC_CMD_SENSOR_IN_I0V9</dfn> 0x1d</u></td></tr>
<tr><th id="5287">5287</th><td><i>/* enum: 1.2v power current: mA */</i></td></tr>
<tr><th id="5288">5288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_I1V2" data-ref="_M/MC_CMD_SENSOR_IN_I1V2">MC_CMD_SENSOR_IN_I1V2</dfn> 0x1e</u></td></tr>
<tr><th id="5289">5289</th><td><i>/* enum: Not a sensor: reserved for the next page flag */</i></td></tr>
<tr><th id="5290">5290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PAGE0_NEXT" data-ref="_M/MC_CMD_SENSOR_PAGE0_NEXT">MC_CMD_SENSOR_PAGE0_NEXT</dfn> 0x1f</u></td></tr>
<tr><th id="5291">5291</th><td><i>/* enum: 0.9v power voltage (at ADC): mV */</i></td></tr>
<tr><th id="5292">5292</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_0V9_ADC" data-ref="_M/MC_CMD_SENSOR_IN_0V9_ADC">MC_CMD_SENSOR_IN_0V9_ADC</dfn> 0x20</u></td></tr>
<tr><th id="5293">5293</th><td><i>/* enum: Controller temperature 2: degC */</i></td></tr>
<tr><th id="5294">5294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_2_TEMP" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_2_TEMP">MC_CMD_SENSOR_CONTROLLER_2_TEMP</dfn> 0x21</u></td></tr>
<tr><th id="5295">5295</th><td><i>/* enum: Voltage regulator internal temperature: degC */</i></td></tr>
<tr><th id="5296">5296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VREG_INTERNAL_TEMP" data-ref="_M/MC_CMD_SENSOR_VREG_INTERNAL_TEMP">MC_CMD_SENSOR_VREG_INTERNAL_TEMP</dfn> 0x22</u></td></tr>
<tr><th id="5297">5297</th><td><i>/* enum: 0.9V voltage regulator temperature: degC */</i></td></tr>
<tr><th id="5298">5298</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VREG_0V9_TEMP" data-ref="_M/MC_CMD_SENSOR_VREG_0V9_TEMP">MC_CMD_SENSOR_VREG_0V9_TEMP</dfn> 0x23</u></td></tr>
<tr><th id="5299">5299</th><td><i>/* enum: 1.2V voltage regulator temperature: degC */</i></td></tr>
<tr><th id="5300">5300</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VREG_1V2_TEMP" data-ref="_M/MC_CMD_SENSOR_VREG_1V2_TEMP">MC_CMD_SENSOR_VREG_1V2_TEMP</dfn> 0x24</u></td></tr>
<tr><th id="5301">5301</th><td><i>/* enum: controller internal temperature sensor voltage (internal ADC): mV */</i></td></tr>
<tr><th id="5302">5302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_VPTAT" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_VPTAT">MC_CMD_SENSOR_CONTROLLER_VPTAT</dfn> 0x25</u></td></tr>
<tr><th id="5303">5303</th><td><i>/* enum: controller internal temperature (internal ADC): degC */</i></td></tr>
<tr><th id="5304">5304</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_INTERNAL_TEMP" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_INTERNAL_TEMP">MC_CMD_SENSOR_CONTROLLER_INTERNAL_TEMP</dfn> 0x26</u></td></tr>
<tr><th id="5305">5305</th><td><i>/* enum: controller internal temperature sensor voltage (external ADC): mV */</i></td></tr>
<tr><th id="5306">5306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_VPTAT_EXTADC" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_VPTAT_EXTADC">MC_CMD_SENSOR_CONTROLLER_VPTAT_EXTADC</dfn> 0x27</u></td></tr>
<tr><th id="5307">5307</th><td><i>/* enum: controller internal temperature (external ADC): degC */</i></td></tr>
<tr><th id="5308">5308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_INTERNAL_TEMP_EXTADC" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_INTERNAL_TEMP_EXTADC">MC_CMD_SENSOR_CONTROLLER_INTERNAL_TEMP_EXTADC</dfn> 0x28</u></td></tr>
<tr><th id="5309">5309</th><td><i>/* enum: ambient temperature: degC */</i></td></tr>
<tr><th id="5310">5310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_AMBIENT_TEMP" data-ref="_M/MC_CMD_SENSOR_AMBIENT_TEMP">MC_CMD_SENSOR_AMBIENT_TEMP</dfn> 0x29</u></td></tr>
<tr><th id="5311">5311</th><td><i>/* enum: air flow: bool */</i></td></tr>
<tr><th id="5312">5312</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_AIRFLOW" data-ref="_M/MC_CMD_SENSOR_AIRFLOW">MC_CMD_SENSOR_AIRFLOW</dfn> 0x2a</u></td></tr>
<tr><th id="5313">5313</th><td><i>/* enum: voltage between VSS08D and VSS08D at CSR: mV */</i></td></tr>
<tr><th id="5314">5314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VDD08D_VSS08D_CSR" data-ref="_M/MC_CMD_SENSOR_VDD08D_VSS08D_CSR">MC_CMD_SENSOR_VDD08D_VSS08D_CSR</dfn> 0x2b</u></td></tr>
<tr><th id="5315">5315</th><td><i>/* enum: voltage between VSS08D and VSS08D at CSR (external ADC): mV */</i></td></tr>
<tr><th id="5316">5316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VDD08D_VSS08D_CSR_EXTADC" data-ref="_M/MC_CMD_SENSOR_VDD08D_VSS08D_CSR_EXTADC">MC_CMD_SENSOR_VDD08D_VSS08D_CSR_EXTADC</dfn> 0x2c</u></td></tr>
<tr><th id="5317">5317</th><td><i>/* enum: Hotpoint temperature: degC */</i></td></tr>
<tr><th id="5318">5318</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_HOTPOINT_TEMP" data-ref="_M/MC_CMD_SENSOR_HOTPOINT_TEMP">MC_CMD_SENSOR_HOTPOINT_TEMP</dfn> 0x2d</u></td></tr>
<tr><th id="5319">5319</th><td><i>/* enum: Port 0 PHY power switch over-current: bool */</i></td></tr>
<tr><th id="5320">5320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PHY_POWER_PORT0" data-ref="_M/MC_CMD_SENSOR_PHY_POWER_PORT0">MC_CMD_SENSOR_PHY_POWER_PORT0</dfn> 0x2e</u></td></tr>
<tr><th id="5321">5321</th><td><i>/* enum: Port 1 PHY power switch over-current: bool */</i></td></tr>
<tr><th id="5322">5322</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PHY_POWER_PORT1" data-ref="_M/MC_CMD_SENSOR_PHY_POWER_PORT1">MC_CMD_SENSOR_PHY_POWER_PORT1</dfn> 0x2f</u></td></tr>
<tr><th id="5323">5323</th><td><i>/* enum: Mop-up microcontroller reference voltage: mV */</i></td></tr>
<tr><th id="5324">5324</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_MUM_VCC" data-ref="_M/MC_CMD_SENSOR_MUM_VCC">MC_CMD_SENSOR_MUM_VCC</dfn> 0x30</u></td></tr>
<tr><th id="5325">5325</th><td><i>/* enum: 0.9v power phase A voltage: mV */</i></td></tr>
<tr><th id="5326">5326</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_0V9_A" data-ref="_M/MC_CMD_SENSOR_IN_0V9_A">MC_CMD_SENSOR_IN_0V9_A</dfn> 0x31</u></td></tr>
<tr><th id="5327">5327</th><td><i>/* enum: 0.9v power phase A current: mA */</i></td></tr>
<tr><th id="5328">5328</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_I0V9_A" data-ref="_M/MC_CMD_SENSOR_IN_I0V9_A">MC_CMD_SENSOR_IN_I0V9_A</dfn> 0x32</u></td></tr>
<tr><th id="5329">5329</th><td><i>/* enum: 0.9V voltage regulator phase A temperature: degC */</i></td></tr>
<tr><th id="5330">5330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VREG_0V9_A_TEMP" data-ref="_M/MC_CMD_SENSOR_VREG_0V9_A_TEMP">MC_CMD_SENSOR_VREG_0V9_A_TEMP</dfn> 0x33</u></td></tr>
<tr><th id="5331">5331</th><td><i>/* enum: 0.9v power phase B voltage: mV */</i></td></tr>
<tr><th id="5332">5332</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_0V9_B" data-ref="_M/MC_CMD_SENSOR_IN_0V9_B">MC_CMD_SENSOR_IN_0V9_B</dfn> 0x34</u></td></tr>
<tr><th id="5333">5333</th><td><i>/* enum: 0.9v power phase B current: mA */</i></td></tr>
<tr><th id="5334">5334</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_I0V9_B" data-ref="_M/MC_CMD_SENSOR_IN_I0V9_B">MC_CMD_SENSOR_IN_I0V9_B</dfn> 0x35</u></td></tr>
<tr><th id="5335">5335</th><td><i>/* enum: 0.9V voltage regulator phase B temperature: degC */</i></td></tr>
<tr><th id="5336">5336</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VREG_0V9_B_TEMP" data-ref="_M/MC_CMD_SENSOR_VREG_0V9_B_TEMP">MC_CMD_SENSOR_VREG_0V9_B_TEMP</dfn> 0x36</u></td></tr>
<tr><th id="5337">5337</th><td><i>/* enum: CCOM AVREG 1v2 supply (interval ADC): mV */</i></td></tr>
<tr><th id="5338">5338</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CCOM_AVREG_1V2_SUPPLY" data-ref="_M/MC_CMD_SENSOR_CCOM_AVREG_1V2_SUPPLY">MC_CMD_SENSOR_CCOM_AVREG_1V2_SUPPLY</dfn> 0x37</u></td></tr>
<tr><th id="5339">5339</th><td><i>/* enum: CCOM AVREG 1v2 supply (external ADC): mV */</i></td></tr>
<tr><th id="5340">5340</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CCOM_AVREG_1V2_SUPPLY_EXTADC" data-ref="_M/MC_CMD_SENSOR_CCOM_AVREG_1V2_SUPPLY_EXTADC">MC_CMD_SENSOR_CCOM_AVREG_1V2_SUPPLY_EXTADC</dfn> 0x38</u></td></tr>
<tr><th id="5341">5341</th><td><i>/* enum: CCOM AVREG 1v8 supply (interval ADC): mV */</i></td></tr>
<tr><th id="5342">5342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CCOM_AVREG_1V8_SUPPLY" data-ref="_M/MC_CMD_SENSOR_CCOM_AVREG_1V8_SUPPLY">MC_CMD_SENSOR_CCOM_AVREG_1V8_SUPPLY</dfn> 0x39</u></td></tr>
<tr><th id="5343">5343</th><td><i>/* enum: CCOM AVREG 1v8 supply (external ADC): mV */</i></td></tr>
<tr><th id="5344">5344</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CCOM_AVREG_1V8_SUPPLY_EXTADC" data-ref="_M/MC_CMD_SENSOR_CCOM_AVREG_1V8_SUPPLY_EXTADC">MC_CMD_SENSOR_CCOM_AVREG_1V8_SUPPLY_EXTADC</dfn> 0x3a</u></td></tr>
<tr><th id="5345">5345</th><td><i>/* enum: CCOM RTS temperature: degC */</i></td></tr>
<tr><th id="5346">5346</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_RTS" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_RTS">MC_CMD_SENSOR_CONTROLLER_RTS</dfn> 0x3b</u></td></tr>
<tr><th id="5347">5347</th><td><i>/* enum: Not a sensor: reserved for the next page flag */</i></td></tr>
<tr><th id="5348">5348</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PAGE1_NEXT" data-ref="_M/MC_CMD_SENSOR_PAGE1_NEXT">MC_CMD_SENSOR_PAGE1_NEXT</dfn> 0x3f</u></td></tr>
<tr><th id="5349">5349</th><td><i>/* enum: controller internal temperature sensor voltage on master core</i></td></tr>
<tr><th id="5350">5350</th><td><i> * (internal ADC): mV</i></td></tr>
<tr><th id="5351">5351</th><td><i> */</i></td></tr>
<tr><th id="5352">5352</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_MASTER_VPTAT" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_MASTER_VPTAT">MC_CMD_SENSOR_CONTROLLER_MASTER_VPTAT</dfn> 0x40</u></td></tr>
<tr><th id="5353">5353</th><td><i>/* enum: controller internal temperature on master core (internal ADC): degC */</i></td></tr>
<tr><th id="5354">5354</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_MASTER_INTERNAL_TEMP" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_MASTER_INTERNAL_TEMP">MC_CMD_SENSOR_CONTROLLER_MASTER_INTERNAL_TEMP</dfn> 0x41</u></td></tr>
<tr><th id="5355">5355</th><td><i>/* enum: controller internal temperature sensor voltage on master core</i></td></tr>
<tr><th id="5356">5356</th><td><i> * (external ADC): mV</i></td></tr>
<tr><th id="5357">5357</th><td><i> */</i></td></tr>
<tr><th id="5358">5358</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_MASTER_VPTAT_EXTADC" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_MASTER_VPTAT_EXTADC">MC_CMD_SENSOR_CONTROLLER_MASTER_VPTAT_EXTADC</dfn> 0x42</u></td></tr>
<tr><th id="5359">5359</th><td><i>/* enum: controller internal temperature on master core (external ADC): degC */</i></td></tr>
<tr><th id="5360">5360</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_MASTER_INTERNAL_TEMP_EXTADC" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_MASTER_INTERNAL_TEMP_EXTADC">MC_CMD_SENSOR_CONTROLLER_MASTER_INTERNAL_TEMP_EXTADC</dfn> 0x43</u></td></tr>
<tr><th id="5361">5361</th><td><i>/* enum: controller internal temperature on slave core sensor voltage (internal</i></td></tr>
<tr><th id="5362">5362</th><td><i> * ADC): mV</i></td></tr>
<tr><th id="5363">5363</th><td><i> */</i></td></tr>
<tr><th id="5364">5364</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_SLAVE_VPTAT" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_SLAVE_VPTAT">MC_CMD_SENSOR_CONTROLLER_SLAVE_VPTAT</dfn> 0x44</u></td></tr>
<tr><th id="5365">5365</th><td><i>/* enum: controller internal temperature on slave core (internal ADC): degC */</i></td></tr>
<tr><th id="5366">5366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_SLAVE_INTERNAL_TEMP" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_SLAVE_INTERNAL_TEMP">MC_CMD_SENSOR_CONTROLLER_SLAVE_INTERNAL_TEMP</dfn> 0x45</u></td></tr>
<tr><th id="5367">5367</th><td><i>/* enum: controller internal temperature on slave core sensor voltage (external</i></td></tr>
<tr><th id="5368">5368</th><td><i> * ADC): mV</i></td></tr>
<tr><th id="5369">5369</th><td><i> */</i></td></tr>
<tr><th id="5370">5370</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_SLAVE_VPTAT_EXTADC" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_SLAVE_VPTAT_EXTADC">MC_CMD_SENSOR_CONTROLLER_SLAVE_VPTAT_EXTADC</dfn> 0x46</u></td></tr>
<tr><th id="5371">5371</th><td><i>/* enum: controller internal temperature on slave core (external ADC): degC */</i></td></tr>
<tr><th id="5372">5372</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_SLAVE_INTERNAL_TEMP_EXTADC" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_SLAVE_INTERNAL_TEMP_EXTADC">MC_CMD_SENSOR_CONTROLLER_SLAVE_INTERNAL_TEMP_EXTADC</dfn> 0x47</u></td></tr>
<tr><th id="5373">5373</th><td><i>/* enum: Voltage supplied to the SODIMMs from their power supply: mV */</i></td></tr>
<tr><th id="5374">5374</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SODIMM_VOUT" data-ref="_M/MC_CMD_SENSOR_SODIMM_VOUT">MC_CMD_SENSOR_SODIMM_VOUT</dfn> 0x49</u></td></tr>
<tr><th id="5375">5375</th><td><i>/* enum: Temperature of SODIMM 0 (if installed): degC */</i></td></tr>
<tr><th id="5376">5376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SODIMM_0_TEMP" data-ref="_M/MC_CMD_SENSOR_SODIMM_0_TEMP">MC_CMD_SENSOR_SODIMM_0_TEMP</dfn> 0x4a</u></td></tr>
<tr><th id="5377">5377</th><td><i>/* enum: Temperature of SODIMM 1 (if installed): degC */</i></td></tr>
<tr><th id="5378">5378</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SODIMM_1_TEMP" data-ref="_M/MC_CMD_SENSOR_SODIMM_1_TEMP">MC_CMD_SENSOR_SODIMM_1_TEMP</dfn> 0x4b</u></td></tr>
<tr><th id="5379">5379</th><td><i>/* enum: Voltage supplied to the QSFP #0 from their power supply: mV */</i></td></tr>
<tr><th id="5380">5380</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PHY0_VCC" data-ref="_M/MC_CMD_SENSOR_PHY0_VCC">MC_CMD_SENSOR_PHY0_VCC</dfn> 0x4c</u></td></tr>
<tr><th id="5381">5381</th><td><i>/* enum: Voltage supplied to the QSFP #1 from their power supply: mV */</i></td></tr>
<tr><th id="5382">5382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PHY1_VCC" data-ref="_M/MC_CMD_SENSOR_PHY1_VCC">MC_CMD_SENSOR_PHY1_VCC</dfn> 0x4d</u></td></tr>
<tr><th id="5383">5383</th><td><i>/* enum: Controller die temperature (TDIODE): degC */</i></td></tr>
<tr><th id="5384">5384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_CONTROLLER_TDIODE_TEMP" data-ref="_M/MC_CMD_SENSOR_CONTROLLER_TDIODE_TEMP">MC_CMD_SENSOR_CONTROLLER_TDIODE_TEMP</dfn> 0x4e</u></td></tr>
<tr><th id="5385">5385</th><td><i>/* enum: Board temperature (front): degC */</i></td></tr>
<tr><th id="5386">5386</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_BOARD_FRONT_TEMP" data-ref="_M/MC_CMD_SENSOR_BOARD_FRONT_TEMP">MC_CMD_SENSOR_BOARD_FRONT_TEMP</dfn> 0x4f</u></td></tr>
<tr><th id="5387">5387</th><td><i>/* enum: Board temperature (back): degC */</i></td></tr>
<tr><th id="5388">5388</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_BOARD_BACK_TEMP" data-ref="_M/MC_CMD_SENSOR_BOARD_BACK_TEMP">MC_CMD_SENSOR_BOARD_BACK_TEMP</dfn> 0x50</u></td></tr>
<tr><th id="5389">5389</th><td><i>/* enum: 1.8v power current: mA */</i></td></tr>
<tr><th id="5390">5390</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_I1V8" data-ref="_M/MC_CMD_SENSOR_IN_I1V8">MC_CMD_SENSOR_IN_I1V8</dfn> 0x51</u></td></tr>
<tr><th id="5391">5391</th><td><i>/* enum: 2.5v power current: mA */</i></td></tr>
<tr><th id="5392">5392</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_I2V5" data-ref="_M/MC_CMD_SENSOR_IN_I2V5">MC_CMD_SENSOR_IN_I2V5</dfn> 0x52</u></td></tr>
<tr><th id="5393">5393</th><td><i>/* enum: 3.3v power current: mA */</i></td></tr>
<tr><th id="5394">5394</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_I3V3" data-ref="_M/MC_CMD_SENSOR_IN_I3V3">MC_CMD_SENSOR_IN_I3V3</dfn> 0x53</u></td></tr>
<tr><th id="5395">5395</th><td><i>/* enum: 12v power current: mA */</i></td></tr>
<tr><th id="5396">5396</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_I12V0" data-ref="_M/MC_CMD_SENSOR_IN_I12V0">MC_CMD_SENSOR_IN_I12V0</dfn> 0x54</u></td></tr>
<tr><th id="5397">5397</th><td><i>/* enum: 1.3v power: mV */</i></td></tr>
<tr><th id="5398">5398</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_1V3" data-ref="_M/MC_CMD_SENSOR_IN_1V3">MC_CMD_SENSOR_IN_1V3</dfn> 0x55</u></td></tr>
<tr><th id="5399">5399</th><td><i>/* enum: 1.3v power current: mA */</i></td></tr>
<tr><th id="5400">5400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_IN_I1V3" data-ref="_M/MC_CMD_SENSOR_IN_I1V3">MC_CMD_SENSOR_IN_I1V3</dfn> 0x56</u></td></tr>
<tr><th id="5401">5401</th><td><i>/* enum: Not a sensor: reserved for the next page flag */</i></td></tr>
<tr><th id="5402">5402</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_PAGE2_NEXT" data-ref="_M/MC_CMD_SENSOR_PAGE2_NEXT">MC_CMD_SENSOR_PAGE2_NEXT</dfn> 0x5f</u></td></tr>
<tr><th id="5403">5403</th><td><i>/* MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF */</i></td></tr>
<tr><th id="5404">5404</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_ENTRY_OFST" data-ref="_M/MC_CMD_SENSOR_ENTRY_OFST">MC_CMD_SENSOR_ENTRY_OFST</dfn> 4</u></td></tr>
<tr><th id="5405">5405</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_ENTRY_LEN" data-ref="_M/MC_CMD_SENSOR_ENTRY_LEN">MC_CMD_SENSOR_ENTRY_LEN</dfn> 8</u></td></tr>
<tr><th id="5406">5406</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_ENTRY_LO_OFST" data-ref="_M/MC_CMD_SENSOR_ENTRY_LO_OFST">MC_CMD_SENSOR_ENTRY_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="5407">5407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_ENTRY_HI_OFST" data-ref="_M/MC_CMD_SENSOR_ENTRY_HI_OFST">MC_CMD_SENSOR_ENTRY_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="5408">5408</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_ENTRY_MINNUM" data-ref="_M/MC_CMD_SENSOR_ENTRY_MINNUM">MC_CMD_SENSOR_ENTRY_MINNUM</dfn> 0</u></td></tr>
<tr><th id="5409">5409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_ENTRY_MAXNUM" data-ref="_M/MC_CMD_SENSOR_ENTRY_MAXNUM">MC_CMD_SENSOR_ENTRY_MAXNUM</dfn> 31</u></td></tr>
<tr><th id="5410">5410</th><td></td></tr>
<tr><th id="5411">5411</th><td><i>/* MC_CMD_SENSOR_INFO_EXT_OUT msgresponse */</i></td></tr>
<tr><th id="5412">5412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_OUT_LENMIN" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_OUT_LENMIN">MC_CMD_SENSOR_INFO_EXT_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="5413">5413</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_OUT_LENMAX" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_OUT_LENMAX">MC_CMD_SENSOR_INFO_EXT_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="5414">5414</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_OUT_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_OUT_LEN">MC_CMD_SENSOR_INFO_EXT_OUT_LEN</dfn>(num) (4+8*(num))</u></td></tr>
<tr><th id="5415">5415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_OUT_MASK_OFST" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_OUT_MASK_OFST">MC_CMD_SENSOR_INFO_EXT_OUT_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="5416">5416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_OUT_MASK_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_OUT_MASK_LEN">MC_CMD_SENSOR_INFO_EXT_OUT_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="5417">5417</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="5418">5418</th><td><i>/*               MC_CMD_SENSOR_INFO_OUT */</i></td></tr>
<tr><th id="5419">5419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_OUT_NEXT_PAGE_LBN" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_OUT_NEXT_PAGE_LBN">MC_CMD_SENSOR_INFO_EXT_OUT_NEXT_PAGE_LBN</dfn> 31</u></td></tr>
<tr><th id="5420">5420</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_EXT_OUT_NEXT_PAGE_WIDTH" data-ref="_M/MC_CMD_SENSOR_INFO_EXT_OUT_NEXT_PAGE_WIDTH">MC_CMD_SENSOR_INFO_EXT_OUT_NEXT_PAGE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="5421">5421</th><td><i>/* MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF */</i></td></tr>
<tr><th id="5422">5422</th><td><i>/*            MC_CMD_SENSOR_ENTRY_OFST 4 */</i></td></tr>
<tr><th id="5423">5423</th><td><i>/*            MC_CMD_SENSOR_ENTRY_LEN 8 */</i></td></tr>
<tr><th id="5424">5424</th><td><i>/*            MC_CMD_SENSOR_ENTRY_LO_OFST 4 */</i></td></tr>
<tr><th id="5425">5425</th><td><i>/*            MC_CMD_SENSOR_ENTRY_HI_OFST 8 */</i></td></tr>
<tr><th id="5426">5426</th><td><i>/*            MC_CMD_SENSOR_ENTRY_MINNUM 0 */</i></td></tr>
<tr><th id="5427">5427</th><td><i>/*            MC_CMD_SENSOR_ENTRY_MAXNUM 31 */</i></td></tr>
<tr><th id="5428">5428</th><td></td></tr>
<tr><th id="5429">5429</th><td><i>/* MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF structuredef */</i></td></tr>
<tr><th id="5430">5430</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_LEN">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_LEN</dfn> 8</u></td></tr>
<tr><th id="5431">5431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_OFST" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_OFST">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_OFST</dfn> 0</u></td></tr>
<tr><th id="5432">5432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_LEN">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_LEN</dfn> 2</u></td></tr>
<tr><th id="5433">5433</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_LBN" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_LBN">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_LBN</dfn> 0</u></td></tr>
<tr><th id="5434">5434</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_WIDTH" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_WIDTH">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN1_WIDTH</dfn> 16</u></td></tr>
<tr><th id="5435">5435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_OFST" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_OFST">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_OFST</dfn> 2</u></td></tr>
<tr><th id="5436">5436</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_LEN">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_LEN</dfn> 2</u></td></tr>
<tr><th id="5437">5437</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_LBN" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_LBN">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_LBN</dfn> 16</u></td></tr>
<tr><th id="5438">5438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_WIDTH" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_WIDTH">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX1_WIDTH</dfn> 16</u></td></tr>
<tr><th id="5439">5439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_OFST" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_OFST">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_OFST</dfn> 4</u></td></tr>
<tr><th id="5440">5440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_LEN">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_LEN</dfn> 2</u></td></tr>
<tr><th id="5441">5441</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_LBN" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_LBN">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_LBN</dfn> 32</u></td></tr>
<tr><th id="5442">5442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_WIDTH" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_WIDTH">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MIN2_WIDTH</dfn> 16</u></td></tr>
<tr><th id="5443">5443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_OFST" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_OFST">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_OFST</dfn> 6</u></td></tr>
<tr><th id="5444">5444</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_LEN" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_LEN">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_LEN</dfn> 2</u></td></tr>
<tr><th id="5445">5445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_LBN" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_LBN">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_LBN</dfn> 48</u></td></tr>
<tr><th id="5446">5446</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_WIDTH" data-ref="_M/MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_WIDTH">MC_CMD_SENSOR_INFO_ENTRY_TYPEDEF_MAX2_WIDTH</dfn> 16</u></td></tr>
<tr><th id="5447">5447</th><td></td></tr>
<tr><th id="5448">5448</th><td></td></tr>
<tr><th id="5449">5449</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5450">5450</th><td><i>/* MC_CMD_READ_SENSORS</i></td></tr>
<tr><th id="5451">5451</th><td><i> * Returns the current reading from each sensor. DMAs an array of sensor</i></td></tr>
<tr><th id="5452">5452</th><td><i> * readings, in order of sensor type (but without gaps for unimplemented</i></td></tr>
<tr><th id="5453">5453</th><td><i> * sensors), into host memory. Each array element is a</i></td></tr>
<tr><th id="5454">5454</th><td><i> * MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF dword.</i></td></tr>
<tr><th id="5455">5455</th><td><i> *</i></td></tr>
<tr><th id="5456">5456</th><td><i> * If the request does not contain the LENGTH field then only sensors 0 to 30</i></td></tr>
<tr><th id="5457">5457</th><td><i> * are reported, to avoid DMA buffer overflow in older host software. If the</i></td></tr>
<tr><th id="5458">5458</th><td><i> * sensor reading require more space than the LENGTH allows, then return</i></td></tr>
<tr><th id="5459">5459</th><td><i> * EINVAL.</i></td></tr>
<tr><th id="5460">5460</th><td><i> *</i></td></tr>
<tr><th id="5461">5461</th><td><i> * The MC will send a SENSOREVT event every time any sensor changes state. The</i></td></tr>
<tr><th id="5462">5462</th><td><i> * driver is responsible for ensuring that it doesn't miss any events. The</i></td></tr>
<tr><th id="5463">5463</th><td><i> * board will function normally if all sensors are in STATE_OK or</i></td></tr>
<tr><th id="5464">5464</th><td><i> * STATE_WARNING. Otherwise the board should not be expected to function.</i></td></tr>
<tr><th id="5465">5465</th><td><i> */</i></td></tr>
<tr><th id="5466">5466</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS" data-ref="_M/MC_CMD_READ_SENSORS">MC_CMD_READ_SENSORS</dfn> 0x42</u></td></tr>
<tr><th id="5467">5467</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x42_PRIVILEGE_CTG">MC_CMD_0x42_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5468">5468</th><td></td></tr>
<tr><th id="5469">5469</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x42_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x42_PRIVILEGE_CTG">MC_CMD_0x42_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="5470">5470</th><td></td></tr>
<tr><th id="5471">5471</th><td><i>/* MC_CMD_READ_SENSORS_IN msgrequest */</i></td></tr>
<tr><th id="5472">5472</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_IN_LEN" data-ref="_M/MC_CMD_READ_SENSORS_IN_LEN">MC_CMD_READ_SENSORS_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="5473">5473</th><td><i>/* DMA address of host buffer for sensor readings (must be 4Kbyte aligned). */</i></td></tr>
<tr><th id="5474">5474</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_READ_SENSORS_IN_DMA_ADDR_OFST">MC_CMD_READ_SENSORS_IN_DMA_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="5475">5475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_READ_SENSORS_IN_DMA_ADDR_LEN">MC_CMD_READ_SENSORS_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="5476">5476</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_READ_SENSORS_IN_DMA_ADDR_LO_OFST">MC_CMD_READ_SENSORS_IN_DMA_ADDR_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="5477">5477</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_READ_SENSORS_IN_DMA_ADDR_HI_OFST">MC_CMD_READ_SENSORS_IN_DMA_ADDR_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="5478">5478</th><td></td></tr>
<tr><th id="5479">5479</th><td><i>/* MC_CMD_READ_SENSORS_EXT_IN msgrequest */</i></td></tr>
<tr><th id="5480">5480</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_EXT_IN_LEN" data-ref="_M/MC_CMD_READ_SENSORS_EXT_IN_LEN">MC_CMD_READ_SENSORS_EXT_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="5481">5481</th><td><i>/* DMA address of host buffer for sensor readings (must be 4Kbyte aligned). */</i></td></tr>
<tr><th id="5482">5482</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_OFST">MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="5483">5483</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_LEN">MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="5484">5484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_LO_OFST">MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="5485">5485</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_HI_OFST">MC_CMD_READ_SENSORS_EXT_IN_DMA_ADDR_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="5486">5486</th><td><i>/* Size in bytes of host buffer. */</i></td></tr>
<tr><th id="5487">5487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_EXT_IN_LENGTH_OFST" data-ref="_M/MC_CMD_READ_SENSORS_EXT_IN_LENGTH_OFST">MC_CMD_READ_SENSORS_EXT_IN_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="5488">5488</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_EXT_IN_LENGTH_LEN" data-ref="_M/MC_CMD_READ_SENSORS_EXT_IN_LENGTH_LEN">MC_CMD_READ_SENSORS_EXT_IN_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="5489">5489</th><td></td></tr>
<tr><th id="5490">5490</th><td><i>/* MC_CMD_READ_SENSORS_OUT msgresponse */</i></td></tr>
<tr><th id="5491">5491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_OUT_LEN" data-ref="_M/MC_CMD_READ_SENSORS_OUT_LEN">MC_CMD_READ_SENSORS_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5492">5492</th><td></td></tr>
<tr><th id="5493">5493</th><td><i>/* MC_CMD_READ_SENSORS_EXT_OUT msgresponse */</i></td></tr>
<tr><th id="5494">5494</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_SENSORS_EXT_OUT_LEN" data-ref="_M/MC_CMD_READ_SENSORS_EXT_OUT_LEN">MC_CMD_READ_SENSORS_EXT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5495">5495</th><td></td></tr>
<tr><th id="5496">5496</th><td><i>/* MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF structuredef */</i></td></tr>
<tr><th id="5497">5497</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_LEN" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_LEN">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_LEN</dfn> 4</u></td></tr>
<tr><th id="5498">5498</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_OFST" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_OFST">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="5499">5499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_LEN" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_LEN">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_LEN</dfn> 2</u></td></tr>
<tr><th id="5500">5500</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_LBN" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_LBN">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_LBN</dfn> 0</u></td></tr>
<tr><th id="5501">5501</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_WIDTH" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_WIDTH">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_VALUE_WIDTH</dfn> 16</u></td></tr>
<tr><th id="5502">5502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_OFST" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_OFST">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_OFST</dfn> 2</u></td></tr>
<tr><th id="5503">5503</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_LEN" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_LEN">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_LEN</dfn> 1</u></td></tr>
<tr><th id="5504">5504</th><td><i>/* enum: Ok. */</i></td></tr>
<tr><th id="5505">5505</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_STATE_OK" data-ref="_M/MC_CMD_SENSOR_STATE_OK">MC_CMD_SENSOR_STATE_OK</dfn> 0x0</u></td></tr>
<tr><th id="5506">5506</th><td><i>/* enum: Breached warning threshold. */</i></td></tr>
<tr><th id="5507">5507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_STATE_WARNING" data-ref="_M/MC_CMD_SENSOR_STATE_WARNING">MC_CMD_SENSOR_STATE_WARNING</dfn> 0x1</u></td></tr>
<tr><th id="5508">5508</th><td><i>/* enum: Breached fatal threshold. */</i></td></tr>
<tr><th id="5509">5509</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_STATE_FATAL" data-ref="_M/MC_CMD_SENSOR_STATE_FATAL">MC_CMD_SENSOR_STATE_FATAL</dfn> 0x2</u></td></tr>
<tr><th id="5510">5510</th><td><i>/* enum: Fault with sensor. */</i></td></tr>
<tr><th id="5511">5511</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_STATE_BROKEN" data-ref="_M/MC_CMD_SENSOR_STATE_BROKEN">MC_CMD_SENSOR_STATE_BROKEN</dfn> 0x3</u></td></tr>
<tr><th id="5512">5512</th><td><i>/* enum: Sensor is working but does not currently have a reading. */</i></td></tr>
<tr><th id="5513">5513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_STATE_NO_READING" data-ref="_M/MC_CMD_SENSOR_STATE_NO_READING">MC_CMD_SENSOR_STATE_NO_READING</dfn> 0x4</u></td></tr>
<tr><th id="5514">5514</th><td><i>/* enum: Sensor initialisation failed. */</i></td></tr>
<tr><th id="5515">5515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_STATE_INIT_FAILED" data-ref="_M/MC_CMD_SENSOR_STATE_INIT_FAILED">MC_CMD_SENSOR_STATE_INIT_FAILED</dfn> 0x5</u></td></tr>
<tr><th id="5516">5516</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_LBN" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_LBN">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_LBN</dfn> 16</u></td></tr>
<tr><th id="5517">5517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_WIDTH" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_WIDTH">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_STATE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="5518">5518</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_OFST" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_OFST">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_OFST</dfn> 3</u></td></tr>
<tr><th id="5519">5519</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_LEN" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_LEN">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_LEN</dfn> 1</u></td></tr>
<tr><th id="5520">5520</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="5521">5521</th><td><i>/*               MC_CMD_SENSOR_INFO/MC_CMD_SENSOR_INFO_OUT/MASK */</i></td></tr>
<tr><th id="5522">5522</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_LBN" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_LBN">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_LBN</dfn> 24</u></td></tr>
<tr><th id="5523">5523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_WIDTH" data-ref="_M/MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_WIDTH">MC_CMD_SENSOR_VALUE_ENTRY_TYPEDEF_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="5524">5524</th><td></td></tr>
<tr><th id="5525">5525</th><td></td></tr>
<tr><th id="5526">5526</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5527">5527</th><td><i>/* MC_CMD_GET_PHY_STATE</i></td></tr>
<tr><th id="5528">5528</th><td><i> * Report current state of PHY. A 'zombie' PHY is a PHY that has failed to boot</i></td></tr>
<tr><th id="5529">5529</th><td><i> * (e.g. due to missing or corrupted firmware). Locks required: None. Return</i></td></tr>
<tr><th id="5530">5530</th><td><i> * code: 0</i></td></tr>
<tr><th id="5531">5531</th><td><i> */</i></td></tr>
<tr><th id="5532">5532</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_STATE" data-ref="_M/MC_CMD_GET_PHY_STATE">MC_CMD_GET_PHY_STATE</dfn> 0x43</u></td></tr>
<tr><th id="5533">5533</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x43_PRIVILEGE_CTG">MC_CMD_0x43_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5534">5534</th><td></td></tr>
<tr><th id="5535">5535</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x43_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x43_PRIVILEGE_CTG">MC_CMD_0x43_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="5536">5536</th><td></td></tr>
<tr><th id="5537">5537</th><td><i>/* MC_CMD_GET_PHY_STATE_IN msgrequest */</i></td></tr>
<tr><th id="5538">5538</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_STATE_IN_LEN" data-ref="_M/MC_CMD_GET_PHY_STATE_IN_LEN">MC_CMD_GET_PHY_STATE_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="5539">5539</th><td></td></tr>
<tr><th id="5540">5540</th><td><i>/* MC_CMD_GET_PHY_STATE_OUT msgresponse */</i></td></tr>
<tr><th id="5541">5541</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_STATE_OUT_LEN" data-ref="_M/MC_CMD_GET_PHY_STATE_OUT_LEN">MC_CMD_GET_PHY_STATE_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="5542">5542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_STATE_OUT_STATE_OFST" data-ref="_M/MC_CMD_GET_PHY_STATE_OUT_STATE_OFST">MC_CMD_GET_PHY_STATE_OUT_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="5543">5543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_STATE_OUT_STATE_LEN" data-ref="_M/MC_CMD_GET_PHY_STATE_OUT_STATE_LEN">MC_CMD_GET_PHY_STATE_OUT_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="5544">5544</th><td><i>/* enum: Ok. */</i></td></tr>
<tr><th id="5545">5545</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATE_OK" data-ref="_M/MC_CMD_PHY_STATE_OK">MC_CMD_PHY_STATE_OK</dfn> 0x1</u></td></tr>
<tr><th id="5546">5546</th><td><i>/* enum: Faulty. */</i></td></tr>
<tr><th id="5547">5547</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PHY_STATE_ZOMBIE" data-ref="_M/MC_CMD_PHY_STATE_ZOMBIE">MC_CMD_PHY_STATE_ZOMBIE</dfn> 0x2</u></td></tr>
<tr><th id="5548">5548</th><td></td></tr>
<tr><th id="5549">5549</th><td></td></tr>
<tr><th id="5550">5550</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5551">5551</th><td><i>/* MC_CMD_SETUP_8021QBB</i></td></tr>
<tr><th id="5552">5552</th><td><i> * 802.1Qbb control. 8 Tx queues that map to priorities 0 - 7. Use all 1s to</i></td></tr>
<tr><th id="5553">5553</th><td><i> * disable 802.Qbb for a given priority.</i></td></tr>
<tr><th id="5554">5554</th><td><i> */</i></td></tr>
<tr><th id="5555">5555</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SETUP_8021QBB" data-ref="_M/MC_CMD_SETUP_8021QBB">MC_CMD_SETUP_8021QBB</dfn> 0x44</u></td></tr>
<tr><th id="5556">5556</th><td></td></tr>
<tr><th id="5557">5557</th><td><i>/* MC_CMD_SETUP_8021QBB_IN msgrequest */</i></td></tr>
<tr><th id="5558">5558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SETUP_8021QBB_IN_LEN" data-ref="_M/MC_CMD_SETUP_8021QBB_IN_LEN">MC_CMD_SETUP_8021QBB_IN_LEN</dfn> 32</u></td></tr>
<tr><th id="5559">5559</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SETUP_8021QBB_IN_TXQS_OFST" data-ref="_M/MC_CMD_SETUP_8021QBB_IN_TXQS_OFST">MC_CMD_SETUP_8021QBB_IN_TXQS_OFST</dfn> 0</u></td></tr>
<tr><th id="5560">5560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SETUP_8021QBB_IN_TXQS_LEN" data-ref="_M/MC_CMD_SETUP_8021QBB_IN_TXQS_LEN">MC_CMD_SETUP_8021QBB_IN_TXQS_LEN</dfn> 32</u></td></tr>
<tr><th id="5561">5561</th><td></td></tr>
<tr><th id="5562">5562</th><td><i>/* MC_CMD_SETUP_8021QBB_OUT msgresponse */</i></td></tr>
<tr><th id="5563">5563</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SETUP_8021QBB_OUT_LEN" data-ref="_M/MC_CMD_SETUP_8021QBB_OUT_LEN">MC_CMD_SETUP_8021QBB_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5564">5564</th><td></td></tr>
<tr><th id="5565">5565</th><td></td></tr>
<tr><th id="5566">5566</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5567">5567</th><td><i>/* MC_CMD_WOL_FILTER_GET</i></td></tr>
<tr><th id="5568">5568</th><td><i> * Retrieve ID of any WoL filters. Locks required: None. Returns: 0, ENOSYS</i></td></tr>
<tr><th id="5569">5569</th><td><i> */</i></td></tr>
<tr><th id="5570">5570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_GET" data-ref="_M/MC_CMD_WOL_FILTER_GET">MC_CMD_WOL_FILTER_GET</dfn> 0x45</u></td></tr>
<tr><th id="5571">5571</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x45_PRIVILEGE_CTG">MC_CMD_0x45_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5572">5572</th><td></td></tr>
<tr><th id="5573">5573</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x45_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x45_PRIVILEGE_CTG">MC_CMD_0x45_PRIVILEGE_CTG</dfn> SRIOV_CTG_LINK</u></td></tr>
<tr><th id="5574">5574</th><td></td></tr>
<tr><th id="5575">5575</th><td><i>/* MC_CMD_WOL_FILTER_GET_IN msgrequest */</i></td></tr>
<tr><th id="5576">5576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_GET_IN_LEN" data-ref="_M/MC_CMD_WOL_FILTER_GET_IN_LEN">MC_CMD_WOL_FILTER_GET_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="5577">5577</th><td></td></tr>
<tr><th id="5578">5578</th><td><i>/* MC_CMD_WOL_FILTER_GET_OUT msgresponse */</i></td></tr>
<tr><th id="5579">5579</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_GET_OUT_LEN" data-ref="_M/MC_CMD_WOL_FILTER_GET_OUT_LEN">MC_CMD_WOL_FILTER_GET_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="5580">5580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_GET_OUT_FILTER_ID_OFST" data-ref="_M/MC_CMD_WOL_FILTER_GET_OUT_FILTER_ID_OFST">MC_CMD_WOL_FILTER_GET_OUT_FILTER_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="5581">5581</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WOL_FILTER_GET_OUT_FILTER_ID_LEN" data-ref="_M/MC_CMD_WOL_FILTER_GET_OUT_FILTER_ID_LEN">MC_CMD_WOL_FILTER_GET_OUT_FILTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="5582">5582</th><td></td></tr>
<tr><th id="5583">5583</th><td></td></tr>
<tr><th id="5584">5584</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5585">5585</th><td><i>/* MC_CMD_ADD_LIGHTSOUT_OFFLOAD</i></td></tr>
<tr><th id="5586">5586</th><td><i> * Add a protocol offload to NIC for lights-out state. Locks required: None.</i></td></tr>
<tr><th id="5587">5587</th><td><i> * Returns: 0, ENOSYS</i></td></tr>
<tr><th id="5588">5588</th><td><i> */</i></td></tr>
<tr><th id="5589">5589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD">MC_CMD_ADD_LIGHTSOUT_OFFLOAD</dfn> 0x46</u></td></tr>
<tr><th id="5590">5590</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x46_PRIVILEGE_CTG">MC_CMD_0x46_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5591">5591</th><td></td></tr>
<tr><th id="5592">5592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x46_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x46_PRIVILEGE_CTG">MC_CMD_0x46_PRIVILEGE_CTG</dfn> SRIOV_CTG_LINK</u></td></tr>
<tr><th id="5593">5593</th><td></td></tr>
<tr><th id="5594">5594</th><td><i>/* MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN msgrequest */</i></td></tr>
<tr><th id="5595">5595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_LENMIN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_LENMIN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_LENMIN</dfn> 8</u></td></tr>
<tr><th id="5596">5596</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_LENMAX" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_LENMAX">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="5597">5597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="5598">5598</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_OFST" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_OFST">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_OFST</dfn> 0</u></td></tr>
<tr><th id="5599">5599</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_LEN</dfn> 4</u></td></tr>
<tr><th id="5600">5600</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LIGHTSOUT_OFFLOAD_PROTOCOL_ARP" data-ref="_M/MC_CMD_LIGHTSOUT_OFFLOAD_PROTOCOL_ARP">MC_CMD_LIGHTSOUT_OFFLOAD_PROTOCOL_ARP</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="5601">5601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LIGHTSOUT_OFFLOAD_PROTOCOL_NS" data-ref="_M/MC_CMD_LIGHTSOUT_OFFLOAD_PROTOCOL_NS">MC_CMD_LIGHTSOUT_OFFLOAD_PROTOCOL_NS</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="5602">5602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_OFST" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_OFST">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_OFST</dfn> 4</u></td></tr>
<tr><th id="5603">5603</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="5604">5604</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_MINNUM" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_MINNUM">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="5605">5605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_MAXNUM" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_MAXNUM">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_DATA_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="5606">5606</th><td></td></tr>
<tr><th id="5607">5607</th><td><i>/* MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP msgrequest */</i></td></tr>
<tr><th id="5608">5608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_LEN</dfn> 14</u></td></tr>
<tr><th id="5609">5609</th><td><i>/*            MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_OFST 0 */</i></td></tr>
<tr><th id="5610">5610</th><td><i>/*            MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_LEN 4 */</i></td></tr>
<tr><th id="5611">5611</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_MAC_OFST" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_MAC_OFST">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_MAC_OFST</dfn> 4</u></td></tr>
<tr><th id="5612">5612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_MAC_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_MAC_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="5613">5613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_IP_OFST" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_IP_OFST">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_IP_OFST</dfn> 10</u></td></tr>
<tr><th id="5614">5614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_IP_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_IP_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_ARP_IP_LEN</dfn> 4</u></td></tr>
<tr><th id="5615">5615</th><td></td></tr>
<tr><th id="5616">5616</th><td><i>/* MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS msgrequest */</i></td></tr>
<tr><th id="5617">5617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_LEN</dfn> 42</u></td></tr>
<tr><th id="5618">5618</th><td><i>/*            MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_OFST 0 */</i></td></tr>
<tr><th id="5619">5619</th><td><i>/*            MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_LEN 4 */</i></td></tr>
<tr><th id="5620">5620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_MAC_OFST" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_MAC_OFST">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_MAC_OFST</dfn> 4</u></td></tr>
<tr><th id="5621">5621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_MAC_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_MAC_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="5622">5622</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_SNIPV6_OFST" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_SNIPV6_OFST">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_SNIPV6_OFST</dfn> 10</u></td></tr>
<tr><th id="5623">5623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_SNIPV6_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_SNIPV6_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_SNIPV6_LEN</dfn> 16</u></td></tr>
<tr><th id="5624">5624</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_IPV6_OFST" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_IPV6_OFST">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_IPV6_OFST</dfn> 26</u></td></tr>
<tr><th id="5625">5625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_IPV6_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_IPV6_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_IN_NS_IPV6_LEN</dfn> 16</u></td></tr>
<tr><th id="5626">5626</th><td></td></tr>
<tr><th id="5627">5627</th><td><i>/* MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT msgresponse */</i></td></tr>
<tr><th id="5628">5628</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="5629">5629</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT_FILTER_ID_OFST" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT_FILTER_ID_OFST">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT_FILTER_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="5630">5630</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT_FILTER_ID_LEN" data-ref="_M/MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT_FILTER_ID_LEN">MC_CMD_ADD_LIGHTSOUT_OFFLOAD_OUT_FILTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="5631">5631</th><td></td></tr>
<tr><th id="5632">5632</th><td></td></tr>
<tr><th id="5633">5633</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5634">5634</th><td><i>/* MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD</i></td></tr>
<tr><th id="5635">5635</th><td><i> * Remove a protocol offload from NIC for lights-out state. Locks required:</i></td></tr>
<tr><th id="5636">5636</th><td><i> * None. Returns: 0, ENOSYS</i></td></tr>
<tr><th id="5637">5637</th><td><i> */</i></td></tr>
<tr><th id="5638">5638</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD" data-ref="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD">MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD</dfn> 0x47</u></td></tr>
<tr><th id="5639">5639</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x47_PRIVILEGE_CTG">MC_CMD_0x47_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5640">5640</th><td></td></tr>
<tr><th id="5641">5641</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x47_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x47_PRIVILEGE_CTG">MC_CMD_0x47_PRIVILEGE_CTG</dfn> SRIOV_CTG_LINK</u></td></tr>
<tr><th id="5642">5642</th><td></td></tr>
<tr><th id="5643">5643</th><td><i>/* MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN msgrequest */</i></td></tr>
<tr><th id="5644">5644</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_LEN" data-ref="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_LEN">MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="5645">5645</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_OFST" data-ref="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_OFST">MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_OFST</dfn> 0</u></td></tr>
<tr><th id="5646">5646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_LEN" data-ref="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_LEN">MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_PROTOCOL_LEN</dfn> 4</u></td></tr>
<tr><th id="5647">5647</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_FILTER_ID_OFST" data-ref="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_FILTER_ID_OFST">MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_FILTER_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="5648">5648</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_FILTER_ID_LEN" data-ref="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_FILTER_ID_LEN">MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_IN_FILTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="5649">5649</th><td></td></tr>
<tr><th id="5650">5650</th><td><i>/* MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_OUT msgresponse */</i></td></tr>
<tr><th id="5651">5651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_OUT_LEN" data-ref="_M/MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_OUT_LEN">MC_CMD_REMOVE_LIGHTSOUT_OFFLOAD_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5652">5652</th><td></td></tr>
<tr><th id="5653">5653</th><td></td></tr>
<tr><th id="5654">5654</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5655">5655</th><td><i>/* MC_CMD_MAC_RESET_RESTORE</i></td></tr>
<tr><th id="5656">5656</th><td><i> * Restore MAC after block reset. Locks required: None. Returns: 0.</i></td></tr>
<tr><th id="5657">5657</th><td><i> */</i></td></tr>
<tr><th id="5658">5658</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RESET_RESTORE" data-ref="_M/MC_CMD_MAC_RESET_RESTORE">MC_CMD_MAC_RESET_RESTORE</dfn> 0x48</u></td></tr>
<tr><th id="5659">5659</th><td></td></tr>
<tr><th id="5660">5660</th><td><i>/* MC_CMD_MAC_RESET_RESTORE_IN msgrequest */</i></td></tr>
<tr><th id="5661">5661</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RESET_RESTORE_IN_LEN" data-ref="_M/MC_CMD_MAC_RESET_RESTORE_IN_LEN">MC_CMD_MAC_RESET_RESTORE_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="5662">5662</th><td></td></tr>
<tr><th id="5663">5663</th><td><i>/* MC_CMD_MAC_RESET_RESTORE_OUT msgresponse */</i></td></tr>
<tr><th id="5664">5664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MAC_RESET_RESTORE_OUT_LEN" data-ref="_M/MC_CMD_MAC_RESET_RESTORE_OUT_LEN">MC_CMD_MAC_RESET_RESTORE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5665">5665</th><td></td></tr>
<tr><th id="5666">5666</th><td></td></tr>
<tr><th id="5667">5667</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5668">5668</th><td><i>/* MC_CMD_TESTASSERT</i></td></tr>
<tr><th id="5669">5669</th><td><i> * Deliberately trigger an assert-detonation in the firmware for testing</i></td></tr>
<tr><th id="5670">5670</th><td><i> * purposes (i.e. to allow tests that the driver copes gracefully). Locks</i></td></tr>
<tr><th id="5671">5671</th><td><i> * required: None Returns: 0</i></td></tr>
<tr><th id="5672">5672</th><td><i> */</i></td></tr>
<tr><th id="5673">5673</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT" data-ref="_M/MC_CMD_TESTASSERT">MC_CMD_TESTASSERT</dfn> 0x49</u></td></tr>
<tr><th id="5674">5674</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x49_PRIVILEGE_CTG">MC_CMD_0x49_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5675">5675</th><td></td></tr>
<tr><th id="5676">5676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x49_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x49_PRIVILEGE_CTG">MC_CMD_0x49_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="5677">5677</th><td></td></tr>
<tr><th id="5678">5678</th><td><i>/* MC_CMD_TESTASSERT_IN msgrequest */</i></td></tr>
<tr><th id="5679">5679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_IN_LEN" data-ref="_M/MC_CMD_TESTASSERT_IN_LEN">MC_CMD_TESTASSERT_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="5680">5680</th><td></td></tr>
<tr><th id="5681">5681</th><td><i>/* MC_CMD_TESTASSERT_OUT msgresponse */</i></td></tr>
<tr><th id="5682">5682</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_OUT_LEN" data-ref="_M/MC_CMD_TESTASSERT_OUT_LEN">MC_CMD_TESTASSERT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5683">5683</th><td></td></tr>
<tr><th id="5684">5684</th><td><i>/* MC_CMD_TESTASSERT_V2_IN msgrequest */</i></td></tr>
<tr><th id="5685">5685</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_IN_LEN" data-ref="_M/MC_CMD_TESTASSERT_V2_IN_LEN">MC_CMD_TESTASSERT_V2_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="5686">5686</th><td><i>/* How to provoke the assertion */</i></td></tr>
<tr><th id="5687">5687</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_IN_TYPE_OFST" data-ref="_M/MC_CMD_TESTASSERT_V2_IN_TYPE_OFST">MC_CMD_TESTASSERT_V2_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="5688">5688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_IN_TYPE_LEN" data-ref="_M/MC_CMD_TESTASSERT_V2_IN_TYPE_LEN">MC_CMD_TESTASSERT_V2_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="5689">5689</th><td><i>/* enum: Assert using the FAIL_ASSERTION_WITH_USEFUL_VALUES macro. Unless</i></td></tr>
<tr><th id="5690">5690</th><td><i> * you're testing firmware, this is what you want.</i></td></tr>
<tr><th id="5691">5691</th><td><i> */</i></td></tr>
<tr><th id="5692">5692</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_IN_FAIL_ASSERTION_WITH_USEFUL_VALUES" data-ref="_M/MC_CMD_TESTASSERT_V2_IN_FAIL_ASSERTION_WITH_USEFUL_VALUES">MC_CMD_TESTASSERT_V2_IN_FAIL_ASSERTION_WITH_USEFUL_VALUES</dfn> 0x0</u></td></tr>
<tr><th id="5693">5693</th><td><i>/* enum: Assert using assert(0); */</i></td></tr>
<tr><th id="5694">5694</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_IN_ASSERT_FALSE" data-ref="_M/MC_CMD_TESTASSERT_V2_IN_ASSERT_FALSE">MC_CMD_TESTASSERT_V2_IN_ASSERT_FALSE</dfn> 0x1</u></td></tr>
<tr><th id="5695">5695</th><td><i>/* enum: Deliberately trigger a watchdog */</i></td></tr>
<tr><th id="5696">5696</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_IN_WATCHDOG" data-ref="_M/MC_CMD_TESTASSERT_V2_IN_WATCHDOG">MC_CMD_TESTASSERT_V2_IN_WATCHDOG</dfn> 0x2</u></td></tr>
<tr><th id="5697">5697</th><td><i>/* enum: Deliberately trigger a trap by loading from an invalid address */</i></td></tr>
<tr><th id="5698">5698</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_IN_LOAD_TRAP" data-ref="_M/MC_CMD_TESTASSERT_V2_IN_LOAD_TRAP">MC_CMD_TESTASSERT_V2_IN_LOAD_TRAP</dfn> 0x3</u></td></tr>
<tr><th id="5699">5699</th><td><i>/* enum: Deliberately trigger a trap by storing to an invalid address */</i></td></tr>
<tr><th id="5700">5700</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_IN_STORE_TRAP" data-ref="_M/MC_CMD_TESTASSERT_V2_IN_STORE_TRAP">MC_CMD_TESTASSERT_V2_IN_STORE_TRAP</dfn> 0x4</u></td></tr>
<tr><th id="5701">5701</th><td><i>/* enum: Jump to an invalid address */</i></td></tr>
<tr><th id="5702">5702</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_IN_JUMP_TRAP" data-ref="_M/MC_CMD_TESTASSERT_V2_IN_JUMP_TRAP">MC_CMD_TESTASSERT_V2_IN_JUMP_TRAP</dfn> 0x5</u></td></tr>
<tr><th id="5703">5703</th><td></td></tr>
<tr><th id="5704">5704</th><td><i>/* MC_CMD_TESTASSERT_V2_OUT msgresponse */</i></td></tr>
<tr><th id="5705">5705</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TESTASSERT_V2_OUT_LEN" data-ref="_M/MC_CMD_TESTASSERT_V2_OUT_LEN">MC_CMD_TESTASSERT_V2_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5706">5706</th><td></td></tr>
<tr><th id="5707">5707</th><td></td></tr>
<tr><th id="5708">5708</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5709">5709</th><td><i>/* MC_CMD_WORKAROUND</i></td></tr>
<tr><th id="5710">5710</th><td><i> * Enable/Disable a given workaround. The mcfw will return EINVAL if it doesn't</i></td></tr>
<tr><th id="5711">5711</th><td><i> * understand the given workaround number - which should not be treated as a</i></td></tr>
<tr><th id="5712">5712</th><td><i> * hard error by client code. This op does not imply any semantics about each</i></td></tr>
<tr><th id="5713">5713</th><td><i> * workaround, that's between the driver and the mcfw on a per-workaround</i></td></tr>
<tr><th id="5714">5714</th><td><i> * basis. Locks required: None. Returns: 0, EINVAL .</i></td></tr>
<tr><th id="5715">5715</th><td><i> */</i></td></tr>
<tr><th id="5716">5716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND" data-ref="_M/MC_CMD_WORKAROUND">MC_CMD_WORKAROUND</dfn> 0x4a</u></td></tr>
<tr><th id="5717">5717</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x4a_PRIVILEGE_CTG">MC_CMD_0x4a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5718">5718</th><td></td></tr>
<tr><th id="5719">5719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x4a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x4a_PRIVILEGE_CTG">MC_CMD_0x4a_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="5720">5720</th><td></td></tr>
<tr><th id="5721">5721</th><td><i>/* MC_CMD_WORKAROUND_IN msgrequest */</i></td></tr>
<tr><th id="5722">5722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_IN_LEN" data-ref="_M/MC_CMD_WORKAROUND_IN_LEN">MC_CMD_WORKAROUND_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="5723">5723</th><td><i>/* The enums here must correspond with those in MC_CMD_GET_WORKAROUND. */</i></td></tr>
<tr><th id="5724">5724</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_IN_TYPE_OFST" data-ref="_M/MC_CMD_WORKAROUND_IN_TYPE_OFST">MC_CMD_WORKAROUND_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="5725">5725</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_IN_TYPE_LEN" data-ref="_M/MC_CMD_WORKAROUND_IN_TYPE_LEN">MC_CMD_WORKAROUND_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="5726">5726</th><td><i>/* enum: Bug 17230 work around. */</i></td></tr>
<tr><th id="5727">5727</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_BUG17230" data-ref="_M/MC_CMD_WORKAROUND_BUG17230">MC_CMD_WORKAROUND_BUG17230</dfn> 0x1</u></td></tr>
<tr><th id="5728">5728</th><td><i>/* enum: Bug 35388 work around (unsafe EVQ writes). */</i></td></tr>
<tr><th id="5729">5729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_BUG35388" data-ref="_M/MC_CMD_WORKAROUND_BUG35388">MC_CMD_WORKAROUND_BUG35388</dfn> 0x2</u></td></tr>
<tr><th id="5730">5730</th><td><i>/* enum: Bug35017 workaround (A64 tables must be identity map) */</i></td></tr>
<tr><th id="5731">5731</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_BUG35017" data-ref="_M/MC_CMD_WORKAROUND_BUG35017">MC_CMD_WORKAROUND_BUG35017</dfn> 0x3</u></td></tr>
<tr><th id="5732">5732</th><td><i>/* enum: Bug 41750 present (MC_CMD_TRIGGER_INTERRUPT won't work) */</i></td></tr>
<tr><th id="5733">5733</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_BUG41750" data-ref="_M/MC_CMD_WORKAROUND_BUG41750">MC_CMD_WORKAROUND_BUG41750</dfn> 0x4</u></td></tr>
<tr><th id="5734">5734</th><td><i>/* enum: Bug 42008 present (Interrupts can overtake associated events). Caution</i></td></tr>
<tr><th id="5735">5735</th><td><i> * - before adding code that queries this workaround, remember that there's</i></td></tr>
<tr><th id="5736">5736</th><td><i> * released Monza firmware that doesn't understand MC_CMD_WORKAROUND_BUG42008,</i></td></tr>
<tr><th id="5737">5737</th><td><i> * and will hence (incorrectly) report that the bug doesn't exist.</i></td></tr>
<tr><th id="5738">5738</th><td><i> */</i></td></tr>
<tr><th id="5739">5739</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_BUG42008" data-ref="_M/MC_CMD_WORKAROUND_BUG42008">MC_CMD_WORKAROUND_BUG42008</dfn> 0x5</u></td></tr>
<tr><th id="5740">5740</th><td><i>/* enum: Bug 26807 features present in firmware (multicast filter chaining)</i></td></tr>
<tr><th id="5741">5741</th><td><i> * This feature cannot be turned on/off while there are any filters already</i></td></tr>
<tr><th id="5742">5742</th><td><i> * present. The behaviour in such case depends on the acting client's privilege</i></td></tr>
<tr><th id="5743">5743</th><td><i> * level. If the client has the admin privilege, then all functions that have</i></td></tr>
<tr><th id="5744">5744</th><td><i> * filters installed will be FLRed and the FLR_DONE flag will be set. Otherwise</i></td></tr>
<tr><th id="5745">5745</th><td><i> * the command will fail with MC_CMD_ERR_FILTERS_PRESENT.</i></td></tr>
<tr><th id="5746">5746</th><td><i> */</i></td></tr>
<tr><th id="5747">5747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_BUG26807" data-ref="_M/MC_CMD_WORKAROUND_BUG26807">MC_CMD_WORKAROUND_BUG26807</dfn> 0x6</u></td></tr>
<tr><th id="5748">5748</th><td><i>/* enum: Bug 61265 work around (broken EVQ TMR writes). */</i></td></tr>
<tr><th id="5749">5749</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_BUG61265" data-ref="_M/MC_CMD_WORKAROUND_BUG61265">MC_CMD_WORKAROUND_BUG61265</dfn> 0x7</u></td></tr>
<tr><th id="5750">5750</th><td><i>/* 0 = disable the workaround indicated by TYPE; any non-zero value = enable</i></td></tr>
<tr><th id="5751">5751</th><td><i> * the workaround</i></td></tr>
<tr><th id="5752">5752</th><td><i> */</i></td></tr>
<tr><th id="5753">5753</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_IN_ENABLED_OFST" data-ref="_M/MC_CMD_WORKAROUND_IN_ENABLED_OFST">MC_CMD_WORKAROUND_IN_ENABLED_OFST</dfn> 4</u></td></tr>
<tr><th id="5754">5754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_IN_ENABLED_LEN" data-ref="_M/MC_CMD_WORKAROUND_IN_ENABLED_LEN">MC_CMD_WORKAROUND_IN_ENABLED_LEN</dfn> 4</u></td></tr>
<tr><th id="5755">5755</th><td></td></tr>
<tr><th id="5756">5756</th><td><i>/* MC_CMD_WORKAROUND_OUT msgresponse */</i></td></tr>
<tr><th id="5757">5757</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_OUT_LEN" data-ref="_M/MC_CMD_WORKAROUND_OUT_LEN">MC_CMD_WORKAROUND_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5758">5758</th><td></td></tr>
<tr><th id="5759">5759</th><td><i>/* MC_CMD_WORKAROUND_EXT_OUT msgresponse: This response format will be used</i></td></tr>
<tr><th id="5760">5760</th><td><i> * when (TYPE == MC_CMD_WORKAROUND_BUG26807)</i></td></tr>
<tr><th id="5761">5761</th><td><i> */</i></td></tr>
<tr><th id="5762">5762</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_EXT_OUT_LEN" data-ref="_M/MC_CMD_WORKAROUND_EXT_OUT_LEN">MC_CMD_WORKAROUND_EXT_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="5763">5763</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_EXT_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_WORKAROUND_EXT_OUT_FLAGS_OFST">MC_CMD_WORKAROUND_EXT_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="5764">5764</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_EXT_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_WORKAROUND_EXT_OUT_FLAGS_LEN">MC_CMD_WORKAROUND_EXT_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="5765">5765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_EXT_OUT_FLR_DONE_LBN" data-ref="_M/MC_CMD_WORKAROUND_EXT_OUT_FLR_DONE_LBN">MC_CMD_WORKAROUND_EXT_OUT_FLR_DONE_LBN</dfn> 0</u></td></tr>
<tr><th id="5766">5766</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_WORKAROUND_EXT_OUT_FLR_DONE_WIDTH" data-ref="_M/MC_CMD_WORKAROUND_EXT_OUT_FLR_DONE_WIDTH">MC_CMD_WORKAROUND_EXT_OUT_FLR_DONE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="5767">5767</th><td></td></tr>
<tr><th id="5768">5768</th><td></td></tr>
<tr><th id="5769">5769</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5770">5770</th><td><i>/* MC_CMD_GET_PHY_MEDIA_INFO</i></td></tr>
<tr><th id="5771">5771</th><td><i> * Read media-specific data from PHY (e.g. SFP/SFP+ module ID information for</i></td></tr>
<tr><th id="5772">5772</th><td><i> * SFP+ PHYs). The 'media type' can be found via GET_PHY_CFG</i></td></tr>
<tr><th id="5773">5773</th><td><i> * (GET_PHY_CFG_OUT_MEDIA_TYPE); the valid 'page number' input values, and the</i></td></tr>
<tr><th id="5774">5774</th><td><i> * output data, are interpreted on a per-type basis. For SFP+: PAGE=0 or 1</i></td></tr>
<tr><th id="5775">5775</th><td><i> * returns a 128-byte block read from module I2C address 0xA0 offset 0 or 0x80.</i></td></tr>
<tr><th id="5776">5776</th><td><i> * Anything else: currently undefined. Locks required: None. Return code: 0.</i></td></tr>
<tr><th id="5777">5777</th><td><i> */</i></td></tr>
<tr><th id="5778">5778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO">MC_CMD_GET_PHY_MEDIA_INFO</dfn> 0x4b</u></td></tr>
<tr><th id="5779">5779</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x4b_PRIVILEGE_CTG">MC_CMD_0x4b_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5780">5780</th><td></td></tr>
<tr><th id="5781">5781</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x4b_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x4b_PRIVILEGE_CTG">MC_CMD_0x4b_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="5782">5782</th><td></td></tr>
<tr><th id="5783">5783</th><td><i>/* MC_CMD_GET_PHY_MEDIA_INFO_IN msgrequest */</i></td></tr>
<tr><th id="5784">5784</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_IN_LEN" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_IN_LEN">MC_CMD_GET_PHY_MEDIA_INFO_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="5785">5785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_IN_PAGE_OFST" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_IN_PAGE_OFST">MC_CMD_GET_PHY_MEDIA_INFO_IN_PAGE_OFST</dfn> 0</u></td></tr>
<tr><th id="5786">5786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_IN_PAGE_LEN" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_IN_PAGE_LEN">MC_CMD_GET_PHY_MEDIA_INFO_IN_PAGE_LEN</dfn> 4</u></td></tr>
<tr><th id="5787">5787</th><td></td></tr>
<tr><th id="5788">5788</th><td><i>/* MC_CMD_GET_PHY_MEDIA_INFO_OUT msgresponse */</i></td></tr>
<tr><th id="5789">5789</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_LENMIN" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_LENMIN">MC_CMD_GET_PHY_MEDIA_INFO_OUT_LENMIN</dfn> 5</u></td></tr>
<tr><th id="5790">5790</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_LENMAX" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_LENMAX">MC_CMD_GET_PHY_MEDIA_INFO_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="5791">5791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_LEN" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_LEN">MC_CMD_GET_PHY_MEDIA_INFO_OUT_LEN</dfn>(num) (4+1*(num))</u></td></tr>
<tr><th id="5792">5792</th><td><i>/* in bytes */</i></td></tr>
<tr><th id="5793">5793</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATALEN_OFST" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATALEN_OFST">MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATALEN_OFST</dfn> 0</u></td></tr>
<tr><th id="5794">5794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATALEN_LEN" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATALEN_LEN">MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATALEN_LEN</dfn> 4</u></td></tr>
<tr><th id="5795">5795</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_OFST" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_OFST">MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_OFST</dfn> 4</u></td></tr>
<tr><th id="5796">5796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_LEN" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_LEN">MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="5797">5797</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_MINNUM" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_MINNUM">MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="5798">5798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_MAXNUM" data-ref="_M/MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_MAXNUM">MC_CMD_GET_PHY_MEDIA_INFO_OUT_DATA_MAXNUM</dfn> 248</u></td></tr>
<tr><th id="5799">5799</th><td></td></tr>
<tr><th id="5800">5800</th><td></td></tr>
<tr><th id="5801">5801</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5802">5802</th><td><i>/* MC_CMD_NVRAM_TEST</i></td></tr>
<tr><th id="5803">5803</th><td><i> * Test a particular NVRAM partition for valid contents (where "valid" depends</i></td></tr>
<tr><th id="5804">5804</th><td><i> * on the type of partition).</i></td></tr>
<tr><th id="5805">5805</th><td><i> */</i></td></tr>
<tr><th id="5806">5806</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST" data-ref="_M/MC_CMD_NVRAM_TEST">MC_CMD_NVRAM_TEST</dfn> 0x4c</u></td></tr>
<tr><th id="5807">5807</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x4c_PRIVILEGE_CTG">MC_CMD_0x4c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5808">5808</th><td></td></tr>
<tr><th id="5809">5809</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x4c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x4c_PRIVILEGE_CTG">MC_CMD_0x4c_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="5810">5810</th><td></td></tr>
<tr><th id="5811">5811</th><td><i>/* MC_CMD_NVRAM_TEST_IN msgrequest */</i></td></tr>
<tr><th id="5812">5812</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST_IN_LEN" data-ref="_M/MC_CMD_NVRAM_TEST_IN_LEN">MC_CMD_NVRAM_TEST_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="5813">5813</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_TEST_IN_TYPE_OFST">MC_CMD_NVRAM_TEST_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="5814">5814</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_TEST_IN_TYPE_LEN">MC_CMD_NVRAM_TEST_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="5815">5815</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="5816">5816</th><td><i>/*               MC_CMD_NVRAM_TYPES/MC_CMD_NVRAM_TYPES_OUT/TYPES */</i></td></tr>
<tr><th id="5817">5817</th><td></td></tr>
<tr><th id="5818">5818</th><td><i>/* MC_CMD_NVRAM_TEST_OUT msgresponse */</i></td></tr>
<tr><th id="5819">5819</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_TEST_OUT_LEN">MC_CMD_NVRAM_TEST_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="5820">5820</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST_OUT_RESULT_OFST" data-ref="_M/MC_CMD_NVRAM_TEST_OUT_RESULT_OFST">MC_CMD_NVRAM_TEST_OUT_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="5821">5821</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST_OUT_RESULT_LEN" data-ref="_M/MC_CMD_NVRAM_TEST_OUT_RESULT_LEN">MC_CMD_NVRAM_TEST_OUT_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="5822">5822</th><td><i>/* enum: Passed. */</i></td></tr>
<tr><th id="5823">5823</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST_PASS" data-ref="_M/MC_CMD_NVRAM_TEST_PASS">MC_CMD_NVRAM_TEST_PASS</dfn> 0x0</u></td></tr>
<tr><th id="5824">5824</th><td><i>/* enum: Failed. */</i></td></tr>
<tr><th id="5825">5825</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST_FAIL" data-ref="_M/MC_CMD_NVRAM_TEST_FAIL">MC_CMD_NVRAM_TEST_FAIL</dfn> 0x1</u></td></tr>
<tr><th id="5826">5826</th><td><i>/* enum: Not supported. */</i></td></tr>
<tr><th id="5827">5827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_TEST_NOTSUPP" data-ref="_M/MC_CMD_NVRAM_TEST_NOTSUPP">MC_CMD_NVRAM_TEST_NOTSUPP</dfn> 0x2</u></td></tr>
<tr><th id="5828">5828</th><td></td></tr>
<tr><th id="5829">5829</th><td></td></tr>
<tr><th id="5830">5830</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5831">5831</th><td><i>/* MC_CMD_MRSFP_TWEAK</i></td></tr>
<tr><th id="5832">5832</th><td><i> * Read status and/or set parameters for the 'mrsfp' driver in mr_rusty builds.</i></td></tr>
<tr><th id="5833">5833</th><td><i> * I2C I/O expander bits are always read; if equaliser parameters are supplied,</i></td></tr>
<tr><th id="5834">5834</th><td><i> * they are configured first. Locks required: None. Return code: 0, EINVAL.</i></td></tr>
<tr><th id="5835">5835</th><td><i> */</i></td></tr>
<tr><th id="5836">5836</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK" data-ref="_M/MC_CMD_MRSFP_TWEAK">MC_CMD_MRSFP_TWEAK</dfn> 0x4d</u></td></tr>
<tr><th id="5837">5837</th><td></td></tr>
<tr><th id="5838">5838</th><td><i>/* MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG msgrequest */</i></td></tr>
<tr><th id="5839">5839</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_LEN">MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_LEN</dfn> 16</u></td></tr>
<tr><th id="5840">5840</th><td><i>/* 0-6 low-&gt;high de-emph. */</i></td></tr>
<tr><th id="5841">5841</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_LEVEL_OFST" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_LEVEL_OFST">MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_LEVEL_OFST</dfn> 0</u></td></tr>
<tr><th id="5842">5842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_LEVEL_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_LEVEL_LEN">MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_LEVEL_LEN</dfn> 4</u></td></tr>
<tr><th id="5843">5843</th><td><i>/* 0-8 low-&gt;high ref.V */</i></td></tr>
<tr><th id="5844">5844</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_DT_CFG_OFST" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_DT_CFG_OFST">MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_DT_CFG_OFST</dfn> 4</u></td></tr>
<tr><th id="5845">5845</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_DT_CFG_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_DT_CFG_LEN">MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_TXEQ_DT_CFG_LEN</dfn> 4</u></td></tr>
<tr><th id="5846">5846</th><td><i>/* 0-8 0-8 low-&gt;high boost */</i></td></tr>
<tr><th id="5847">5847</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_BOOST_OFST" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_BOOST_OFST">MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_BOOST_OFST</dfn> 8</u></td></tr>
<tr><th id="5848">5848</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_BOOST_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_BOOST_LEN">MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_BOOST_LEN</dfn> 4</u></td></tr>
<tr><th id="5849">5849</th><td><i>/* 0-8 low-&gt;high ref.V */</i></td></tr>
<tr><th id="5850">5850</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_DT_CFG_OFST" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_DT_CFG_OFST">MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_DT_CFG_OFST</dfn> 12</u></td></tr>
<tr><th id="5851">5851</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_DT_CFG_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_DT_CFG_LEN">MC_CMD_MRSFP_TWEAK_IN_EQ_CONFIG_RXEQ_DT_CFG_LEN</dfn> 4</u></td></tr>
<tr><th id="5852">5852</th><td></td></tr>
<tr><th id="5853">5853</th><td><i>/* MC_CMD_MRSFP_TWEAK_IN_READ_ONLY msgrequest */</i></td></tr>
<tr><th id="5854">5854</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_IN_READ_ONLY_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_IN_READ_ONLY_LEN">MC_CMD_MRSFP_TWEAK_IN_READ_ONLY_LEN</dfn> 0</u></td></tr>
<tr><th id="5855">5855</th><td></td></tr>
<tr><th id="5856">5856</th><td><i>/* MC_CMD_MRSFP_TWEAK_OUT msgresponse */</i></td></tr>
<tr><th id="5857">5857</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_OUT_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_OUT_LEN">MC_CMD_MRSFP_TWEAK_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="5858">5858</th><td><i>/* input bits */</i></td></tr>
<tr><th id="5859">5859</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_INPUTS_OFST" data-ref="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_INPUTS_OFST">MC_CMD_MRSFP_TWEAK_OUT_IOEXP_INPUTS_OFST</dfn> 0</u></td></tr>
<tr><th id="5860">5860</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_INPUTS_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_INPUTS_LEN">MC_CMD_MRSFP_TWEAK_OUT_IOEXP_INPUTS_LEN</dfn> 4</u></td></tr>
<tr><th id="5861">5861</th><td><i>/* output bits */</i></td></tr>
<tr><th id="5862">5862</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_OUTPUTS_OFST" data-ref="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_OUTPUTS_OFST">MC_CMD_MRSFP_TWEAK_OUT_IOEXP_OUTPUTS_OFST</dfn> 4</u></td></tr>
<tr><th id="5863">5863</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_OUTPUTS_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_OUTPUTS_LEN">MC_CMD_MRSFP_TWEAK_OUT_IOEXP_OUTPUTS_LEN</dfn> 4</u></td></tr>
<tr><th id="5864">5864</th><td><i>/* direction */</i></td></tr>
<tr><th id="5865">5865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_OFST" data-ref="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_OFST">MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_OFST</dfn> 8</u></td></tr>
<tr><th id="5866">5866</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_LEN" data-ref="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_LEN">MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_LEN</dfn> 4</u></td></tr>
<tr><th id="5867">5867</th><td><i>/* enum: Out. */</i></td></tr>
<tr><th id="5868">5868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_OUT" data-ref="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_OUT">MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_OUT</dfn> 0x0</u></td></tr>
<tr><th id="5869">5869</th><td><i>/* enum: In. */</i></td></tr>
<tr><th id="5870">5870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_IN" data-ref="_M/MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_IN">MC_CMD_MRSFP_TWEAK_OUT_IOEXP_DIRECTION_IN</dfn> 0x1</u></td></tr>
<tr><th id="5871">5871</th><td></td></tr>
<tr><th id="5872">5872</th><td></td></tr>
<tr><th id="5873">5873</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5874">5874</th><td><i>/* MC_CMD_SENSOR_SET_LIMS</i></td></tr>
<tr><th id="5875">5875</th><td><i> * Adjusts the sensor limits. This is a warranty-voiding operation. Returns:</i></td></tr>
<tr><th id="5876">5876</th><td><i> * ENOENT if the sensor specified does not exist, EINVAL if the limits are out</i></td></tr>
<tr><th id="5877">5877</th><td><i> * of range.</i></td></tr>
<tr><th id="5878">5878</th><td><i> */</i></td></tr>
<tr><th id="5879">5879</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS" data-ref="_M/MC_CMD_SENSOR_SET_LIMS">MC_CMD_SENSOR_SET_LIMS</dfn> 0x4e</u></td></tr>
<tr><th id="5880">5880</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x4e_PRIVILEGE_CTG">MC_CMD_0x4e_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5881">5881</th><td></td></tr>
<tr><th id="5882">5882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x4e_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x4e_PRIVILEGE_CTG">MC_CMD_0x4e_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="5883">5883</th><td></td></tr>
<tr><th id="5884">5884</th><td><i>/* MC_CMD_SENSOR_SET_LIMS_IN msgrequest */</i></td></tr>
<tr><th id="5885">5885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_LEN" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_LEN">MC_CMD_SENSOR_SET_LIMS_IN_LEN</dfn> 20</u></td></tr>
<tr><th id="5886">5886</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_SENSOR_OFST" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_SENSOR_OFST">MC_CMD_SENSOR_SET_LIMS_IN_SENSOR_OFST</dfn> 0</u></td></tr>
<tr><th id="5887">5887</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_SENSOR_LEN" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_SENSOR_LEN">MC_CMD_SENSOR_SET_LIMS_IN_SENSOR_LEN</dfn> 4</u></td></tr>
<tr><th id="5888">5888</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="5889">5889</th><td><i>/*               MC_CMD_SENSOR_INFO/MC_CMD_SENSOR_INFO_OUT/MASK */</i></td></tr>
<tr><th id="5890">5890</th><td><i>/* interpretation is is sensor-specific. */</i></td></tr>
<tr><th id="5891">5891</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_LOW0_OFST" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_LOW0_OFST">MC_CMD_SENSOR_SET_LIMS_IN_LOW0_OFST</dfn> 4</u></td></tr>
<tr><th id="5892">5892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_LOW0_LEN" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_LOW0_LEN">MC_CMD_SENSOR_SET_LIMS_IN_LOW0_LEN</dfn> 4</u></td></tr>
<tr><th id="5893">5893</th><td><i>/* interpretation is is sensor-specific. */</i></td></tr>
<tr><th id="5894">5894</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_HI0_OFST" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_HI0_OFST">MC_CMD_SENSOR_SET_LIMS_IN_HI0_OFST</dfn> 8</u></td></tr>
<tr><th id="5895">5895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_HI0_LEN" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_HI0_LEN">MC_CMD_SENSOR_SET_LIMS_IN_HI0_LEN</dfn> 4</u></td></tr>
<tr><th id="5896">5896</th><td><i>/* interpretation is is sensor-specific. */</i></td></tr>
<tr><th id="5897">5897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_LOW1_OFST" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_LOW1_OFST">MC_CMD_SENSOR_SET_LIMS_IN_LOW1_OFST</dfn> 12</u></td></tr>
<tr><th id="5898">5898</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_LOW1_LEN" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_LOW1_LEN">MC_CMD_SENSOR_SET_LIMS_IN_LOW1_LEN</dfn> 4</u></td></tr>
<tr><th id="5899">5899</th><td><i>/* interpretation is is sensor-specific. */</i></td></tr>
<tr><th id="5900">5900</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_HI1_OFST" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_HI1_OFST">MC_CMD_SENSOR_SET_LIMS_IN_HI1_OFST</dfn> 16</u></td></tr>
<tr><th id="5901">5901</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_IN_HI1_LEN" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_IN_HI1_LEN">MC_CMD_SENSOR_SET_LIMS_IN_HI1_LEN</dfn> 4</u></td></tr>
<tr><th id="5902">5902</th><td></td></tr>
<tr><th id="5903">5903</th><td><i>/* MC_CMD_SENSOR_SET_LIMS_OUT msgresponse */</i></td></tr>
<tr><th id="5904">5904</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SENSOR_SET_LIMS_OUT_LEN" data-ref="_M/MC_CMD_SENSOR_SET_LIMS_OUT_LEN">MC_CMD_SENSOR_SET_LIMS_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="5905">5905</th><td></td></tr>
<tr><th id="5906">5906</th><td></td></tr>
<tr><th id="5907">5907</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5908">5908</th><td><i>/* MC_CMD_GET_RESOURCE_LIMITS</i></td></tr>
<tr><th id="5909">5909</th><td><i> */</i></td></tr>
<tr><th id="5910">5910</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS">MC_CMD_GET_RESOURCE_LIMITS</dfn> 0x4f</u></td></tr>
<tr><th id="5911">5911</th><td></td></tr>
<tr><th id="5912">5912</th><td><i>/* MC_CMD_GET_RESOURCE_LIMITS_IN msgrequest */</i></td></tr>
<tr><th id="5913">5913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_IN_LEN" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_IN_LEN">MC_CMD_GET_RESOURCE_LIMITS_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="5914">5914</th><td></td></tr>
<tr><th id="5915">5915</th><td><i>/* MC_CMD_GET_RESOURCE_LIMITS_OUT msgresponse */</i></td></tr>
<tr><th id="5916">5916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_LEN" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_LEN">MC_CMD_GET_RESOURCE_LIMITS_OUT_LEN</dfn> 16</u></td></tr>
<tr><th id="5917">5917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_BUFTBL_OFST" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_BUFTBL_OFST">MC_CMD_GET_RESOURCE_LIMITS_OUT_BUFTBL_OFST</dfn> 0</u></td></tr>
<tr><th id="5918">5918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_BUFTBL_LEN" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_BUFTBL_LEN">MC_CMD_GET_RESOURCE_LIMITS_OUT_BUFTBL_LEN</dfn> 4</u></td></tr>
<tr><th id="5919">5919</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_EVQ_OFST" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_EVQ_OFST">MC_CMD_GET_RESOURCE_LIMITS_OUT_EVQ_OFST</dfn> 4</u></td></tr>
<tr><th id="5920">5920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_EVQ_LEN" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_EVQ_LEN">MC_CMD_GET_RESOURCE_LIMITS_OUT_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="5921">5921</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_RXQ_OFST" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_RXQ_OFST">MC_CMD_GET_RESOURCE_LIMITS_OUT_RXQ_OFST</dfn> 8</u></td></tr>
<tr><th id="5922">5922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_RXQ_LEN" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_RXQ_LEN">MC_CMD_GET_RESOURCE_LIMITS_OUT_RXQ_LEN</dfn> 4</u></td></tr>
<tr><th id="5923">5923</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_TXQ_OFST" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_TXQ_OFST">MC_CMD_GET_RESOURCE_LIMITS_OUT_TXQ_OFST</dfn> 12</u></td></tr>
<tr><th id="5924">5924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_TXQ_LEN" data-ref="_M/MC_CMD_GET_RESOURCE_LIMITS_OUT_TXQ_LEN">MC_CMD_GET_RESOURCE_LIMITS_OUT_TXQ_LEN</dfn> 4</u></td></tr>
<tr><th id="5925">5925</th><td></td></tr>
<tr><th id="5926">5926</th><td></td></tr>
<tr><th id="5927">5927</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5928">5928</th><td><i>/* MC_CMD_NVRAM_PARTITIONS</i></td></tr>
<tr><th id="5929">5929</th><td><i> * Reads the list of available virtual NVRAM partition types. Locks required:</i></td></tr>
<tr><th id="5930">5930</th><td><i> * none. Returns: 0, EINVAL (bad type).</i></td></tr>
<tr><th id="5931">5931</th><td><i> */</i></td></tr>
<tr><th id="5932">5932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS" data-ref="_M/MC_CMD_NVRAM_PARTITIONS">MC_CMD_NVRAM_PARTITIONS</dfn> 0x51</u></td></tr>
<tr><th id="5933">5933</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x51_PRIVILEGE_CTG">MC_CMD_0x51_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5934">5934</th><td></td></tr>
<tr><th id="5935">5935</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x51_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x51_PRIVILEGE_CTG">MC_CMD_0x51_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="5936">5936</th><td></td></tr>
<tr><th id="5937">5937</th><td><i>/* MC_CMD_NVRAM_PARTITIONS_IN msgrequest */</i></td></tr>
<tr><th id="5938">5938</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_IN_LEN" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_IN_LEN">MC_CMD_NVRAM_PARTITIONS_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="5939">5939</th><td></td></tr>
<tr><th id="5940">5940</th><td><i>/* MC_CMD_NVRAM_PARTITIONS_OUT msgresponse */</i></td></tr>
<tr><th id="5941">5941</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_OUT_LENMIN" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_OUT_LENMIN">MC_CMD_NVRAM_PARTITIONS_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="5942">5942</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_OUT_LENMAX" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_OUT_LENMAX">MC_CMD_NVRAM_PARTITIONS_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="5943">5943</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_OUT_LEN">MC_CMD_NVRAM_PARTITIONS_OUT_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="5944">5944</th><td><i>/* total number of partitions */</i></td></tr>
<tr><th id="5945">5945</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_OUT_NUM_PARTITIONS_OFST" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_OUT_NUM_PARTITIONS_OFST">MC_CMD_NVRAM_PARTITIONS_OUT_NUM_PARTITIONS_OFST</dfn> 0</u></td></tr>
<tr><th id="5946">5946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_OUT_NUM_PARTITIONS_LEN" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_OUT_NUM_PARTITIONS_LEN">MC_CMD_NVRAM_PARTITIONS_OUT_NUM_PARTITIONS_LEN</dfn> 4</u></td></tr>
<tr><th id="5947">5947</th><td><i>/* type ID code for each of NUM_PARTITIONS partitions */</i></td></tr>
<tr><th id="5948">5948</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_OFST" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_OFST">MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="5949">5949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_LEN" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_LEN">MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="5950">5950</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_MINNUM" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_MINNUM">MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_MINNUM</dfn> 0</u></td></tr>
<tr><th id="5951">5951</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_MAXNUM" data-ref="_M/MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_MAXNUM">MC_CMD_NVRAM_PARTITIONS_OUT_TYPE_ID_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="5952">5952</th><td></td></tr>
<tr><th id="5953">5953</th><td></td></tr>
<tr><th id="5954">5954</th><td><i>/***********************************/</i></td></tr>
<tr><th id="5955">5955</th><td><i>/* MC_CMD_NVRAM_METADATA</i></td></tr>
<tr><th id="5956">5956</th><td><i> * Reads soft metadata for a virtual NVRAM partition type. Locks required:</i></td></tr>
<tr><th id="5957">5957</th><td><i> * none. Returns: 0, EINVAL (bad type).</i></td></tr>
<tr><th id="5958">5958</th><td><i> */</i></td></tr>
<tr><th id="5959">5959</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA" data-ref="_M/MC_CMD_NVRAM_METADATA">MC_CMD_NVRAM_METADATA</dfn> 0x52</u></td></tr>
<tr><th id="5960">5960</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x52_PRIVILEGE_CTG">MC_CMD_0x52_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="5961">5961</th><td></td></tr>
<tr><th id="5962">5962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x52_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x52_PRIVILEGE_CTG">MC_CMD_0x52_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="5963">5963</th><td></td></tr>
<tr><th id="5964">5964</th><td><i>/* MC_CMD_NVRAM_METADATA_IN msgrequest */</i></td></tr>
<tr><th id="5965">5965</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_IN_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_IN_LEN">MC_CMD_NVRAM_METADATA_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="5966">5966</th><td><i>/* Partition type ID code */</i></td></tr>
<tr><th id="5967">5967</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_IN_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_METADATA_IN_TYPE_OFST">MC_CMD_NVRAM_METADATA_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="5968">5968</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_IN_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_IN_TYPE_LEN">MC_CMD_NVRAM_METADATA_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="5969">5969</th><td></td></tr>
<tr><th id="5970">5970</th><td><i>/* MC_CMD_NVRAM_METADATA_OUT msgresponse */</i></td></tr>
<tr><th id="5971">5971</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_LENMIN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_LENMIN">MC_CMD_NVRAM_METADATA_OUT_LENMIN</dfn> 20</u></td></tr>
<tr><th id="5972">5972</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_LENMAX" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_LENMAX">MC_CMD_NVRAM_METADATA_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="5973">5973</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_LEN">MC_CMD_NVRAM_METADATA_OUT_LEN</dfn>(num) (20+1*(num))</u></td></tr>
<tr><th id="5974">5974</th><td><i>/* Partition type ID code */</i></td></tr>
<tr><th id="5975">5975</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_TYPE_OFST" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_TYPE_OFST">MC_CMD_NVRAM_METADATA_OUT_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="5976">5976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_TYPE_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_TYPE_LEN">MC_CMD_NVRAM_METADATA_OUT_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="5977">5977</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_FLAGS_OFST">MC_CMD_NVRAM_METADATA_OUT_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="5978">5978</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_FLAGS_LEN">MC_CMD_NVRAM_METADATA_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="5979">5979</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_VALID_LBN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_VALID_LBN">MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_VALID_LBN</dfn> 0</u></td></tr>
<tr><th id="5980">5980</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_VALID_WIDTH" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_VALID_WIDTH">MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_VALID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="5981">5981</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_VALID_LBN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_VALID_LBN">MC_CMD_NVRAM_METADATA_OUT_VERSION_VALID_LBN</dfn> 1</u></td></tr>
<tr><th id="5982">5982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_VALID_WIDTH" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_VALID_WIDTH">MC_CMD_NVRAM_METADATA_OUT_VERSION_VALID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="5983">5983</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_VALID_LBN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_VALID_LBN">MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_VALID_LBN</dfn> 2</u></td></tr>
<tr><th id="5984">5984</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_VALID_WIDTH" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_VALID_WIDTH">MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_VALID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="5985">5985</th><td><i>/* Subtype ID code for content of this partition */</i></td></tr>
<tr><th id="5986">5986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_OFST" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_OFST">MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_OFST</dfn> 8</u></td></tr>
<tr><th id="5987">5987</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_LEN">MC_CMD_NVRAM_METADATA_OUT_SUBTYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="5988">5988</th><td><i>/* 1st component of W.X.Y.Z version number for content of this partition */</i></td></tr>
<tr><th id="5989">5989</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_W_OFST" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_W_OFST">MC_CMD_NVRAM_METADATA_OUT_VERSION_W_OFST</dfn> 12</u></td></tr>
<tr><th id="5990">5990</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_W_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_W_LEN">MC_CMD_NVRAM_METADATA_OUT_VERSION_W_LEN</dfn> 2</u></td></tr>
<tr><th id="5991">5991</th><td><i>/* 2nd component of W.X.Y.Z version number for content of this partition */</i></td></tr>
<tr><th id="5992">5992</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_X_OFST" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_X_OFST">MC_CMD_NVRAM_METADATA_OUT_VERSION_X_OFST</dfn> 14</u></td></tr>
<tr><th id="5993">5993</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_X_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_X_LEN">MC_CMD_NVRAM_METADATA_OUT_VERSION_X_LEN</dfn> 2</u></td></tr>
<tr><th id="5994">5994</th><td><i>/* 3rd component of W.X.Y.Z version number for content of this partition */</i></td></tr>
<tr><th id="5995">5995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_Y_OFST" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_Y_OFST">MC_CMD_NVRAM_METADATA_OUT_VERSION_Y_OFST</dfn> 16</u></td></tr>
<tr><th id="5996">5996</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_Y_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_Y_LEN">MC_CMD_NVRAM_METADATA_OUT_VERSION_Y_LEN</dfn> 2</u></td></tr>
<tr><th id="5997">5997</th><td><i>/* 4th component of W.X.Y.Z version number for content of this partition */</i></td></tr>
<tr><th id="5998">5998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_Z_OFST" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_Z_OFST">MC_CMD_NVRAM_METADATA_OUT_VERSION_Z_OFST</dfn> 18</u></td></tr>
<tr><th id="5999">5999</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_Z_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_VERSION_Z_LEN">MC_CMD_NVRAM_METADATA_OUT_VERSION_Z_LEN</dfn> 2</u></td></tr>
<tr><th id="6000">6000</th><td><i>/* Zero-terminated string describing the content of this partition */</i></td></tr>
<tr><th id="6001">6001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_OFST" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_OFST">MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_OFST</dfn> 20</u></td></tr>
<tr><th id="6002">6002</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_LEN" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_LEN">MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_LEN</dfn> 1</u></td></tr>
<tr><th id="6003">6003</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_MINNUM" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_MINNUM">MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_MINNUM</dfn> 0</u></td></tr>
<tr><th id="6004">6004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_MAXNUM" data-ref="_M/MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_MAXNUM">MC_CMD_NVRAM_METADATA_OUT_DESCRIPTION_MAXNUM</dfn> 232</u></td></tr>
<tr><th id="6005">6005</th><td></td></tr>
<tr><th id="6006">6006</th><td></td></tr>
<tr><th id="6007">6007</th><td><i>/***********************************/</i></td></tr>
<tr><th id="6008">6008</th><td><i>/* MC_CMD_GET_MAC_ADDRESSES</i></td></tr>
<tr><th id="6009">6009</th><td><i> * Returns the base MAC, count and stride for the requesting function</i></td></tr>
<tr><th id="6010">6010</th><td><i> */</i></td></tr>
<tr><th id="6011">6011</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES">MC_CMD_GET_MAC_ADDRESSES</dfn> 0x55</u></td></tr>
<tr><th id="6012">6012</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x55_PRIVILEGE_CTG">MC_CMD_0x55_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="6013">6013</th><td></td></tr>
<tr><th id="6014">6014</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x55_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x55_PRIVILEGE_CTG">MC_CMD_0x55_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="6015">6015</th><td></td></tr>
<tr><th id="6016">6016</th><td><i>/* MC_CMD_GET_MAC_ADDRESSES_IN msgrequest */</i></td></tr>
<tr><th id="6017">6017</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_IN_LEN" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_IN_LEN">MC_CMD_GET_MAC_ADDRESSES_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="6018">6018</th><td></td></tr>
<tr><th id="6019">6019</th><td><i>/* MC_CMD_GET_MAC_ADDRESSES_OUT msgresponse */</i></td></tr>
<tr><th id="6020">6020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_LEN" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_LEN">MC_CMD_GET_MAC_ADDRESSES_OUT_LEN</dfn> 16</u></td></tr>
<tr><th id="6021">6021</th><td><i>/* Base MAC address */</i></td></tr>
<tr><th id="6022">6022</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_ADDR_BASE_OFST" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_ADDR_BASE_OFST">MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_ADDR_BASE_OFST</dfn> 0</u></td></tr>
<tr><th id="6023">6023</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_ADDR_BASE_LEN" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_ADDR_BASE_LEN">MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_ADDR_BASE_LEN</dfn> 6</u></td></tr>
<tr><th id="6024">6024</th><td><i>/* Padding */</i></td></tr>
<tr><th id="6025">6025</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_RESERVED_OFST" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_RESERVED_OFST">MC_CMD_GET_MAC_ADDRESSES_OUT_RESERVED_OFST</dfn> 6</u></td></tr>
<tr><th id="6026">6026</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_RESERVED_LEN" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_RESERVED_LEN">MC_CMD_GET_MAC_ADDRESSES_OUT_RESERVED_LEN</dfn> 2</u></td></tr>
<tr><th id="6027">6027</th><td><i>/* Number of allocated MAC addresses */</i></td></tr>
<tr><th id="6028">6028</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_COUNT_OFST" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_COUNT_OFST">MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_COUNT_OFST</dfn> 8</u></td></tr>
<tr><th id="6029">6029</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_COUNT_LEN" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_COUNT_LEN">MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="6030">6030</th><td><i>/* Spacing of allocated MAC addresses */</i></td></tr>
<tr><th id="6031">6031</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_STRIDE_OFST" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_STRIDE_OFST">MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_STRIDE_OFST</dfn> 12</u></td></tr>
<tr><th id="6032">6032</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_STRIDE_LEN" data-ref="_M/MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_STRIDE_LEN">MC_CMD_GET_MAC_ADDRESSES_OUT_MAC_STRIDE_LEN</dfn> 4</u></td></tr>
<tr><th id="6033">6033</th><td></td></tr>
<tr><th id="6034">6034</th><td></td></tr>
<tr><th id="6035">6035</th><td><i>/***********************************/</i></td></tr>
<tr><th id="6036">6036</th><td><i>/* MC_CMD_CLP</i></td></tr>
<tr><th id="6037">6037</th><td><i> * Perform a CLP related operation</i></td></tr>
<tr><th id="6038">6038</th><td><i> */</i></td></tr>
<tr><th id="6039">6039</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP" data-ref="_M/MC_CMD_CLP">MC_CMD_CLP</dfn> 0x56</u></td></tr>
<tr><th id="6040">6040</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x56_PRIVILEGE_CTG">MC_CMD_0x56_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="6041">6041</th><td></td></tr>
<tr><th id="6042">6042</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x56_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x56_PRIVILEGE_CTG">MC_CMD_0x56_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="6043">6043</th><td></td></tr>
<tr><th id="6044">6044</th><td><i>/* MC_CMD_CLP_IN msgrequest */</i></td></tr>
<tr><th id="6045">6045</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_LEN" data-ref="_M/MC_CMD_CLP_IN_LEN">MC_CMD_CLP_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="6046">6046</th><td><i>/* Sub operation */</i></td></tr>
<tr><th id="6047">6047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_OP_OFST" data-ref="_M/MC_CMD_CLP_IN_OP_OFST">MC_CMD_CLP_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="6048">6048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_OP_LEN" data-ref="_M/MC_CMD_CLP_IN_OP_LEN">MC_CMD_CLP_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="6049">6049</th><td><i>/* enum: Return to factory default settings */</i></td></tr>
<tr><th id="6050">6050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OP_DEFAULT" data-ref="_M/MC_CMD_CLP_OP_DEFAULT">MC_CMD_CLP_OP_DEFAULT</dfn> 0x1</u></td></tr>
<tr><th id="6051">6051</th><td><i>/* enum: Set MAC address */</i></td></tr>
<tr><th id="6052">6052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OP_SET_MAC" data-ref="_M/MC_CMD_CLP_OP_SET_MAC">MC_CMD_CLP_OP_SET_MAC</dfn> 0x2</u></td></tr>
<tr><th id="6053">6053</th><td><i>/* enum: Get MAC address */</i></td></tr>
<tr><th id="6054">6054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OP_GET_MAC" data-ref="_M/MC_CMD_CLP_OP_GET_MAC">MC_CMD_CLP_OP_GET_MAC</dfn> 0x3</u></td></tr>
<tr><th id="6055">6055</th><td><i>/* enum: Set UEFI/GPXE boot mode */</i></td></tr>
<tr><th id="6056">6056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OP_SET_BOOT" data-ref="_M/MC_CMD_CLP_OP_SET_BOOT">MC_CMD_CLP_OP_SET_BOOT</dfn> 0x4</u></td></tr>
<tr><th id="6057">6057</th><td><i>/* enum: Get UEFI/GPXE boot mode */</i></td></tr>
<tr><th id="6058">6058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OP_GET_BOOT" data-ref="_M/MC_CMD_CLP_OP_GET_BOOT">MC_CMD_CLP_OP_GET_BOOT</dfn> 0x5</u></td></tr>
<tr><th id="6059">6059</th><td></td></tr>
<tr><th id="6060">6060</th><td><i>/* MC_CMD_CLP_OUT msgresponse */</i></td></tr>
<tr><th id="6061">6061</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_LEN" data-ref="_M/MC_CMD_CLP_OUT_LEN">MC_CMD_CLP_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="6062">6062</th><td></td></tr>
<tr><th id="6063">6063</th><td><i>/* MC_CMD_CLP_IN_DEFAULT msgrequest */</i></td></tr>
<tr><th id="6064">6064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_DEFAULT_LEN" data-ref="_M/MC_CMD_CLP_IN_DEFAULT_LEN">MC_CMD_CLP_IN_DEFAULT_LEN</dfn> 4</u></td></tr>
<tr><th id="6065">6065</th><td><i>/*            MC_CMD_CLP_IN_OP_OFST 0 */</i></td></tr>
<tr><th id="6066">6066</th><td><i>/*            MC_CMD_CLP_IN_OP_LEN 4 */</i></td></tr>
<tr><th id="6067">6067</th><td></td></tr>
<tr><th id="6068">6068</th><td><i>/* MC_CMD_CLP_OUT_DEFAULT msgresponse */</i></td></tr>
<tr><th id="6069">6069</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_DEFAULT_LEN" data-ref="_M/MC_CMD_CLP_OUT_DEFAULT_LEN">MC_CMD_CLP_OUT_DEFAULT_LEN</dfn> 0</u></td></tr>
<tr><th id="6070">6070</th><td></td></tr>
<tr><th id="6071">6071</th><td><i>/* MC_CMD_CLP_IN_SET_MAC msgrequest */</i></td></tr>
<tr><th id="6072">6072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_SET_MAC_LEN" data-ref="_M/MC_CMD_CLP_IN_SET_MAC_LEN">MC_CMD_CLP_IN_SET_MAC_LEN</dfn> 12</u></td></tr>
<tr><th id="6073">6073</th><td><i>/*            MC_CMD_CLP_IN_OP_OFST 0 */</i></td></tr>
<tr><th id="6074">6074</th><td><i>/*            MC_CMD_CLP_IN_OP_LEN 4 */</i></td></tr>
<tr><th id="6075">6075</th><td><i>/* MAC address assigned to port */</i></td></tr>
<tr><th id="6076">6076</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_SET_MAC_ADDR_OFST" data-ref="_M/MC_CMD_CLP_IN_SET_MAC_ADDR_OFST">MC_CMD_CLP_IN_SET_MAC_ADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6077">6077</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_SET_MAC_ADDR_LEN" data-ref="_M/MC_CMD_CLP_IN_SET_MAC_ADDR_LEN">MC_CMD_CLP_IN_SET_MAC_ADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="6078">6078</th><td><i>/* Padding */</i></td></tr>
<tr><th id="6079">6079</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_SET_MAC_RESERVED_OFST" data-ref="_M/MC_CMD_CLP_IN_SET_MAC_RESERVED_OFST">MC_CMD_CLP_IN_SET_MAC_RESERVED_OFST</dfn> 10</u></td></tr>
<tr><th id="6080">6080</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_SET_MAC_RESERVED_LEN" data-ref="_M/MC_CMD_CLP_IN_SET_MAC_RESERVED_LEN">MC_CMD_CLP_IN_SET_MAC_RESERVED_LEN</dfn> 2</u></td></tr>
<tr><th id="6081">6081</th><td></td></tr>
<tr><th id="6082">6082</th><td><i>/* MC_CMD_CLP_OUT_SET_MAC msgresponse */</i></td></tr>
<tr><th id="6083">6083</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_SET_MAC_LEN" data-ref="_M/MC_CMD_CLP_OUT_SET_MAC_LEN">MC_CMD_CLP_OUT_SET_MAC_LEN</dfn> 0</u></td></tr>
<tr><th id="6084">6084</th><td></td></tr>
<tr><th id="6085">6085</th><td><i>/* MC_CMD_CLP_IN_GET_MAC msgrequest */</i></td></tr>
<tr><th id="6086">6086</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_GET_MAC_LEN" data-ref="_M/MC_CMD_CLP_IN_GET_MAC_LEN">MC_CMD_CLP_IN_GET_MAC_LEN</dfn> 4</u></td></tr>
<tr><th id="6087">6087</th><td><i>/*            MC_CMD_CLP_IN_OP_OFST 0 */</i></td></tr>
<tr><th id="6088">6088</th><td><i>/*            MC_CMD_CLP_IN_OP_LEN 4 */</i></td></tr>
<tr><th id="6089">6089</th><td></td></tr>
<tr><th id="6090">6090</th><td><i>/* MC_CMD_CLP_OUT_GET_MAC msgresponse */</i></td></tr>
<tr><th id="6091">6091</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_MAC_LEN" data-ref="_M/MC_CMD_CLP_OUT_GET_MAC_LEN">MC_CMD_CLP_OUT_GET_MAC_LEN</dfn> 8</u></td></tr>
<tr><th id="6092">6092</th><td><i>/* MAC address assigned to port */</i></td></tr>
<tr><th id="6093">6093</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_MAC_ADDR_OFST" data-ref="_M/MC_CMD_CLP_OUT_GET_MAC_ADDR_OFST">MC_CMD_CLP_OUT_GET_MAC_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="6094">6094</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_MAC_ADDR_LEN" data-ref="_M/MC_CMD_CLP_OUT_GET_MAC_ADDR_LEN">MC_CMD_CLP_OUT_GET_MAC_ADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="6095">6095</th><td><i>/* Padding */</i></td></tr>
<tr><th id="6096">6096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_MAC_RESERVED_OFST" data-ref="_M/MC_CMD_CLP_OUT_GET_MAC_RESERVED_OFST">MC_CMD_CLP_OUT_GET_MAC_RESERVED_OFST</dfn> 6</u></td></tr>
<tr><th id="6097">6097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_MAC_RESERVED_LEN" data-ref="_M/MC_CMD_CLP_OUT_GET_MAC_RESERVED_LEN">MC_CMD_CLP_OUT_GET_MAC_RESERVED_LEN</dfn> 2</u></td></tr>
<tr><th id="6098">6098</th><td></td></tr>
<tr><th id="6099">6099</th><td><i>/* MC_CMD_CLP_IN_SET_BOOT msgrequest */</i></td></tr>
<tr><th id="6100">6100</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_SET_BOOT_LEN" data-ref="_M/MC_CMD_CLP_IN_SET_BOOT_LEN">MC_CMD_CLP_IN_SET_BOOT_LEN</dfn> 5</u></td></tr>
<tr><th id="6101">6101</th><td><i>/*            MC_CMD_CLP_IN_OP_OFST 0 */</i></td></tr>
<tr><th id="6102">6102</th><td><i>/*            MC_CMD_CLP_IN_OP_LEN 4 */</i></td></tr>
<tr><th id="6103">6103</th><td><i>/* Boot flag */</i></td></tr>
<tr><th id="6104">6104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_SET_BOOT_FLAG_OFST" data-ref="_M/MC_CMD_CLP_IN_SET_BOOT_FLAG_OFST">MC_CMD_CLP_IN_SET_BOOT_FLAG_OFST</dfn> 4</u></td></tr>
<tr><th id="6105">6105</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_SET_BOOT_FLAG_LEN" data-ref="_M/MC_CMD_CLP_IN_SET_BOOT_FLAG_LEN">MC_CMD_CLP_IN_SET_BOOT_FLAG_LEN</dfn> 1</u></td></tr>
<tr><th id="6106">6106</th><td></td></tr>
<tr><th id="6107">6107</th><td><i>/* MC_CMD_CLP_OUT_SET_BOOT msgresponse */</i></td></tr>
<tr><th id="6108">6108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_SET_BOOT_LEN" data-ref="_M/MC_CMD_CLP_OUT_SET_BOOT_LEN">MC_CMD_CLP_OUT_SET_BOOT_LEN</dfn> 0</u></td></tr>
<tr><th id="6109">6109</th><td></td></tr>
<tr><th id="6110">6110</th><td><i>/* MC_CMD_CLP_IN_GET_BOOT msgrequest */</i></td></tr>
<tr><th id="6111">6111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_IN_GET_BOOT_LEN" data-ref="_M/MC_CMD_CLP_IN_GET_BOOT_LEN">MC_CMD_CLP_IN_GET_BOOT_LEN</dfn> 4</u></td></tr>
<tr><th id="6112">6112</th><td><i>/*            MC_CMD_CLP_IN_OP_OFST 0 */</i></td></tr>
<tr><th id="6113">6113</th><td><i>/*            MC_CMD_CLP_IN_OP_LEN 4 */</i></td></tr>
<tr><th id="6114">6114</th><td></td></tr>
<tr><th id="6115">6115</th><td><i>/* MC_CMD_CLP_OUT_GET_BOOT msgresponse */</i></td></tr>
<tr><th id="6116">6116</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_BOOT_LEN" data-ref="_M/MC_CMD_CLP_OUT_GET_BOOT_LEN">MC_CMD_CLP_OUT_GET_BOOT_LEN</dfn> 4</u></td></tr>
<tr><th id="6117">6117</th><td><i>/* Boot flag */</i></td></tr>
<tr><th id="6118">6118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_BOOT_FLAG_OFST" data-ref="_M/MC_CMD_CLP_OUT_GET_BOOT_FLAG_OFST">MC_CMD_CLP_OUT_GET_BOOT_FLAG_OFST</dfn> 0</u></td></tr>
<tr><th id="6119">6119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_BOOT_FLAG_LEN" data-ref="_M/MC_CMD_CLP_OUT_GET_BOOT_FLAG_LEN">MC_CMD_CLP_OUT_GET_BOOT_FLAG_LEN</dfn> 1</u></td></tr>
<tr><th id="6120">6120</th><td><i>/* Padding */</i></td></tr>
<tr><th id="6121">6121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_BOOT_RESERVED_OFST" data-ref="_M/MC_CMD_CLP_OUT_GET_BOOT_RESERVED_OFST">MC_CMD_CLP_OUT_GET_BOOT_RESERVED_OFST</dfn> 1</u></td></tr>
<tr><th id="6122">6122</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CLP_OUT_GET_BOOT_RESERVED_LEN" data-ref="_M/MC_CMD_CLP_OUT_GET_BOOT_RESERVED_LEN">MC_CMD_CLP_OUT_GET_BOOT_RESERVED_LEN</dfn> 3</u></td></tr>
<tr><th id="6123">6123</th><td></td></tr>
<tr><th id="6124">6124</th><td></td></tr>
<tr><th id="6125">6125</th><td><i>/***********************************/</i></td></tr>
<tr><th id="6126">6126</th><td><i>/* MC_CMD_MUM</i></td></tr>
<tr><th id="6127">6127</th><td><i> * Perform a MUM operation</i></td></tr>
<tr><th id="6128">6128</th><td><i> */</i></td></tr>
<tr><th id="6129">6129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM" data-ref="_M/MC_CMD_MUM">MC_CMD_MUM</dfn> 0x57</u></td></tr>
<tr><th id="6130">6130</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x57_PRIVILEGE_CTG">MC_CMD_0x57_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="6131">6131</th><td></td></tr>
<tr><th id="6132">6132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x57_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x57_PRIVILEGE_CTG">MC_CMD_0x57_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="6133">6133</th><td></td></tr>
<tr><th id="6134">6134</th><td><i>/* MC_CMD_MUM_IN msgrequest */</i></td></tr>
<tr><th id="6135">6135</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_LEN" data-ref="_M/MC_CMD_MUM_IN_LEN">MC_CMD_MUM_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="6136">6136</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_OP_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_OP_HDR_OFST">MC_CMD_MUM_IN_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="6137">6137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_OP_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_OP_HDR_LEN">MC_CMD_MUM_IN_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6138">6138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_OP_LBN" data-ref="_M/MC_CMD_MUM_IN_OP_LBN">MC_CMD_MUM_IN_OP_LBN</dfn> 0</u></td></tr>
<tr><th id="6139">6139</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_OP_WIDTH" data-ref="_M/MC_CMD_MUM_IN_OP_WIDTH">MC_CMD_MUM_IN_OP_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6140">6140</th><td><i>/* enum: NULL MCDI command to MUM */</i></td></tr>
<tr><th id="6141">6141</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_NULL" data-ref="_M/MC_CMD_MUM_OP_NULL">MC_CMD_MUM_OP_NULL</dfn> 0x1</u></td></tr>
<tr><th id="6142">6142</th><td><i>/* enum: Get MUM version */</i></td></tr>
<tr><th id="6143">6143</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_GET_VERSION" data-ref="_M/MC_CMD_MUM_OP_GET_VERSION">MC_CMD_MUM_OP_GET_VERSION</dfn> 0x2</u></td></tr>
<tr><th id="6144">6144</th><td><i>/* enum: Issue raw I2C command to MUM */</i></td></tr>
<tr><th id="6145">6145</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_RAW_CMD" data-ref="_M/MC_CMD_MUM_OP_RAW_CMD">MC_CMD_MUM_OP_RAW_CMD</dfn> 0x3</u></td></tr>
<tr><th id="6146">6146</th><td><i>/* enum: Read from registers on devices connected to MUM. */</i></td></tr>
<tr><th id="6147">6147</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_READ" data-ref="_M/MC_CMD_MUM_OP_READ">MC_CMD_MUM_OP_READ</dfn> 0x4</u></td></tr>
<tr><th id="6148">6148</th><td><i>/* enum: Write to registers on devices connected to MUM. */</i></td></tr>
<tr><th id="6149">6149</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_WRITE" data-ref="_M/MC_CMD_MUM_OP_WRITE">MC_CMD_MUM_OP_WRITE</dfn> 0x5</u></td></tr>
<tr><th id="6150">6150</th><td><i>/* enum: Control UART logging. */</i></td></tr>
<tr><th id="6151">6151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_LOG" data-ref="_M/MC_CMD_MUM_OP_LOG">MC_CMD_MUM_OP_LOG</dfn> 0x6</u></td></tr>
<tr><th id="6152">6152</th><td><i>/* enum: Operations on MUM GPIO lines */</i></td></tr>
<tr><th id="6153">6153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_GPIO" data-ref="_M/MC_CMD_MUM_OP_GPIO">MC_CMD_MUM_OP_GPIO</dfn> 0x7</u></td></tr>
<tr><th id="6154">6154</th><td><i>/* enum: Get sensor readings from MUM */</i></td></tr>
<tr><th id="6155">6155</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_READ_SENSORS" data-ref="_M/MC_CMD_MUM_OP_READ_SENSORS">MC_CMD_MUM_OP_READ_SENSORS</dfn> 0x8</u></td></tr>
<tr><th id="6156">6156</th><td><i>/* enum: Initiate clock programming on the MUM */</i></td></tr>
<tr><th id="6157">6157</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_PROGRAM_CLOCKS" data-ref="_M/MC_CMD_MUM_OP_PROGRAM_CLOCKS">MC_CMD_MUM_OP_PROGRAM_CLOCKS</dfn> 0x9</u></td></tr>
<tr><th id="6158">6158</th><td><i>/* enum: Initiate FPGA load from flash on the MUM */</i></td></tr>
<tr><th id="6159">6159</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_FPGA_LOAD" data-ref="_M/MC_CMD_MUM_OP_FPGA_LOAD">MC_CMD_MUM_OP_FPGA_LOAD</dfn> 0xa</u></td></tr>
<tr><th id="6160">6160</th><td><i>/* enum: Request sensor reading from MUM ADC resulting from earlier request via</i></td></tr>
<tr><th id="6161">6161</th><td><i> * MUM ATB</i></td></tr>
<tr><th id="6162">6162</th><td><i> */</i></td></tr>
<tr><th id="6163">6163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_READ_ATB_SENSOR" data-ref="_M/MC_CMD_MUM_OP_READ_ATB_SENSOR">MC_CMD_MUM_OP_READ_ATB_SENSOR</dfn> 0xb</u></td></tr>
<tr><th id="6164">6164</th><td><i>/* enum: Send commands relating to the QSFP ports via the MUM for PHY</i></td></tr>
<tr><th id="6165">6165</th><td><i> * operations</i></td></tr>
<tr><th id="6166">6166</th><td><i> */</i></td></tr>
<tr><th id="6167">6167</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_QSFP" data-ref="_M/MC_CMD_MUM_OP_QSFP">MC_CMD_MUM_OP_QSFP</dfn> 0xc</u></td></tr>
<tr><th id="6168">6168</th><td><i>/* enum: Request discrete and SODIMM DDR info (type, size, speed grade, voltage</i></td></tr>
<tr><th id="6169">6169</th><td><i> * level) from MUM</i></td></tr>
<tr><th id="6170">6170</th><td><i> */</i></td></tr>
<tr><th id="6171">6171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OP_READ_DDR_INFO" data-ref="_M/MC_CMD_MUM_OP_READ_DDR_INFO">MC_CMD_MUM_OP_READ_DDR_INFO</dfn> 0xd</u></td></tr>
<tr><th id="6172">6172</th><td></td></tr>
<tr><th id="6173">6173</th><td><i>/* MC_CMD_MUM_IN_NULL msgrequest */</i></td></tr>
<tr><th id="6174">6174</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_NULL_LEN" data-ref="_M/MC_CMD_MUM_IN_NULL_LEN">MC_CMD_MUM_IN_NULL_LEN</dfn> 4</u></td></tr>
<tr><th id="6175">6175</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6176">6176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_CMD_OFST" data-ref="_M/MC_CMD_MUM_IN_CMD_OFST">MC_CMD_MUM_IN_CMD_OFST</dfn> 0</u></td></tr>
<tr><th id="6177">6177</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_CMD_LEN" data-ref="_M/MC_CMD_MUM_IN_CMD_LEN">MC_CMD_MUM_IN_CMD_LEN</dfn> 4</u></td></tr>
<tr><th id="6178">6178</th><td></td></tr>
<tr><th id="6179">6179</th><td><i>/* MC_CMD_MUM_IN_GET_VERSION msgrequest */</i></td></tr>
<tr><th id="6180">6180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GET_VERSION_LEN" data-ref="_M/MC_CMD_MUM_IN_GET_VERSION_LEN">MC_CMD_MUM_IN_GET_VERSION_LEN</dfn> 4</u></td></tr>
<tr><th id="6181">6181</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6182">6182</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6183">6183</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6184">6184</th><td></td></tr>
<tr><th id="6185">6185</th><td><i>/* MC_CMD_MUM_IN_READ msgrequest */</i></td></tr>
<tr><th id="6186">6186</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_LEN" data-ref="_M/MC_CMD_MUM_IN_READ_LEN">MC_CMD_MUM_IN_READ_LEN</dfn> 16</u></td></tr>
<tr><th id="6187">6187</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6188">6188</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6189">6189</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6190">6190</th><td><i>/* ID of (device connected to MUM) to read from registers of */</i></td></tr>
<tr><th id="6191">6191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_DEVICE_OFST" data-ref="_M/MC_CMD_MUM_IN_READ_DEVICE_OFST">MC_CMD_MUM_IN_READ_DEVICE_OFST</dfn> 4</u></td></tr>
<tr><th id="6192">6192</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_DEVICE_LEN" data-ref="_M/MC_CMD_MUM_IN_READ_DEVICE_LEN">MC_CMD_MUM_IN_READ_DEVICE_LEN</dfn> 4</u></td></tr>
<tr><th id="6193">6193</th><td><i>/* enum: Hittite HMC1035 clock generator on Sorrento board */</i></td></tr>
<tr><th id="6194">6194</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_DEV_HITTITE" data-ref="_M/MC_CMD_MUM_DEV_HITTITE">MC_CMD_MUM_DEV_HITTITE</dfn> 0x1</u></td></tr>
<tr><th id="6195">6195</th><td><i>/* enum: Hittite HMC1035 clock generator for NIC-side on Sorrento board */</i></td></tr>
<tr><th id="6196">6196</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_DEV_HITTITE_NIC" data-ref="_M/MC_CMD_MUM_DEV_HITTITE_NIC">MC_CMD_MUM_DEV_HITTITE_NIC</dfn> 0x2</u></td></tr>
<tr><th id="6197">6197</th><td><i>/* 32-bit address to read from */</i></td></tr>
<tr><th id="6198">6198</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_ADDR_OFST" data-ref="_M/MC_CMD_MUM_IN_READ_ADDR_OFST">MC_CMD_MUM_IN_READ_ADDR_OFST</dfn> 8</u></td></tr>
<tr><th id="6199">6199</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_ADDR_LEN" data-ref="_M/MC_CMD_MUM_IN_READ_ADDR_LEN">MC_CMD_MUM_IN_READ_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6200">6200</th><td><i>/* Number of words to read. */</i></td></tr>
<tr><th id="6201">6201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_NUMWORDS_OFST" data-ref="_M/MC_CMD_MUM_IN_READ_NUMWORDS_OFST">MC_CMD_MUM_IN_READ_NUMWORDS_OFST</dfn> 12</u></td></tr>
<tr><th id="6202">6202</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_NUMWORDS_LEN" data-ref="_M/MC_CMD_MUM_IN_READ_NUMWORDS_LEN">MC_CMD_MUM_IN_READ_NUMWORDS_LEN</dfn> 4</u></td></tr>
<tr><th id="6203">6203</th><td></td></tr>
<tr><th id="6204">6204</th><td><i>/* MC_CMD_MUM_IN_WRITE msgrequest */</i></td></tr>
<tr><th id="6205">6205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_LENMIN" data-ref="_M/MC_CMD_MUM_IN_WRITE_LENMIN">MC_CMD_MUM_IN_WRITE_LENMIN</dfn> 16</u></td></tr>
<tr><th id="6206">6206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_LENMAX" data-ref="_M/MC_CMD_MUM_IN_WRITE_LENMAX">MC_CMD_MUM_IN_WRITE_LENMAX</dfn> 252</u></td></tr>
<tr><th id="6207">6207</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_LEN" data-ref="_M/MC_CMD_MUM_IN_WRITE_LEN">MC_CMD_MUM_IN_WRITE_LEN</dfn>(num) (12+4*(num))</u></td></tr>
<tr><th id="6208">6208</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6209">6209</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6210">6210</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6211">6211</th><td><i>/* ID of (device connected to MUM) to write to registers of */</i></td></tr>
<tr><th id="6212">6212</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_DEVICE_OFST" data-ref="_M/MC_CMD_MUM_IN_WRITE_DEVICE_OFST">MC_CMD_MUM_IN_WRITE_DEVICE_OFST</dfn> 4</u></td></tr>
<tr><th id="6213">6213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_DEVICE_LEN" data-ref="_M/MC_CMD_MUM_IN_WRITE_DEVICE_LEN">MC_CMD_MUM_IN_WRITE_DEVICE_LEN</dfn> 4</u></td></tr>
<tr><th id="6214">6214</th><td><i>/* enum: Hittite HMC1035 clock generator on Sorrento board */</i></td></tr>
<tr><th id="6215">6215</th><td><i>/*               MC_CMD_MUM_DEV_HITTITE 0x1 */</i></td></tr>
<tr><th id="6216">6216</th><td><i>/* 32-bit address to write to */</i></td></tr>
<tr><th id="6217">6217</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_ADDR_OFST" data-ref="_M/MC_CMD_MUM_IN_WRITE_ADDR_OFST">MC_CMD_MUM_IN_WRITE_ADDR_OFST</dfn> 8</u></td></tr>
<tr><th id="6218">6218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_ADDR_LEN" data-ref="_M/MC_CMD_MUM_IN_WRITE_ADDR_LEN">MC_CMD_MUM_IN_WRITE_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6219">6219</th><td><i>/* Words to write */</i></td></tr>
<tr><th id="6220">6220</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_BUFFER_OFST" data-ref="_M/MC_CMD_MUM_IN_WRITE_BUFFER_OFST">MC_CMD_MUM_IN_WRITE_BUFFER_OFST</dfn> 12</u></td></tr>
<tr><th id="6221">6221</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_BUFFER_LEN" data-ref="_M/MC_CMD_MUM_IN_WRITE_BUFFER_LEN">MC_CMD_MUM_IN_WRITE_BUFFER_LEN</dfn> 4</u></td></tr>
<tr><th id="6222">6222</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_BUFFER_MINNUM" data-ref="_M/MC_CMD_MUM_IN_WRITE_BUFFER_MINNUM">MC_CMD_MUM_IN_WRITE_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="6223">6223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_WRITE_BUFFER_MAXNUM" data-ref="_M/MC_CMD_MUM_IN_WRITE_BUFFER_MAXNUM">MC_CMD_MUM_IN_WRITE_BUFFER_MAXNUM</dfn> 60</u></td></tr>
<tr><th id="6224">6224</th><td></td></tr>
<tr><th id="6225">6225</th><td><i>/* MC_CMD_MUM_IN_RAW_CMD msgrequest */</i></td></tr>
<tr><th id="6226">6226</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_LENMIN" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_LENMIN">MC_CMD_MUM_IN_RAW_CMD_LENMIN</dfn> 17</u></td></tr>
<tr><th id="6227">6227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_LENMAX" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_LENMAX">MC_CMD_MUM_IN_RAW_CMD_LENMAX</dfn> 252</u></td></tr>
<tr><th id="6228">6228</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_LEN" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_LEN">MC_CMD_MUM_IN_RAW_CMD_LEN</dfn>(num) (16+1*(num))</u></td></tr>
<tr><th id="6229">6229</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6230">6230</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6231">6231</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6232">6232</th><td><i>/* MUM I2C cmd code */</i></td></tr>
<tr><th id="6233">6233</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_CMD_CODE_OFST" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_CMD_CODE_OFST">MC_CMD_MUM_IN_RAW_CMD_CMD_CODE_OFST</dfn> 4</u></td></tr>
<tr><th id="6234">6234</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_CMD_CODE_LEN" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_CMD_CODE_LEN">MC_CMD_MUM_IN_RAW_CMD_CMD_CODE_LEN</dfn> 4</u></td></tr>
<tr><th id="6235">6235</th><td><i>/* Number of bytes to write */</i></td></tr>
<tr><th id="6236">6236</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_NUM_WRITE_OFST" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_NUM_WRITE_OFST">MC_CMD_MUM_IN_RAW_CMD_NUM_WRITE_OFST</dfn> 8</u></td></tr>
<tr><th id="6237">6237</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_NUM_WRITE_LEN" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_NUM_WRITE_LEN">MC_CMD_MUM_IN_RAW_CMD_NUM_WRITE_LEN</dfn> 4</u></td></tr>
<tr><th id="6238">6238</th><td><i>/* Number of bytes to read */</i></td></tr>
<tr><th id="6239">6239</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_NUM_READ_OFST" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_NUM_READ_OFST">MC_CMD_MUM_IN_RAW_CMD_NUM_READ_OFST</dfn> 12</u></td></tr>
<tr><th id="6240">6240</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_NUM_READ_LEN" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_NUM_READ_LEN">MC_CMD_MUM_IN_RAW_CMD_NUM_READ_LEN</dfn> 4</u></td></tr>
<tr><th id="6241">6241</th><td><i>/* Bytes to write */</i></td></tr>
<tr><th id="6242">6242</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_OFST" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_OFST">MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_OFST</dfn> 16</u></td></tr>
<tr><th id="6243">6243</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_LEN" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_LEN">MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="6244">6244</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_MINNUM" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_MINNUM">MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="6245">6245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_MAXNUM" data-ref="_M/MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_MAXNUM">MC_CMD_MUM_IN_RAW_CMD_WRITE_DATA_MAXNUM</dfn> 236</u></td></tr>
<tr><th id="6246">6246</th><td></td></tr>
<tr><th id="6247">6247</th><td><i>/* MC_CMD_MUM_IN_LOG msgrequest */</i></td></tr>
<tr><th id="6248">6248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_LOG_LEN" data-ref="_M/MC_CMD_MUM_IN_LOG_LEN">MC_CMD_MUM_IN_LOG_LEN</dfn> 8</u></td></tr>
<tr><th id="6249">6249</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6250">6250</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6251">6251</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6252">6252</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_LOG_OP_OFST" data-ref="_M/MC_CMD_MUM_IN_LOG_OP_OFST">MC_CMD_MUM_IN_LOG_OP_OFST</dfn> 4</u></td></tr>
<tr><th id="6253">6253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_LOG_OP_LEN" data-ref="_M/MC_CMD_MUM_IN_LOG_OP_LEN">MC_CMD_MUM_IN_LOG_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="6254">6254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_LOG_OP_UART" data-ref="_M/MC_CMD_MUM_IN_LOG_OP_UART">MC_CMD_MUM_IN_LOG_OP_UART</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="6255">6255</th><td></td></tr>
<tr><th id="6256">6256</th><td><i>/* MC_CMD_MUM_IN_LOG_OP_UART msgrequest */</i></td></tr>
<tr><th id="6257">6257</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_LOG_OP_UART_LEN" data-ref="_M/MC_CMD_MUM_IN_LOG_OP_UART_LEN">MC_CMD_MUM_IN_LOG_OP_UART_LEN</dfn> 12</u></td></tr>
<tr><th id="6258">6258</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6259">6259</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6260">6260</th><td><i>/*            MC_CMD_MUM_IN_LOG_OP_OFST 4 */</i></td></tr>
<tr><th id="6261">6261</th><td><i>/*            MC_CMD_MUM_IN_LOG_OP_LEN 4 */</i></td></tr>
<tr><th id="6262">6262</th><td><i>/* Enable/disable debug output to UART */</i></td></tr>
<tr><th id="6263">6263</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_LOG_OP_UART_ENABLE_OFST" data-ref="_M/MC_CMD_MUM_IN_LOG_OP_UART_ENABLE_OFST">MC_CMD_MUM_IN_LOG_OP_UART_ENABLE_OFST</dfn> 8</u></td></tr>
<tr><th id="6264">6264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_LOG_OP_UART_ENABLE_LEN" data-ref="_M/MC_CMD_MUM_IN_LOG_OP_UART_ENABLE_LEN">MC_CMD_MUM_IN_LOG_OP_UART_ENABLE_LEN</dfn> 4</u></td></tr>
<tr><th id="6265">6265</th><td></td></tr>
<tr><th id="6266">6266</th><td><i>/* MC_CMD_MUM_IN_GPIO msgrequest */</i></td></tr>
<tr><th id="6267">6267</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_LEN">MC_CMD_MUM_IN_GPIO_LEN</dfn> 8</u></td></tr>
<tr><th id="6268">6268</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6269">6269</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6270">6270</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6271">6271</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_HDR_OFST">MC_CMD_MUM_IN_GPIO_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6272">6272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_HDR_LEN">MC_CMD_MUM_IN_GPIO_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6273">6273</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OPCODE_LBN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OPCODE_LBN">MC_CMD_MUM_IN_GPIO_OPCODE_LBN</dfn> 0</u></td></tr>
<tr><th id="6274">6274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OPCODE_WIDTH" data-ref="_M/MC_CMD_MUM_IN_GPIO_OPCODE_WIDTH">MC_CMD_MUM_IN_GPIO_OPCODE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6275">6275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_IN_READ" data-ref="_M/MC_CMD_MUM_IN_GPIO_IN_READ">MC_CMD_MUM_IN_GPIO_IN_READ</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="6276">6276</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE">MC_CMD_MUM_IN_GPIO_OUT_WRITE</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="6277">6277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_READ" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_READ">MC_CMD_MUM_IN_GPIO_OUT_READ</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="6278">6278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="6279">6279</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="6280">6280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP">MC_CMD_MUM_IN_GPIO_OP</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="6281">6281</th><td></td></tr>
<tr><th id="6282">6282</th><td><i>/* MC_CMD_MUM_IN_GPIO_IN_READ msgrequest */</i></td></tr>
<tr><th id="6283">6283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_IN_READ_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_IN_READ_LEN">MC_CMD_MUM_IN_GPIO_IN_READ_LEN</dfn> 8</u></td></tr>
<tr><th id="6284">6284</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6285">6285</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6286">6286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_IN_READ_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_IN_READ_HDR_OFST">MC_CMD_MUM_IN_GPIO_IN_READ_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6287">6287</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_IN_READ_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_IN_READ_HDR_LEN">MC_CMD_MUM_IN_GPIO_IN_READ_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6288">6288</th><td></td></tr>
<tr><th id="6289">6289</th><td><i>/* MC_CMD_MUM_IN_GPIO_OUT_WRITE msgrequest */</i></td></tr>
<tr><th id="6290">6290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_LEN">MC_CMD_MUM_IN_GPIO_OUT_WRITE_LEN</dfn> 16</u></td></tr>
<tr><th id="6291">6291</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6292">6292</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6293">6293</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_HDR_OFST">MC_CMD_MUM_IN_GPIO_OUT_WRITE_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6294">6294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_HDR_LEN">MC_CMD_MUM_IN_GPIO_OUT_WRITE_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6295">6295</th><td><i>/* The first 32-bit word to be written to the GPIO OUT register. */</i></td></tr>
<tr><th id="6296">6296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK1_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK1_OFST">MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK1_OFST</dfn> 8</u></td></tr>
<tr><th id="6297">6297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK1_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK1_LEN">MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK1_LEN</dfn> 4</u></td></tr>
<tr><th id="6298">6298</th><td><i>/* The second 32-bit word to be written to the GPIO OUT register. */</i></td></tr>
<tr><th id="6299">6299</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK2_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK2_OFST">MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK2_OFST</dfn> 12</u></td></tr>
<tr><th id="6300">6300</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK2_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK2_LEN">MC_CMD_MUM_IN_GPIO_OUT_WRITE_GPIOMASK2_LEN</dfn> 4</u></td></tr>
<tr><th id="6301">6301</th><td></td></tr>
<tr><th id="6302">6302</th><td><i>/* MC_CMD_MUM_IN_GPIO_OUT_READ msgrequest */</i></td></tr>
<tr><th id="6303">6303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_READ_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_READ_LEN">MC_CMD_MUM_IN_GPIO_OUT_READ_LEN</dfn> 8</u></td></tr>
<tr><th id="6304">6304</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6305">6305</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6306">6306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_READ_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_READ_HDR_OFST">MC_CMD_MUM_IN_GPIO_OUT_READ_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6307">6307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_READ_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_READ_HDR_LEN">MC_CMD_MUM_IN_GPIO_OUT_READ_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6308">6308</th><td></td></tr>
<tr><th id="6309">6309</th><td><i>/* MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE msgrequest */</i></td></tr>
<tr><th id="6310">6310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_LEN">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_LEN</dfn> 16</u></td></tr>
<tr><th id="6311">6311</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6312">6312</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6313">6313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_HDR_OFST">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6314">6314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_HDR_LEN">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6315">6315</th><td><i>/* The first 32-bit word to be written to the GPIO OUT ENABLE register. */</i></td></tr>
<tr><th id="6316">6316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK1_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK1_OFST">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK1_OFST</dfn> 8</u></td></tr>
<tr><th id="6317">6317</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK1_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK1_LEN">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK1_LEN</dfn> 4</u></td></tr>
<tr><th id="6318">6318</th><td><i>/* The second 32-bit word to be written to the GPIO OUT ENABLE register. */</i></td></tr>
<tr><th id="6319">6319</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK2_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK2_OFST">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK2_OFST</dfn> 12</u></td></tr>
<tr><th id="6320">6320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK2_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK2_LEN">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_WRITE_GPIOMASK2_LEN</dfn> 4</u></td></tr>
<tr><th id="6321">6321</th><td></td></tr>
<tr><th id="6322">6322</th><td><i>/* MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ msgrequest */</i></td></tr>
<tr><th id="6323">6323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ_LEN">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ_LEN</dfn> 8</u></td></tr>
<tr><th id="6324">6324</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6325">6325</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6326">6326</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ_HDR_OFST">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6327">6327</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ_HDR_LEN">MC_CMD_MUM_IN_GPIO_OUT_ENABLE_READ_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6328">6328</th><td></td></tr>
<tr><th id="6329">6329</th><td><i>/* MC_CMD_MUM_IN_GPIO_OP msgrequest */</i></td></tr>
<tr><th id="6330">6330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_LEN">MC_CMD_MUM_IN_GPIO_OP_LEN</dfn> 8</u></td></tr>
<tr><th id="6331">6331</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6332">6332</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6333">6333</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_HDR_OFST">MC_CMD_MUM_IN_GPIO_OP_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6334">6334</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_HDR_LEN">MC_CMD_MUM_IN_GPIO_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6335">6335</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_BITWISE_OP_LBN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_BITWISE_OP_LBN">MC_CMD_MUM_IN_GPIO_OP_BITWISE_OP_LBN</dfn> 8</u></td></tr>
<tr><th id="6336">6336</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_BITWISE_OP_WIDTH" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_BITWISE_OP_WIDTH">MC_CMD_MUM_IN_GPIO_OP_BITWISE_OP_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6337">6337</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_READ" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_READ">MC_CMD_MUM_IN_GPIO_OP_OUT_READ</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="6338">6338</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE">MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="6339">6339</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG">MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="6340">6340</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE">MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="6341">6341</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_GPIO_NUMBER_LBN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_GPIO_NUMBER_LBN">MC_CMD_MUM_IN_GPIO_OP_GPIO_NUMBER_LBN</dfn> 16</u></td></tr>
<tr><th id="6342">6342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_GPIO_NUMBER_WIDTH" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_GPIO_NUMBER_WIDTH">MC_CMD_MUM_IN_GPIO_OP_GPIO_NUMBER_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6343">6343</th><td></td></tr>
<tr><th id="6344">6344</th><td><i>/* MC_CMD_MUM_IN_GPIO_OP_OUT_READ msgrequest */</i></td></tr>
<tr><th id="6345">6345</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_READ_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_READ_LEN">MC_CMD_MUM_IN_GPIO_OP_OUT_READ_LEN</dfn> 8</u></td></tr>
<tr><th id="6346">6346</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6347">6347</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6348">6348</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_READ_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_READ_HDR_OFST">MC_CMD_MUM_IN_GPIO_OP_OUT_READ_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6349">6349</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_READ_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_READ_HDR_LEN">MC_CMD_MUM_IN_GPIO_OP_OUT_READ_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6350">6350</th><td></td></tr>
<tr><th id="6351">6351</th><td><i>/* MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE msgrequest */</i></td></tr>
<tr><th id="6352">6352</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_LEN">MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_LEN</dfn> 8</u></td></tr>
<tr><th id="6353">6353</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6354">6354</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6355">6355</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_HDR_OFST">MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6356">6356</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_HDR_LEN">MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6357">6357</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_WRITEBIT_LBN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_WRITEBIT_LBN">MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_WRITEBIT_LBN</dfn> 24</u></td></tr>
<tr><th id="6358">6358</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_WRITEBIT_WIDTH" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_WRITEBIT_WIDTH">MC_CMD_MUM_IN_GPIO_OP_OUT_WRITE_WRITEBIT_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6359">6359</th><td></td></tr>
<tr><th id="6360">6360</th><td><i>/* MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG msgrequest */</i></td></tr>
<tr><th id="6361">6361</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_LEN">MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_LEN</dfn> 8</u></td></tr>
<tr><th id="6362">6362</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6363">6363</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6364">6364</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_HDR_OFST">MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6365">6365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_HDR_LEN">MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6366">6366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_CFG_LBN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_CFG_LBN">MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_CFG_LBN</dfn> 24</u></td></tr>
<tr><th id="6367">6367</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_CFG_WIDTH" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_CFG_WIDTH">MC_CMD_MUM_IN_GPIO_OP_OUT_CONFIG_CFG_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6368">6368</th><td></td></tr>
<tr><th id="6369">6369</th><td><i>/* MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE msgrequest */</i></td></tr>
<tr><th id="6370">6370</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_LEN">MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_LEN</dfn> 8</u></td></tr>
<tr><th id="6371">6371</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6372">6372</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6373">6373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_HDR_OFST">MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6374">6374</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_HDR_LEN">MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6375">6375</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_ENABLEBIT_LBN" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_ENABLEBIT_LBN">MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_ENABLEBIT_LBN</dfn> 24</u></td></tr>
<tr><th id="6376">6376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_ENABLEBIT_WIDTH" data-ref="_M/MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_ENABLEBIT_WIDTH">MC_CMD_MUM_IN_GPIO_OP_OUT_ENABLE_ENABLEBIT_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6377">6377</th><td></td></tr>
<tr><th id="6378">6378</th><td><i>/* MC_CMD_MUM_IN_READ_SENSORS msgrequest */</i></td></tr>
<tr><th id="6379">6379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_SENSORS_LEN" data-ref="_M/MC_CMD_MUM_IN_READ_SENSORS_LEN">MC_CMD_MUM_IN_READ_SENSORS_LEN</dfn> 8</u></td></tr>
<tr><th id="6380">6380</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6381">6381</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6382">6382</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6383">6383</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_SENSORS_PARAMS_OFST" data-ref="_M/MC_CMD_MUM_IN_READ_SENSORS_PARAMS_OFST">MC_CMD_MUM_IN_READ_SENSORS_PARAMS_OFST</dfn> 4</u></td></tr>
<tr><th id="6384">6384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_SENSORS_PARAMS_LEN" data-ref="_M/MC_CMD_MUM_IN_READ_SENSORS_PARAMS_LEN">MC_CMD_MUM_IN_READ_SENSORS_PARAMS_LEN</dfn> 4</u></td></tr>
<tr><th id="6385">6385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_SENSORS_SENSOR_ID_LBN" data-ref="_M/MC_CMD_MUM_IN_READ_SENSORS_SENSOR_ID_LBN">MC_CMD_MUM_IN_READ_SENSORS_SENSOR_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="6386">6386</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_SENSORS_SENSOR_ID_WIDTH" data-ref="_M/MC_CMD_MUM_IN_READ_SENSORS_SENSOR_ID_WIDTH">MC_CMD_MUM_IN_READ_SENSORS_SENSOR_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6387">6387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_SENSORS_NUM_SENSORS_LBN" data-ref="_M/MC_CMD_MUM_IN_READ_SENSORS_NUM_SENSORS_LBN">MC_CMD_MUM_IN_READ_SENSORS_NUM_SENSORS_LBN</dfn> 8</u></td></tr>
<tr><th id="6388">6388</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_SENSORS_NUM_SENSORS_WIDTH" data-ref="_M/MC_CMD_MUM_IN_READ_SENSORS_NUM_SENSORS_WIDTH">MC_CMD_MUM_IN_READ_SENSORS_NUM_SENSORS_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6389">6389</th><td></td></tr>
<tr><th id="6390">6390</th><td><i>/* MC_CMD_MUM_IN_PROGRAM_CLOCKS msgrequest */</i></td></tr>
<tr><th id="6391">6391</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_LEN" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_LEN">MC_CMD_MUM_IN_PROGRAM_CLOCKS_LEN</dfn> 12</u></td></tr>
<tr><th id="6392">6392</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6393">6393</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6394">6394</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6395">6395</th><td><i>/* Bit-mask of clocks to be programmed */</i></td></tr>
<tr><th id="6396">6396</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_MASK_OFST" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_MASK_OFST">MC_CMD_MUM_IN_PROGRAM_CLOCKS_MASK_OFST</dfn> 4</u></td></tr>
<tr><th id="6397">6397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_MASK_LEN" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_MASK_LEN">MC_CMD_MUM_IN_PROGRAM_CLOCKS_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="6398">6398</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_CLOCK_ID_FPGA" data-ref="_M/MC_CMD_MUM_CLOCK_ID_FPGA">MC_CMD_MUM_CLOCK_ID_FPGA</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="6399">6399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_CLOCK_ID_DDR" data-ref="_M/MC_CMD_MUM_CLOCK_ID_DDR">MC_CMD_MUM_CLOCK_ID_DDR</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="6400">6400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_CLOCK_ID_NIC" data-ref="_M/MC_CMD_MUM_CLOCK_ID_NIC">MC_CMD_MUM_CLOCK_ID_NIC</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="6401">6401</th><td><i>/* Control flags for clock programming */</i></td></tr>
<tr><th id="6402">6402</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_FLAGS_OFST" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_FLAGS_OFST">MC_CMD_MUM_IN_PROGRAM_CLOCKS_FLAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="6403">6403</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_FLAGS_LEN" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_FLAGS_LEN">MC_CMD_MUM_IN_PROGRAM_CLOCKS_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="6404">6404</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_OVERCLOCK_110_LBN" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_OVERCLOCK_110_LBN">MC_CMD_MUM_IN_PROGRAM_CLOCKS_OVERCLOCK_110_LBN</dfn> 0</u></td></tr>
<tr><th id="6405">6405</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_OVERCLOCK_110_WIDTH" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_OVERCLOCK_110_WIDTH">MC_CMD_MUM_IN_PROGRAM_CLOCKS_OVERCLOCK_110_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6406">6406</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_NIC_FROM_FPGA_LBN" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_NIC_FROM_FPGA_LBN">MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_NIC_FROM_FPGA_LBN</dfn> 1</u></td></tr>
<tr><th id="6407">6407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_NIC_FROM_FPGA_WIDTH" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_NIC_FROM_FPGA_WIDTH">MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_NIC_FROM_FPGA_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6408">6408</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_REF_FROM_XO_LBN" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_REF_FROM_XO_LBN">MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_REF_FROM_XO_LBN</dfn> 2</u></td></tr>
<tr><th id="6409">6409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_REF_FROM_XO_WIDTH" data-ref="_M/MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_REF_FROM_XO_WIDTH">MC_CMD_MUM_IN_PROGRAM_CLOCKS_CLOCK_REF_FROM_XO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6410">6410</th><td></td></tr>
<tr><th id="6411">6411</th><td><i>/* MC_CMD_MUM_IN_FPGA_LOAD msgrequest */</i></td></tr>
<tr><th id="6412">6412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_FPGA_LOAD_LEN" data-ref="_M/MC_CMD_MUM_IN_FPGA_LOAD_LEN">MC_CMD_MUM_IN_FPGA_LOAD_LEN</dfn> 8</u></td></tr>
<tr><th id="6413">6413</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6414">6414</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6415">6415</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6416">6416</th><td><i>/* Enable/Disable FPGA config from flash */</i></td></tr>
<tr><th id="6417">6417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_FPGA_LOAD_ENABLE_OFST" data-ref="_M/MC_CMD_MUM_IN_FPGA_LOAD_ENABLE_OFST">MC_CMD_MUM_IN_FPGA_LOAD_ENABLE_OFST</dfn> 4</u></td></tr>
<tr><th id="6418">6418</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_FPGA_LOAD_ENABLE_LEN" data-ref="_M/MC_CMD_MUM_IN_FPGA_LOAD_ENABLE_LEN">MC_CMD_MUM_IN_FPGA_LOAD_ENABLE_LEN</dfn> 4</u></td></tr>
<tr><th id="6419">6419</th><td></td></tr>
<tr><th id="6420">6420</th><td><i>/* MC_CMD_MUM_IN_READ_ATB_SENSOR msgrequest */</i></td></tr>
<tr><th id="6421">6421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_ATB_SENSOR_LEN" data-ref="_M/MC_CMD_MUM_IN_READ_ATB_SENSOR_LEN">MC_CMD_MUM_IN_READ_ATB_SENSOR_LEN</dfn> 4</u></td></tr>
<tr><th id="6422">6422</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6423">6423</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6424">6424</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6425">6425</th><td></td></tr>
<tr><th id="6426">6426</th><td><i>/* MC_CMD_MUM_IN_QSFP msgrequest */</i></td></tr>
<tr><th id="6427">6427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_LEN">MC_CMD_MUM_IN_QSFP_LEN</dfn> 12</u></td></tr>
<tr><th id="6428">6428</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6429">6429</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6430">6430</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6431">6431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_HDR_OFST">MC_CMD_MUM_IN_QSFP_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6432">6432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_HDR_LEN">MC_CMD_MUM_IN_QSFP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6433">6433</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_OPCODE_LBN" data-ref="_M/MC_CMD_MUM_IN_QSFP_OPCODE_LBN">MC_CMD_MUM_IN_QSFP_OPCODE_LBN</dfn> 0</u></td></tr>
<tr><th id="6434">6434</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_OPCODE_WIDTH" data-ref="_M/MC_CMD_MUM_IN_QSFP_OPCODE_WIDTH">MC_CMD_MUM_IN_QSFP_OPCODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="6435">6435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_INIT" data-ref="_M/MC_CMD_MUM_IN_QSFP_INIT">MC_CMD_MUM_IN_QSFP_INIT</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="6436">6436</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE">MC_CMD_MUM_IN_QSFP_RECONFIGURE</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="6437">6437</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP">MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="6438">6438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO">MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="6439">6439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS" data-ref="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS">MC_CMD_MUM_IN_QSFP_FILL_STATS</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="6440">6440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST" data-ref="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST">MC_CMD_MUM_IN_QSFP_POLL_BIST</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="6441">6441</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_IDX_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_IDX_OFST">MC_CMD_MUM_IN_QSFP_IDX_OFST</dfn> 8</u></td></tr>
<tr><th id="6442">6442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_IDX_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_IDX_LEN">MC_CMD_MUM_IN_QSFP_IDX_LEN</dfn> 4</u></td></tr>
<tr><th id="6443">6443</th><td></td></tr>
<tr><th id="6444">6444</th><td><i>/* MC_CMD_MUM_IN_QSFP_INIT msgrequest */</i></td></tr>
<tr><th id="6445">6445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_INIT_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_INIT_LEN">MC_CMD_MUM_IN_QSFP_INIT_LEN</dfn> 16</u></td></tr>
<tr><th id="6446">6446</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6447">6447</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6448">6448</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_INIT_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_INIT_HDR_OFST">MC_CMD_MUM_IN_QSFP_INIT_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6449">6449</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_INIT_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_INIT_HDR_LEN">MC_CMD_MUM_IN_QSFP_INIT_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6450">6450</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_INIT_IDX_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_INIT_IDX_OFST">MC_CMD_MUM_IN_QSFP_INIT_IDX_OFST</dfn> 8</u></td></tr>
<tr><th id="6451">6451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_INIT_IDX_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_INIT_IDX_LEN">MC_CMD_MUM_IN_QSFP_INIT_IDX_LEN</dfn> 4</u></td></tr>
<tr><th id="6452">6452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_INIT_CAGE_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_INIT_CAGE_OFST">MC_CMD_MUM_IN_QSFP_INIT_CAGE_OFST</dfn> 12</u></td></tr>
<tr><th id="6453">6453</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_INIT_CAGE_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_INIT_CAGE_LEN">MC_CMD_MUM_IN_QSFP_INIT_CAGE_LEN</dfn> 4</u></td></tr>
<tr><th id="6454">6454</th><td></td></tr>
<tr><th id="6455">6455</th><td><i>/* MC_CMD_MUM_IN_QSFP_RECONFIGURE msgrequest */</i></td></tr>
<tr><th id="6456">6456</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_LEN">MC_CMD_MUM_IN_QSFP_RECONFIGURE_LEN</dfn> 24</u></td></tr>
<tr><th id="6457">6457</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6458">6458</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6459">6459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_HDR_OFST">MC_CMD_MUM_IN_QSFP_RECONFIGURE_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6460">6460</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_HDR_LEN">MC_CMD_MUM_IN_QSFP_RECONFIGURE_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6461">6461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_IDX_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_IDX_OFST">MC_CMD_MUM_IN_QSFP_RECONFIGURE_IDX_OFST</dfn> 8</u></td></tr>
<tr><th id="6462">6462</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_IDX_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_IDX_LEN">MC_CMD_MUM_IN_QSFP_RECONFIGURE_IDX_LEN</dfn> 4</u></td></tr>
<tr><th id="6463">6463</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_TX_DISABLE_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_TX_DISABLE_OFST">MC_CMD_MUM_IN_QSFP_RECONFIGURE_TX_DISABLE_OFST</dfn> 12</u></td></tr>
<tr><th id="6464">6464</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_TX_DISABLE_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_TX_DISABLE_LEN">MC_CMD_MUM_IN_QSFP_RECONFIGURE_TX_DISABLE_LEN</dfn> 4</u></td></tr>
<tr><th id="6465">6465</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LANES_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LANES_OFST">MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LANES_OFST</dfn> 16</u></td></tr>
<tr><th id="6466">6466</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LANES_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LANES_LEN">MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LANES_LEN</dfn> 4</u></td></tr>
<tr><th id="6467">6467</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LINK_SPEED_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LINK_SPEED_OFST">MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LINK_SPEED_OFST</dfn> 20</u></td></tr>
<tr><th id="6468">6468</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LINK_SPEED_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LINK_SPEED_LEN">MC_CMD_MUM_IN_QSFP_RECONFIGURE_PORT_LINK_SPEED_LEN</dfn> 4</u></td></tr>
<tr><th id="6469">6469</th><td></td></tr>
<tr><th id="6470">6470</th><td><i>/* MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP msgrequest */</i></td></tr>
<tr><th id="6471">6471</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_LEN">MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_LEN</dfn> 12</u></td></tr>
<tr><th id="6472">6472</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6473">6473</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6474">6474</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_HDR_OFST">MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6475">6475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_HDR_LEN">MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6476">6476</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_IDX_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_IDX_OFST">MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_IDX_OFST</dfn> 8</u></td></tr>
<tr><th id="6477">6477</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_IDX_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_IDX_LEN">MC_CMD_MUM_IN_QSFP_GET_SUPPORTED_CAP_IDX_LEN</dfn> 4</u></td></tr>
<tr><th id="6478">6478</th><td></td></tr>
<tr><th id="6479">6479</th><td><i>/* MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO msgrequest */</i></td></tr>
<tr><th id="6480">6480</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_LEN">MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_LEN</dfn> 16</u></td></tr>
<tr><th id="6481">6481</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6482">6482</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6483">6483</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_HDR_OFST">MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6484">6484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_HDR_LEN">MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6485">6485</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_IDX_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_IDX_OFST">MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_IDX_OFST</dfn> 8</u></td></tr>
<tr><th id="6486">6486</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_IDX_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_IDX_LEN">MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_IDX_LEN</dfn> 4</u></td></tr>
<tr><th id="6487">6487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_PAGE_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_PAGE_OFST">MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_PAGE_OFST</dfn> 12</u></td></tr>
<tr><th id="6488">6488</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_PAGE_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_PAGE_LEN">MC_CMD_MUM_IN_QSFP_GET_MEDIA_INFO_PAGE_LEN</dfn> 4</u></td></tr>
<tr><th id="6489">6489</th><td></td></tr>
<tr><th id="6490">6490</th><td><i>/* MC_CMD_MUM_IN_QSFP_FILL_STATS msgrequest */</i></td></tr>
<tr><th id="6491">6491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_LEN">MC_CMD_MUM_IN_QSFP_FILL_STATS_LEN</dfn> 12</u></td></tr>
<tr><th id="6492">6492</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6493">6493</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6494">6494</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_HDR_OFST">MC_CMD_MUM_IN_QSFP_FILL_STATS_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6495">6495</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_HDR_LEN">MC_CMD_MUM_IN_QSFP_FILL_STATS_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6496">6496</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_IDX_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_IDX_OFST">MC_CMD_MUM_IN_QSFP_FILL_STATS_IDX_OFST</dfn> 8</u></td></tr>
<tr><th id="6497">6497</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_IDX_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_FILL_STATS_IDX_LEN">MC_CMD_MUM_IN_QSFP_FILL_STATS_IDX_LEN</dfn> 4</u></td></tr>
<tr><th id="6498">6498</th><td></td></tr>
<tr><th id="6499">6499</th><td><i>/* MC_CMD_MUM_IN_QSFP_POLL_BIST msgrequest */</i></td></tr>
<tr><th id="6500">6500</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_LEN">MC_CMD_MUM_IN_QSFP_POLL_BIST_LEN</dfn> 12</u></td></tr>
<tr><th id="6501">6501</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6502">6502</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6503">6503</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_HDR_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_HDR_OFST">MC_CMD_MUM_IN_QSFP_POLL_BIST_HDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6504">6504</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_HDR_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_HDR_LEN">MC_CMD_MUM_IN_QSFP_POLL_BIST_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="6505">6505</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_IDX_OFST" data-ref="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_IDX_OFST">MC_CMD_MUM_IN_QSFP_POLL_BIST_IDX_OFST</dfn> 8</u></td></tr>
<tr><th id="6506">6506</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_IDX_LEN" data-ref="_M/MC_CMD_MUM_IN_QSFP_POLL_BIST_IDX_LEN">MC_CMD_MUM_IN_QSFP_POLL_BIST_IDX_LEN</dfn> 4</u></td></tr>
<tr><th id="6507">6507</th><td></td></tr>
<tr><th id="6508">6508</th><td><i>/* MC_CMD_MUM_IN_READ_DDR_INFO msgrequest */</i></td></tr>
<tr><th id="6509">6509</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_IN_READ_DDR_INFO_LEN" data-ref="_M/MC_CMD_MUM_IN_READ_DDR_INFO_LEN">MC_CMD_MUM_IN_READ_DDR_INFO_LEN</dfn> 4</u></td></tr>
<tr><th id="6510">6510</th><td><i>/* MUM cmd header */</i></td></tr>
<tr><th id="6511">6511</th><td><i>/*            MC_CMD_MUM_IN_CMD_OFST 0 */</i></td></tr>
<tr><th id="6512">6512</th><td><i>/*            MC_CMD_MUM_IN_CMD_LEN 4 */</i></td></tr>
<tr><th id="6513">6513</th><td></td></tr>
<tr><th id="6514">6514</th><td><i>/* MC_CMD_MUM_OUT msgresponse */</i></td></tr>
<tr><th id="6515">6515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_LEN" data-ref="_M/MC_CMD_MUM_OUT_LEN">MC_CMD_MUM_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="6516">6516</th><td></td></tr>
<tr><th id="6517">6517</th><td><i>/* MC_CMD_MUM_OUT_NULL msgresponse */</i></td></tr>
<tr><th id="6518">6518</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_NULL_LEN" data-ref="_M/MC_CMD_MUM_OUT_NULL_LEN">MC_CMD_MUM_OUT_NULL_LEN</dfn> 0</u></td></tr>
<tr><th id="6519">6519</th><td></td></tr>
<tr><th id="6520">6520</th><td><i>/* MC_CMD_MUM_OUT_GET_VERSION msgresponse */</i></td></tr>
<tr><th id="6521">6521</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GET_VERSION_LEN" data-ref="_M/MC_CMD_MUM_OUT_GET_VERSION_LEN">MC_CMD_MUM_OUT_GET_VERSION_LEN</dfn> 12</u></td></tr>
<tr><th id="6522">6522</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GET_VERSION_FIRMWARE_OFST" data-ref="_M/MC_CMD_MUM_OUT_GET_VERSION_FIRMWARE_OFST">MC_CMD_MUM_OUT_GET_VERSION_FIRMWARE_OFST</dfn> 0</u></td></tr>
<tr><th id="6523">6523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GET_VERSION_FIRMWARE_LEN" data-ref="_M/MC_CMD_MUM_OUT_GET_VERSION_FIRMWARE_LEN">MC_CMD_MUM_OUT_GET_VERSION_FIRMWARE_LEN</dfn> 4</u></td></tr>
<tr><th id="6524">6524</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GET_VERSION_VERSION_OFST" data-ref="_M/MC_CMD_MUM_OUT_GET_VERSION_VERSION_OFST">MC_CMD_MUM_OUT_GET_VERSION_VERSION_OFST</dfn> 4</u></td></tr>
<tr><th id="6525">6525</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GET_VERSION_VERSION_LEN" data-ref="_M/MC_CMD_MUM_OUT_GET_VERSION_VERSION_LEN">MC_CMD_MUM_OUT_GET_VERSION_VERSION_LEN</dfn> 8</u></td></tr>
<tr><th id="6526">6526</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GET_VERSION_VERSION_LO_OFST" data-ref="_M/MC_CMD_MUM_OUT_GET_VERSION_VERSION_LO_OFST">MC_CMD_MUM_OUT_GET_VERSION_VERSION_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="6527">6527</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GET_VERSION_VERSION_HI_OFST" data-ref="_M/MC_CMD_MUM_OUT_GET_VERSION_VERSION_HI_OFST">MC_CMD_MUM_OUT_GET_VERSION_VERSION_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="6528">6528</th><td></td></tr>
<tr><th id="6529">6529</th><td><i>/* MC_CMD_MUM_OUT_RAW_CMD msgresponse */</i></td></tr>
<tr><th id="6530">6530</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_RAW_CMD_LENMIN" data-ref="_M/MC_CMD_MUM_OUT_RAW_CMD_LENMIN">MC_CMD_MUM_OUT_RAW_CMD_LENMIN</dfn> 1</u></td></tr>
<tr><th id="6531">6531</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_RAW_CMD_LENMAX" data-ref="_M/MC_CMD_MUM_OUT_RAW_CMD_LENMAX">MC_CMD_MUM_OUT_RAW_CMD_LENMAX</dfn> 252</u></td></tr>
<tr><th id="6532">6532</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_RAW_CMD_LEN" data-ref="_M/MC_CMD_MUM_OUT_RAW_CMD_LEN">MC_CMD_MUM_OUT_RAW_CMD_LEN</dfn>(num) (0+1*(num))</u></td></tr>
<tr><th id="6533">6533</th><td><i>/* returned data */</i></td></tr>
<tr><th id="6534">6534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_RAW_CMD_DATA_OFST" data-ref="_M/MC_CMD_MUM_OUT_RAW_CMD_DATA_OFST">MC_CMD_MUM_OUT_RAW_CMD_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="6535">6535</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_RAW_CMD_DATA_LEN" data-ref="_M/MC_CMD_MUM_OUT_RAW_CMD_DATA_LEN">MC_CMD_MUM_OUT_RAW_CMD_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="6536">6536</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_RAW_CMD_DATA_MINNUM" data-ref="_M/MC_CMD_MUM_OUT_RAW_CMD_DATA_MINNUM">MC_CMD_MUM_OUT_RAW_CMD_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="6537">6537</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_RAW_CMD_DATA_MAXNUM" data-ref="_M/MC_CMD_MUM_OUT_RAW_CMD_DATA_MAXNUM">MC_CMD_MUM_OUT_RAW_CMD_DATA_MAXNUM</dfn> 252</u></td></tr>
<tr><th id="6538">6538</th><td></td></tr>
<tr><th id="6539">6539</th><td><i>/* MC_CMD_MUM_OUT_READ msgresponse */</i></td></tr>
<tr><th id="6540">6540</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_LENMIN" data-ref="_M/MC_CMD_MUM_OUT_READ_LENMIN">MC_CMD_MUM_OUT_READ_LENMIN</dfn> 4</u></td></tr>
<tr><th id="6541">6541</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_LENMAX" data-ref="_M/MC_CMD_MUM_OUT_READ_LENMAX">MC_CMD_MUM_OUT_READ_LENMAX</dfn> 252</u></td></tr>
<tr><th id="6542">6542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_LEN">MC_CMD_MUM_OUT_READ_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="6543">6543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_BUFFER_OFST" data-ref="_M/MC_CMD_MUM_OUT_READ_BUFFER_OFST">MC_CMD_MUM_OUT_READ_BUFFER_OFST</dfn> 0</u></td></tr>
<tr><th id="6544">6544</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_BUFFER_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_BUFFER_LEN">MC_CMD_MUM_OUT_READ_BUFFER_LEN</dfn> 4</u></td></tr>
<tr><th id="6545">6545</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_BUFFER_MINNUM" data-ref="_M/MC_CMD_MUM_OUT_READ_BUFFER_MINNUM">MC_CMD_MUM_OUT_READ_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="6546">6546</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_BUFFER_MAXNUM" data-ref="_M/MC_CMD_MUM_OUT_READ_BUFFER_MAXNUM">MC_CMD_MUM_OUT_READ_BUFFER_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="6547">6547</th><td></td></tr>
<tr><th id="6548">6548</th><td><i>/* MC_CMD_MUM_OUT_WRITE msgresponse */</i></td></tr>
<tr><th id="6549">6549</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_WRITE_LEN" data-ref="_M/MC_CMD_MUM_OUT_WRITE_LEN">MC_CMD_MUM_OUT_WRITE_LEN</dfn> 0</u></td></tr>
<tr><th id="6550">6550</th><td></td></tr>
<tr><th id="6551">6551</th><td><i>/* MC_CMD_MUM_OUT_LOG msgresponse */</i></td></tr>
<tr><th id="6552">6552</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_LOG_LEN" data-ref="_M/MC_CMD_MUM_OUT_LOG_LEN">MC_CMD_MUM_OUT_LOG_LEN</dfn> 0</u></td></tr>
<tr><th id="6553">6553</th><td></td></tr>
<tr><th id="6554">6554</th><td><i>/* MC_CMD_MUM_OUT_LOG_OP_UART msgresponse */</i></td></tr>
<tr><th id="6555">6555</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_LOG_OP_UART_LEN" data-ref="_M/MC_CMD_MUM_OUT_LOG_OP_UART_LEN">MC_CMD_MUM_OUT_LOG_OP_UART_LEN</dfn> 0</u></td></tr>
<tr><th id="6556">6556</th><td></td></tr>
<tr><th id="6557">6557</th><td><i>/* MC_CMD_MUM_OUT_GPIO_IN_READ msgresponse */</i></td></tr>
<tr><th id="6558">6558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_LEN">MC_CMD_MUM_OUT_GPIO_IN_READ_LEN</dfn> 8</u></td></tr>
<tr><th id="6559">6559</th><td><i>/* The first 32-bit word read from the GPIO IN register. */</i></td></tr>
<tr><th id="6560">6560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK1_OFST" data-ref="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK1_OFST">MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK1_OFST</dfn> 0</u></td></tr>
<tr><th id="6561">6561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK1_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK1_LEN">MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK1_LEN</dfn> 4</u></td></tr>
<tr><th id="6562">6562</th><td><i>/* The second 32-bit word read from the GPIO IN register. */</i></td></tr>
<tr><th id="6563">6563</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK2_OFST" data-ref="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK2_OFST">MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK2_OFST</dfn> 4</u></td></tr>
<tr><th id="6564">6564</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK2_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK2_LEN">MC_CMD_MUM_OUT_GPIO_IN_READ_GPIOMASK2_LEN</dfn> 4</u></td></tr>
<tr><th id="6565">6565</th><td></td></tr>
<tr><th id="6566">6566</th><td><i>/* MC_CMD_MUM_OUT_GPIO_OUT_WRITE msgresponse */</i></td></tr>
<tr><th id="6567">6567</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_WRITE_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_WRITE_LEN">MC_CMD_MUM_OUT_GPIO_OUT_WRITE_LEN</dfn> 0</u></td></tr>
<tr><th id="6568">6568</th><td></td></tr>
<tr><th id="6569">6569</th><td><i>/* MC_CMD_MUM_OUT_GPIO_OUT_READ msgresponse */</i></td></tr>
<tr><th id="6570">6570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_LEN">MC_CMD_MUM_OUT_GPIO_OUT_READ_LEN</dfn> 8</u></td></tr>
<tr><th id="6571">6571</th><td><i>/* The first 32-bit word read from the GPIO OUT register. */</i></td></tr>
<tr><th id="6572">6572</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK1_OFST" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK1_OFST">MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK1_OFST</dfn> 0</u></td></tr>
<tr><th id="6573">6573</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK1_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK1_LEN">MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK1_LEN</dfn> 4</u></td></tr>
<tr><th id="6574">6574</th><td><i>/* The second 32-bit word read from the GPIO OUT register. */</i></td></tr>
<tr><th id="6575">6575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK2_OFST" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK2_OFST">MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK2_OFST</dfn> 4</u></td></tr>
<tr><th id="6576">6576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK2_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK2_LEN">MC_CMD_MUM_OUT_GPIO_OUT_READ_GPIOMASK2_LEN</dfn> 4</u></td></tr>
<tr><th id="6577">6577</th><td></td></tr>
<tr><th id="6578">6578</th><td><i>/* MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_WRITE msgresponse */</i></td></tr>
<tr><th id="6579">6579</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_WRITE_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_WRITE_LEN">MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_WRITE_LEN</dfn> 0</u></td></tr>
<tr><th id="6580">6580</th><td></td></tr>
<tr><th id="6581">6581</th><td><i>/* MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ msgresponse */</i></td></tr>
<tr><th id="6582">6582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_LEN">MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_LEN</dfn> 8</u></td></tr>
<tr><th id="6583">6583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK1_OFST" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK1_OFST">MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK1_OFST</dfn> 0</u></td></tr>
<tr><th id="6584">6584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK1_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK1_LEN">MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK1_LEN</dfn> 4</u></td></tr>
<tr><th id="6585">6585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK2_OFST" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK2_OFST">MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK2_OFST</dfn> 4</u></td></tr>
<tr><th id="6586">6586</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK2_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK2_LEN">MC_CMD_MUM_OUT_GPIO_OUT_ENABLE_READ_GPIOMASK2_LEN</dfn> 4</u></td></tr>
<tr><th id="6587">6587</th><td></td></tr>
<tr><th id="6588">6588</th><td><i>/* MC_CMD_MUM_OUT_GPIO_OP_OUT_READ msgresponse */</i></td></tr>
<tr><th id="6589">6589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_READ_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_READ_LEN">MC_CMD_MUM_OUT_GPIO_OP_OUT_READ_LEN</dfn> 4</u></td></tr>
<tr><th id="6590">6590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_READ_BIT_READ_OFST" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_READ_BIT_READ_OFST">MC_CMD_MUM_OUT_GPIO_OP_OUT_READ_BIT_READ_OFST</dfn> 0</u></td></tr>
<tr><th id="6591">6591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_READ_BIT_READ_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_READ_BIT_READ_LEN">MC_CMD_MUM_OUT_GPIO_OP_OUT_READ_BIT_READ_LEN</dfn> 4</u></td></tr>
<tr><th id="6592">6592</th><td></td></tr>
<tr><th id="6593">6593</th><td><i>/* MC_CMD_MUM_OUT_GPIO_OP_OUT_WRITE msgresponse */</i></td></tr>
<tr><th id="6594">6594</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_WRITE_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_WRITE_LEN">MC_CMD_MUM_OUT_GPIO_OP_OUT_WRITE_LEN</dfn> 0</u></td></tr>
<tr><th id="6595">6595</th><td></td></tr>
<tr><th id="6596">6596</th><td><i>/* MC_CMD_MUM_OUT_GPIO_OP_OUT_CONFIG msgresponse */</i></td></tr>
<tr><th id="6597">6597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_CONFIG_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_CONFIG_LEN">MC_CMD_MUM_OUT_GPIO_OP_OUT_CONFIG_LEN</dfn> 0</u></td></tr>
<tr><th id="6598">6598</th><td></td></tr>
<tr><th id="6599">6599</th><td><i>/* MC_CMD_MUM_OUT_GPIO_OP_OUT_ENABLE msgresponse */</i></td></tr>
<tr><th id="6600">6600</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_ENABLE_LEN" data-ref="_M/MC_CMD_MUM_OUT_GPIO_OP_OUT_ENABLE_LEN">MC_CMD_MUM_OUT_GPIO_OP_OUT_ENABLE_LEN</dfn> 0</u></td></tr>
<tr><th id="6601">6601</th><td></td></tr>
<tr><th id="6602">6602</th><td><i>/* MC_CMD_MUM_OUT_READ_SENSORS msgresponse */</i></td></tr>
<tr><th id="6603">6603</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_LENMIN" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_LENMIN">MC_CMD_MUM_OUT_READ_SENSORS_LENMIN</dfn> 4</u></td></tr>
<tr><th id="6604">6604</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_LENMAX" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_LENMAX">MC_CMD_MUM_OUT_READ_SENSORS_LENMAX</dfn> 252</u></td></tr>
<tr><th id="6605">6605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_LEN">MC_CMD_MUM_OUT_READ_SENSORS_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="6606">6606</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_DATA_OFST" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_DATA_OFST">MC_CMD_MUM_OUT_READ_SENSORS_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="6607">6607</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_DATA_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_DATA_LEN">MC_CMD_MUM_OUT_READ_SENSORS_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="6608">6608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_DATA_MINNUM" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_DATA_MINNUM">MC_CMD_MUM_OUT_READ_SENSORS_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="6609">6609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_DATA_MAXNUM" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_DATA_MAXNUM">MC_CMD_MUM_OUT_READ_SENSORS_DATA_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="6610">6610</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_READING_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_READING_LBN">MC_CMD_MUM_OUT_READ_SENSORS_READING_LBN</dfn> 0</u></td></tr>
<tr><th id="6611">6611</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_READING_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_READING_WIDTH">MC_CMD_MUM_OUT_READ_SENSORS_READING_WIDTH</dfn> 16</u></td></tr>
<tr><th id="6612">6612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_STATE_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_STATE_LBN">MC_CMD_MUM_OUT_READ_SENSORS_STATE_LBN</dfn> 16</u></td></tr>
<tr><th id="6613">6613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_STATE_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_STATE_WIDTH">MC_CMD_MUM_OUT_READ_SENSORS_STATE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6614">6614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_TYPE_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_TYPE_LBN">MC_CMD_MUM_OUT_READ_SENSORS_TYPE_LBN</dfn> 24</u></td></tr>
<tr><th id="6615">6615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_SENSORS_TYPE_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_SENSORS_TYPE_WIDTH">MC_CMD_MUM_OUT_READ_SENSORS_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6616">6616</th><td></td></tr>
<tr><th id="6617">6617</th><td><i>/* MC_CMD_MUM_OUT_PROGRAM_CLOCKS msgresponse */</i></td></tr>
<tr><th id="6618">6618</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_PROGRAM_CLOCKS_LEN" data-ref="_M/MC_CMD_MUM_OUT_PROGRAM_CLOCKS_LEN">MC_CMD_MUM_OUT_PROGRAM_CLOCKS_LEN</dfn> 4</u></td></tr>
<tr><th id="6619">6619</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_PROGRAM_CLOCKS_OK_MASK_OFST" data-ref="_M/MC_CMD_MUM_OUT_PROGRAM_CLOCKS_OK_MASK_OFST">MC_CMD_MUM_OUT_PROGRAM_CLOCKS_OK_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="6620">6620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_PROGRAM_CLOCKS_OK_MASK_LEN" data-ref="_M/MC_CMD_MUM_OUT_PROGRAM_CLOCKS_OK_MASK_LEN">MC_CMD_MUM_OUT_PROGRAM_CLOCKS_OK_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="6621">6621</th><td></td></tr>
<tr><th id="6622">6622</th><td><i>/* MC_CMD_MUM_OUT_FPGA_LOAD msgresponse */</i></td></tr>
<tr><th id="6623">6623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_FPGA_LOAD_LEN" data-ref="_M/MC_CMD_MUM_OUT_FPGA_LOAD_LEN">MC_CMD_MUM_OUT_FPGA_LOAD_LEN</dfn> 0</u></td></tr>
<tr><th id="6624">6624</th><td></td></tr>
<tr><th id="6625">6625</th><td><i>/* MC_CMD_MUM_OUT_READ_ATB_SENSOR msgresponse */</i></td></tr>
<tr><th id="6626">6626</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_ATB_SENSOR_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_ATB_SENSOR_LEN">MC_CMD_MUM_OUT_READ_ATB_SENSOR_LEN</dfn> 4</u></td></tr>
<tr><th id="6627">6627</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_ATB_SENSOR_RESULT_OFST" data-ref="_M/MC_CMD_MUM_OUT_READ_ATB_SENSOR_RESULT_OFST">MC_CMD_MUM_OUT_READ_ATB_SENSOR_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="6628">6628</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_ATB_SENSOR_RESULT_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_ATB_SENSOR_RESULT_LEN">MC_CMD_MUM_OUT_READ_ATB_SENSOR_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="6629">6629</th><td></td></tr>
<tr><th id="6630">6630</th><td><i>/* MC_CMD_MUM_OUT_QSFP_INIT msgresponse */</i></td></tr>
<tr><th id="6631">6631</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_INIT_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_INIT_LEN">MC_CMD_MUM_OUT_QSFP_INIT_LEN</dfn> 0</u></td></tr>
<tr><th id="6632">6632</th><td></td></tr>
<tr><th id="6633">6633</th><td><i>/* MC_CMD_MUM_OUT_QSFP_RECONFIGURE msgresponse */</i></td></tr>
<tr><th id="6634">6634</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_LEN">MC_CMD_MUM_OUT_QSFP_RECONFIGURE_LEN</dfn> 8</u></td></tr>
<tr><th id="6635">6635</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LP_CAP_OFST" data-ref="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LP_CAP_OFST">MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LP_CAP_OFST</dfn> 0</u></td></tr>
<tr><th id="6636">6636</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LP_CAP_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LP_CAP_LEN">MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LP_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="6637">6637</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_FLAGS_OFST" data-ref="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_FLAGS_OFST">MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="6638">6638</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_FLAGS_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_FLAGS_LEN">MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="6639">6639</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_READY_LBN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_READY_LBN">MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_READY_LBN</dfn> 0</u></td></tr>
<tr><th id="6640">6640</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_READY_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_READY_WIDTH">MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_READY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6641">6641</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LINK_UP_LBN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LINK_UP_LBN">MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LINK_UP_LBN</dfn> 1</u></td></tr>
<tr><th id="6642">6642</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LINK_UP_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LINK_UP_WIDTH">MC_CMD_MUM_OUT_QSFP_RECONFIGURE_PORT_PHY_LINK_UP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6643">6643</th><td></td></tr>
<tr><th id="6644">6644</th><td><i>/* MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP msgresponse */</i></td></tr>
<tr><th id="6645">6645</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP_LEN">MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="6646">6646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP_PORT_PHY_LP_CAP_OFST" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP_PORT_PHY_LP_CAP_OFST">MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP_PORT_PHY_LP_CAP_OFST</dfn> 0</u></td></tr>
<tr><th id="6647">6647</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP_PORT_PHY_LP_CAP_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP_PORT_PHY_LP_CAP_LEN">MC_CMD_MUM_OUT_QSFP_GET_SUPPORTED_CAP_PORT_PHY_LP_CAP_LEN</dfn> 4</u></td></tr>
<tr><th id="6648">6648</th><td></td></tr>
<tr><th id="6649">6649</th><td><i>/* MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO msgresponse */</i></td></tr>
<tr><th id="6650">6650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_LENMIN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_LENMIN">MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_LENMIN</dfn> 5</u></td></tr>
<tr><th id="6651">6651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_LENMAX" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_LENMAX">MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_LENMAX</dfn> 252</u></td></tr>
<tr><th id="6652">6652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_LEN">MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_LEN</dfn>(num) (4+1*(num))</u></td></tr>
<tr><th id="6653">6653</th><td><i>/* in bytes */</i></td></tr>
<tr><th id="6654">6654</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATALEN_OFST" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATALEN_OFST">MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATALEN_OFST</dfn> 0</u></td></tr>
<tr><th id="6655">6655</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATALEN_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATALEN_LEN">MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATALEN_LEN</dfn> 4</u></td></tr>
<tr><th id="6656">6656</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_OFST" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_OFST">MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_OFST</dfn> 4</u></td></tr>
<tr><th id="6657">6657</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_LEN">MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="6658">6658</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_MINNUM" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_MINNUM">MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="6659">6659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_MAXNUM" data-ref="_M/MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_MAXNUM">MC_CMD_MUM_OUT_QSFP_GET_MEDIA_INFO_DATA_MAXNUM</dfn> 248</u></td></tr>
<tr><th id="6660">6660</th><td></td></tr>
<tr><th id="6661">6661</th><td><i>/* MC_CMD_MUM_OUT_QSFP_FILL_STATS msgresponse */</i></td></tr>
<tr><th id="6662">6662</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_LEN">MC_CMD_MUM_OUT_QSFP_FILL_STATS_LEN</dfn> 8</u></td></tr>
<tr><th id="6663">6663</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PMA_PMD_LINK_UP_OFST" data-ref="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PMA_PMD_LINK_UP_OFST">MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PMA_PMD_LINK_UP_OFST</dfn> 0</u></td></tr>
<tr><th id="6664">6664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PMA_PMD_LINK_UP_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PMA_PMD_LINK_UP_LEN">MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PMA_PMD_LINK_UP_LEN</dfn> 4</u></td></tr>
<tr><th id="6665">6665</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PCS_LINK_UP_OFST" data-ref="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PCS_LINK_UP_OFST">MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PCS_LINK_UP_OFST</dfn> 4</u></td></tr>
<tr><th id="6666">6666</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PCS_LINK_UP_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PCS_LINK_UP_LEN">MC_CMD_MUM_OUT_QSFP_FILL_STATS_PORT_PHY_STATS_PCS_LINK_UP_LEN</dfn> 4</u></td></tr>
<tr><th id="6667">6667</th><td></td></tr>
<tr><th id="6668">6668</th><td><i>/* MC_CMD_MUM_OUT_QSFP_POLL_BIST msgresponse */</i></td></tr>
<tr><th id="6669">6669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_POLL_BIST_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_POLL_BIST_LEN">MC_CMD_MUM_OUT_QSFP_POLL_BIST_LEN</dfn> 4</u></td></tr>
<tr><th id="6670">6670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_POLL_BIST_TEST_OFST" data-ref="_M/MC_CMD_MUM_OUT_QSFP_POLL_BIST_TEST_OFST">MC_CMD_MUM_OUT_QSFP_POLL_BIST_TEST_OFST</dfn> 0</u></td></tr>
<tr><th id="6671">6671</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_QSFP_POLL_BIST_TEST_LEN" data-ref="_M/MC_CMD_MUM_OUT_QSFP_POLL_BIST_TEST_LEN">MC_CMD_MUM_OUT_QSFP_POLL_BIST_TEST_LEN</dfn> 4</u></td></tr>
<tr><th id="6672">6672</th><td></td></tr>
<tr><th id="6673">6673</th><td><i>/* MC_CMD_MUM_OUT_READ_DDR_INFO msgresponse */</i></td></tr>
<tr><th id="6674">6674</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_LENMIN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_LENMIN">MC_CMD_MUM_OUT_READ_DDR_INFO_LENMIN</dfn> 24</u></td></tr>
<tr><th id="6675">6675</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_LENMAX" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_LENMAX">MC_CMD_MUM_OUT_READ_DDR_INFO_LENMAX</dfn> 248</u></td></tr>
<tr><th id="6676">6676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_LEN">MC_CMD_MUM_OUT_READ_DDR_INFO_LEN</dfn>(num) (8+8*(num))</u></td></tr>
<tr><th id="6677">6677</th><td><i>/* Discrete (soldered) DDR resistor strap info */</i></td></tr>
<tr><th id="6678">6678</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_DISCRETE_DDR_INFO_OFST" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_DISCRETE_DDR_INFO_OFST">MC_CMD_MUM_OUT_READ_DDR_INFO_DISCRETE_DDR_INFO_OFST</dfn> 0</u></td></tr>
<tr><th id="6679">6679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_DISCRETE_DDR_INFO_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_DISCRETE_DDR_INFO_LEN">MC_CMD_MUM_OUT_READ_DDR_INFO_DISCRETE_DDR_INFO_LEN</dfn> 4</u></td></tr>
<tr><th id="6680">6680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_VRATIO_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_VRATIO_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_VRATIO_LBN</dfn> 0</u></td></tr>
<tr><th id="6681">6681</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_VRATIO_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_VRATIO_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_VRATIO_WIDTH</dfn> 16</u></td></tr>
<tr><th id="6682">6682</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED1_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED1_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED1_LBN</dfn> 16</u></td></tr>
<tr><th id="6683">6683</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED1_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED1_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED1_WIDTH</dfn> 16</u></td></tr>
<tr><th id="6684">6684</th><td><i>/* Number of SODIMM info records */</i></td></tr>
<tr><th id="6685">6685</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NUM_RECORDS_OFST" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NUM_RECORDS_OFST">MC_CMD_MUM_OUT_READ_DDR_INFO_NUM_RECORDS_OFST</dfn> 4</u></td></tr>
<tr><th id="6686">6686</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NUM_RECORDS_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NUM_RECORDS_LEN">MC_CMD_MUM_OUT_READ_DDR_INFO_NUM_RECORDS_LEN</dfn> 4</u></td></tr>
<tr><th id="6687">6687</th><td><i>/* Array of SODIMM info records */</i></td></tr>
<tr><th id="6688">6688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_OFST" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_OFST">MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_OFST</dfn> 8</u></td></tr>
<tr><th id="6689">6689</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_LEN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_LEN">MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_LEN</dfn> 8</u></td></tr>
<tr><th id="6690">6690</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_LO_OFST" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_LO_OFST">MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="6691">6691</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_HI_OFST" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_HI_OFST">MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="6692">6692</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_MINNUM" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_MINNUM">MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_MINNUM</dfn> 2</u></td></tr>
<tr><th id="6693">6693</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_MAXNUM" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_MAXNUM">MC_CMD_MUM_OUT_READ_DDR_INFO_SODIMM_INFO_RECORD_MAXNUM</dfn> 30</u></td></tr>
<tr><th id="6694">6694</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_BANK_ID_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_BANK_ID_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_BANK_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="6695">6695</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_BANK_ID_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_BANK_ID_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_BANK_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6696">6696</th><td><i>/* enum: SODIMM bank 1 (Top SODIMM for Sorrento) */</i></td></tr>
<tr><th id="6697">6697</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_BANK1" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_BANK1">MC_CMD_MUM_OUT_READ_DDR_INFO_BANK1</dfn> 0x0</u></td></tr>
<tr><th id="6698">6698</th><td><i>/* enum: SODIMM bank 2 (Bottom SODDIMM for Sorrento) */</i></td></tr>
<tr><th id="6699">6699</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_BANK2" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_BANK2">MC_CMD_MUM_OUT_READ_DDR_INFO_BANK2</dfn> 0x1</u></td></tr>
<tr><th id="6700">6700</th><td><i>/* enum: Total number of SODIMM banks */</i></td></tr>
<tr><th id="6701">6701</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NUM_BANKS" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NUM_BANKS">MC_CMD_MUM_OUT_READ_DDR_INFO_NUM_BANKS</dfn> 0x2</u></td></tr>
<tr><th id="6702">6702</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_TYPE_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_TYPE_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_TYPE_LBN</dfn> 8</u></td></tr>
<tr><th id="6703">6703</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_TYPE_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_TYPE_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6704">6704</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RANK_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RANK_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_RANK_LBN</dfn> 16</u></td></tr>
<tr><th id="6705">6705</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RANK_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RANK_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_RANK_WIDTH</dfn> 4</u></td></tr>
<tr><th id="6706">6706</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_VOLTAGE_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_VOLTAGE_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_VOLTAGE_LBN</dfn> 20</u></td></tr>
<tr><th id="6707">6707</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_VOLTAGE_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_VOLTAGE_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_VOLTAGE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="6708">6708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NOT_POWERED" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NOT_POWERED">MC_CMD_MUM_OUT_READ_DDR_INFO_NOT_POWERED</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="6709">6709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_1V25" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_1V25">MC_CMD_MUM_OUT_READ_DDR_INFO_1V25</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="6710">6710</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_1V35" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_1V35">MC_CMD_MUM_OUT_READ_DDR_INFO_1V35</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="6711">6711</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_1V5" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_1V5">MC_CMD_MUM_OUT_READ_DDR_INFO_1V5</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="6712">6712</th><td><i>/* enum: Values 5-15 are reserved for future usage */</i></td></tr>
<tr><th id="6713">6713</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_1V8" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_1V8">MC_CMD_MUM_OUT_READ_DDR_INFO_1V8</dfn> 0x4</u></td></tr>
<tr><th id="6714">6714</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SIZE_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SIZE_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_SIZE_LBN</dfn> 24</u></td></tr>
<tr><th id="6715">6715</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SIZE_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SIZE_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_SIZE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="6716">6716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SPEED_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SPEED_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_SPEED_LBN</dfn> 32</u></td></tr>
<tr><th id="6717">6717</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SPEED_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_SPEED_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_SPEED_WIDTH</dfn> 16</u></td></tr>
<tr><th id="6718">6718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_STATE_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_STATE_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_STATE_LBN</dfn> 48</u></td></tr>
<tr><th id="6719">6719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_STATE_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_STATE_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_STATE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="6720">6720</th><td><i>/* enum: No module present */</i></td></tr>
<tr><th id="6721">6721</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_ABSENT" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_ABSENT">MC_CMD_MUM_OUT_READ_DDR_INFO_ABSENT</dfn> 0x0</u></td></tr>
<tr><th id="6722">6722</th><td><i>/* enum: Module present supported and powered on */</i></td></tr>
<tr><th id="6723">6723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_POWERED" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_POWERED">MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_POWERED</dfn> 0x1</u></td></tr>
<tr><th id="6724">6724</th><td><i>/* enum: Module present but bad type */</i></td></tr>
<tr><th id="6725">6725</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_TYPE" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_TYPE">MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_TYPE</dfn> 0x2</u></td></tr>
<tr><th id="6726">6726</th><td><i>/* enum: Module present but incompatible voltage */</i></td></tr>
<tr><th id="6727">6727</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_VOLTAGE" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_VOLTAGE">MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_VOLTAGE</dfn> 0x3</u></td></tr>
<tr><th id="6728">6728</th><td><i>/* enum: Module present but unknown SPD */</i></td></tr>
<tr><th id="6729">6729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_SPD" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_SPD">MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_SPD</dfn> 0x4</u></td></tr>
<tr><th id="6730">6730</th><td><i>/* enum: Module present but slot cannot support it */</i></td></tr>
<tr><th id="6731">6731</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_SLOT" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_SLOT">MC_CMD_MUM_OUT_READ_DDR_INFO_PRESENT_BAD_SLOT</dfn> 0x5</u></td></tr>
<tr><th id="6732">6732</th><td><i>/* enum: Modules may or may not be present, but cannot establish contact by I2C</i></td></tr>
<tr><th id="6733">6733</th><td><i> */</i></td></tr>
<tr><th id="6734">6734</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NOT_REACHABLE" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_NOT_REACHABLE">MC_CMD_MUM_OUT_READ_DDR_INFO_NOT_REACHABLE</dfn> 0x6</u></td></tr>
<tr><th id="6735">6735</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED2_LBN" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED2_LBN">MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED2_LBN</dfn> 52</u></td></tr>
<tr><th id="6736">6736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED2_WIDTH" data-ref="_M/MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED2_WIDTH">MC_CMD_MUM_OUT_READ_DDR_INFO_RESERVED2_WIDTH</dfn> 12</u></td></tr>
<tr><th id="6737">6737</th><td></td></tr>
<tr><th id="6738">6738</th><td><i>/* MC_CMD_RESOURCE_SPECIFIER enum */</i></td></tr>
<tr><th id="6739">6739</th><td><i>/* enum: Any */</i></td></tr>
<tr><th id="6740">6740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RESOURCE_INSTANCE_ANY" data-ref="_M/MC_CMD_RESOURCE_INSTANCE_ANY">MC_CMD_RESOURCE_INSTANCE_ANY</dfn> 0xffffffff</u></td></tr>
<tr><th id="6741">6741</th><td><i>/* enum: None */</i></td></tr>
<tr><th id="6742">6742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RESOURCE_INSTANCE_NONE" data-ref="_M/MC_CMD_RESOURCE_INSTANCE_NONE">MC_CMD_RESOURCE_INSTANCE_NONE</dfn> 0xfffffffe</u></td></tr>
<tr><th id="6743">6743</th><td></td></tr>
<tr><th id="6744">6744</th><td><i>/* EVB_PORT_ID structuredef */</i></td></tr>
<tr><th id="6745">6745</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_LEN" data-ref="_M/EVB_PORT_ID_LEN">EVB_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="6746">6746</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_PORT_ID_OFST" data-ref="_M/EVB_PORT_ID_PORT_ID_OFST">EVB_PORT_ID_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="6747">6747</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_PORT_ID_LEN" data-ref="_M/EVB_PORT_ID_PORT_ID_LEN">EVB_PORT_ID_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="6748">6748</th><td><i>/* enum: An invalid port handle. */</i></td></tr>
<tr><th id="6749">6749</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_NULL" data-ref="_M/EVB_PORT_ID_NULL">EVB_PORT_ID_NULL</dfn> 0x0</u></td></tr>
<tr><th id="6750">6750</th><td><i>/* enum: The port assigned to this function.. */</i></td></tr>
<tr><th id="6751">6751</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_ASSIGNED" data-ref="_M/EVB_PORT_ID_ASSIGNED">EVB_PORT_ID_ASSIGNED</dfn> 0x1000000</u></td></tr>
<tr><th id="6752">6752</th><td><i>/* enum: External network port 0 */</i></td></tr>
<tr><th id="6753">6753</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_MAC0" data-ref="_M/EVB_PORT_ID_MAC0">EVB_PORT_ID_MAC0</dfn> 0x2000000</u></td></tr>
<tr><th id="6754">6754</th><td><i>/* enum: External network port 1 */</i></td></tr>
<tr><th id="6755">6755</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_MAC1" data-ref="_M/EVB_PORT_ID_MAC1">EVB_PORT_ID_MAC1</dfn> 0x2000001</u></td></tr>
<tr><th id="6756">6756</th><td><i>/* enum: External network port 2 */</i></td></tr>
<tr><th id="6757">6757</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_MAC2" data-ref="_M/EVB_PORT_ID_MAC2">EVB_PORT_ID_MAC2</dfn> 0x2000002</u></td></tr>
<tr><th id="6758">6758</th><td><i>/* enum: External network port 3 */</i></td></tr>
<tr><th id="6759">6759</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_MAC3" data-ref="_M/EVB_PORT_ID_MAC3">EVB_PORT_ID_MAC3</dfn> 0x2000003</u></td></tr>
<tr><th id="6760">6760</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_PORT_ID_LBN" data-ref="_M/EVB_PORT_ID_PORT_ID_LBN">EVB_PORT_ID_PORT_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="6761">6761</th><td><u>#define	<dfn class="macro" id="_M/EVB_PORT_ID_PORT_ID_WIDTH" data-ref="_M/EVB_PORT_ID_PORT_ID_WIDTH">EVB_PORT_ID_PORT_ID_WIDTH</dfn> 32</u></td></tr>
<tr><th id="6762">6762</th><td></td></tr>
<tr><th id="6763">6763</th><td><i>/* EVB_VLAN_TAG structuredef */</i></td></tr>
<tr><th id="6764">6764</th><td><u>#define	<dfn class="macro" id="_M/EVB_VLAN_TAG_LEN" data-ref="_M/EVB_VLAN_TAG_LEN">EVB_VLAN_TAG_LEN</dfn> 2</u></td></tr>
<tr><th id="6765">6765</th><td><i>/* The VLAN tag value */</i></td></tr>
<tr><th id="6766">6766</th><td><u>#define	<dfn class="macro" id="_M/EVB_VLAN_TAG_VLAN_ID_LBN" data-ref="_M/EVB_VLAN_TAG_VLAN_ID_LBN">EVB_VLAN_TAG_VLAN_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="6767">6767</th><td><u>#define	<dfn class="macro" id="_M/EVB_VLAN_TAG_VLAN_ID_WIDTH" data-ref="_M/EVB_VLAN_TAG_VLAN_ID_WIDTH">EVB_VLAN_TAG_VLAN_ID_WIDTH</dfn> 12</u></td></tr>
<tr><th id="6768">6768</th><td><u>#define	<dfn class="macro" id="_M/EVB_VLAN_TAG_MODE_LBN" data-ref="_M/EVB_VLAN_TAG_MODE_LBN">EVB_VLAN_TAG_MODE_LBN</dfn> 12</u></td></tr>
<tr><th id="6769">6769</th><td><u>#define	<dfn class="macro" id="_M/EVB_VLAN_TAG_MODE_WIDTH" data-ref="_M/EVB_VLAN_TAG_MODE_WIDTH">EVB_VLAN_TAG_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="6770">6770</th><td><i>/* enum: Insert the VLAN. */</i></td></tr>
<tr><th id="6771">6771</th><td><u>#define	<dfn class="macro" id="_M/EVB_VLAN_TAG_INSERT" data-ref="_M/EVB_VLAN_TAG_INSERT">EVB_VLAN_TAG_INSERT</dfn> 0x0</u></td></tr>
<tr><th id="6772">6772</th><td><i>/* enum: Replace the VLAN if already present. */</i></td></tr>
<tr><th id="6773">6773</th><td><u>#define	<dfn class="macro" id="_M/EVB_VLAN_TAG_REPLACE" data-ref="_M/EVB_VLAN_TAG_REPLACE">EVB_VLAN_TAG_REPLACE</dfn> 0x1</u></td></tr>
<tr><th id="6774">6774</th><td></td></tr>
<tr><th id="6775">6775</th><td><i>/* BUFTBL_ENTRY structuredef */</i></td></tr>
<tr><th id="6776">6776</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_LEN" data-ref="_M/BUFTBL_ENTRY_LEN">BUFTBL_ENTRY_LEN</dfn> 12</u></td></tr>
<tr><th id="6777">6777</th><td><i>/* the owner ID */</i></td></tr>
<tr><th id="6778">6778</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_OID_OFST" data-ref="_M/BUFTBL_ENTRY_OID_OFST">BUFTBL_ENTRY_OID_OFST</dfn> 0</u></td></tr>
<tr><th id="6779">6779</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_OID_LEN" data-ref="_M/BUFTBL_ENTRY_OID_LEN">BUFTBL_ENTRY_OID_LEN</dfn> 2</u></td></tr>
<tr><th id="6780">6780</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_OID_LBN" data-ref="_M/BUFTBL_ENTRY_OID_LBN">BUFTBL_ENTRY_OID_LBN</dfn> 0</u></td></tr>
<tr><th id="6781">6781</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_OID_WIDTH" data-ref="_M/BUFTBL_ENTRY_OID_WIDTH">BUFTBL_ENTRY_OID_WIDTH</dfn> 16</u></td></tr>
<tr><th id="6782">6782</th><td><i>/* the page parameter as one of ESE_DZ_SMC_PAGE_SIZE_ */</i></td></tr>
<tr><th id="6783">6783</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_PGSZ_OFST" data-ref="_M/BUFTBL_ENTRY_PGSZ_OFST">BUFTBL_ENTRY_PGSZ_OFST</dfn> 2</u></td></tr>
<tr><th id="6784">6784</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_PGSZ_LEN" data-ref="_M/BUFTBL_ENTRY_PGSZ_LEN">BUFTBL_ENTRY_PGSZ_LEN</dfn> 2</u></td></tr>
<tr><th id="6785">6785</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_PGSZ_LBN" data-ref="_M/BUFTBL_ENTRY_PGSZ_LBN">BUFTBL_ENTRY_PGSZ_LBN</dfn> 16</u></td></tr>
<tr><th id="6786">6786</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_PGSZ_WIDTH" data-ref="_M/BUFTBL_ENTRY_PGSZ_WIDTH">BUFTBL_ENTRY_PGSZ_WIDTH</dfn> 16</u></td></tr>
<tr><th id="6787">6787</th><td><i>/* the raw 64-bit address field from the SMC, not adjusted for page size */</i></td></tr>
<tr><th id="6788">6788</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_RAWADDR_OFST" data-ref="_M/BUFTBL_ENTRY_RAWADDR_OFST">BUFTBL_ENTRY_RAWADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="6789">6789</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_RAWADDR_LEN" data-ref="_M/BUFTBL_ENTRY_RAWADDR_LEN">BUFTBL_ENTRY_RAWADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="6790">6790</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_RAWADDR_LO_OFST" data-ref="_M/BUFTBL_ENTRY_RAWADDR_LO_OFST">BUFTBL_ENTRY_RAWADDR_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="6791">6791</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_RAWADDR_HI_OFST" data-ref="_M/BUFTBL_ENTRY_RAWADDR_HI_OFST">BUFTBL_ENTRY_RAWADDR_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="6792">6792</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_RAWADDR_LBN" data-ref="_M/BUFTBL_ENTRY_RAWADDR_LBN">BUFTBL_ENTRY_RAWADDR_LBN</dfn> 32</u></td></tr>
<tr><th id="6793">6793</th><td><u>#define	<dfn class="macro" id="_M/BUFTBL_ENTRY_RAWADDR_WIDTH" data-ref="_M/BUFTBL_ENTRY_RAWADDR_WIDTH">BUFTBL_ENTRY_RAWADDR_WIDTH</dfn> 64</u></td></tr>
<tr><th id="6794">6794</th><td></td></tr>
<tr><th id="6795">6795</th><td><i>/* NVRAM_PARTITION_TYPE structuredef */</i></td></tr>
<tr><th id="6796">6796</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_LEN" data-ref="_M/NVRAM_PARTITION_TYPE_LEN">NVRAM_PARTITION_TYPE_LEN</dfn> 2</u></td></tr>
<tr><th id="6797">6797</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_ID_OFST" data-ref="_M/NVRAM_PARTITION_TYPE_ID_OFST">NVRAM_PARTITION_TYPE_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="6798">6798</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_ID_LEN" data-ref="_M/NVRAM_PARTITION_TYPE_ID_LEN">NVRAM_PARTITION_TYPE_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="6799">6799</th><td><i>/* enum: Primary MC firmware partition */</i></td></tr>
<tr><th id="6800">6800</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MC_FIRMWARE" data-ref="_M/NVRAM_PARTITION_TYPE_MC_FIRMWARE">NVRAM_PARTITION_TYPE_MC_FIRMWARE</dfn> 0x100</u></td></tr>
<tr><th id="6801">6801</th><td><i>/* enum: Secondary MC firmware partition */</i></td></tr>
<tr><th id="6802">6802</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MC_FIRMWARE_BACKUP" data-ref="_M/NVRAM_PARTITION_TYPE_MC_FIRMWARE_BACKUP">NVRAM_PARTITION_TYPE_MC_FIRMWARE_BACKUP</dfn> 0x200</u></td></tr>
<tr><th id="6803">6803</th><td><i>/* enum: Expansion ROM partition */</i></td></tr>
<tr><th id="6804">6804</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_EXPANSION_ROM" data-ref="_M/NVRAM_PARTITION_TYPE_EXPANSION_ROM">NVRAM_PARTITION_TYPE_EXPANSION_ROM</dfn> 0x300</u></td></tr>
<tr><th id="6805">6805</th><td><i>/* enum: Static configuration TLV partition */</i></td></tr>
<tr><th id="6806">6806</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_STATIC_CONFIG" data-ref="_M/NVRAM_PARTITION_TYPE_STATIC_CONFIG">NVRAM_PARTITION_TYPE_STATIC_CONFIG</dfn> 0x400</u></td></tr>
<tr><th id="6807">6807</th><td><i>/* enum: Dynamic configuration TLV partition */</i></td></tr>
<tr><th id="6808">6808</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_DYNAMIC_CONFIG" data-ref="_M/NVRAM_PARTITION_TYPE_DYNAMIC_CONFIG">NVRAM_PARTITION_TYPE_DYNAMIC_CONFIG</dfn> 0x500</u></td></tr>
<tr><th id="6809">6809</th><td><i>/* enum: Expansion ROM configuration data for port 0 */</i></td></tr>
<tr><th id="6810">6810</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT0" data-ref="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT0">NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT0</dfn> 0x600</u></td></tr>
<tr><th id="6811">6811</th><td><i>/* enum: Synonym for EXPROM_CONFIG_PORT0 as used in pmap files */</i></td></tr>
<tr><th id="6812">6812</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG" data-ref="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG">NVRAM_PARTITION_TYPE_EXPROM_CONFIG</dfn> 0x600</u></td></tr>
<tr><th id="6813">6813</th><td><i>/* enum: Expansion ROM configuration data for port 1 */</i></td></tr>
<tr><th id="6814">6814</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT1" data-ref="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT1">NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT1</dfn> 0x601</u></td></tr>
<tr><th id="6815">6815</th><td><i>/* enum: Expansion ROM configuration data for port 2 */</i></td></tr>
<tr><th id="6816">6816</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT2" data-ref="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT2">NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT2</dfn> 0x602</u></td></tr>
<tr><th id="6817">6817</th><td><i>/* enum: Expansion ROM configuration data for port 3 */</i></td></tr>
<tr><th id="6818">6818</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT3" data-ref="_M/NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT3">NVRAM_PARTITION_TYPE_EXPROM_CONFIG_PORT3</dfn> 0x603</u></td></tr>
<tr><th id="6819">6819</th><td><i>/* enum: Non-volatile log output partition */</i></td></tr>
<tr><th id="6820">6820</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_LOG" data-ref="_M/NVRAM_PARTITION_TYPE_LOG">NVRAM_PARTITION_TYPE_LOG</dfn> 0x700</u></td></tr>
<tr><th id="6821">6821</th><td><i>/* enum: Non-volatile log output of second core on dual-core device */</i></td></tr>
<tr><th id="6822">6822</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_LOG_SLAVE" data-ref="_M/NVRAM_PARTITION_TYPE_LOG_SLAVE">NVRAM_PARTITION_TYPE_LOG_SLAVE</dfn> 0x701</u></td></tr>
<tr><th id="6823">6823</th><td><i>/* enum: Device state dump output partition */</i></td></tr>
<tr><th id="6824">6824</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_DUMP" data-ref="_M/NVRAM_PARTITION_TYPE_DUMP">NVRAM_PARTITION_TYPE_DUMP</dfn> 0x800</u></td></tr>
<tr><th id="6825">6825</th><td><i>/* enum: Application license key storage partition */</i></td></tr>
<tr><th id="6826">6826</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_LICENSE" data-ref="_M/NVRAM_PARTITION_TYPE_LICENSE">NVRAM_PARTITION_TYPE_LICENSE</dfn> 0x900</u></td></tr>
<tr><th id="6827">6827</th><td><i>/* enum: Start of range used for PHY partitions (low 8 bits are the PHY ID) */</i></td></tr>
<tr><th id="6828">6828</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_PHY_MIN" data-ref="_M/NVRAM_PARTITION_TYPE_PHY_MIN">NVRAM_PARTITION_TYPE_PHY_MIN</dfn> 0xa00</u></td></tr>
<tr><th id="6829">6829</th><td><i>/* enum: End of range used for PHY partitions (low 8 bits are the PHY ID) */</i></td></tr>
<tr><th id="6830">6830</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_PHY_MAX" data-ref="_M/NVRAM_PARTITION_TYPE_PHY_MAX">NVRAM_PARTITION_TYPE_PHY_MAX</dfn> 0xaff</u></td></tr>
<tr><th id="6831">6831</th><td><i>/* enum: Primary FPGA partition */</i></td></tr>
<tr><th id="6832">6832</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_FPGA" data-ref="_M/NVRAM_PARTITION_TYPE_FPGA">NVRAM_PARTITION_TYPE_FPGA</dfn> 0xb00</u></td></tr>
<tr><th id="6833">6833</th><td><i>/* enum: Secondary FPGA partition */</i></td></tr>
<tr><th id="6834">6834</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_FPGA_BACKUP" data-ref="_M/NVRAM_PARTITION_TYPE_FPGA_BACKUP">NVRAM_PARTITION_TYPE_FPGA_BACKUP</dfn> 0xb01</u></td></tr>
<tr><th id="6835">6835</th><td><i>/* enum: FC firmware partition */</i></td></tr>
<tr><th id="6836">6836</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_FC_FIRMWARE" data-ref="_M/NVRAM_PARTITION_TYPE_FC_FIRMWARE">NVRAM_PARTITION_TYPE_FC_FIRMWARE</dfn> 0xb02</u></td></tr>
<tr><th id="6837">6837</th><td><i>/* enum: FC License partition */</i></td></tr>
<tr><th id="6838">6838</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_FC_LICENSE" data-ref="_M/NVRAM_PARTITION_TYPE_FC_LICENSE">NVRAM_PARTITION_TYPE_FC_LICENSE</dfn> 0xb03</u></td></tr>
<tr><th id="6839">6839</th><td><i>/* enum: Non-volatile log output partition for FC */</i></td></tr>
<tr><th id="6840">6840</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_FC_LOG" data-ref="_M/NVRAM_PARTITION_TYPE_FC_LOG">NVRAM_PARTITION_TYPE_FC_LOG</dfn> 0xb04</u></td></tr>
<tr><th id="6841">6841</th><td><i>/* enum: MUM firmware partition */</i></td></tr>
<tr><th id="6842">6842</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MUM_FIRMWARE" data-ref="_M/NVRAM_PARTITION_TYPE_MUM_FIRMWARE">NVRAM_PARTITION_TYPE_MUM_FIRMWARE</dfn> 0xc00</u></td></tr>
<tr><th id="6843">6843</th><td><i>/* enum: SUC firmware partition (this is intentionally an alias of</i></td></tr>
<tr><th id="6844">6844</th><td><i> * MUM_FIRMWARE)</i></td></tr>
<tr><th id="6845">6845</th><td><i> */</i></td></tr>
<tr><th id="6846">6846</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_SUC_FIRMWARE" data-ref="_M/NVRAM_PARTITION_TYPE_SUC_FIRMWARE">NVRAM_PARTITION_TYPE_SUC_FIRMWARE</dfn> 0xc00</u></td></tr>
<tr><th id="6847">6847</th><td><i>/* enum: MUM Non-volatile log output partition. */</i></td></tr>
<tr><th id="6848">6848</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MUM_LOG" data-ref="_M/NVRAM_PARTITION_TYPE_MUM_LOG">NVRAM_PARTITION_TYPE_MUM_LOG</dfn> 0xc01</u></td></tr>
<tr><th id="6849">6849</th><td><i>/* enum: MUM Application table partition. */</i></td></tr>
<tr><th id="6850">6850</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MUM_APPTABLE" data-ref="_M/NVRAM_PARTITION_TYPE_MUM_APPTABLE">NVRAM_PARTITION_TYPE_MUM_APPTABLE</dfn> 0xc02</u></td></tr>
<tr><th id="6851">6851</th><td><i>/* enum: MUM boot rom partition. */</i></td></tr>
<tr><th id="6852">6852</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MUM_BOOT_ROM" data-ref="_M/NVRAM_PARTITION_TYPE_MUM_BOOT_ROM">NVRAM_PARTITION_TYPE_MUM_BOOT_ROM</dfn> 0xc03</u></td></tr>
<tr><th id="6853">6853</th><td><i>/* enum: MUM production signatures &amp; calibration rom partition. */</i></td></tr>
<tr><th id="6854">6854</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MUM_PROD_ROM" data-ref="_M/NVRAM_PARTITION_TYPE_MUM_PROD_ROM">NVRAM_PARTITION_TYPE_MUM_PROD_ROM</dfn> 0xc04</u></td></tr>
<tr><th id="6855">6855</th><td><i>/* enum: MUM user signatures &amp; calibration rom partition. */</i></td></tr>
<tr><th id="6856">6856</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MUM_USER_ROM" data-ref="_M/NVRAM_PARTITION_TYPE_MUM_USER_ROM">NVRAM_PARTITION_TYPE_MUM_USER_ROM</dfn> 0xc05</u></td></tr>
<tr><th id="6857">6857</th><td><i>/* enum: MUM fuses and lockbits partition. */</i></td></tr>
<tr><th id="6858">6858</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MUM_FUSELOCK" data-ref="_M/NVRAM_PARTITION_TYPE_MUM_FUSELOCK">NVRAM_PARTITION_TYPE_MUM_FUSELOCK</dfn> 0xc06</u></td></tr>
<tr><th id="6859">6859</th><td><i>/* enum: UEFI expansion ROM if separate from PXE */</i></td></tr>
<tr><th id="6860">6860</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_EXPANSION_UEFI" data-ref="_M/NVRAM_PARTITION_TYPE_EXPANSION_UEFI">NVRAM_PARTITION_TYPE_EXPANSION_UEFI</dfn> 0xd00</u></td></tr>
<tr><th id="6861">6861</th><td><i>/* enum: Used by the expansion ROM for logging */</i></td></tr>
<tr><th id="6862">6862</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_PXE_LOG" data-ref="_M/NVRAM_PARTITION_TYPE_PXE_LOG">NVRAM_PARTITION_TYPE_PXE_LOG</dfn> 0x1000</u></td></tr>
<tr><th id="6863">6863</th><td><i>/* enum: Used for XIP code of shmbooted images */</i></td></tr>
<tr><th id="6864">6864</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_XIP_SCRATCH" data-ref="_M/NVRAM_PARTITION_TYPE_XIP_SCRATCH">NVRAM_PARTITION_TYPE_XIP_SCRATCH</dfn> 0x1100</u></td></tr>
<tr><th id="6865">6865</th><td><i>/* enum: Spare partition 2 */</i></td></tr>
<tr><th id="6866">6866</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_SPARE_2" data-ref="_M/NVRAM_PARTITION_TYPE_SPARE_2">NVRAM_PARTITION_TYPE_SPARE_2</dfn> 0x1200</u></td></tr>
<tr><th id="6867">6867</th><td><i>/* enum: Manufacturing partition. Used during manufacture to pass information</i></td></tr>
<tr><th id="6868">6868</th><td><i> * between XJTAG and Manftest.</i></td></tr>
<tr><th id="6869">6869</th><td><i> */</i></td></tr>
<tr><th id="6870">6870</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_MANUFACTURING" data-ref="_M/NVRAM_PARTITION_TYPE_MANUFACTURING">NVRAM_PARTITION_TYPE_MANUFACTURING</dfn> 0x1300</u></td></tr>
<tr><th id="6871">6871</th><td><i>/* enum: Spare partition 4 */</i></td></tr>
<tr><th id="6872">6872</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_SPARE_4" data-ref="_M/NVRAM_PARTITION_TYPE_SPARE_4">NVRAM_PARTITION_TYPE_SPARE_4</dfn> 0x1400</u></td></tr>
<tr><th id="6873">6873</th><td><i>/* enum: Spare partition 5 */</i></td></tr>
<tr><th id="6874">6874</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_SPARE_5" data-ref="_M/NVRAM_PARTITION_TYPE_SPARE_5">NVRAM_PARTITION_TYPE_SPARE_5</dfn> 0x1500</u></td></tr>
<tr><th id="6875">6875</th><td><i>/* enum: Partition for reporting MC status. See mc_flash_layout.h</i></td></tr>
<tr><th id="6876">6876</th><td><i> * medford_mc_status_hdr_t for layout on Medford.</i></td></tr>
<tr><th id="6877">6877</th><td><i> */</i></td></tr>
<tr><th id="6878">6878</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_STATUS" data-ref="_M/NVRAM_PARTITION_TYPE_STATUS">NVRAM_PARTITION_TYPE_STATUS</dfn> 0x1600</u></td></tr>
<tr><th id="6879">6879</th><td><i>/* enum: Spare partition 13 */</i></td></tr>
<tr><th id="6880">6880</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_SPARE_13" data-ref="_M/NVRAM_PARTITION_TYPE_SPARE_13">NVRAM_PARTITION_TYPE_SPARE_13</dfn> 0x1700</u></td></tr>
<tr><th id="6881">6881</th><td><i>/* enum: Spare partition 14 */</i></td></tr>
<tr><th id="6882">6882</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_SPARE_14" data-ref="_M/NVRAM_PARTITION_TYPE_SPARE_14">NVRAM_PARTITION_TYPE_SPARE_14</dfn> 0x1800</u></td></tr>
<tr><th id="6883">6883</th><td><i>/* enum: Spare partition 15 */</i></td></tr>
<tr><th id="6884">6884</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_SPARE_15" data-ref="_M/NVRAM_PARTITION_TYPE_SPARE_15">NVRAM_PARTITION_TYPE_SPARE_15</dfn> 0x1900</u></td></tr>
<tr><th id="6885">6885</th><td><i>/* enum: Spare partition 16 */</i></td></tr>
<tr><th id="6886">6886</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_SPARE_16" data-ref="_M/NVRAM_PARTITION_TYPE_SPARE_16">NVRAM_PARTITION_TYPE_SPARE_16</dfn> 0x1a00</u></td></tr>
<tr><th id="6887">6887</th><td><i>/* enum: Factory defaults for dynamic configuration */</i></td></tr>
<tr><th id="6888">6888</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_DYNCONFIG_DEFAULTS" data-ref="_M/NVRAM_PARTITION_TYPE_DYNCONFIG_DEFAULTS">NVRAM_PARTITION_TYPE_DYNCONFIG_DEFAULTS</dfn> 0x1b00</u></td></tr>
<tr><th id="6889">6889</th><td><i>/* enum: Factory defaults for expansion ROM configuration */</i></td></tr>
<tr><th id="6890">6890</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_ROMCONFIG_DEFAULTS" data-ref="_M/NVRAM_PARTITION_TYPE_ROMCONFIG_DEFAULTS">NVRAM_PARTITION_TYPE_ROMCONFIG_DEFAULTS</dfn> 0x1c00</u></td></tr>
<tr><th id="6891">6891</th><td><i>/* enum: Field Replaceable Unit inventory information for use on IPMI</i></td></tr>
<tr><th id="6892">6892</th><td><i> * platforms. See SF-119124-PS. The STATIC_CONFIG partition may contain a</i></td></tr>
<tr><th id="6893">6893</th><td><i> * subset of the information stored in this partition.</i></td></tr>
<tr><th id="6894">6894</th><td><i> */</i></td></tr>
<tr><th id="6895">6895</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_FRU_INFORMATION" data-ref="_M/NVRAM_PARTITION_TYPE_FRU_INFORMATION">NVRAM_PARTITION_TYPE_FRU_INFORMATION</dfn> 0x1d00</u></td></tr>
<tr><th id="6896">6896</th><td><i>/* enum: Start of reserved value range (firmware may use for any purpose) */</i></td></tr>
<tr><th id="6897">6897</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_RESERVED_VALUES_MIN" data-ref="_M/NVRAM_PARTITION_TYPE_RESERVED_VALUES_MIN">NVRAM_PARTITION_TYPE_RESERVED_VALUES_MIN</dfn> 0xff00</u></td></tr>
<tr><th id="6898">6898</th><td><i>/* enum: End of reserved value range (firmware may use for any purpose) */</i></td></tr>
<tr><th id="6899">6899</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_RESERVED_VALUES_MAX" data-ref="_M/NVRAM_PARTITION_TYPE_RESERVED_VALUES_MAX">NVRAM_PARTITION_TYPE_RESERVED_VALUES_MAX</dfn> 0xfffd</u></td></tr>
<tr><th id="6900">6900</th><td><i>/* enum: Recovery partition map (provided if real map is missing or corrupt) */</i></td></tr>
<tr><th id="6901">6901</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_RECOVERY_MAP" data-ref="_M/NVRAM_PARTITION_TYPE_RECOVERY_MAP">NVRAM_PARTITION_TYPE_RECOVERY_MAP</dfn> 0xfffe</u></td></tr>
<tr><th id="6902">6902</th><td><i>/* enum: Partition map (real map as stored in flash) */</i></td></tr>
<tr><th id="6903">6903</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_PARTITION_MAP" data-ref="_M/NVRAM_PARTITION_TYPE_PARTITION_MAP">NVRAM_PARTITION_TYPE_PARTITION_MAP</dfn> 0xffff</u></td></tr>
<tr><th id="6904">6904</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_ID_LBN" data-ref="_M/NVRAM_PARTITION_TYPE_ID_LBN">NVRAM_PARTITION_TYPE_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="6905">6905</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_PARTITION_TYPE_ID_WIDTH" data-ref="_M/NVRAM_PARTITION_TYPE_ID_WIDTH">NVRAM_PARTITION_TYPE_ID_WIDTH</dfn> 16</u></td></tr>
<tr><th id="6906">6906</th><td></td></tr>
<tr><th id="6907">6907</th><td><i>/* LICENSED_APP_ID structuredef */</i></td></tr>
<tr><th id="6908">6908</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_LEN" data-ref="_M/LICENSED_APP_ID_LEN">LICENSED_APP_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="6909">6909</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_ID_OFST" data-ref="_M/LICENSED_APP_ID_ID_OFST">LICENSED_APP_ID_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="6910">6910</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_ID_LEN" data-ref="_M/LICENSED_APP_ID_ID_LEN">LICENSED_APP_ID_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="6911">6911</th><td><i>/* enum: OpenOnload */</i></td></tr>
<tr><th id="6912">6912</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_ONLOAD" data-ref="_M/LICENSED_APP_ID_ONLOAD">LICENSED_APP_ID_ONLOAD</dfn> 0x1</u></td></tr>
<tr><th id="6913">6913</th><td><i>/* enum: PTP timestamping */</i></td></tr>
<tr><th id="6914">6914</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_PTP" data-ref="_M/LICENSED_APP_ID_PTP">LICENSED_APP_ID_PTP</dfn> 0x2</u></td></tr>
<tr><th id="6915">6915</th><td><i>/* enum: SolarCapture Pro */</i></td></tr>
<tr><th id="6916">6916</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_SOLARCAPTURE_PRO" data-ref="_M/LICENSED_APP_ID_SOLARCAPTURE_PRO">LICENSED_APP_ID_SOLARCAPTURE_PRO</dfn> 0x4</u></td></tr>
<tr><th id="6917">6917</th><td><i>/* enum: SolarSecure filter engine */</i></td></tr>
<tr><th id="6918">6918</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_SOLARSECURE" data-ref="_M/LICENSED_APP_ID_SOLARSECURE">LICENSED_APP_ID_SOLARSECURE</dfn> 0x8</u></td></tr>
<tr><th id="6919">6919</th><td><i>/* enum: Performance monitor */</i></td></tr>
<tr><th id="6920">6920</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_PERF_MONITOR" data-ref="_M/LICENSED_APP_ID_PERF_MONITOR">LICENSED_APP_ID_PERF_MONITOR</dfn> 0x10</u></td></tr>
<tr><th id="6921">6921</th><td><i>/* enum: SolarCapture Live */</i></td></tr>
<tr><th id="6922">6922</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_SOLARCAPTURE_LIVE" data-ref="_M/LICENSED_APP_ID_SOLARCAPTURE_LIVE">LICENSED_APP_ID_SOLARCAPTURE_LIVE</dfn> 0x20</u></td></tr>
<tr><th id="6923">6923</th><td><i>/* enum: Capture SolarSystem */</i></td></tr>
<tr><th id="6924">6924</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_CAPTURE_SOLARSYSTEM" data-ref="_M/LICENSED_APP_ID_CAPTURE_SOLARSYSTEM">LICENSED_APP_ID_CAPTURE_SOLARSYSTEM</dfn> 0x40</u></td></tr>
<tr><th id="6925">6925</th><td><i>/* enum: Network Access Control */</i></td></tr>
<tr><th id="6926">6926</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_NETWORK_ACCESS_CONTROL" data-ref="_M/LICENSED_APP_ID_NETWORK_ACCESS_CONTROL">LICENSED_APP_ID_NETWORK_ACCESS_CONTROL</dfn> 0x80</u></td></tr>
<tr><th id="6927">6927</th><td><i>/* enum: TCP Direct */</i></td></tr>
<tr><th id="6928">6928</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_TCP_DIRECT" data-ref="_M/LICENSED_APP_ID_TCP_DIRECT">LICENSED_APP_ID_TCP_DIRECT</dfn> 0x100</u></td></tr>
<tr><th id="6929">6929</th><td><i>/* enum: Low Latency */</i></td></tr>
<tr><th id="6930">6930</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_LOW_LATENCY" data-ref="_M/LICENSED_APP_ID_LOW_LATENCY">LICENSED_APP_ID_LOW_LATENCY</dfn> 0x200</u></td></tr>
<tr><th id="6931">6931</th><td><i>/* enum: SolarCapture Tap */</i></td></tr>
<tr><th id="6932">6932</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_SOLARCAPTURE_TAP" data-ref="_M/LICENSED_APP_ID_SOLARCAPTURE_TAP">LICENSED_APP_ID_SOLARCAPTURE_TAP</dfn> 0x400</u></td></tr>
<tr><th id="6933">6933</th><td><i>/* enum: Capture SolarSystem 40G */</i></td></tr>
<tr><th id="6934">6934</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_CAPTURE_SOLARSYSTEM_40G" data-ref="_M/LICENSED_APP_ID_CAPTURE_SOLARSYSTEM_40G">LICENSED_APP_ID_CAPTURE_SOLARSYSTEM_40G</dfn> 0x800</u></td></tr>
<tr><th id="6935">6935</th><td><i>/* enum: Capture SolarSystem 1G */</i></td></tr>
<tr><th id="6936">6936</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_CAPTURE_SOLARSYSTEM_1G" data-ref="_M/LICENSED_APP_ID_CAPTURE_SOLARSYSTEM_1G">LICENSED_APP_ID_CAPTURE_SOLARSYSTEM_1G</dfn> 0x1000</u></td></tr>
<tr><th id="6937">6937</th><td><i>/* enum: ScaleOut Onload */</i></td></tr>
<tr><th id="6938">6938</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_SCALEOUT_ONLOAD" data-ref="_M/LICENSED_APP_ID_SCALEOUT_ONLOAD">LICENSED_APP_ID_SCALEOUT_ONLOAD</dfn> 0x2000</u></td></tr>
<tr><th id="6939">6939</th><td><i>/* enum: SCS Network Analytics Dashboard */</i></td></tr>
<tr><th id="6940">6940</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_DSHBRD" data-ref="_M/LICENSED_APP_ID_DSHBRD">LICENSED_APP_ID_DSHBRD</dfn> 0x4000</u></td></tr>
<tr><th id="6941">6941</th><td><i>/* enum: SolarCapture Trading Analytics */</i></td></tr>
<tr><th id="6942">6942</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_SCATRD" data-ref="_M/LICENSED_APP_ID_SCATRD">LICENSED_APP_ID_SCATRD</dfn> 0x8000</u></td></tr>
<tr><th id="6943">6943</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_ID_LBN" data-ref="_M/LICENSED_APP_ID_ID_LBN">LICENSED_APP_ID_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="6944">6944</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_APP_ID_ID_WIDTH" data-ref="_M/LICENSED_APP_ID_ID_WIDTH">LICENSED_APP_ID_ID_WIDTH</dfn> 32</u></td></tr>
<tr><th id="6945">6945</th><td></td></tr>
<tr><th id="6946">6946</th><td><i>/* LICENSED_FEATURES structuredef */</i></td></tr>
<tr><th id="6947">6947</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_LEN" data-ref="_M/LICENSED_FEATURES_LEN">LICENSED_FEATURES_LEN</dfn> 8</u></td></tr>
<tr><th id="6948">6948</th><td><i>/* Bitmask of licensed firmware features */</i></td></tr>
<tr><th id="6949">6949</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_MASK_OFST" data-ref="_M/LICENSED_FEATURES_MASK_OFST">LICENSED_FEATURES_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="6950">6950</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_MASK_LEN" data-ref="_M/LICENSED_FEATURES_MASK_LEN">LICENSED_FEATURES_MASK_LEN</dfn> 8</u></td></tr>
<tr><th id="6951">6951</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_MASK_LO_OFST" data-ref="_M/LICENSED_FEATURES_MASK_LO_OFST">LICENSED_FEATURES_MASK_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="6952">6952</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_MASK_HI_OFST" data-ref="_M/LICENSED_FEATURES_MASK_HI_OFST">LICENSED_FEATURES_MASK_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="6953">6953</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_RX_CUT_THROUGH_LBN" data-ref="_M/LICENSED_FEATURES_RX_CUT_THROUGH_LBN">LICENSED_FEATURES_RX_CUT_THROUGH_LBN</dfn> 0</u></td></tr>
<tr><th id="6954">6954</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_RX_CUT_THROUGH_WIDTH" data-ref="_M/LICENSED_FEATURES_RX_CUT_THROUGH_WIDTH">LICENSED_FEATURES_RX_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6955">6955</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_PIO_LBN" data-ref="_M/LICENSED_FEATURES_PIO_LBN">LICENSED_FEATURES_PIO_LBN</dfn> 1</u></td></tr>
<tr><th id="6956">6956</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_PIO_WIDTH" data-ref="_M/LICENSED_FEATURES_PIO_WIDTH">LICENSED_FEATURES_PIO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6957">6957</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_EVQ_TIMER_LBN" data-ref="_M/LICENSED_FEATURES_EVQ_TIMER_LBN">LICENSED_FEATURES_EVQ_TIMER_LBN</dfn> 2</u></td></tr>
<tr><th id="6958">6958</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_EVQ_TIMER_WIDTH" data-ref="_M/LICENSED_FEATURES_EVQ_TIMER_WIDTH">LICENSED_FEATURES_EVQ_TIMER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6959">6959</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_CLOCK_LBN" data-ref="_M/LICENSED_FEATURES_CLOCK_LBN">LICENSED_FEATURES_CLOCK_LBN</dfn> 3</u></td></tr>
<tr><th id="6960">6960</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_CLOCK_WIDTH" data-ref="_M/LICENSED_FEATURES_CLOCK_WIDTH">LICENSED_FEATURES_CLOCK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6961">6961</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_RX_TIMESTAMPS_LBN" data-ref="_M/LICENSED_FEATURES_RX_TIMESTAMPS_LBN">LICENSED_FEATURES_RX_TIMESTAMPS_LBN</dfn> 4</u></td></tr>
<tr><th id="6962">6962</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_RX_TIMESTAMPS_WIDTH" data-ref="_M/LICENSED_FEATURES_RX_TIMESTAMPS_WIDTH">LICENSED_FEATURES_RX_TIMESTAMPS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6963">6963</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_TX_TIMESTAMPS_LBN" data-ref="_M/LICENSED_FEATURES_TX_TIMESTAMPS_LBN">LICENSED_FEATURES_TX_TIMESTAMPS_LBN</dfn> 5</u></td></tr>
<tr><th id="6964">6964</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_TX_TIMESTAMPS_WIDTH" data-ref="_M/LICENSED_FEATURES_TX_TIMESTAMPS_WIDTH">LICENSED_FEATURES_TX_TIMESTAMPS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6965">6965</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_RX_SNIFF_LBN" data-ref="_M/LICENSED_FEATURES_RX_SNIFF_LBN">LICENSED_FEATURES_RX_SNIFF_LBN</dfn> 6</u></td></tr>
<tr><th id="6966">6966</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_RX_SNIFF_WIDTH" data-ref="_M/LICENSED_FEATURES_RX_SNIFF_WIDTH">LICENSED_FEATURES_RX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6967">6967</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_TX_SNIFF_LBN" data-ref="_M/LICENSED_FEATURES_TX_SNIFF_LBN">LICENSED_FEATURES_TX_SNIFF_LBN</dfn> 7</u></td></tr>
<tr><th id="6968">6968</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_TX_SNIFF_WIDTH" data-ref="_M/LICENSED_FEATURES_TX_SNIFF_WIDTH">LICENSED_FEATURES_TX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6969">6969</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_PROXY_FILTER_OPS_LBN" data-ref="_M/LICENSED_FEATURES_PROXY_FILTER_OPS_LBN">LICENSED_FEATURES_PROXY_FILTER_OPS_LBN</dfn> 8</u></td></tr>
<tr><th id="6970">6970</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_PROXY_FILTER_OPS_WIDTH" data-ref="_M/LICENSED_FEATURES_PROXY_FILTER_OPS_WIDTH">LICENSED_FEATURES_PROXY_FILTER_OPS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6971">6971</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_EVENT_CUT_THROUGH_LBN" data-ref="_M/LICENSED_FEATURES_EVENT_CUT_THROUGH_LBN">LICENSED_FEATURES_EVENT_CUT_THROUGH_LBN</dfn> 9</u></td></tr>
<tr><th id="6972">6972</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_EVENT_CUT_THROUGH_WIDTH" data-ref="_M/LICENSED_FEATURES_EVENT_CUT_THROUGH_WIDTH">LICENSED_FEATURES_EVENT_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6973">6973</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_MASK_LBN" data-ref="_M/LICENSED_FEATURES_MASK_LBN">LICENSED_FEATURES_MASK_LBN</dfn> 0</u></td></tr>
<tr><th id="6974">6974</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_FEATURES_MASK_WIDTH" data-ref="_M/LICENSED_FEATURES_MASK_WIDTH">LICENSED_FEATURES_MASK_WIDTH</dfn> 64</u></td></tr>
<tr><th id="6975">6975</th><td></td></tr>
<tr><th id="6976">6976</th><td><i>/* LICENSED_V3_APPS structuredef */</i></td></tr>
<tr><th id="6977">6977</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_LEN" data-ref="_M/LICENSED_V3_APPS_LEN">LICENSED_V3_APPS_LEN</dfn> 8</u></td></tr>
<tr><th id="6978">6978</th><td><i>/* Bitmask of licensed applications */</i></td></tr>
<tr><th id="6979">6979</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_MASK_OFST" data-ref="_M/LICENSED_V3_APPS_MASK_OFST">LICENSED_V3_APPS_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="6980">6980</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_MASK_LEN" data-ref="_M/LICENSED_V3_APPS_MASK_LEN">LICENSED_V3_APPS_MASK_LEN</dfn> 8</u></td></tr>
<tr><th id="6981">6981</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_MASK_LO_OFST" data-ref="_M/LICENSED_V3_APPS_MASK_LO_OFST">LICENSED_V3_APPS_MASK_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="6982">6982</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_MASK_HI_OFST" data-ref="_M/LICENSED_V3_APPS_MASK_HI_OFST">LICENSED_V3_APPS_MASK_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="6983">6983</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_ONLOAD_LBN" data-ref="_M/LICENSED_V3_APPS_ONLOAD_LBN">LICENSED_V3_APPS_ONLOAD_LBN</dfn> 0</u></td></tr>
<tr><th id="6984">6984</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_ONLOAD_WIDTH" data-ref="_M/LICENSED_V3_APPS_ONLOAD_WIDTH">LICENSED_V3_APPS_ONLOAD_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6985">6985</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_PTP_LBN" data-ref="_M/LICENSED_V3_APPS_PTP_LBN">LICENSED_V3_APPS_PTP_LBN</dfn> 1</u></td></tr>
<tr><th id="6986">6986</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_PTP_WIDTH" data-ref="_M/LICENSED_V3_APPS_PTP_WIDTH">LICENSED_V3_APPS_PTP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6987">6987</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SOLARCAPTURE_PRO_LBN" data-ref="_M/LICENSED_V3_APPS_SOLARCAPTURE_PRO_LBN">LICENSED_V3_APPS_SOLARCAPTURE_PRO_LBN</dfn> 2</u></td></tr>
<tr><th id="6988">6988</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SOLARCAPTURE_PRO_WIDTH" data-ref="_M/LICENSED_V3_APPS_SOLARCAPTURE_PRO_WIDTH">LICENSED_V3_APPS_SOLARCAPTURE_PRO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6989">6989</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SOLARSECURE_LBN" data-ref="_M/LICENSED_V3_APPS_SOLARSECURE_LBN">LICENSED_V3_APPS_SOLARSECURE_LBN</dfn> 3</u></td></tr>
<tr><th id="6990">6990</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SOLARSECURE_WIDTH" data-ref="_M/LICENSED_V3_APPS_SOLARSECURE_WIDTH">LICENSED_V3_APPS_SOLARSECURE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6991">6991</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_PERF_MONITOR_LBN" data-ref="_M/LICENSED_V3_APPS_PERF_MONITOR_LBN">LICENSED_V3_APPS_PERF_MONITOR_LBN</dfn> 4</u></td></tr>
<tr><th id="6992">6992</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_PERF_MONITOR_WIDTH" data-ref="_M/LICENSED_V3_APPS_PERF_MONITOR_WIDTH">LICENSED_V3_APPS_PERF_MONITOR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6993">6993</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SOLARCAPTURE_LIVE_LBN" data-ref="_M/LICENSED_V3_APPS_SOLARCAPTURE_LIVE_LBN">LICENSED_V3_APPS_SOLARCAPTURE_LIVE_LBN</dfn> 5</u></td></tr>
<tr><th id="6994">6994</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SOLARCAPTURE_LIVE_WIDTH" data-ref="_M/LICENSED_V3_APPS_SOLARCAPTURE_LIVE_WIDTH">LICENSED_V3_APPS_SOLARCAPTURE_LIVE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6995">6995</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_LBN" data-ref="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_LBN">LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_LBN</dfn> 6</u></td></tr>
<tr><th id="6996">6996</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_WIDTH" data-ref="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_WIDTH">LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6997">6997</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_NETWORK_ACCESS_CONTROL_LBN" data-ref="_M/LICENSED_V3_APPS_NETWORK_ACCESS_CONTROL_LBN">LICENSED_V3_APPS_NETWORK_ACCESS_CONTROL_LBN</dfn> 7</u></td></tr>
<tr><th id="6998">6998</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_NETWORK_ACCESS_CONTROL_WIDTH" data-ref="_M/LICENSED_V3_APPS_NETWORK_ACCESS_CONTROL_WIDTH">LICENSED_V3_APPS_NETWORK_ACCESS_CONTROL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="6999">6999</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_TCP_DIRECT_LBN" data-ref="_M/LICENSED_V3_APPS_TCP_DIRECT_LBN">LICENSED_V3_APPS_TCP_DIRECT_LBN</dfn> 8</u></td></tr>
<tr><th id="7000">7000</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_TCP_DIRECT_WIDTH" data-ref="_M/LICENSED_V3_APPS_TCP_DIRECT_WIDTH">LICENSED_V3_APPS_TCP_DIRECT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7001">7001</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_LOW_LATENCY_LBN" data-ref="_M/LICENSED_V3_APPS_LOW_LATENCY_LBN">LICENSED_V3_APPS_LOW_LATENCY_LBN</dfn> 9</u></td></tr>
<tr><th id="7002">7002</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_LOW_LATENCY_WIDTH" data-ref="_M/LICENSED_V3_APPS_LOW_LATENCY_WIDTH">LICENSED_V3_APPS_LOW_LATENCY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7003">7003</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SOLARCAPTURE_TAP_LBN" data-ref="_M/LICENSED_V3_APPS_SOLARCAPTURE_TAP_LBN">LICENSED_V3_APPS_SOLARCAPTURE_TAP_LBN</dfn> 10</u></td></tr>
<tr><th id="7004">7004</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SOLARCAPTURE_TAP_WIDTH" data-ref="_M/LICENSED_V3_APPS_SOLARCAPTURE_TAP_WIDTH">LICENSED_V3_APPS_SOLARCAPTURE_TAP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7005">7005</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_40G_LBN" data-ref="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_40G_LBN">LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_40G_LBN</dfn> 11</u></td></tr>
<tr><th id="7006">7006</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_40G_WIDTH" data-ref="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_40G_WIDTH">LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_40G_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7007">7007</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_1G_LBN" data-ref="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_1G_LBN">LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_1G_LBN</dfn> 12</u></td></tr>
<tr><th id="7008">7008</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_1G_WIDTH" data-ref="_M/LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_1G_WIDTH">LICENSED_V3_APPS_CAPTURE_SOLARSYSTEM_1G_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7009">7009</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SCALEOUT_ONLOAD_LBN" data-ref="_M/LICENSED_V3_APPS_SCALEOUT_ONLOAD_LBN">LICENSED_V3_APPS_SCALEOUT_ONLOAD_LBN</dfn> 13</u></td></tr>
<tr><th id="7010">7010</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SCALEOUT_ONLOAD_WIDTH" data-ref="_M/LICENSED_V3_APPS_SCALEOUT_ONLOAD_WIDTH">LICENSED_V3_APPS_SCALEOUT_ONLOAD_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7011">7011</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_DSHBRD_LBN" data-ref="_M/LICENSED_V3_APPS_DSHBRD_LBN">LICENSED_V3_APPS_DSHBRD_LBN</dfn> 14</u></td></tr>
<tr><th id="7012">7012</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_DSHBRD_WIDTH" data-ref="_M/LICENSED_V3_APPS_DSHBRD_WIDTH">LICENSED_V3_APPS_DSHBRD_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7013">7013</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SCATRD_LBN" data-ref="_M/LICENSED_V3_APPS_SCATRD_LBN">LICENSED_V3_APPS_SCATRD_LBN</dfn> 15</u></td></tr>
<tr><th id="7014">7014</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_SCATRD_WIDTH" data-ref="_M/LICENSED_V3_APPS_SCATRD_WIDTH">LICENSED_V3_APPS_SCATRD_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7015">7015</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_MASK_LBN" data-ref="_M/LICENSED_V3_APPS_MASK_LBN">LICENSED_V3_APPS_MASK_LBN</dfn> 0</u></td></tr>
<tr><th id="7016">7016</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_APPS_MASK_WIDTH" data-ref="_M/LICENSED_V3_APPS_MASK_WIDTH">LICENSED_V3_APPS_MASK_WIDTH</dfn> 64</u></td></tr>
<tr><th id="7017">7017</th><td></td></tr>
<tr><th id="7018">7018</th><td><i>/* LICENSED_V3_FEATURES structuredef */</i></td></tr>
<tr><th id="7019">7019</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_LEN" data-ref="_M/LICENSED_V3_FEATURES_LEN">LICENSED_V3_FEATURES_LEN</dfn> 8</u></td></tr>
<tr><th id="7020">7020</th><td><i>/* Bitmask of licensed firmware features */</i></td></tr>
<tr><th id="7021">7021</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_MASK_OFST" data-ref="_M/LICENSED_V3_FEATURES_MASK_OFST">LICENSED_V3_FEATURES_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="7022">7022</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_MASK_LEN" data-ref="_M/LICENSED_V3_FEATURES_MASK_LEN">LICENSED_V3_FEATURES_MASK_LEN</dfn> 8</u></td></tr>
<tr><th id="7023">7023</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_MASK_LO_OFST" data-ref="_M/LICENSED_V3_FEATURES_MASK_LO_OFST">LICENSED_V3_FEATURES_MASK_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="7024">7024</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_MASK_HI_OFST" data-ref="_M/LICENSED_V3_FEATURES_MASK_HI_OFST">LICENSED_V3_FEATURES_MASK_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="7025">7025</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_RX_CUT_THROUGH_LBN" data-ref="_M/LICENSED_V3_FEATURES_RX_CUT_THROUGH_LBN">LICENSED_V3_FEATURES_RX_CUT_THROUGH_LBN</dfn> 0</u></td></tr>
<tr><th id="7026">7026</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_RX_CUT_THROUGH_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_RX_CUT_THROUGH_WIDTH">LICENSED_V3_FEATURES_RX_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7027">7027</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_PIO_LBN" data-ref="_M/LICENSED_V3_FEATURES_PIO_LBN">LICENSED_V3_FEATURES_PIO_LBN</dfn> 1</u></td></tr>
<tr><th id="7028">7028</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_PIO_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_PIO_WIDTH">LICENSED_V3_FEATURES_PIO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7029">7029</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_EVQ_TIMER_LBN" data-ref="_M/LICENSED_V3_FEATURES_EVQ_TIMER_LBN">LICENSED_V3_FEATURES_EVQ_TIMER_LBN</dfn> 2</u></td></tr>
<tr><th id="7030">7030</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_EVQ_TIMER_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_EVQ_TIMER_WIDTH">LICENSED_V3_FEATURES_EVQ_TIMER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7031">7031</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_CLOCK_LBN" data-ref="_M/LICENSED_V3_FEATURES_CLOCK_LBN">LICENSED_V3_FEATURES_CLOCK_LBN</dfn> 3</u></td></tr>
<tr><th id="7032">7032</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_CLOCK_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_CLOCK_WIDTH">LICENSED_V3_FEATURES_CLOCK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7033">7033</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_RX_TIMESTAMPS_LBN" data-ref="_M/LICENSED_V3_FEATURES_RX_TIMESTAMPS_LBN">LICENSED_V3_FEATURES_RX_TIMESTAMPS_LBN</dfn> 4</u></td></tr>
<tr><th id="7034">7034</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_RX_TIMESTAMPS_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_RX_TIMESTAMPS_WIDTH">LICENSED_V3_FEATURES_RX_TIMESTAMPS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7035">7035</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_TX_TIMESTAMPS_LBN" data-ref="_M/LICENSED_V3_FEATURES_TX_TIMESTAMPS_LBN">LICENSED_V3_FEATURES_TX_TIMESTAMPS_LBN</dfn> 5</u></td></tr>
<tr><th id="7036">7036</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_TX_TIMESTAMPS_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_TX_TIMESTAMPS_WIDTH">LICENSED_V3_FEATURES_TX_TIMESTAMPS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7037">7037</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_RX_SNIFF_LBN" data-ref="_M/LICENSED_V3_FEATURES_RX_SNIFF_LBN">LICENSED_V3_FEATURES_RX_SNIFF_LBN</dfn> 6</u></td></tr>
<tr><th id="7038">7038</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_RX_SNIFF_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_RX_SNIFF_WIDTH">LICENSED_V3_FEATURES_RX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7039">7039</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_TX_SNIFF_LBN" data-ref="_M/LICENSED_V3_FEATURES_TX_SNIFF_LBN">LICENSED_V3_FEATURES_TX_SNIFF_LBN</dfn> 7</u></td></tr>
<tr><th id="7040">7040</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_TX_SNIFF_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_TX_SNIFF_WIDTH">LICENSED_V3_FEATURES_TX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7041">7041</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_PROXY_FILTER_OPS_LBN" data-ref="_M/LICENSED_V3_FEATURES_PROXY_FILTER_OPS_LBN">LICENSED_V3_FEATURES_PROXY_FILTER_OPS_LBN</dfn> 8</u></td></tr>
<tr><th id="7042">7042</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_PROXY_FILTER_OPS_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_PROXY_FILTER_OPS_WIDTH">LICENSED_V3_FEATURES_PROXY_FILTER_OPS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7043">7043</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_EVENT_CUT_THROUGH_LBN" data-ref="_M/LICENSED_V3_FEATURES_EVENT_CUT_THROUGH_LBN">LICENSED_V3_FEATURES_EVENT_CUT_THROUGH_LBN</dfn> 9</u></td></tr>
<tr><th id="7044">7044</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_EVENT_CUT_THROUGH_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_EVENT_CUT_THROUGH_WIDTH">LICENSED_V3_FEATURES_EVENT_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7045">7045</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_MASK_LBN" data-ref="_M/LICENSED_V3_FEATURES_MASK_LBN">LICENSED_V3_FEATURES_MASK_LBN</dfn> 0</u></td></tr>
<tr><th id="7046">7046</th><td><u>#define	<dfn class="macro" id="_M/LICENSED_V3_FEATURES_MASK_WIDTH" data-ref="_M/LICENSED_V3_FEATURES_MASK_WIDTH">LICENSED_V3_FEATURES_MASK_WIDTH</dfn> 64</u></td></tr>
<tr><th id="7047">7047</th><td></td></tr>
<tr><th id="7048">7048</th><td><i>/* TX_TIMESTAMP_EVENT structuredef */</i></td></tr>
<tr><th id="7049">7049</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_LEN" data-ref="_M/TX_TIMESTAMP_EVENT_LEN">TX_TIMESTAMP_EVENT_LEN</dfn> 6</u></td></tr>
<tr><th id="7050">7050</th><td><i>/* lower 16 bits of timestamp data */</i></td></tr>
<tr><th id="7051">7051</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_OFST" data-ref="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_OFST">TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="7052">7052</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_LEN" data-ref="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_LEN">TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_LEN</dfn> 2</u></td></tr>
<tr><th id="7053">7053</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_LBN" data-ref="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_LBN">TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_LBN</dfn> 0</u></td></tr>
<tr><th id="7054">7054</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_WIDTH" data-ref="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_WIDTH">TX_TIMESTAMP_EVENT_TSTAMP_DATA_LO_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7055">7055</th><td><i>/* Type of TX event, ordinary TX completion, low or high part of TX timestamp</i></td></tr>
<tr><th id="7056">7056</th><td><i> */</i></td></tr>
<tr><th id="7057">7057</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_TYPE_OFST" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_TYPE_OFST">TX_TIMESTAMP_EVENT_TX_EV_TYPE_OFST</dfn> 3</u></td></tr>
<tr><th id="7058">7058</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_TYPE_LEN" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_TYPE_LEN">TX_TIMESTAMP_EVENT_TX_EV_TYPE_LEN</dfn> 1</u></td></tr>
<tr><th id="7059">7059</th><td><i>/* enum: This is a TX completion event, not a timestamp */</i></td></tr>
<tr><th id="7060">7060</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_COMPLETION" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_COMPLETION">TX_TIMESTAMP_EVENT_TX_EV_COMPLETION</dfn> 0x0</u></td></tr>
<tr><th id="7061">7061</th><td><i>/* enum: This is a TX completion event for a CTPIO transmit. The event format</i></td></tr>
<tr><th id="7062">7062</th><td><i> * is the same as for TX_EV_COMPLETION.</i></td></tr>
<tr><th id="7063">7063</th><td><i> */</i></td></tr>
<tr><th id="7064">7064</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_CTPIO_COMPLETION" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_CTPIO_COMPLETION">TX_TIMESTAMP_EVENT_TX_EV_CTPIO_COMPLETION</dfn> 0x11</u></td></tr>
<tr><th id="7065">7065</th><td><i>/* enum: This is the low part of a TX timestamp for a CTPIO transmission. The</i></td></tr>
<tr><th id="7066">7066</th><td><i> * event format is the same as for TX_EV_TSTAMP_LO</i></td></tr>
<tr><th id="7067">7067</th><td><i> */</i></td></tr>
<tr><th id="7068">7068</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_CTPIO_TS_LO" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_CTPIO_TS_LO">TX_TIMESTAMP_EVENT_TX_EV_CTPIO_TS_LO</dfn> 0x12</u></td></tr>
<tr><th id="7069">7069</th><td><i>/* enum: This is the high part of a TX timestamp for a CTPIO transmission. The</i></td></tr>
<tr><th id="7070">7070</th><td><i> * event format is the same as for TX_EV_TSTAMP_HI</i></td></tr>
<tr><th id="7071">7071</th><td><i> */</i></td></tr>
<tr><th id="7072">7072</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_CTPIO_TS_HI" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_CTPIO_TS_HI">TX_TIMESTAMP_EVENT_TX_EV_CTPIO_TS_HI</dfn> 0x13</u></td></tr>
<tr><th id="7073">7073</th><td><i>/* enum: This is the low part of a TX timestamp event */</i></td></tr>
<tr><th id="7074">7074</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_TSTAMP_LO" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_TSTAMP_LO">TX_TIMESTAMP_EVENT_TX_EV_TSTAMP_LO</dfn> 0x51</u></td></tr>
<tr><th id="7075">7075</th><td><i>/* enum: This is the high part of a TX timestamp event */</i></td></tr>
<tr><th id="7076">7076</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_TSTAMP_HI" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_TSTAMP_HI">TX_TIMESTAMP_EVENT_TX_EV_TSTAMP_HI</dfn> 0x52</u></td></tr>
<tr><th id="7077">7077</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_TYPE_LBN" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_TYPE_LBN">TX_TIMESTAMP_EVENT_TX_EV_TYPE_LBN</dfn> 24</u></td></tr>
<tr><th id="7078">7078</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TX_EV_TYPE_WIDTH" data-ref="_M/TX_TIMESTAMP_EVENT_TX_EV_TYPE_WIDTH">TX_TIMESTAMP_EVENT_TX_EV_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="7079">7079</th><td><i>/* upper 16 bits of timestamp data */</i></td></tr>
<tr><th id="7080">7080</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_OFST" data-ref="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_OFST">TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="7081">7081</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_LEN" data-ref="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_LEN">TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_LEN</dfn> 2</u></td></tr>
<tr><th id="7082">7082</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_LBN" data-ref="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_LBN">TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_LBN</dfn> 32</u></td></tr>
<tr><th id="7083">7083</th><td><u>#define	<dfn class="macro" id="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_WIDTH" data-ref="_M/TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_WIDTH">TX_TIMESTAMP_EVENT_TSTAMP_DATA_HI_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7084">7084</th><td></td></tr>
<tr><th id="7085">7085</th><td><i>/* RSS_MODE structuredef */</i></td></tr>
<tr><th id="7086">7086</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_LEN" data-ref="_M/RSS_MODE_LEN">RSS_MODE_LEN</dfn> 1</u></td></tr>
<tr><th id="7087">7087</th><td><i>/* The RSS mode for a particular packet type is a value from 0 - 15 which can</i></td></tr>
<tr><th id="7088">7088</th><td><i> * be considered as 4 bits selecting which fields are included in the hash. (A</i></td></tr>
<tr><th id="7089">7089</th><td><i> * value 0 effectively disables RSS spreading for the packet type.) The YAML</i></td></tr>
<tr><th id="7090">7090</th><td><i> * generation tools require this structure to be a whole number of bytes wide,</i></td></tr>
<tr><th id="7091">7091</th><td><i> * but only 4 bits are relevant.</i></td></tr>
<tr><th id="7092">7092</th><td><i> */</i></td></tr>
<tr><th id="7093">7093</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_SELECTOR_OFST" data-ref="_M/RSS_MODE_HASH_SELECTOR_OFST">RSS_MODE_HASH_SELECTOR_OFST</dfn> 0</u></td></tr>
<tr><th id="7094">7094</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_SELECTOR_LEN" data-ref="_M/RSS_MODE_HASH_SELECTOR_LEN">RSS_MODE_HASH_SELECTOR_LEN</dfn> 1</u></td></tr>
<tr><th id="7095">7095</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_SRC_ADDR_LBN" data-ref="_M/RSS_MODE_HASH_SRC_ADDR_LBN">RSS_MODE_HASH_SRC_ADDR_LBN</dfn> 0</u></td></tr>
<tr><th id="7096">7096</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_SRC_ADDR_WIDTH" data-ref="_M/RSS_MODE_HASH_SRC_ADDR_WIDTH">RSS_MODE_HASH_SRC_ADDR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7097">7097</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_DST_ADDR_LBN" data-ref="_M/RSS_MODE_HASH_DST_ADDR_LBN">RSS_MODE_HASH_DST_ADDR_LBN</dfn> 1</u></td></tr>
<tr><th id="7098">7098</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_DST_ADDR_WIDTH" data-ref="_M/RSS_MODE_HASH_DST_ADDR_WIDTH">RSS_MODE_HASH_DST_ADDR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7099">7099</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_SRC_PORT_LBN" data-ref="_M/RSS_MODE_HASH_SRC_PORT_LBN">RSS_MODE_HASH_SRC_PORT_LBN</dfn> 2</u></td></tr>
<tr><th id="7100">7100</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_SRC_PORT_WIDTH" data-ref="_M/RSS_MODE_HASH_SRC_PORT_WIDTH">RSS_MODE_HASH_SRC_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7101">7101</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_DST_PORT_LBN" data-ref="_M/RSS_MODE_HASH_DST_PORT_LBN">RSS_MODE_HASH_DST_PORT_LBN</dfn> 3</u></td></tr>
<tr><th id="7102">7102</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_DST_PORT_WIDTH" data-ref="_M/RSS_MODE_HASH_DST_PORT_WIDTH">RSS_MODE_HASH_DST_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7103">7103</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_SELECTOR_LBN" data-ref="_M/RSS_MODE_HASH_SELECTOR_LBN">RSS_MODE_HASH_SELECTOR_LBN</dfn> 0</u></td></tr>
<tr><th id="7104">7104</th><td><u>#define	<dfn class="macro" id="_M/RSS_MODE_HASH_SELECTOR_WIDTH" data-ref="_M/RSS_MODE_HASH_SELECTOR_WIDTH">RSS_MODE_HASH_SELECTOR_WIDTH</dfn> 8</u></td></tr>
<tr><th id="7105">7105</th><td></td></tr>
<tr><th id="7106">7106</th><td><i>/* CTPIO_STATS_MAP structuredef */</i></td></tr>
<tr><th id="7107">7107</th><td><u>#define	<dfn class="macro" id="_M/CTPIO_STATS_MAP_LEN" data-ref="_M/CTPIO_STATS_MAP_LEN">CTPIO_STATS_MAP_LEN</dfn> 4</u></td></tr>
<tr><th id="7108">7108</th><td><i>/* The (function relative) VI number */</i></td></tr>
<tr><th id="7109">7109</th><td><u>#define	<dfn class="macro" id="_M/CTPIO_STATS_MAP_VI_OFST" data-ref="_M/CTPIO_STATS_MAP_VI_OFST">CTPIO_STATS_MAP_VI_OFST</dfn> 0</u></td></tr>
<tr><th id="7110">7110</th><td><u>#define	<dfn class="macro" id="_M/CTPIO_STATS_MAP_VI_LEN" data-ref="_M/CTPIO_STATS_MAP_VI_LEN">CTPIO_STATS_MAP_VI_LEN</dfn> 2</u></td></tr>
<tr><th id="7111">7111</th><td><u>#define	<dfn class="macro" id="_M/CTPIO_STATS_MAP_VI_LBN" data-ref="_M/CTPIO_STATS_MAP_VI_LBN">CTPIO_STATS_MAP_VI_LBN</dfn> 0</u></td></tr>
<tr><th id="7112">7112</th><td><u>#define	<dfn class="macro" id="_M/CTPIO_STATS_MAP_VI_WIDTH" data-ref="_M/CTPIO_STATS_MAP_VI_WIDTH">CTPIO_STATS_MAP_VI_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7113">7113</th><td><i>/* The target bucket for the VI */</i></td></tr>
<tr><th id="7114">7114</th><td><u>#define	<dfn class="macro" id="_M/CTPIO_STATS_MAP_BUCKET_OFST" data-ref="_M/CTPIO_STATS_MAP_BUCKET_OFST">CTPIO_STATS_MAP_BUCKET_OFST</dfn> 2</u></td></tr>
<tr><th id="7115">7115</th><td><u>#define	<dfn class="macro" id="_M/CTPIO_STATS_MAP_BUCKET_LEN" data-ref="_M/CTPIO_STATS_MAP_BUCKET_LEN">CTPIO_STATS_MAP_BUCKET_LEN</dfn> 2</u></td></tr>
<tr><th id="7116">7116</th><td><u>#define	<dfn class="macro" id="_M/CTPIO_STATS_MAP_BUCKET_LBN" data-ref="_M/CTPIO_STATS_MAP_BUCKET_LBN">CTPIO_STATS_MAP_BUCKET_LBN</dfn> 16</u></td></tr>
<tr><th id="7117">7117</th><td><u>#define	<dfn class="macro" id="_M/CTPIO_STATS_MAP_BUCKET_WIDTH" data-ref="_M/CTPIO_STATS_MAP_BUCKET_WIDTH">CTPIO_STATS_MAP_BUCKET_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7118">7118</th><td></td></tr>
<tr><th id="7119">7119</th><td><i>/* MESSAGE_TYPE structuredef: When present this defines the meaning of a</i></td></tr>
<tr><th id="7120">7120</th><td><i> * message, and is used to protect against chosen message attacks in signed</i></td></tr>
<tr><th id="7121">7121</th><td><i> * messages, regardless their origin. The message type also defines the</i></td></tr>
<tr><th id="7122">7122</th><td><i> * signature cryptographic algorithm, encoding, and message fields included in</i></td></tr>
<tr><th id="7123">7123</th><td><i> * the signature. The values are used in different commands but must be unique</i></td></tr>
<tr><th id="7124">7124</th><td><i> * across all commands, e.g. MC_CMD_TSA_BIND_IN_SECURE_UNBIND uses different</i></td></tr>
<tr><th id="7125">7125</th><td><i> * message type than MC_CMD_SECURE_NIC_INFO_IN_STATUS.</i></td></tr>
<tr><th id="7126">7126</th><td><i> */</i></td></tr>
<tr><th id="7127">7127</th><td><u>#define	<dfn class="macro" id="_M/MESSAGE_TYPE_LEN" data-ref="_M/MESSAGE_TYPE_LEN">MESSAGE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="7128">7128</th><td><u>#define	<dfn class="macro" id="_M/MESSAGE_TYPE_MESSAGE_TYPE_OFST" data-ref="_M/MESSAGE_TYPE_MESSAGE_TYPE_OFST">MESSAGE_TYPE_MESSAGE_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="7129">7129</th><td><u>#define	<dfn class="macro" id="_M/MESSAGE_TYPE_MESSAGE_TYPE_LEN" data-ref="_M/MESSAGE_TYPE_MESSAGE_TYPE_LEN">MESSAGE_TYPE_MESSAGE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="7130">7130</th><td><u>#define	<dfn class="macro" id="_M/MESSAGE_TYPE_UNUSED" data-ref="_M/MESSAGE_TYPE_UNUSED">MESSAGE_TYPE_UNUSED</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="7131">7131</th><td><i>/* enum: Message type value for the response to a</i></td></tr>
<tr><th id="7132">7132</th><td><i> * MC_CMD_TSA_BIND_IN_SECURE_UNBIND message. TSA_SECURE_UNBIND messages are</i></td></tr>
<tr><th id="7133">7133</th><td><i> * ECDSA SECP384R1 signed using SHA384 message digest algorithm over fields</i></td></tr>
<tr><th id="7134">7134</th><td><i> * MESSAGE_TYPE, TSANID, TSAID, and UNBINDTOKEN, and encoded as suggested by</i></td></tr>
<tr><th id="7135">7135</th><td><i> * RFC6979 (section 2.4).</i></td></tr>
<tr><th id="7136">7136</th><td><i> */</i></td></tr>
<tr><th id="7137">7137</th><td><u>#define	<dfn class="macro" id="_M/MESSAGE_TYPE_TSA_SECURE_UNBIND" data-ref="_M/MESSAGE_TYPE_TSA_SECURE_UNBIND">MESSAGE_TYPE_TSA_SECURE_UNBIND</dfn> 0x1</u></td></tr>
<tr><th id="7138">7138</th><td><i>/* enum: Message type value for the response to a</i></td></tr>
<tr><th id="7139">7139</th><td><i> * MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION message. TSA_SECURE_DECOMMISSION</i></td></tr>
<tr><th id="7140">7140</th><td><i> * messages are ECDSA SECP384R1 signed using SHA384 message digest algorithm</i></td></tr>
<tr><th id="7141">7141</th><td><i> * over fields MESSAGE_TYPE, TSAID, USER, and REASON, and encoded as suggested</i></td></tr>
<tr><th id="7142">7142</th><td><i> * by RFC6979 (section 2.4).</i></td></tr>
<tr><th id="7143">7143</th><td><i> */</i></td></tr>
<tr><th id="7144">7144</th><td><u>#define	<dfn class="macro" id="_M/MESSAGE_TYPE_TSA_SECURE_DECOMMISSION" data-ref="_M/MESSAGE_TYPE_TSA_SECURE_DECOMMISSION">MESSAGE_TYPE_TSA_SECURE_DECOMMISSION</dfn> 0x2</u></td></tr>
<tr><th id="7145">7145</th><td><i>/* enum: Message type value for the response to a</i></td></tr>
<tr><th id="7146">7146</th><td><i> * MC_CMD_SECURE_NIC_INFO_IN_STATUS message. This enum value is not sequential</i></td></tr>
<tr><th id="7147">7147</th><td><i> * to other message types for backwards compatibility as the message type for</i></td></tr>
<tr><th id="7148">7148</th><td><i> * MC_CMD_SECURE_NIC_INFO_IN_STATUS was defined before the existence of this</i></td></tr>
<tr><th id="7149">7149</th><td><i> * global enum.</i></td></tr>
<tr><th id="7150">7150</th><td><i> */</i></td></tr>
<tr><th id="7151">7151</th><td><u>#define	<dfn class="macro" id="_M/MESSAGE_TYPE_SECURE_NIC_INFO_STATUS" data-ref="_M/MESSAGE_TYPE_SECURE_NIC_INFO_STATUS">MESSAGE_TYPE_SECURE_NIC_INFO_STATUS</dfn> 0xdb4</u></td></tr>
<tr><th id="7152">7152</th><td><u>#define	<dfn class="macro" id="_M/MESSAGE_TYPE_MESSAGE_TYPE_LBN" data-ref="_M/MESSAGE_TYPE_MESSAGE_TYPE_LBN">MESSAGE_TYPE_MESSAGE_TYPE_LBN</dfn> 0</u></td></tr>
<tr><th id="7153">7153</th><td><u>#define	<dfn class="macro" id="_M/MESSAGE_TYPE_MESSAGE_TYPE_WIDTH" data-ref="_M/MESSAGE_TYPE_MESSAGE_TYPE_WIDTH">MESSAGE_TYPE_MESSAGE_TYPE_WIDTH</dfn> 32</u></td></tr>
<tr><th id="7154">7154</th><td></td></tr>
<tr><th id="7155">7155</th><td></td></tr>
<tr><th id="7156">7156</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7157">7157</th><td><i>/* MC_CMD_READ_REGS</i></td></tr>
<tr><th id="7158">7158</th><td><i> * Get a dump of the MCPU registers</i></td></tr>
<tr><th id="7159">7159</th><td><i> */</i></td></tr>
<tr><th id="7160">7160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_REGS" data-ref="_M/MC_CMD_READ_REGS">MC_CMD_READ_REGS</dfn> 0x50</u></td></tr>
<tr><th id="7161">7161</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x50_PRIVILEGE_CTG">MC_CMD_0x50_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7162">7162</th><td></td></tr>
<tr><th id="7163">7163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x50_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x50_PRIVILEGE_CTG">MC_CMD_0x50_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="7164">7164</th><td></td></tr>
<tr><th id="7165">7165</th><td><i>/* MC_CMD_READ_REGS_IN msgrequest */</i></td></tr>
<tr><th id="7166">7166</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_REGS_IN_LEN" data-ref="_M/MC_CMD_READ_REGS_IN_LEN">MC_CMD_READ_REGS_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="7167">7167</th><td></td></tr>
<tr><th id="7168">7168</th><td><i>/* MC_CMD_READ_REGS_OUT msgresponse */</i></td></tr>
<tr><th id="7169">7169</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_REGS_OUT_LEN" data-ref="_M/MC_CMD_READ_REGS_OUT_LEN">MC_CMD_READ_REGS_OUT_LEN</dfn> 308</u></td></tr>
<tr><th id="7170">7170</th><td><i>/* Whether the corresponding register entry contains a valid value */</i></td></tr>
<tr><th id="7171">7171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_REGS_OUT_MASK_OFST" data-ref="_M/MC_CMD_READ_REGS_OUT_MASK_OFST">MC_CMD_READ_REGS_OUT_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="7172">7172</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_REGS_OUT_MASK_LEN" data-ref="_M/MC_CMD_READ_REGS_OUT_MASK_LEN">MC_CMD_READ_REGS_OUT_MASK_LEN</dfn> 16</u></td></tr>
<tr><th id="7173">7173</th><td><i>/* Same order as MIPS GDB (r0-r31, sr, lo, hi, bad, cause, 32 x float, fsr,</i></td></tr>
<tr><th id="7174">7174</th><td><i> * fir, fp)</i></td></tr>
<tr><th id="7175">7175</th><td><i> */</i></td></tr>
<tr><th id="7176">7176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_REGS_OUT_REGS_OFST" data-ref="_M/MC_CMD_READ_REGS_OUT_REGS_OFST">MC_CMD_READ_REGS_OUT_REGS_OFST</dfn> 16</u></td></tr>
<tr><th id="7177">7177</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_REGS_OUT_REGS_LEN" data-ref="_M/MC_CMD_READ_REGS_OUT_REGS_LEN">MC_CMD_READ_REGS_OUT_REGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7178">7178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_REGS_OUT_REGS_NUM" data-ref="_M/MC_CMD_READ_REGS_OUT_REGS_NUM">MC_CMD_READ_REGS_OUT_REGS_NUM</dfn> 73</u></td></tr>
<tr><th id="7179">7179</th><td></td></tr>
<tr><th id="7180">7180</th><td></td></tr>
<tr><th id="7181">7181</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7182">7182</th><td><i>/* MC_CMD_INIT_EVQ</i></td></tr>
<tr><th id="7183">7183</th><td><i> * Set up an event queue according to the supplied parameters. The IN arguments</i></td></tr>
<tr><th id="7184">7184</th><td><i> * end with an address for each 4k of host memory required to back the EVQ.</i></td></tr>
<tr><th id="7185">7185</th><td><i> */</i></td></tr>
<tr><th id="7186">7186</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ" data-ref="_M/MC_CMD_INIT_EVQ">MC_CMD_INIT_EVQ</dfn> 0x80</u></td></tr>
<tr><th id="7187">7187</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x80_PRIVILEGE_CTG">MC_CMD_0x80_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7188">7188</th><td></td></tr>
<tr><th id="7189">7189</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x80_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x80_PRIVILEGE_CTG">MC_CMD_0x80_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="7190">7190</th><td></td></tr>
<tr><th id="7191">7191</th><td><i>/* MC_CMD_INIT_EVQ_IN msgrequest */</i></td></tr>
<tr><th id="7192">7192</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_LENMIN" data-ref="_M/MC_CMD_INIT_EVQ_IN_LENMIN">MC_CMD_INIT_EVQ_IN_LENMIN</dfn> 44</u></td></tr>
<tr><th id="7193">7193</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_LENMAX" data-ref="_M/MC_CMD_INIT_EVQ_IN_LENMAX">MC_CMD_INIT_EVQ_IN_LENMAX</dfn> 548</u></td></tr>
<tr><th id="7194">7194</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_LEN">MC_CMD_INIT_EVQ_IN_LEN</dfn>(num) (36+8*(num))</u></td></tr>
<tr><th id="7195">7195</th><td><i>/* Size, in entries */</i></td></tr>
<tr><th id="7196">7196</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_SIZE_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_SIZE_OFST">MC_CMD_INIT_EVQ_IN_SIZE_OFST</dfn> 0</u></td></tr>
<tr><th id="7197">7197</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_SIZE_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_SIZE_LEN">MC_CMD_INIT_EVQ_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="7198">7198</th><td><i>/* Desired instance. Must be set to a specific instance, which is a function</i></td></tr>
<tr><th id="7199">7199</th><td><i> * local queue index.</i></td></tr>
<tr><th id="7200">7200</th><td><i> */</i></td></tr>
<tr><th id="7201">7201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_INSTANCE_OFST">MC_CMD_INIT_EVQ_IN_INSTANCE_OFST</dfn> 4</u></td></tr>
<tr><th id="7202">7202</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_INSTANCE_LEN">MC_CMD_INIT_EVQ_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7203">7203</th><td><i>/* The initial timer value. The load value is ignored if the timer mode is DIS.</i></td></tr>
<tr><th id="7204">7204</th><td><i> */</i></td></tr>
<tr><th id="7205">7205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_LOAD_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_LOAD_OFST">MC_CMD_INIT_EVQ_IN_TMR_LOAD_OFST</dfn> 8</u></td></tr>
<tr><th id="7206">7206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_LOAD_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_LOAD_LEN">MC_CMD_INIT_EVQ_IN_TMR_LOAD_LEN</dfn> 4</u></td></tr>
<tr><th id="7207">7207</th><td><i>/* The reload value is ignored in one-shot modes */</i></td></tr>
<tr><th id="7208">7208</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_RELOAD_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_RELOAD_OFST">MC_CMD_INIT_EVQ_IN_TMR_RELOAD_OFST</dfn> 12</u></td></tr>
<tr><th id="7209">7209</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_RELOAD_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_RELOAD_LEN">MC_CMD_INIT_EVQ_IN_TMR_RELOAD_LEN</dfn> 4</u></td></tr>
<tr><th id="7210">7210</th><td><i>/* tbd */</i></td></tr>
<tr><th id="7211">7211</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAGS_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAGS_OFST">MC_CMD_INIT_EVQ_IN_FLAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="7212">7212</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAGS_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAGS_LEN">MC_CMD_INIT_EVQ_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7213">7213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_INTERRUPTING_LBN" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_INTERRUPTING_LBN">MC_CMD_INIT_EVQ_IN_FLAG_INTERRUPTING_LBN</dfn> 0</u></td></tr>
<tr><th id="7214">7214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_INTERRUPTING_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_INTERRUPTING_WIDTH">MC_CMD_INIT_EVQ_IN_FLAG_INTERRUPTING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7215">7215</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_RPTR_DOS_LBN" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_RPTR_DOS_LBN">MC_CMD_INIT_EVQ_IN_FLAG_RPTR_DOS_LBN</dfn> 1</u></td></tr>
<tr><th id="7216">7216</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_RPTR_DOS_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_RPTR_DOS_WIDTH">MC_CMD_INIT_EVQ_IN_FLAG_RPTR_DOS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7217">7217</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_INT_ARMD_LBN" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_INT_ARMD_LBN">MC_CMD_INIT_EVQ_IN_FLAG_INT_ARMD_LBN</dfn> 2</u></td></tr>
<tr><th id="7218">7218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_INT_ARMD_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_INT_ARMD_WIDTH">MC_CMD_INIT_EVQ_IN_FLAG_INT_ARMD_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7219">7219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_CUT_THRU_LBN" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_CUT_THRU_LBN">MC_CMD_INIT_EVQ_IN_FLAG_CUT_THRU_LBN</dfn> 3</u></td></tr>
<tr><th id="7220">7220</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_CUT_THRU_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_CUT_THRU_WIDTH">MC_CMD_INIT_EVQ_IN_FLAG_CUT_THRU_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7221">7221</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_RX_MERGE_LBN" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_RX_MERGE_LBN">MC_CMD_INIT_EVQ_IN_FLAG_RX_MERGE_LBN</dfn> 4</u></td></tr>
<tr><th id="7222">7222</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_RX_MERGE_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_RX_MERGE_WIDTH">MC_CMD_INIT_EVQ_IN_FLAG_RX_MERGE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7223">7223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_TX_MERGE_LBN" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_TX_MERGE_LBN">MC_CMD_INIT_EVQ_IN_FLAG_TX_MERGE_LBN</dfn> 5</u></td></tr>
<tr><th id="7224">7224</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_TX_MERGE_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_TX_MERGE_WIDTH">MC_CMD_INIT_EVQ_IN_FLAG_TX_MERGE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7225">7225</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_USE_TIMER_LBN" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_USE_TIMER_LBN">MC_CMD_INIT_EVQ_IN_FLAG_USE_TIMER_LBN</dfn> 6</u></td></tr>
<tr><th id="7226">7226</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_FLAG_USE_TIMER_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_IN_FLAG_USE_TIMER_WIDTH">MC_CMD_INIT_EVQ_IN_FLAG_USE_TIMER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7227">7227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_MODE_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_MODE_OFST">MC_CMD_INIT_EVQ_IN_TMR_MODE_OFST</dfn> 20</u></td></tr>
<tr><th id="7228">7228</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_MODE_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_MODE_LEN">MC_CMD_INIT_EVQ_IN_TMR_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="7229">7229</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7230">7230</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_MODE_DIS" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_MODE_DIS">MC_CMD_INIT_EVQ_IN_TMR_MODE_DIS</dfn> 0x0</u></td></tr>
<tr><th id="7231">7231</th><td><i>/* enum: Immediate */</i></td></tr>
<tr><th id="7232">7232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_IMMED_START" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_IMMED_START">MC_CMD_INIT_EVQ_IN_TMR_IMMED_START</dfn> 0x1</u></td></tr>
<tr><th id="7233">7233</th><td><i>/* enum: Triggered */</i></td></tr>
<tr><th id="7234">7234</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_TRIG_START" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_TRIG_START">MC_CMD_INIT_EVQ_IN_TMR_TRIG_START</dfn> 0x2</u></td></tr>
<tr><th id="7235">7235</th><td><i>/* enum: Hold-off */</i></td></tr>
<tr><th id="7236">7236</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TMR_INT_HLDOFF" data-ref="_M/MC_CMD_INIT_EVQ_IN_TMR_INT_HLDOFF">MC_CMD_INIT_EVQ_IN_TMR_INT_HLDOFF</dfn> 0x3</u></td></tr>
<tr><th id="7237">7237</th><td><i>/* Target EVQ for wakeups if in wakeup mode. */</i></td></tr>
<tr><th id="7238">7238</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TARGET_EVQ_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_TARGET_EVQ_OFST">MC_CMD_INIT_EVQ_IN_TARGET_EVQ_OFST</dfn> 24</u></td></tr>
<tr><th id="7239">7239</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_TARGET_EVQ_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_TARGET_EVQ_LEN">MC_CMD_INIT_EVQ_IN_TARGET_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7240">7240</th><td><i>/* Target interrupt if in interrupting mode (note union with target EVQ). Use</i></td></tr>
<tr><th id="7241">7241</th><td><i> * MC_CMD_RESOURCE_INSTANCE_ANY unless a specific one required for test</i></td></tr>
<tr><th id="7242">7242</th><td><i> * purposes.</i></td></tr>
<tr><th id="7243">7243</th><td><i> */</i></td></tr>
<tr><th id="7244">7244</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_IRQ_NUM_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_IRQ_NUM_OFST">MC_CMD_INIT_EVQ_IN_IRQ_NUM_OFST</dfn> 24</u></td></tr>
<tr><th id="7245">7245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_IRQ_NUM_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_IRQ_NUM_LEN">MC_CMD_INIT_EVQ_IN_IRQ_NUM_LEN</dfn> 4</u></td></tr>
<tr><th id="7246">7246</th><td><i>/* Event Counter Mode. */</i></td></tr>
<tr><th id="7247">7247</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_OFST">MC_CMD_INIT_EVQ_IN_COUNT_MODE_OFST</dfn> 28</u></td></tr>
<tr><th id="7248">7248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_LEN">MC_CMD_INIT_EVQ_IN_COUNT_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="7249">7249</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7250">7250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_DIS" data-ref="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_DIS">MC_CMD_INIT_EVQ_IN_COUNT_MODE_DIS</dfn> 0x0</u></td></tr>
<tr><th id="7251">7251</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7252">7252</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_RX" data-ref="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_RX">MC_CMD_INIT_EVQ_IN_COUNT_MODE_RX</dfn> 0x1</u></td></tr>
<tr><th id="7253">7253</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7254">7254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_TX" data-ref="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_TX">MC_CMD_INIT_EVQ_IN_COUNT_MODE_TX</dfn> 0x2</u></td></tr>
<tr><th id="7255">7255</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7256">7256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_RXTX" data-ref="_M/MC_CMD_INIT_EVQ_IN_COUNT_MODE_RXTX">MC_CMD_INIT_EVQ_IN_COUNT_MODE_RXTX</dfn> 0x3</u></td></tr>
<tr><th id="7257">7257</th><td><i>/* Event queue packet count threshold. */</i></td></tr>
<tr><th id="7258">7258</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_COUNT_THRSHLD_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_COUNT_THRSHLD_OFST">MC_CMD_INIT_EVQ_IN_COUNT_THRSHLD_OFST</dfn> 32</u></td></tr>
<tr><th id="7259">7259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_COUNT_THRSHLD_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_COUNT_THRSHLD_LEN">MC_CMD_INIT_EVQ_IN_COUNT_THRSHLD_LEN</dfn> 4</u></td></tr>
<tr><th id="7260">7260</th><td><i>/* 64-bit address of 4k of 4k-aligned host memory buffer */</i></td></tr>
<tr><th id="7261">7261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_OFST">MC_CMD_INIT_EVQ_IN_DMA_ADDR_OFST</dfn> 36</u></td></tr>
<tr><th id="7262">7262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_LEN">MC_CMD_INIT_EVQ_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="7263">7263</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_LO_OFST">MC_CMD_INIT_EVQ_IN_DMA_ADDR_LO_OFST</dfn> 36</u></td></tr>
<tr><th id="7264">7264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_HI_OFST">MC_CMD_INIT_EVQ_IN_DMA_ADDR_HI_OFST</dfn> 40</u></td></tr>
<tr><th id="7265">7265</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_MINNUM" data-ref="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_MINNUM">MC_CMD_INIT_EVQ_IN_DMA_ADDR_MINNUM</dfn> 1</u></td></tr>
<tr><th id="7266">7266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_MAXNUM" data-ref="_M/MC_CMD_INIT_EVQ_IN_DMA_ADDR_MAXNUM">MC_CMD_INIT_EVQ_IN_DMA_ADDR_MAXNUM</dfn> 64</u></td></tr>
<tr><th id="7267">7267</th><td></td></tr>
<tr><th id="7268">7268</th><td><i>/* MC_CMD_INIT_EVQ_OUT msgresponse */</i></td></tr>
<tr><th id="7269">7269</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_OUT_LEN" data-ref="_M/MC_CMD_INIT_EVQ_OUT_LEN">MC_CMD_INIT_EVQ_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="7270">7270</th><td><i>/* Only valid if INTRFLAG was true */</i></td></tr>
<tr><th id="7271">7271</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_OUT_IRQ_OFST" data-ref="_M/MC_CMD_INIT_EVQ_OUT_IRQ_OFST">MC_CMD_INIT_EVQ_OUT_IRQ_OFST</dfn> 0</u></td></tr>
<tr><th id="7272">7272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_OUT_IRQ_LEN" data-ref="_M/MC_CMD_INIT_EVQ_OUT_IRQ_LEN">MC_CMD_INIT_EVQ_OUT_IRQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7273">7273</th><td></td></tr>
<tr><th id="7274">7274</th><td><i>/* MC_CMD_INIT_EVQ_V2_IN msgrequest */</i></td></tr>
<tr><th id="7275">7275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_LENMIN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_LENMIN">MC_CMD_INIT_EVQ_V2_IN_LENMIN</dfn> 44</u></td></tr>
<tr><th id="7276">7276</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_LENMAX" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_LENMAX">MC_CMD_INIT_EVQ_V2_IN_LENMAX</dfn> 548</u></td></tr>
<tr><th id="7277">7277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_LEN">MC_CMD_INIT_EVQ_V2_IN_LEN</dfn>(num) (36+8*(num))</u></td></tr>
<tr><th id="7278">7278</th><td><i>/* Size, in entries */</i></td></tr>
<tr><th id="7279">7279</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_SIZE_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_SIZE_OFST">MC_CMD_INIT_EVQ_V2_IN_SIZE_OFST</dfn> 0</u></td></tr>
<tr><th id="7280">7280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_SIZE_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_SIZE_LEN">MC_CMD_INIT_EVQ_V2_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="7281">7281</th><td><i>/* Desired instance. Must be set to a specific instance, which is a function</i></td></tr>
<tr><th id="7282">7282</th><td><i> * local queue index.</i></td></tr>
<tr><th id="7283">7283</th><td><i> */</i></td></tr>
<tr><th id="7284">7284</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_INSTANCE_OFST">MC_CMD_INIT_EVQ_V2_IN_INSTANCE_OFST</dfn> 4</u></td></tr>
<tr><th id="7285">7285</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_INSTANCE_LEN">MC_CMD_INIT_EVQ_V2_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7286">7286</th><td><i>/* The initial timer value. The load value is ignored if the timer mode is DIS.</i></td></tr>
<tr><th id="7287">7287</th><td><i> */</i></td></tr>
<tr><th id="7288">7288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_LOAD_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_LOAD_OFST">MC_CMD_INIT_EVQ_V2_IN_TMR_LOAD_OFST</dfn> 8</u></td></tr>
<tr><th id="7289">7289</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_LOAD_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_LOAD_LEN">MC_CMD_INIT_EVQ_V2_IN_TMR_LOAD_LEN</dfn> 4</u></td></tr>
<tr><th id="7290">7290</th><td><i>/* The reload value is ignored in one-shot modes */</i></td></tr>
<tr><th id="7291">7291</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_RELOAD_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_RELOAD_OFST">MC_CMD_INIT_EVQ_V2_IN_TMR_RELOAD_OFST</dfn> 12</u></td></tr>
<tr><th id="7292">7292</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_RELOAD_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_RELOAD_LEN">MC_CMD_INIT_EVQ_V2_IN_TMR_RELOAD_LEN</dfn> 4</u></td></tr>
<tr><th id="7293">7293</th><td><i>/* tbd */</i></td></tr>
<tr><th id="7294">7294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAGS_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAGS_OFST">MC_CMD_INIT_EVQ_V2_IN_FLAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="7295">7295</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAGS_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAGS_LEN">MC_CMD_INIT_EVQ_V2_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7296">7296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_INTERRUPTING_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_INTERRUPTING_LBN">MC_CMD_INIT_EVQ_V2_IN_FLAG_INTERRUPTING_LBN</dfn> 0</u></td></tr>
<tr><th id="7297">7297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_INTERRUPTING_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_INTERRUPTING_WIDTH">MC_CMD_INIT_EVQ_V2_IN_FLAG_INTERRUPTING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7298">7298</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_RPTR_DOS_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_RPTR_DOS_LBN">MC_CMD_INIT_EVQ_V2_IN_FLAG_RPTR_DOS_LBN</dfn> 1</u></td></tr>
<tr><th id="7299">7299</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_RPTR_DOS_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_RPTR_DOS_WIDTH">MC_CMD_INIT_EVQ_V2_IN_FLAG_RPTR_DOS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7300">7300</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_INT_ARMD_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_INT_ARMD_LBN">MC_CMD_INIT_EVQ_V2_IN_FLAG_INT_ARMD_LBN</dfn> 2</u></td></tr>
<tr><th id="7301">7301</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_INT_ARMD_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_INT_ARMD_WIDTH">MC_CMD_INIT_EVQ_V2_IN_FLAG_INT_ARMD_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7302">7302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_CUT_THRU_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_CUT_THRU_LBN">MC_CMD_INIT_EVQ_V2_IN_FLAG_CUT_THRU_LBN</dfn> 3</u></td></tr>
<tr><th id="7303">7303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_CUT_THRU_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_CUT_THRU_WIDTH">MC_CMD_INIT_EVQ_V2_IN_FLAG_CUT_THRU_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7304">7304</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_RX_MERGE_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_RX_MERGE_LBN">MC_CMD_INIT_EVQ_V2_IN_FLAG_RX_MERGE_LBN</dfn> 4</u></td></tr>
<tr><th id="7305">7305</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_RX_MERGE_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_RX_MERGE_WIDTH">MC_CMD_INIT_EVQ_V2_IN_FLAG_RX_MERGE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7306">7306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TX_MERGE_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TX_MERGE_LBN">MC_CMD_INIT_EVQ_V2_IN_FLAG_TX_MERGE_LBN</dfn> 5</u></td></tr>
<tr><th id="7307">7307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TX_MERGE_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TX_MERGE_WIDTH">MC_CMD_INIT_EVQ_V2_IN_FLAG_TX_MERGE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7308">7308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_USE_TIMER_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_USE_TIMER_LBN">MC_CMD_INIT_EVQ_V2_IN_FLAG_USE_TIMER_LBN</dfn> 6</u></td></tr>
<tr><th id="7309">7309</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_USE_TIMER_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_USE_TIMER_WIDTH">MC_CMD_INIT_EVQ_V2_IN_FLAG_USE_TIMER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7310">7310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_LBN">MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_LBN</dfn> 7</u></td></tr>
<tr><th id="7311">7311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_WIDTH">MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7312">7312</th><td><i>/* enum: All initialisation flags specified by host. */</i></td></tr>
<tr><th id="7313">7313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_MANUAL" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_MANUAL">MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_MANUAL</dfn> 0x0</u></td></tr>
<tr><th id="7314">7314</th><td><i>/* enum: MEDFORD only. Certain initialisation flags specified by host may be</i></td></tr>
<tr><th id="7315">7315</th><td><i> * over-ridden by firmware based on licenses and firmware variant in order to</i></td></tr>
<tr><th id="7316">7316</th><td><i> * provide the lowest latency achievable. See</i></td></tr>
<tr><th id="7317">7317</th><td><i> * MC_CMD_INIT_EVQ_V2/MC_CMD_INIT_EVQ_V2_OUT/FLAGS for list of affected flags.</i></td></tr>
<tr><th id="7318">7318</th><td><i> */</i></td></tr>
<tr><th id="7319">7319</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_LOW_LATENCY">MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="7320">7320</th><td><i>/* enum: MEDFORD only. Certain initialisation flags specified by host may be</i></td></tr>
<tr><th id="7321">7321</th><td><i> * over-ridden by firmware based on licenses and firmware variant in order to</i></td></tr>
<tr><th id="7322">7322</th><td><i> * provide the best throughput achievable. See</i></td></tr>
<tr><th id="7323">7323</th><td><i> * MC_CMD_INIT_EVQ_V2/MC_CMD_INIT_EVQ_V2_OUT/FLAGS for list of affected flags.</i></td></tr>
<tr><th id="7324">7324</th><td><i> */</i></td></tr>
<tr><th id="7325">7325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_THROUGHPUT" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_THROUGHPUT">MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_THROUGHPUT</dfn> 0x2</u></td></tr>
<tr><th id="7326">7326</th><td><i>/* enum: MEDFORD only. Certain initialisation flags may be over-ridden by</i></td></tr>
<tr><th id="7327">7327</th><td><i> * firmware based on licenses and firmware variant. See</i></td></tr>
<tr><th id="7328">7328</th><td><i> * MC_CMD_INIT_EVQ_V2/MC_CMD_INIT_EVQ_V2_OUT/FLAGS for list of affected flags.</i></td></tr>
<tr><th id="7329">7329</th><td><i> */</i></td></tr>
<tr><th id="7330">7330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_AUTO" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_AUTO">MC_CMD_INIT_EVQ_V2_IN_FLAG_TYPE_AUTO</dfn> 0x3</u></td></tr>
<tr><th id="7331">7331</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_MODE_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_MODE_OFST">MC_CMD_INIT_EVQ_V2_IN_TMR_MODE_OFST</dfn> 20</u></td></tr>
<tr><th id="7332">7332</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_MODE_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_MODE_LEN">MC_CMD_INIT_EVQ_V2_IN_TMR_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="7333">7333</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7334">7334</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_MODE_DIS" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_MODE_DIS">MC_CMD_INIT_EVQ_V2_IN_TMR_MODE_DIS</dfn> 0x0</u></td></tr>
<tr><th id="7335">7335</th><td><i>/* enum: Immediate */</i></td></tr>
<tr><th id="7336">7336</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_IMMED_START" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_IMMED_START">MC_CMD_INIT_EVQ_V2_IN_TMR_IMMED_START</dfn> 0x1</u></td></tr>
<tr><th id="7337">7337</th><td><i>/* enum: Triggered */</i></td></tr>
<tr><th id="7338">7338</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_TRIG_START" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_TRIG_START">MC_CMD_INIT_EVQ_V2_IN_TMR_TRIG_START</dfn> 0x2</u></td></tr>
<tr><th id="7339">7339</th><td><i>/* enum: Hold-off */</i></td></tr>
<tr><th id="7340">7340</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_INT_HLDOFF" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TMR_INT_HLDOFF">MC_CMD_INIT_EVQ_V2_IN_TMR_INT_HLDOFF</dfn> 0x3</u></td></tr>
<tr><th id="7341">7341</th><td><i>/* Target EVQ for wakeups if in wakeup mode. */</i></td></tr>
<tr><th id="7342">7342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TARGET_EVQ_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TARGET_EVQ_OFST">MC_CMD_INIT_EVQ_V2_IN_TARGET_EVQ_OFST</dfn> 24</u></td></tr>
<tr><th id="7343">7343</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_TARGET_EVQ_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_TARGET_EVQ_LEN">MC_CMD_INIT_EVQ_V2_IN_TARGET_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7344">7344</th><td><i>/* Target interrupt if in interrupting mode (note union with target EVQ). Use</i></td></tr>
<tr><th id="7345">7345</th><td><i> * MC_CMD_RESOURCE_INSTANCE_ANY unless a specific one required for test</i></td></tr>
<tr><th id="7346">7346</th><td><i> * purposes.</i></td></tr>
<tr><th id="7347">7347</th><td><i> */</i></td></tr>
<tr><th id="7348">7348</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_IRQ_NUM_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_IRQ_NUM_OFST">MC_CMD_INIT_EVQ_V2_IN_IRQ_NUM_OFST</dfn> 24</u></td></tr>
<tr><th id="7349">7349</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_IRQ_NUM_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_IRQ_NUM_LEN">MC_CMD_INIT_EVQ_V2_IN_IRQ_NUM_LEN</dfn> 4</u></td></tr>
<tr><th id="7350">7350</th><td><i>/* Event Counter Mode. */</i></td></tr>
<tr><th id="7351">7351</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_OFST">MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_OFST</dfn> 28</u></td></tr>
<tr><th id="7352">7352</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_LEN">MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="7353">7353</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7354">7354</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_DIS" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_DIS">MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_DIS</dfn> 0x0</u></td></tr>
<tr><th id="7355">7355</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7356">7356</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_RX" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_RX">MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_RX</dfn> 0x1</u></td></tr>
<tr><th id="7357">7357</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7358">7358</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_TX" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_TX">MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_TX</dfn> 0x2</u></td></tr>
<tr><th id="7359">7359</th><td><i>/* enum: Disabled */</i></td></tr>
<tr><th id="7360">7360</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_RXTX" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_RXTX">MC_CMD_INIT_EVQ_V2_IN_COUNT_MODE_RXTX</dfn> 0x3</u></td></tr>
<tr><th id="7361">7361</th><td><i>/* Event queue packet count threshold. */</i></td></tr>
<tr><th id="7362">7362</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_THRSHLD_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_THRSHLD_OFST">MC_CMD_INIT_EVQ_V2_IN_COUNT_THRSHLD_OFST</dfn> 32</u></td></tr>
<tr><th id="7363">7363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_THRSHLD_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_COUNT_THRSHLD_LEN">MC_CMD_INIT_EVQ_V2_IN_COUNT_THRSHLD_LEN</dfn> 4</u></td></tr>
<tr><th id="7364">7364</th><td><i>/* 64-bit address of 4k of 4k-aligned host memory buffer */</i></td></tr>
<tr><th id="7365">7365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_OFST">MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_OFST</dfn> 36</u></td></tr>
<tr><th id="7366">7366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_LEN">MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="7367">7367</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_LO_OFST">MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_LO_OFST</dfn> 36</u></td></tr>
<tr><th id="7368">7368</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_HI_OFST">MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_HI_OFST</dfn> 40</u></td></tr>
<tr><th id="7369">7369</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_MINNUM" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_MINNUM">MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_MINNUM</dfn> 1</u></td></tr>
<tr><th id="7370">7370</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_MAXNUM" data-ref="_M/MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_MAXNUM">MC_CMD_INIT_EVQ_V2_IN_DMA_ADDR_MAXNUM</dfn> 64</u></td></tr>
<tr><th id="7371">7371</th><td></td></tr>
<tr><th id="7372">7372</th><td><i>/* MC_CMD_INIT_EVQ_V2_OUT msgresponse */</i></td></tr>
<tr><th id="7373">7373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_LEN">MC_CMD_INIT_EVQ_V2_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="7374">7374</th><td><i>/* Only valid if INTRFLAG was true */</i></td></tr>
<tr><th id="7375">7375</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_IRQ_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_IRQ_OFST">MC_CMD_INIT_EVQ_V2_OUT_IRQ_OFST</dfn> 0</u></td></tr>
<tr><th id="7376">7376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_IRQ_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_IRQ_LEN">MC_CMD_INIT_EVQ_V2_OUT_IRQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7377">7377</th><td><i>/* Actual configuration applied on the card */</i></td></tr>
<tr><th id="7378">7378</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAGS_OFST">MC_CMD_INIT_EVQ_V2_OUT_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="7379">7379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAGS_LEN">MC_CMD_INIT_EVQ_V2_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7380">7380</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_CUT_THRU_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_CUT_THRU_LBN">MC_CMD_INIT_EVQ_V2_OUT_FLAG_CUT_THRU_LBN</dfn> 0</u></td></tr>
<tr><th id="7381">7381</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_CUT_THRU_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_CUT_THRU_WIDTH">MC_CMD_INIT_EVQ_V2_OUT_FLAG_CUT_THRU_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7382">7382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_RX_MERGE_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_RX_MERGE_LBN">MC_CMD_INIT_EVQ_V2_OUT_FLAG_RX_MERGE_LBN</dfn> 1</u></td></tr>
<tr><th id="7383">7383</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_RX_MERGE_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_RX_MERGE_WIDTH">MC_CMD_INIT_EVQ_V2_OUT_FLAG_RX_MERGE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7384">7384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_TX_MERGE_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_TX_MERGE_LBN">MC_CMD_INIT_EVQ_V2_OUT_FLAG_TX_MERGE_LBN</dfn> 2</u></td></tr>
<tr><th id="7385">7385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_TX_MERGE_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_TX_MERGE_WIDTH">MC_CMD_INIT_EVQ_V2_OUT_FLAG_TX_MERGE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7386">7386</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_RXQ_FORCE_EV_MERGING_LBN" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_RXQ_FORCE_EV_MERGING_LBN">MC_CMD_INIT_EVQ_V2_OUT_FLAG_RXQ_FORCE_EV_MERGING_LBN</dfn> 3</u></td></tr>
<tr><th id="7387">7387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_RXQ_FORCE_EV_MERGING_WIDTH" data-ref="_M/MC_CMD_INIT_EVQ_V2_OUT_FLAG_RXQ_FORCE_EV_MERGING_WIDTH">MC_CMD_INIT_EVQ_V2_OUT_FLAG_RXQ_FORCE_EV_MERGING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7388">7388</th><td></td></tr>
<tr><th id="7389">7389</th><td><i>/* QUEUE_CRC_MODE structuredef */</i></td></tr>
<tr><th id="7390">7390</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_LEN" data-ref="_M/QUEUE_CRC_MODE_LEN">QUEUE_CRC_MODE_LEN</dfn> 1</u></td></tr>
<tr><th id="7391">7391</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_MODE_LBN" data-ref="_M/QUEUE_CRC_MODE_MODE_LBN">QUEUE_CRC_MODE_MODE_LBN</dfn> 0</u></td></tr>
<tr><th id="7392">7392</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_MODE_WIDTH" data-ref="_M/QUEUE_CRC_MODE_MODE_WIDTH">QUEUE_CRC_MODE_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7393">7393</th><td><i>/* enum: No CRC. */</i></td></tr>
<tr><th id="7394">7394</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_NONE" data-ref="_M/QUEUE_CRC_MODE_NONE">QUEUE_CRC_MODE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="7395">7395</th><td><i>/* enum: CRC Fiber channel over ethernet. */</i></td></tr>
<tr><th id="7396">7396</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_FCOE" data-ref="_M/QUEUE_CRC_MODE_FCOE">QUEUE_CRC_MODE_FCOE</dfn> 0x1</u></td></tr>
<tr><th id="7397">7397</th><td><i>/* enum: CRC (digest) iSCSI header only. */</i></td></tr>
<tr><th id="7398">7398</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_ISCSI_HDR" data-ref="_M/QUEUE_CRC_MODE_ISCSI_HDR">QUEUE_CRC_MODE_ISCSI_HDR</dfn> 0x2</u></td></tr>
<tr><th id="7399">7399</th><td><i>/* enum: CRC (digest) iSCSI header and payload. */</i></td></tr>
<tr><th id="7400">7400</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_ISCSI" data-ref="_M/QUEUE_CRC_MODE_ISCSI">QUEUE_CRC_MODE_ISCSI</dfn> 0x3</u></td></tr>
<tr><th id="7401">7401</th><td><i>/* enum: CRC Fiber channel over IP over ethernet. */</i></td></tr>
<tr><th id="7402">7402</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_FCOIPOE" data-ref="_M/QUEUE_CRC_MODE_FCOIPOE">QUEUE_CRC_MODE_FCOIPOE</dfn> 0x4</u></td></tr>
<tr><th id="7403">7403</th><td><i>/* enum: CRC MPA. */</i></td></tr>
<tr><th id="7404">7404</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_MPA" data-ref="_M/QUEUE_CRC_MODE_MPA">QUEUE_CRC_MODE_MPA</dfn> 0x5</u></td></tr>
<tr><th id="7405">7405</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_SPARE_LBN" data-ref="_M/QUEUE_CRC_MODE_SPARE_LBN">QUEUE_CRC_MODE_SPARE_LBN</dfn> 4</u></td></tr>
<tr><th id="7406">7406</th><td><u>#define	<dfn class="macro" id="_M/QUEUE_CRC_MODE_SPARE_WIDTH" data-ref="_M/QUEUE_CRC_MODE_SPARE_WIDTH">QUEUE_CRC_MODE_SPARE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7407">7407</th><td></td></tr>
<tr><th id="7408">7408</th><td></td></tr>
<tr><th id="7409">7409</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7410">7410</th><td><i>/* MC_CMD_INIT_RXQ</i></td></tr>
<tr><th id="7411">7411</th><td><i> * set up a receive queue according to the supplied parameters. The IN</i></td></tr>
<tr><th id="7412">7412</th><td><i> * arguments end with an address for each 4k of host memory required to back</i></td></tr>
<tr><th id="7413">7413</th><td><i> * the RXQ.</i></td></tr>
<tr><th id="7414">7414</th><td><i> */</i></td></tr>
<tr><th id="7415">7415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ" data-ref="_M/MC_CMD_INIT_RXQ">MC_CMD_INIT_RXQ</dfn> 0x81</u></td></tr>
<tr><th id="7416">7416</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x81_PRIVILEGE_CTG">MC_CMD_0x81_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7417">7417</th><td></td></tr>
<tr><th id="7418">7418</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x81_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x81_PRIVILEGE_CTG">MC_CMD_0x81_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="7419">7419</th><td></td></tr>
<tr><th id="7420">7420</th><td><i>/* MC_CMD_INIT_RXQ_IN msgrequest: Legacy RXQ_INIT request. Use extended version</i></td></tr>
<tr><th id="7421">7421</th><td><i> * in new code.</i></td></tr>
<tr><th id="7422">7422</th><td><i> */</i></td></tr>
<tr><th id="7423">7423</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_LENMIN" data-ref="_M/MC_CMD_INIT_RXQ_IN_LENMIN">MC_CMD_INIT_RXQ_IN_LENMIN</dfn> 36</u></td></tr>
<tr><th id="7424">7424</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_LENMAX" data-ref="_M/MC_CMD_INIT_RXQ_IN_LENMAX">MC_CMD_INIT_RXQ_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="7425">7425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_LEN" data-ref="_M/MC_CMD_INIT_RXQ_IN_LEN">MC_CMD_INIT_RXQ_IN_LEN</dfn>(num) (28+8*(num))</u></td></tr>
<tr><th id="7426">7426</th><td><i>/* Size, in entries */</i></td></tr>
<tr><th id="7427">7427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_SIZE_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_SIZE_OFST">MC_CMD_INIT_RXQ_IN_SIZE_OFST</dfn> 0</u></td></tr>
<tr><th id="7428">7428</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_SIZE_LEN" data-ref="_M/MC_CMD_INIT_RXQ_IN_SIZE_LEN">MC_CMD_INIT_RXQ_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="7429">7429</th><td><i>/* The EVQ to send events to. This is an index originally specified to INIT_EVQ</i></td></tr>
<tr><th id="7430">7430</th><td><i> */</i></td></tr>
<tr><th id="7431">7431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_TARGET_EVQ_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_TARGET_EVQ_OFST">MC_CMD_INIT_RXQ_IN_TARGET_EVQ_OFST</dfn> 4</u></td></tr>
<tr><th id="7432">7432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_TARGET_EVQ_LEN" data-ref="_M/MC_CMD_INIT_RXQ_IN_TARGET_EVQ_LEN">MC_CMD_INIT_RXQ_IN_TARGET_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7433">7433</th><td><i>/* The value to put in the event data. Check hardware spec. for valid range. */</i></td></tr>
<tr><th id="7434">7434</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_LABEL_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_LABEL_OFST">MC_CMD_INIT_RXQ_IN_LABEL_OFST</dfn> 8</u></td></tr>
<tr><th id="7435">7435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_LABEL_LEN" data-ref="_M/MC_CMD_INIT_RXQ_IN_LABEL_LEN">MC_CMD_INIT_RXQ_IN_LABEL_LEN</dfn> 4</u></td></tr>
<tr><th id="7436">7436</th><td><i>/* Desired instance. Must be set to a specific instance, which is a function</i></td></tr>
<tr><th id="7437">7437</th><td><i> * local queue index.</i></td></tr>
<tr><th id="7438">7438</th><td><i> */</i></td></tr>
<tr><th id="7439">7439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_INSTANCE_OFST">MC_CMD_INIT_RXQ_IN_INSTANCE_OFST</dfn> 12</u></td></tr>
<tr><th id="7440">7440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_INIT_RXQ_IN_INSTANCE_LEN">MC_CMD_INIT_RXQ_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7441">7441</th><td><i>/* There will be more flags here. */</i></td></tr>
<tr><th id="7442">7442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAGS_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAGS_OFST">MC_CMD_INIT_RXQ_IN_FLAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="7443">7443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAGS_LEN" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAGS_LEN">MC_CMD_INIT_RXQ_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7444">7444</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_BUFF_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_BUFF_MODE_LBN">MC_CMD_INIT_RXQ_IN_FLAG_BUFF_MODE_LBN</dfn> 0</u></td></tr>
<tr><th id="7445">7445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_BUFF_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_BUFF_MODE_WIDTH">MC_CMD_INIT_RXQ_IN_FLAG_BUFF_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7446">7446</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_HDR_SPLIT_LBN" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_HDR_SPLIT_LBN">MC_CMD_INIT_RXQ_IN_FLAG_HDR_SPLIT_LBN</dfn> 1</u></td></tr>
<tr><th id="7447">7447</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_HDR_SPLIT_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_HDR_SPLIT_WIDTH">MC_CMD_INIT_RXQ_IN_FLAG_HDR_SPLIT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7448">7448</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_TIMESTAMP_LBN" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_TIMESTAMP_LBN">MC_CMD_INIT_RXQ_IN_FLAG_TIMESTAMP_LBN</dfn> 2</u></td></tr>
<tr><th id="7449">7449</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_TIMESTAMP_WIDTH">MC_CMD_INIT_RXQ_IN_FLAG_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7450">7450</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_CRC_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_IN_CRC_MODE_LBN">MC_CMD_INIT_RXQ_IN_CRC_MODE_LBN</dfn> 3</u></td></tr>
<tr><th id="7451">7451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_CRC_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_IN_CRC_MODE_WIDTH">MC_CMD_INIT_RXQ_IN_CRC_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7452">7452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_CHAIN_LBN" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_CHAIN_LBN">MC_CMD_INIT_RXQ_IN_FLAG_CHAIN_LBN</dfn> 7</u></td></tr>
<tr><th id="7453">7453</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_CHAIN_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_CHAIN_WIDTH">MC_CMD_INIT_RXQ_IN_FLAG_CHAIN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7454">7454</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_PREFIX_LBN" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_PREFIX_LBN">MC_CMD_INIT_RXQ_IN_FLAG_PREFIX_LBN</dfn> 8</u></td></tr>
<tr><th id="7455">7455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_PREFIX_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_PREFIX_WIDTH">MC_CMD_INIT_RXQ_IN_FLAG_PREFIX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7456">7456</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_DISABLE_SCATTER_LBN" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_DISABLE_SCATTER_LBN">MC_CMD_INIT_RXQ_IN_FLAG_DISABLE_SCATTER_LBN</dfn> 9</u></td></tr>
<tr><th id="7457">7457</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_FLAG_DISABLE_SCATTER_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_IN_FLAG_DISABLE_SCATTER_WIDTH">MC_CMD_INIT_RXQ_IN_FLAG_DISABLE_SCATTER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7458">7458</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_UNUSED_LBN" data-ref="_M/MC_CMD_INIT_RXQ_IN_UNUSED_LBN">MC_CMD_INIT_RXQ_IN_UNUSED_LBN</dfn> 10</u></td></tr>
<tr><th id="7459">7459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_UNUSED_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_IN_UNUSED_WIDTH">MC_CMD_INIT_RXQ_IN_UNUSED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7460">7460</th><td><i>/* Owner ID to use if in buffer mode (zero if physical) */</i></td></tr>
<tr><th id="7461">7461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_OWNER_ID_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_OWNER_ID_OFST">MC_CMD_INIT_RXQ_IN_OWNER_ID_OFST</dfn> 20</u></td></tr>
<tr><th id="7462">7462</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_OWNER_ID_LEN" data-ref="_M/MC_CMD_INIT_RXQ_IN_OWNER_ID_LEN">MC_CMD_INIT_RXQ_IN_OWNER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7463">7463</th><td><i>/* The port ID associated with the v-adaptor which should contain this DMAQ. */</i></td></tr>
<tr><th id="7464">7464</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_PORT_ID_OFST">MC_CMD_INIT_RXQ_IN_PORT_ID_OFST</dfn> 24</u></td></tr>
<tr><th id="7465">7465</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_INIT_RXQ_IN_PORT_ID_LEN">MC_CMD_INIT_RXQ_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7466">7466</th><td><i>/* 64-bit address of 4k of 4k-aligned host memory buffer */</i></td></tr>
<tr><th id="7467">7467</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_OFST">MC_CMD_INIT_RXQ_IN_DMA_ADDR_OFST</dfn> 28</u></td></tr>
<tr><th id="7468">7468</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_LEN">MC_CMD_INIT_RXQ_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="7469">7469</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_LO_OFST">MC_CMD_INIT_RXQ_IN_DMA_ADDR_LO_OFST</dfn> 28</u></td></tr>
<tr><th id="7470">7470</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_HI_OFST">MC_CMD_INIT_RXQ_IN_DMA_ADDR_HI_OFST</dfn> 32</u></td></tr>
<tr><th id="7471">7471</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_MINNUM" data-ref="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_MINNUM">MC_CMD_INIT_RXQ_IN_DMA_ADDR_MINNUM</dfn> 1</u></td></tr>
<tr><th id="7472">7472</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_MAXNUM" data-ref="_M/MC_CMD_INIT_RXQ_IN_DMA_ADDR_MAXNUM">MC_CMD_INIT_RXQ_IN_DMA_ADDR_MAXNUM</dfn> 28</u></td></tr>
<tr><th id="7473">7473</th><td></td></tr>
<tr><th id="7474">7474</th><td><i>/* MC_CMD_INIT_RXQ_EXT_IN msgrequest: Extended RXQ_INIT with additional mode</i></td></tr>
<tr><th id="7475">7475</th><td><i> * flags</i></td></tr>
<tr><th id="7476">7476</th><td><i> */</i></td></tr>
<tr><th id="7477">7477</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_LEN">MC_CMD_INIT_RXQ_EXT_IN_LEN</dfn> 544</u></td></tr>
<tr><th id="7478">7478</th><td><i>/* Size, in entries */</i></td></tr>
<tr><th id="7479">7479</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_SIZE_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_SIZE_OFST">MC_CMD_INIT_RXQ_EXT_IN_SIZE_OFST</dfn> 0</u></td></tr>
<tr><th id="7480">7480</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_SIZE_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_SIZE_LEN">MC_CMD_INIT_RXQ_EXT_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="7481">7481</th><td><i>/* The EVQ to send events to. This is an index originally specified to</i></td></tr>
<tr><th id="7482">7482</th><td><i> * INIT_EVQ. If DMA_MODE == PACKED_STREAM this must be equal to INSTANCE.</i></td></tr>
<tr><th id="7483">7483</th><td><i> */</i></td></tr>
<tr><th id="7484">7484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_TARGET_EVQ_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_TARGET_EVQ_OFST">MC_CMD_INIT_RXQ_EXT_IN_TARGET_EVQ_OFST</dfn> 4</u></td></tr>
<tr><th id="7485">7485</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_TARGET_EVQ_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_TARGET_EVQ_LEN">MC_CMD_INIT_RXQ_EXT_IN_TARGET_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7486">7486</th><td><i>/* The value to put in the event data. Check hardware spec. for valid range.</i></td></tr>
<tr><th id="7487">7487</th><td><i> * This field is ignored if DMA_MODE == EQUAL_STRIDE_SUPER_BUFFER or DMA_MODE</i></td></tr>
<tr><th id="7488">7488</th><td><i> * == PACKED_STREAM.</i></td></tr>
<tr><th id="7489">7489</th><td><i> */</i></td></tr>
<tr><th id="7490">7490</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_LABEL_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_LABEL_OFST">MC_CMD_INIT_RXQ_EXT_IN_LABEL_OFST</dfn> 8</u></td></tr>
<tr><th id="7491">7491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_LABEL_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_LABEL_LEN">MC_CMD_INIT_RXQ_EXT_IN_LABEL_LEN</dfn> 4</u></td></tr>
<tr><th id="7492">7492</th><td><i>/* Desired instance. Must be set to a specific instance, which is a function</i></td></tr>
<tr><th id="7493">7493</th><td><i> * local queue index.</i></td></tr>
<tr><th id="7494">7494</th><td><i> */</i></td></tr>
<tr><th id="7495">7495</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_INSTANCE_OFST">MC_CMD_INIT_RXQ_EXT_IN_INSTANCE_OFST</dfn> 12</u></td></tr>
<tr><th id="7496">7496</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_INSTANCE_LEN">MC_CMD_INIT_RXQ_EXT_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7497">7497</th><td><i>/* There will be more flags here. */</i></td></tr>
<tr><th id="7498">7498</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAGS_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAGS_OFST">MC_CMD_INIT_RXQ_EXT_IN_FLAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="7499">7499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAGS_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAGS_LEN">MC_CMD_INIT_RXQ_EXT_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7500">7500</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_BUFF_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_BUFF_MODE_LBN">MC_CMD_INIT_RXQ_EXT_IN_FLAG_BUFF_MODE_LBN</dfn> 0</u></td></tr>
<tr><th id="7501">7501</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_BUFF_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_BUFF_MODE_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_FLAG_BUFF_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7502">7502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_HDR_SPLIT_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_HDR_SPLIT_LBN">MC_CMD_INIT_RXQ_EXT_IN_FLAG_HDR_SPLIT_LBN</dfn> 1</u></td></tr>
<tr><th id="7503">7503</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_HDR_SPLIT_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_HDR_SPLIT_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_FLAG_HDR_SPLIT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7504">7504</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_TIMESTAMP_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_TIMESTAMP_LBN">MC_CMD_INIT_RXQ_EXT_IN_FLAG_TIMESTAMP_LBN</dfn> 2</u></td></tr>
<tr><th id="7505">7505</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_TIMESTAMP_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_FLAG_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7506">7506</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_CRC_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_CRC_MODE_LBN">MC_CMD_INIT_RXQ_EXT_IN_CRC_MODE_LBN</dfn> 3</u></td></tr>
<tr><th id="7507">7507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_CRC_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_CRC_MODE_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_CRC_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7508">7508</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_CHAIN_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_CHAIN_LBN">MC_CMD_INIT_RXQ_EXT_IN_FLAG_CHAIN_LBN</dfn> 7</u></td></tr>
<tr><th id="7509">7509</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_CHAIN_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_CHAIN_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_FLAG_CHAIN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7510">7510</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_PREFIX_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_PREFIX_LBN">MC_CMD_INIT_RXQ_EXT_IN_FLAG_PREFIX_LBN</dfn> 8</u></td></tr>
<tr><th id="7511">7511</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_PREFIX_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_PREFIX_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_FLAG_PREFIX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7512">7512</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_DISABLE_SCATTER_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_DISABLE_SCATTER_LBN">MC_CMD_INIT_RXQ_EXT_IN_FLAG_DISABLE_SCATTER_LBN</dfn> 9</u></td></tr>
<tr><th id="7513">7513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_DISABLE_SCATTER_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_DISABLE_SCATTER_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_FLAG_DISABLE_SCATTER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7514">7514</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_MODE_LBN">MC_CMD_INIT_RXQ_EXT_IN_DMA_MODE_LBN</dfn> 10</u></td></tr>
<tr><th id="7515">7515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_MODE_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_DMA_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7516">7516</th><td><i>/* enum: One packet per descriptor (for normal networking) */</i></td></tr>
<tr><th id="7517">7517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_SINGLE_PACKET" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_SINGLE_PACKET">MC_CMD_INIT_RXQ_EXT_IN_SINGLE_PACKET</dfn> 0x0</u></td></tr>
<tr><th id="7518">7518</th><td><i>/* enum: Pack multiple packets into large descriptors (for SolarCapture) */</i></td></tr>
<tr><th id="7519">7519</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PACKED_STREAM" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PACKED_STREAM">MC_CMD_INIT_RXQ_EXT_IN_PACKED_STREAM</dfn> 0x1</u></td></tr>
<tr><th id="7520">7520</th><td><i>/* enum: Pack multiple packets into large descriptors using the format designed</i></td></tr>
<tr><th id="7521">7521</th><td><i> * to maximise packet rate. This mode uses 1 "bucket" per descriptor with</i></td></tr>
<tr><th id="7522">7522</th><td><i> * multiple fixed-size packet buffers within each bucket. For a full</i></td></tr>
<tr><th id="7523">7523</th><td><i> * description see SF-119419-TC. This mode is only supported by "dpdk" datapath</i></td></tr>
<tr><th id="7524">7524</th><td><i> * firmware.</i></td></tr>
<tr><th id="7525">7525</th><td><i> */</i></td></tr>
<tr><th id="7526">7526</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_EQUAL_STRIDE_SUPER_BUFFER" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_EQUAL_STRIDE_SUPER_BUFFER">MC_CMD_INIT_RXQ_EXT_IN_EQUAL_STRIDE_SUPER_BUFFER</dfn> 0x2</u></td></tr>
<tr><th id="7527">7527</th><td><i>/* enum: Deprecated name for EQUAL_STRIDE_SUPER_BUFFER. */</i></td></tr>
<tr><th id="7528">7528</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_EQUAL_STRIDE_PACKED_STREAM" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_EQUAL_STRIDE_PACKED_STREAM">MC_CMD_INIT_RXQ_EXT_IN_EQUAL_STRIDE_PACKED_STREAM</dfn> 0x2</u></td></tr>
<tr><th id="7529">7529</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_SNAPSHOT_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_SNAPSHOT_MODE_LBN">MC_CMD_INIT_RXQ_EXT_IN_FLAG_SNAPSHOT_MODE_LBN</dfn> 14</u></td></tr>
<tr><th id="7530">7530</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_SNAPSHOT_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_SNAPSHOT_MODE_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_FLAG_SNAPSHOT_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7531">7531</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PACKED_STREAM_BUFF_SIZE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PACKED_STREAM_BUFF_SIZE_LBN">MC_CMD_INIT_RXQ_EXT_IN_PACKED_STREAM_BUFF_SIZE_LBN</dfn> 15</u></td></tr>
<tr><th id="7532">7532</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PACKED_STREAM_BUFF_SIZE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PACKED_STREAM_BUFF_SIZE_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_PACKED_STREAM_BUFF_SIZE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="7533">7533</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_1M" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_1M">MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_1M</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="7534">7534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_512K" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_512K">MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_512K</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="7535">7535</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_256K" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_256K">MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_256K</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="7536">7536</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_128K" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_128K">MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_128K</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="7537">7537</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_64K" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_64K">MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_64K</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="7538">7538</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_WANT_OUTER_CLASSES_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_WANT_OUTER_CLASSES_LBN">MC_CMD_INIT_RXQ_EXT_IN_FLAG_WANT_OUTER_CLASSES_LBN</dfn> 18</u></td></tr>
<tr><th id="7539">7539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_WANT_OUTER_CLASSES_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_WANT_OUTER_CLASSES_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_FLAG_WANT_OUTER_CLASSES_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7540">7540</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_FORCE_EV_MERGING_LBN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_FORCE_EV_MERGING_LBN">MC_CMD_INIT_RXQ_EXT_IN_FLAG_FORCE_EV_MERGING_LBN</dfn> 19</u></td></tr>
<tr><th id="7541">7541</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_FORCE_EV_MERGING_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_FLAG_FORCE_EV_MERGING_WIDTH">MC_CMD_INIT_RXQ_EXT_IN_FLAG_FORCE_EV_MERGING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7542">7542</th><td><i>/* Owner ID to use if in buffer mode (zero if physical) */</i></td></tr>
<tr><th id="7543">7543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_OWNER_ID_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_OWNER_ID_OFST">MC_CMD_INIT_RXQ_EXT_IN_OWNER_ID_OFST</dfn> 20</u></td></tr>
<tr><th id="7544">7544</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_OWNER_ID_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_OWNER_ID_LEN">MC_CMD_INIT_RXQ_EXT_IN_OWNER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7545">7545</th><td><i>/* The port ID associated with the v-adaptor which should contain this DMAQ. */</i></td></tr>
<tr><th id="7546">7546</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PORT_ID_OFST">MC_CMD_INIT_RXQ_EXT_IN_PORT_ID_OFST</dfn> 24</u></td></tr>
<tr><th id="7547">7547</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_PORT_ID_LEN">MC_CMD_INIT_RXQ_EXT_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7548">7548</th><td><i>/* 64-bit address of 4k of 4k-aligned host memory buffer */</i></td></tr>
<tr><th id="7549">7549</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_OFST">MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_OFST</dfn> 28</u></td></tr>
<tr><th id="7550">7550</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_LEN">MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="7551">7551</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_LO_OFST">MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_LO_OFST</dfn> 28</u></td></tr>
<tr><th id="7552">7552</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_HI_OFST">MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_HI_OFST</dfn> 32</u></td></tr>
<tr><th id="7553">7553</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_NUM" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_NUM">MC_CMD_INIT_RXQ_EXT_IN_DMA_ADDR_NUM</dfn> 64</u></td></tr>
<tr><th id="7554">7554</th><td><i>/* Maximum length of packet to receive, if SNAPSHOT_MODE flag is set */</i></td></tr>
<tr><th id="7555">7555</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_SNAPSHOT_LENGTH_OFST" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_SNAPSHOT_LENGTH_OFST">MC_CMD_INIT_RXQ_EXT_IN_SNAPSHOT_LENGTH_OFST</dfn> 540</u></td></tr>
<tr><th id="7556">7556</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_IN_SNAPSHOT_LENGTH_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_IN_SNAPSHOT_LENGTH_LEN">MC_CMD_INIT_RXQ_EXT_IN_SNAPSHOT_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="7557">7557</th><td></td></tr>
<tr><th id="7558">7558</th><td><i>/* MC_CMD_INIT_RXQ_V3_IN msgrequest */</i></td></tr>
<tr><th id="7559">7559</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_LEN">MC_CMD_INIT_RXQ_V3_IN_LEN</dfn> 560</u></td></tr>
<tr><th id="7560">7560</th><td><i>/* Size, in entries */</i></td></tr>
<tr><th id="7561">7561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_SIZE_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_SIZE_OFST">MC_CMD_INIT_RXQ_V3_IN_SIZE_OFST</dfn> 0</u></td></tr>
<tr><th id="7562">7562</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_SIZE_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_SIZE_LEN">MC_CMD_INIT_RXQ_V3_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="7563">7563</th><td><i>/* The EVQ to send events to. This is an index originally specified to</i></td></tr>
<tr><th id="7564">7564</th><td><i> * INIT_EVQ. If DMA_MODE == PACKED_STREAM this must be equal to INSTANCE.</i></td></tr>
<tr><th id="7565">7565</th><td><i> */</i></td></tr>
<tr><th id="7566">7566</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_TARGET_EVQ_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_TARGET_EVQ_OFST">MC_CMD_INIT_RXQ_V3_IN_TARGET_EVQ_OFST</dfn> 4</u></td></tr>
<tr><th id="7567">7567</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_TARGET_EVQ_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_TARGET_EVQ_LEN">MC_CMD_INIT_RXQ_V3_IN_TARGET_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7568">7568</th><td><i>/* The value to put in the event data. Check hardware spec. for valid range.</i></td></tr>
<tr><th id="7569">7569</th><td><i> * This field is ignored if DMA_MODE == EQUAL_STRIDE_SUPER_BUFFER or DMA_MODE</i></td></tr>
<tr><th id="7570">7570</th><td><i> * == PACKED_STREAM.</i></td></tr>
<tr><th id="7571">7571</th><td><i> */</i></td></tr>
<tr><th id="7572">7572</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_LABEL_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_LABEL_OFST">MC_CMD_INIT_RXQ_V3_IN_LABEL_OFST</dfn> 8</u></td></tr>
<tr><th id="7573">7573</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_LABEL_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_LABEL_LEN">MC_CMD_INIT_RXQ_V3_IN_LABEL_LEN</dfn> 4</u></td></tr>
<tr><th id="7574">7574</th><td><i>/* Desired instance. Must be set to a specific instance, which is a function</i></td></tr>
<tr><th id="7575">7575</th><td><i> * local queue index.</i></td></tr>
<tr><th id="7576">7576</th><td><i> */</i></td></tr>
<tr><th id="7577">7577</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_INSTANCE_OFST">MC_CMD_INIT_RXQ_V3_IN_INSTANCE_OFST</dfn> 12</u></td></tr>
<tr><th id="7578">7578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_INSTANCE_LEN">MC_CMD_INIT_RXQ_V3_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7579">7579</th><td><i>/* There will be more flags here. */</i></td></tr>
<tr><th id="7580">7580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAGS_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAGS_OFST">MC_CMD_INIT_RXQ_V3_IN_FLAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="7581">7581</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAGS_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAGS_LEN">MC_CMD_INIT_RXQ_V3_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7582">7582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_BUFF_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_BUFF_MODE_LBN">MC_CMD_INIT_RXQ_V3_IN_FLAG_BUFF_MODE_LBN</dfn> 0</u></td></tr>
<tr><th id="7583">7583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_BUFF_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_BUFF_MODE_WIDTH">MC_CMD_INIT_RXQ_V3_IN_FLAG_BUFF_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7584">7584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_HDR_SPLIT_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_HDR_SPLIT_LBN">MC_CMD_INIT_RXQ_V3_IN_FLAG_HDR_SPLIT_LBN</dfn> 1</u></td></tr>
<tr><th id="7585">7585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_HDR_SPLIT_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_HDR_SPLIT_WIDTH">MC_CMD_INIT_RXQ_V3_IN_FLAG_HDR_SPLIT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7586">7586</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_TIMESTAMP_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_TIMESTAMP_LBN">MC_CMD_INIT_RXQ_V3_IN_FLAG_TIMESTAMP_LBN</dfn> 2</u></td></tr>
<tr><th id="7587">7587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_TIMESTAMP_WIDTH">MC_CMD_INIT_RXQ_V3_IN_FLAG_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7588">7588</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_CRC_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_CRC_MODE_LBN">MC_CMD_INIT_RXQ_V3_IN_CRC_MODE_LBN</dfn> 3</u></td></tr>
<tr><th id="7589">7589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_CRC_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_CRC_MODE_WIDTH">MC_CMD_INIT_RXQ_V3_IN_CRC_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7590">7590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_CHAIN_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_CHAIN_LBN">MC_CMD_INIT_RXQ_V3_IN_FLAG_CHAIN_LBN</dfn> 7</u></td></tr>
<tr><th id="7591">7591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_CHAIN_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_CHAIN_WIDTH">MC_CMD_INIT_RXQ_V3_IN_FLAG_CHAIN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7592">7592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_PREFIX_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_PREFIX_LBN">MC_CMD_INIT_RXQ_V3_IN_FLAG_PREFIX_LBN</dfn> 8</u></td></tr>
<tr><th id="7593">7593</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_PREFIX_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_PREFIX_WIDTH">MC_CMD_INIT_RXQ_V3_IN_FLAG_PREFIX_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7594">7594</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_DISABLE_SCATTER_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_DISABLE_SCATTER_LBN">MC_CMD_INIT_RXQ_V3_IN_FLAG_DISABLE_SCATTER_LBN</dfn> 9</u></td></tr>
<tr><th id="7595">7595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_DISABLE_SCATTER_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_DISABLE_SCATTER_WIDTH">MC_CMD_INIT_RXQ_V3_IN_FLAG_DISABLE_SCATTER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7596">7596</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_MODE_LBN">MC_CMD_INIT_RXQ_V3_IN_DMA_MODE_LBN</dfn> 10</u></td></tr>
<tr><th id="7597">7597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_MODE_WIDTH">MC_CMD_INIT_RXQ_V3_IN_DMA_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7598">7598</th><td><i>/* enum: One packet per descriptor (for normal networking) */</i></td></tr>
<tr><th id="7599">7599</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_SINGLE_PACKET" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_SINGLE_PACKET">MC_CMD_INIT_RXQ_V3_IN_SINGLE_PACKET</dfn> 0x0</u></td></tr>
<tr><th id="7600">7600</th><td><i>/* enum: Pack multiple packets into large descriptors (for SolarCapture) */</i></td></tr>
<tr><th id="7601">7601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PACKED_STREAM" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PACKED_STREAM">MC_CMD_INIT_RXQ_V3_IN_PACKED_STREAM</dfn> 0x1</u></td></tr>
<tr><th id="7602">7602</th><td><i>/* enum: Pack multiple packets into large descriptors using the format designed</i></td></tr>
<tr><th id="7603">7603</th><td><i> * to maximise packet rate. This mode uses 1 "bucket" per descriptor with</i></td></tr>
<tr><th id="7604">7604</th><td><i> * multiple fixed-size packet buffers within each bucket. For a full</i></td></tr>
<tr><th id="7605">7605</th><td><i> * description see SF-119419-TC. This mode is only supported by "dpdk" datapath</i></td></tr>
<tr><th id="7606">7606</th><td><i> * firmware.</i></td></tr>
<tr><th id="7607">7607</th><td><i> */</i></td></tr>
<tr><th id="7608">7608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_EQUAL_STRIDE_SUPER_BUFFER" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_EQUAL_STRIDE_SUPER_BUFFER">MC_CMD_INIT_RXQ_V3_IN_EQUAL_STRIDE_SUPER_BUFFER</dfn> 0x2</u></td></tr>
<tr><th id="7609">7609</th><td><i>/* enum: Deprecated name for EQUAL_STRIDE_SUPER_BUFFER. */</i></td></tr>
<tr><th id="7610">7610</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_EQUAL_STRIDE_PACKED_STREAM" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_EQUAL_STRIDE_PACKED_STREAM">MC_CMD_INIT_RXQ_V3_IN_EQUAL_STRIDE_PACKED_STREAM</dfn> 0x2</u></td></tr>
<tr><th id="7611">7611</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_SNAPSHOT_MODE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_SNAPSHOT_MODE_LBN">MC_CMD_INIT_RXQ_V3_IN_FLAG_SNAPSHOT_MODE_LBN</dfn> 14</u></td></tr>
<tr><th id="7612">7612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_SNAPSHOT_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_SNAPSHOT_MODE_WIDTH">MC_CMD_INIT_RXQ_V3_IN_FLAG_SNAPSHOT_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7613">7613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PACKED_STREAM_BUFF_SIZE_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PACKED_STREAM_BUFF_SIZE_LBN">MC_CMD_INIT_RXQ_V3_IN_PACKED_STREAM_BUFF_SIZE_LBN</dfn> 15</u></td></tr>
<tr><th id="7614">7614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PACKED_STREAM_BUFF_SIZE_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PACKED_STREAM_BUFF_SIZE_WIDTH">MC_CMD_INIT_RXQ_V3_IN_PACKED_STREAM_BUFF_SIZE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="7615">7615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_1M" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_1M">MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_1M</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="7616">7616</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_512K" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_512K">MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_512K</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="7617">7617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_256K" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_256K">MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_256K</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="7618">7618</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_128K" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_128K">MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_128K</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="7619">7619</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_64K" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_64K">MC_CMD_INIT_RXQ_V3_IN_PS_BUFF_64K</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="7620">7620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_WANT_OUTER_CLASSES_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_WANT_OUTER_CLASSES_LBN">MC_CMD_INIT_RXQ_V3_IN_FLAG_WANT_OUTER_CLASSES_LBN</dfn> 18</u></td></tr>
<tr><th id="7621">7621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_WANT_OUTER_CLASSES_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_WANT_OUTER_CLASSES_WIDTH">MC_CMD_INIT_RXQ_V3_IN_FLAG_WANT_OUTER_CLASSES_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7622">7622</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_FORCE_EV_MERGING_LBN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_FORCE_EV_MERGING_LBN">MC_CMD_INIT_RXQ_V3_IN_FLAG_FORCE_EV_MERGING_LBN</dfn> 19</u></td></tr>
<tr><th id="7623">7623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_FORCE_EV_MERGING_WIDTH" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_FLAG_FORCE_EV_MERGING_WIDTH">MC_CMD_INIT_RXQ_V3_IN_FLAG_FORCE_EV_MERGING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7624">7624</th><td><i>/* Owner ID to use if in buffer mode (zero if physical) */</i></td></tr>
<tr><th id="7625">7625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_OWNER_ID_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_OWNER_ID_OFST">MC_CMD_INIT_RXQ_V3_IN_OWNER_ID_OFST</dfn> 20</u></td></tr>
<tr><th id="7626">7626</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_OWNER_ID_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_OWNER_ID_LEN">MC_CMD_INIT_RXQ_V3_IN_OWNER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7627">7627</th><td><i>/* The port ID associated with the v-adaptor which should contain this DMAQ. */</i></td></tr>
<tr><th id="7628">7628</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PORT_ID_OFST">MC_CMD_INIT_RXQ_V3_IN_PORT_ID_OFST</dfn> 24</u></td></tr>
<tr><th id="7629">7629</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_PORT_ID_LEN">MC_CMD_INIT_RXQ_V3_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7630">7630</th><td><i>/* 64-bit address of 4k of 4k-aligned host memory buffer */</i></td></tr>
<tr><th id="7631">7631</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_OFST">MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_OFST</dfn> 28</u></td></tr>
<tr><th id="7632">7632</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_LEN">MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="7633">7633</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_LO_OFST">MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_LO_OFST</dfn> 28</u></td></tr>
<tr><th id="7634">7634</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_HI_OFST">MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_HI_OFST</dfn> 32</u></td></tr>
<tr><th id="7635">7635</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_NUM" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_NUM">MC_CMD_INIT_RXQ_V3_IN_DMA_ADDR_NUM</dfn> 64</u></td></tr>
<tr><th id="7636">7636</th><td><i>/* Maximum length of packet to receive, if SNAPSHOT_MODE flag is set */</i></td></tr>
<tr><th id="7637">7637</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_SNAPSHOT_LENGTH_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_SNAPSHOT_LENGTH_OFST">MC_CMD_INIT_RXQ_V3_IN_SNAPSHOT_LENGTH_OFST</dfn> 540</u></td></tr>
<tr><th id="7638">7638</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_SNAPSHOT_LENGTH_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_SNAPSHOT_LENGTH_LEN">MC_CMD_INIT_RXQ_V3_IN_SNAPSHOT_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="7639">7639</th><td><i>/* The number of packet buffers that will be contained within each</i></td></tr>
<tr><th id="7640">7640</th><td><i> * EQUAL_STRIDE_SUPER_BUFFER format bucket supplied by the driver. This field</i></td></tr>
<tr><th id="7641">7641</th><td><i> * is ignored unless DMA_MODE == EQUAL_STRIDE_SUPER_BUFFER.</i></td></tr>
<tr><th id="7642">7642</th><td><i> */</i></td></tr>
<tr><th id="7643">7643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_BUFFERS_PER_BUCKET_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_BUFFERS_PER_BUCKET_OFST">MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_BUFFERS_PER_BUCKET_OFST</dfn> 544</u></td></tr>
<tr><th id="7644">7644</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_BUFFERS_PER_BUCKET_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_BUFFERS_PER_BUCKET_LEN">MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_BUFFERS_PER_BUCKET_LEN</dfn> 4</u></td></tr>
<tr><th id="7645">7645</th><td><i>/* The length in bytes of the area in each packet buffer that can be written to</i></td></tr>
<tr><th id="7646">7646</th><td><i> * by the adapter. This is used to store the packet prefix and the packet</i></td></tr>
<tr><th id="7647">7647</th><td><i> * payload. This length does not include any end padding added by the driver.</i></td></tr>
<tr><th id="7648">7648</th><td><i> * This field is ignored unless DMA_MODE == EQUAL_STRIDE_SUPER_BUFFER.</i></td></tr>
<tr><th id="7649">7649</th><td><i> */</i></td></tr>
<tr><th id="7650">7650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_ES_MAX_DMA_LEN_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_ES_MAX_DMA_LEN_OFST">MC_CMD_INIT_RXQ_V3_IN_ES_MAX_DMA_LEN_OFST</dfn> 548</u></td></tr>
<tr><th id="7651">7651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_ES_MAX_DMA_LEN_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_ES_MAX_DMA_LEN_LEN">MC_CMD_INIT_RXQ_V3_IN_ES_MAX_DMA_LEN_LEN</dfn> 4</u></td></tr>
<tr><th id="7652">7652</th><td><i>/* The length in bytes of a single packet buffer within a</i></td></tr>
<tr><th id="7653">7653</th><td><i> * EQUAL_STRIDE_SUPER_BUFFER format bucket. This field is ignored unless</i></td></tr>
<tr><th id="7654">7654</th><td><i> * DMA_MODE == EQUAL_STRIDE_SUPER_BUFFER.</i></td></tr>
<tr><th id="7655">7655</th><td><i> */</i></td></tr>
<tr><th id="7656">7656</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_STRIDE_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_STRIDE_OFST">MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_STRIDE_OFST</dfn> 552</u></td></tr>
<tr><th id="7657">7657</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_STRIDE_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_STRIDE_LEN">MC_CMD_INIT_RXQ_V3_IN_ES_PACKET_STRIDE_LEN</dfn> 4</u></td></tr>
<tr><th id="7658">7658</th><td><i>/* The maximum time in nanoseconds that the datapath will be backpressured if</i></td></tr>
<tr><th id="7659">7659</th><td><i> * there are no RX descriptors available. If the timeout is reached and there</i></td></tr>
<tr><th id="7660">7660</th><td><i> * are still no descriptors then the packet will be dropped. A timeout of 0</i></td></tr>
<tr><th id="7661">7661</th><td><i> * means the datapath will never be blocked. This field is ignored unless</i></td></tr>
<tr><th id="7662">7662</th><td><i> * DMA_MODE == EQUAL_STRIDE_SUPER_BUFFER.</i></td></tr>
<tr><th id="7663">7663</th><td><i> */</i></td></tr>
<tr><th id="7664">7664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_ES_HEAD_OF_LINE_BLOCK_TIMEOUT_OFST" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_ES_HEAD_OF_LINE_BLOCK_TIMEOUT_OFST">MC_CMD_INIT_RXQ_V3_IN_ES_HEAD_OF_LINE_BLOCK_TIMEOUT_OFST</dfn> 556</u></td></tr>
<tr><th id="7665">7665</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_IN_ES_HEAD_OF_LINE_BLOCK_TIMEOUT_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_IN_ES_HEAD_OF_LINE_BLOCK_TIMEOUT_LEN">MC_CMD_INIT_RXQ_V3_IN_ES_HEAD_OF_LINE_BLOCK_TIMEOUT_LEN</dfn> 4</u></td></tr>
<tr><th id="7666">7666</th><td></td></tr>
<tr><th id="7667">7667</th><td><i>/* MC_CMD_INIT_RXQ_OUT msgresponse */</i></td></tr>
<tr><th id="7668">7668</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_OUT_LEN" data-ref="_M/MC_CMD_INIT_RXQ_OUT_LEN">MC_CMD_INIT_RXQ_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="7669">7669</th><td></td></tr>
<tr><th id="7670">7670</th><td><i>/* MC_CMD_INIT_RXQ_EXT_OUT msgresponse */</i></td></tr>
<tr><th id="7671">7671</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_EXT_OUT_LEN" data-ref="_M/MC_CMD_INIT_RXQ_EXT_OUT_LEN">MC_CMD_INIT_RXQ_EXT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="7672">7672</th><td></td></tr>
<tr><th id="7673">7673</th><td><i>/* MC_CMD_INIT_RXQ_V3_OUT msgresponse */</i></td></tr>
<tr><th id="7674">7674</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_RXQ_V3_OUT_LEN" data-ref="_M/MC_CMD_INIT_RXQ_V3_OUT_LEN">MC_CMD_INIT_RXQ_V3_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="7675">7675</th><td></td></tr>
<tr><th id="7676">7676</th><td></td></tr>
<tr><th id="7677">7677</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7678">7678</th><td><i>/* MC_CMD_INIT_TXQ</i></td></tr>
<tr><th id="7679">7679</th><td><i> */</i></td></tr>
<tr><th id="7680">7680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ" data-ref="_M/MC_CMD_INIT_TXQ">MC_CMD_INIT_TXQ</dfn> 0x82</u></td></tr>
<tr><th id="7681">7681</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x82_PRIVILEGE_CTG">MC_CMD_0x82_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7682">7682</th><td></td></tr>
<tr><th id="7683">7683</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x82_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x82_PRIVILEGE_CTG">MC_CMD_0x82_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="7684">7684</th><td></td></tr>
<tr><th id="7685">7685</th><td><i>/* MC_CMD_INIT_TXQ_IN msgrequest: Legacy INIT_TXQ request. Use extended version</i></td></tr>
<tr><th id="7686">7686</th><td><i> * in new code.</i></td></tr>
<tr><th id="7687">7687</th><td><i> */</i></td></tr>
<tr><th id="7688">7688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_LENMIN" data-ref="_M/MC_CMD_INIT_TXQ_IN_LENMIN">MC_CMD_INIT_TXQ_IN_LENMIN</dfn> 36</u></td></tr>
<tr><th id="7689">7689</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_LENMAX" data-ref="_M/MC_CMD_INIT_TXQ_IN_LENMAX">MC_CMD_INIT_TXQ_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="7690">7690</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_LEN" data-ref="_M/MC_CMD_INIT_TXQ_IN_LEN">MC_CMD_INIT_TXQ_IN_LEN</dfn>(num) (28+8*(num))</u></td></tr>
<tr><th id="7691">7691</th><td><i>/* Size, in entries */</i></td></tr>
<tr><th id="7692">7692</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_SIZE_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_SIZE_OFST">MC_CMD_INIT_TXQ_IN_SIZE_OFST</dfn> 0</u></td></tr>
<tr><th id="7693">7693</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_SIZE_LEN" data-ref="_M/MC_CMD_INIT_TXQ_IN_SIZE_LEN">MC_CMD_INIT_TXQ_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="7694">7694</th><td><i>/* The EVQ to send events to. This is an index originally specified to</i></td></tr>
<tr><th id="7695">7695</th><td><i> * INIT_EVQ.</i></td></tr>
<tr><th id="7696">7696</th><td><i> */</i></td></tr>
<tr><th id="7697">7697</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_TARGET_EVQ_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_TARGET_EVQ_OFST">MC_CMD_INIT_TXQ_IN_TARGET_EVQ_OFST</dfn> 4</u></td></tr>
<tr><th id="7698">7698</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_TARGET_EVQ_LEN" data-ref="_M/MC_CMD_INIT_TXQ_IN_TARGET_EVQ_LEN">MC_CMD_INIT_TXQ_IN_TARGET_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7699">7699</th><td><i>/* The value to put in the event data. Check hardware spec. for valid range. */</i></td></tr>
<tr><th id="7700">7700</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_LABEL_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_LABEL_OFST">MC_CMD_INIT_TXQ_IN_LABEL_OFST</dfn> 8</u></td></tr>
<tr><th id="7701">7701</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_LABEL_LEN" data-ref="_M/MC_CMD_INIT_TXQ_IN_LABEL_LEN">MC_CMD_INIT_TXQ_IN_LABEL_LEN</dfn> 4</u></td></tr>
<tr><th id="7702">7702</th><td><i>/* Desired instance. Must be set to a specific instance, which is a function</i></td></tr>
<tr><th id="7703">7703</th><td><i> * local queue index.</i></td></tr>
<tr><th id="7704">7704</th><td><i> */</i></td></tr>
<tr><th id="7705">7705</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_INSTANCE_OFST">MC_CMD_INIT_TXQ_IN_INSTANCE_OFST</dfn> 12</u></td></tr>
<tr><th id="7706">7706</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_INIT_TXQ_IN_INSTANCE_LEN">MC_CMD_INIT_TXQ_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7707">7707</th><td><i>/* There will be more flags here. */</i></td></tr>
<tr><th id="7708">7708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAGS_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAGS_OFST">MC_CMD_INIT_TXQ_IN_FLAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="7709">7709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAGS_LEN" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAGS_LEN">MC_CMD_INIT_TXQ_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7710">7710</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_BUFF_MODE_LBN" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_BUFF_MODE_LBN">MC_CMD_INIT_TXQ_IN_FLAG_BUFF_MODE_LBN</dfn> 0</u></td></tr>
<tr><th id="7711">7711</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_BUFF_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_BUFF_MODE_WIDTH">MC_CMD_INIT_TXQ_IN_FLAG_BUFF_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7712">7712</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_IP_CSUM_DIS_LBN" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_IP_CSUM_DIS_LBN">MC_CMD_INIT_TXQ_IN_FLAG_IP_CSUM_DIS_LBN</dfn> 1</u></td></tr>
<tr><th id="7713">7713</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_IP_CSUM_DIS_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_IP_CSUM_DIS_WIDTH">MC_CMD_INIT_TXQ_IN_FLAG_IP_CSUM_DIS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7714">7714</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_TCP_CSUM_DIS_LBN" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_TCP_CSUM_DIS_LBN">MC_CMD_INIT_TXQ_IN_FLAG_TCP_CSUM_DIS_LBN</dfn> 2</u></td></tr>
<tr><th id="7715">7715</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_TCP_CSUM_DIS_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_TCP_CSUM_DIS_WIDTH">MC_CMD_INIT_TXQ_IN_FLAG_TCP_CSUM_DIS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7716">7716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_TCP_UDP_ONLY_LBN" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_TCP_UDP_ONLY_LBN">MC_CMD_INIT_TXQ_IN_FLAG_TCP_UDP_ONLY_LBN</dfn> 3</u></td></tr>
<tr><th id="7717">7717</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_TCP_UDP_ONLY_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_TCP_UDP_ONLY_WIDTH">MC_CMD_INIT_TXQ_IN_FLAG_TCP_UDP_ONLY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7718">7718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_CRC_MODE_LBN" data-ref="_M/MC_CMD_INIT_TXQ_IN_CRC_MODE_LBN">MC_CMD_INIT_TXQ_IN_CRC_MODE_LBN</dfn> 4</u></td></tr>
<tr><th id="7719">7719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_CRC_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_IN_CRC_MODE_WIDTH">MC_CMD_INIT_TXQ_IN_CRC_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7720">7720</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_TIMESTAMP_LBN" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_TIMESTAMP_LBN">MC_CMD_INIT_TXQ_IN_FLAG_TIMESTAMP_LBN</dfn> 8</u></td></tr>
<tr><th id="7721">7721</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_TIMESTAMP_WIDTH">MC_CMD_INIT_TXQ_IN_FLAG_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7722">7722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_PACER_BYPASS_LBN" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_PACER_BYPASS_LBN">MC_CMD_INIT_TXQ_IN_FLAG_PACER_BYPASS_LBN</dfn> 9</u></td></tr>
<tr><th id="7723">7723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_PACER_BYPASS_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_PACER_BYPASS_WIDTH">MC_CMD_INIT_TXQ_IN_FLAG_PACER_BYPASS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7724">7724</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_INNER_IP_CSUM_EN_LBN" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_INNER_IP_CSUM_EN_LBN">MC_CMD_INIT_TXQ_IN_FLAG_INNER_IP_CSUM_EN_LBN</dfn> 10</u></td></tr>
<tr><th id="7725">7725</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_INNER_IP_CSUM_EN_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_INNER_IP_CSUM_EN_WIDTH">MC_CMD_INIT_TXQ_IN_FLAG_INNER_IP_CSUM_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7726">7726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_INNER_TCP_CSUM_EN_LBN" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_INNER_TCP_CSUM_EN_LBN">MC_CMD_INIT_TXQ_IN_FLAG_INNER_TCP_CSUM_EN_LBN</dfn> 11</u></td></tr>
<tr><th id="7727">7727</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_FLAG_INNER_TCP_CSUM_EN_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_IN_FLAG_INNER_TCP_CSUM_EN_WIDTH">MC_CMD_INIT_TXQ_IN_FLAG_INNER_TCP_CSUM_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7728">7728</th><td><i>/* Owner ID to use if in buffer mode (zero if physical) */</i></td></tr>
<tr><th id="7729">7729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_OWNER_ID_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_OWNER_ID_OFST">MC_CMD_INIT_TXQ_IN_OWNER_ID_OFST</dfn> 20</u></td></tr>
<tr><th id="7730">7730</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_OWNER_ID_LEN" data-ref="_M/MC_CMD_INIT_TXQ_IN_OWNER_ID_LEN">MC_CMD_INIT_TXQ_IN_OWNER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7731">7731</th><td><i>/* The port ID associated with the v-adaptor which should contain this DMAQ. */</i></td></tr>
<tr><th id="7732">7732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_PORT_ID_OFST">MC_CMD_INIT_TXQ_IN_PORT_ID_OFST</dfn> 24</u></td></tr>
<tr><th id="7733">7733</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_INIT_TXQ_IN_PORT_ID_LEN">MC_CMD_INIT_TXQ_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7734">7734</th><td><i>/* 64-bit address of 4k of 4k-aligned host memory buffer */</i></td></tr>
<tr><th id="7735">7735</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_OFST">MC_CMD_INIT_TXQ_IN_DMA_ADDR_OFST</dfn> 28</u></td></tr>
<tr><th id="7736">7736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_LEN">MC_CMD_INIT_TXQ_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="7737">7737</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_LO_OFST">MC_CMD_INIT_TXQ_IN_DMA_ADDR_LO_OFST</dfn> 28</u></td></tr>
<tr><th id="7738">7738</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_HI_OFST">MC_CMD_INIT_TXQ_IN_DMA_ADDR_HI_OFST</dfn> 32</u></td></tr>
<tr><th id="7739">7739</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_MINNUM" data-ref="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_MINNUM">MC_CMD_INIT_TXQ_IN_DMA_ADDR_MINNUM</dfn> 1</u></td></tr>
<tr><th id="7740">7740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_MAXNUM" data-ref="_M/MC_CMD_INIT_TXQ_IN_DMA_ADDR_MAXNUM">MC_CMD_INIT_TXQ_IN_DMA_ADDR_MAXNUM</dfn> 28</u></td></tr>
<tr><th id="7741">7741</th><td></td></tr>
<tr><th id="7742">7742</th><td><i>/* MC_CMD_INIT_TXQ_EXT_IN msgrequest: Extended INIT_TXQ with additional mode</i></td></tr>
<tr><th id="7743">7743</th><td><i> * flags</i></td></tr>
<tr><th id="7744">7744</th><td><i> */</i></td></tr>
<tr><th id="7745">7745</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_LEN">MC_CMD_INIT_TXQ_EXT_IN_LEN</dfn> 544</u></td></tr>
<tr><th id="7746">7746</th><td><i>/* Size, in entries */</i></td></tr>
<tr><th id="7747">7747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_SIZE_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_SIZE_OFST">MC_CMD_INIT_TXQ_EXT_IN_SIZE_OFST</dfn> 0</u></td></tr>
<tr><th id="7748">7748</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_SIZE_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_SIZE_LEN">MC_CMD_INIT_TXQ_EXT_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="7749">7749</th><td><i>/* The EVQ to send events to. This is an index originally specified to</i></td></tr>
<tr><th id="7750">7750</th><td><i> * INIT_EVQ.</i></td></tr>
<tr><th id="7751">7751</th><td><i> */</i></td></tr>
<tr><th id="7752">7752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_TARGET_EVQ_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_TARGET_EVQ_OFST">MC_CMD_INIT_TXQ_EXT_IN_TARGET_EVQ_OFST</dfn> 4</u></td></tr>
<tr><th id="7753">7753</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_TARGET_EVQ_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_TARGET_EVQ_LEN">MC_CMD_INIT_TXQ_EXT_IN_TARGET_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7754">7754</th><td><i>/* The value to put in the event data. Check hardware spec. for valid range. */</i></td></tr>
<tr><th id="7755">7755</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_LABEL_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_LABEL_OFST">MC_CMD_INIT_TXQ_EXT_IN_LABEL_OFST</dfn> 8</u></td></tr>
<tr><th id="7756">7756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_LABEL_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_LABEL_LEN">MC_CMD_INIT_TXQ_EXT_IN_LABEL_LEN</dfn> 4</u></td></tr>
<tr><th id="7757">7757</th><td><i>/* Desired instance. Must be set to a specific instance, which is a function</i></td></tr>
<tr><th id="7758">7758</th><td><i> * local queue index.</i></td></tr>
<tr><th id="7759">7759</th><td><i> */</i></td></tr>
<tr><th id="7760">7760</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_INSTANCE_OFST">MC_CMD_INIT_TXQ_EXT_IN_INSTANCE_OFST</dfn> 12</u></td></tr>
<tr><th id="7761">7761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_INSTANCE_LEN">MC_CMD_INIT_TXQ_EXT_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7762">7762</th><td><i>/* There will be more flags here. */</i></td></tr>
<tr><th id="7763">7763</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAGS_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAGS_OFST">MC_CMD_INIT_TXQ_EXT_IN_FLAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="7764">7764</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAGS_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAGS_LEN">MC_CMD_INIT_TXQ_EXT_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7765">7765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_BUFF_MODE_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_BUFF_MODE_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_BUFF_MODE_LBN</dfn> 0</u></td></tr>
<tr><th id="7766">7766</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_BUFF_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_BUFF_MODE_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_BUFF_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7767">7767</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_IP_CSUM_DIS_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_IP_CSUM_DIS_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_IP_CSUM_DIS_LBN</dfn> 1</u></td></tr>
<tr><th id="7768">7768</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_IP_CSUM_DIS_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_IP_CSUM_DIS_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_IP_CSUM_DIS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7769">7769</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_CSUM_DIS_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_CSUM_DIS_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_CSUM_DIS_LBN</dfn> 2</u></td></tr>
<tr><th id="7770">7770</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_CSUM_DIS_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_CSUM_DIS_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_CSUM_DIS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7771">7771</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_UDP_ONLY_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_UDP_ONLY_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_UDP_ONLY_LBN</dfn> 3</u></td></tr>
<tr><th id="7772">7772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_UDP_ONLY_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_UDP_ONLY_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_TCP_UDP_ONLY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7773">7773</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_CRC_MODE_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_CRC_MODE_LBN">MC_CMD_INIT_TXQ_EXT_IN_CRC_MODE_LBN</dfn> 4</u></td></tr>
<tr><th id="7774">7774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_CRC_MODE_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_CRC_MODE_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_CRC_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="7775">7775</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TIMESTAMP_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TIMESTAMP_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_TIMESTAMP_LBN</dfn> 8</u></td></tr>
<tr><th id="7776">7776</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TIMESTAMP_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7777">7777</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_PACER_BYPASS_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_PACER_BYPASS_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_PACER_BYPASS_LBN</dfn> 9</u></td></tr>
<tr><th id="7778">7778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_PACER_BYPASS_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_PACER_BYPASS_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_PACER_BYPASS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7779">7779</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_IP_CSUM_EN_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_IP_CSUM_EN_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_IP_CSUM_EN_LBN</dfn> 10</u></td></tr>
<tr><th id="7780">7780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_IP_CSUM_EN_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_IP_CSUM_EN_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_IP_CSUM_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7781">7781</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_TCP_CSUM_EN_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_TCP_CSUM_EN_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_TCP_CSUM_EN_LBN</dfn> 11</u></td></tr>
<tr><th id="7782">7782</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_TCP_CSUM_EN_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_TCP_CSUM_EN_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_INNER_TCP_CSUM_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7783">7783</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TSOV2_EN_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TSOV2_EN_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_TSOV2_EN_LBN</dfn> 12</u></td></tr>
<tr><th id="7784">7784</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TSOV2_EN_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_TSOV2_EN_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_TSOV2_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7785">7785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_LBN</dfn> 13</u></td></tr>
<tr><th id="7786">7786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7787">7787</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_UTHRESH_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_UTHRESH_LBN">MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_UTHRESH_LBN</dfn> 14</u></td></tr>
<tr><th id="7788">7788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_UTHRESH_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_UTHRESH_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_FLAG_CTPIO_UTHRESH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7789">7789</th><td><i>/* Owner ID to use if in buffer mode (zero if physical) */</i></td></tr>
<tr><th id="7790">7790</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_OWNER_ID_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_OWNER_ID_OFST">MC_CMD_INIT_TXQ_EXT_IN_OWNER_ID_OFST</dfn> 20</u></td></tr>
<tr><th id="7791">7791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_OWNER_ID_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_OWNER_ID_LEN">MC_CMD_INIT_TXQ_EXT_IN_OWNER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7792">7792</th><td><i>/* The port ID associated with the v-adaptor which should contain this DMAQ. */</i></td></tr>
<tr><th id="7793">7793</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_PORT_ID_OFST">MC_CMD_INIT_TXQ_EXT_IN_PORT_ID_OFST</dfn> 24</u></td></tr>
<tr><th id="7794">7794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_PORT_ID_LEN">MC_CMD_INIT_TXQ_EXT_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="7795">7795</th><td><i>/* 64-bit address of 4k of 4k-aligned host memory buffer */</i></td></tr>
<tr><th id="7796">7796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_OFST">MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_OFST</dfn> 28</u></td></tr>
<tr><th id="7797">7797</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_LEN">MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="7798">7798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_LO_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_LO_OFST">MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_LO_OFST</dfn> 28</u></td></tr>
<tr><th id="7799">7799</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_HI_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_HI_OFST">MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_HI_OFST</dfn> 32</u></td></tr>
<tr><th id="7800">7800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_MINNUM" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_MINNUM">MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_MINNUM</dfn> 1</u></td></tr>
<tr><th id="7801">7801</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_MAXNUM" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_MAXNUM">MC_CMD_INIT_TXQ_EXT_IN_DMA_ADDR_MAXNUM</dfn> 64</u></td></tr>
<tr><th id="7802">7802</th><td><i>/* Flags related to Qbb flow control mode. */</i></td></tr>
<tr><th id="7803">7803</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_FLAGS_OFST" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_FLAGS_OFST">MC_CMD_INIT_TXQ_EXT_IN_QBB_FLAGS_OFST</dfn> 540</u></td></tr>
<tr><th id="7804">7804</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_FLAGS_LEN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_FLAGS_LEN">MC_CMD_INIT_TXQ_EXT_IN_QBB_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7805">7805</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_ENABLE_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_ENABLE_LBN">MC_CMD_INIT_TXQ_EXT_IN_QBB_ENABLE_LBN</dfn> 0</u></td></tr>
<tr><th id="7806">7806</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_ENABLE_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_ENABLE_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_QBB_ENABLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7807">7807</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_PRIORITY_LBN" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_PRIORITY_LBN">MC_CMD_INIT_TXQ_EXT_IN_QBB_PRIORITY_LBN</dfn> 1</u></td></tr>
<tr><th id="7808">7808</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_PRIORITY_WIDTH" data-ref="_M/MC_CMD_INIT_TXQ_EXT_IN_QBB_PRIORITY_WIDTH">MC_CMD_INIT_TXQ_EXT_IN_QBB_PRIORITY_WIDTH</dfn> 3</u></td></tr>
<tr><th id="7809">7809</th><td></td></tr>
<tr><th id="7810">7810</th><td><i>/* MC_CMD_INIT_TXQ_OUT msgresponse */</i></td></tr>
<tr><th id="7811">7811</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_INIT_TXQ_OUT_LEN" data-ref="_M/MC_CMD_INIT_TXQ_OUT_LEN">MC_CMD_INIT_TXQ_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="7812">7812</th><td></td></tr>
<tr><th id="7813">7813</th><td></td></tr>
<tr><th id="7814">7814</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7815">7815</th><td><i>/* MC_CMD_FINI_EVQ</i></td></tr>
<tr><th id="7816">7816</th><td><i> * Teardown an EVQ.</i></td></tr>
<tr><th id="7817">7817</th><td><i> *</i></td></tr>
<tr><th id="7818">7818</th><td><i> * All DMAQs or EVQs that point to the EVQ to tear down must be torn down first</i></td></tr>
<tr><th id="7819">7819</th><td><i> * or the operation will fail with EBUSY</i></td></tr>
<tr><th id="7820">7820</th><td><i> */</i></td></tr>
<tr><th id="7821">7821</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_EVQ" data-ref="_M/MC_CMD_FINI_EVQ">MC_CMD_FINI_EVQ</dfn> 0x83</u></td></tr>
<tr><th id="7822">7822</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x83_PRIVILEGE_CTG">MC_CMD_0x83_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7823">7823</th><td></td></tr>
<tr><th id="7824">7824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x83_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x83_PRIVILEGE_CTG">MC_CMD_0x83_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="7825">7825</th><td></td></tr>
<tr><th id="7826">7826</th><td><i>/* MC_CMD_FINI_EVQ_IN msgrequest */</i></td></tr>
<tr><th id="7827">7827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_EVQ_IN_LEN" data-ref="_M/MC_CMD_FINI_EVQ_IN_LEN">MC_CMD_FINI_EVQ_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="7828">7828</th><td><i>/* Instance of EVQ to destroy. Should be the same instance as that previously</i></td></tr>
<tr><th id="7829">7829</th><td><i> * passed to INIT_EVQ</i></td></tr>
<tr><th id="7830">7830</th><td><i> */</i></td></tr>
<tr><th id="7831">7831</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_EVQ_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_FINI_EVQ_IN_INSTANCE_OFST">MC_CMD_FINI_EVQ_IN_INSTANCE_OFST</dfn> 0</u></td></tr>
<tr><th id="7832">7832</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_EVQ_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_FINI_EVQ_IN_INSTANCE_LEN">MC_CMD_FINI_EVQ_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7833">7833</th><td></td></tr>
<tr><th id="7834">7834</th><td><i>/* MC_CMD_FINI_EVQ_OUT msgresponse */</i></td></tr>
<tr><th id="7835">7835</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_EVQ_OUT_LEN" data-ref="_M/MC_CMD_FINI_EVQ_OUT_LEN">MC_CMD_FINI_EVQ_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="7836">7836</th><td></td></tr>
<tr><th id="7837">7837</th><td></td></tr>
<tr><th id="7838">7838</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7839">7839</th><td><i>/* MC_CMD_FINI_RXQ</i></td></tr>
<tr><th id="7840">7840</th><td><i> * Teardown a RXQ.</i></td></tr>
<tr><th id="7841">7841</th><td><i> */</i></td></tr>
<tr><th id="7842">7842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_RXQ" data-ref="_M/MC_CMD_FINI_RXQ">MC_CMD_FINI_RXQ</dfn> 0x84</u></td></tr>
<tr><th id="7843">7843</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x84_PRIVILEGE_CTG">MC_CMD_0x84_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7844">7844</th><td></td></tr>
<tr><th id="7845">7845</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x84_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x84_PRIVILEGE_CTG">MC_CMD_0x84_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="7846">7846</th><td></td></tr>
<tr><th id="7847">7847</th><td><i>/* MC_CMD_FINI_RXQ_IN msgrequest */</i></td></tr>
<tr><th id="7848">7848</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_RXQ_IN_LEN" data-ref="_M/MC_CMD_FINI_RXQ_IN_LEN">MC_CMD_FINI_RXQ_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="7849">7849</th><td><i>/* Instance of RXQ to destroy */</i></td></tr>
<tr><th id="7850">7850</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_RXQ_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_FINI_RXQ_IN_INSTANCE_OFST">MC_CMD_FINI_RXQ_IN_INSTANCE_OFST</dfn> 0</u></td></tr>
<tr><th id="7851">7851</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_RXQ_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_FINI_RXQ_IN_INSTANCE_LEN">MC_CMD_FINI_RXQ_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7852">7852</th><td></td></tr>
<tr><th id="7853">7853</th><td><i>/* MC_CMD_FINI_RXQ_OUT msgresponse */</i></td></tr>
<tr><th id="7854">7854</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_RXQ_OUT_LEN" data-ref="_M/MC_CMD_FINI_RXQ_OUT_LEN">MC_CMD_FINI_RXQ_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="7855">7855</th><td></td></tr>
<tr><th id="7856">7856</th><td></td></tr>
<tr><th id="7857">7857</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7858">7858</th><td><i>/* MC_CMD_FINI_TXQ</i></td></tr>
<tr><th id="7859">7859</th><td><i> * Teardown a TXQ.</i></td></tr>
<tr><th id="7860">7860</th><td><i> */</i></td></tr>
<tr><th id="7861">7861</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_TXQ" data-ref="_M/MC_CMD_FINI_TXQ">MC_CMD_FINI_TXQ</dfn> 0x85</u></td></tr>
<tr><th id="7862">7862</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x85_PRIVILEGE_CTG">MC_CMD_0x85_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7863">7863</th><td></td></tr>
<tr><th id="7864">7864</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x85_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x85_PRIVILEGE_CTG">MC_CMD_0x85_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="7865">7865</th><td></td></tr>
<tr><th id="7866">7866</th><td><i>/* MC_CMD_FINI_TXQ_IN msgrequest */</i></td></tr>
<tr><th id="7867">7867</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_TXQ_IN_LEN" data-ref="_M/MC_CMD_FINI_TXQ_IN_LEN">MC_CMD_FINI_TXQ_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="7868">7868</th><td><i>/* Instance of TXQ to destroy */</i></td></tr>
<tr><th id="7869">7869</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_TXQ_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_FINI_TXQ_IN_INSTANCE_OFST">MC_CMD_FINI_TXQ_IN_INSTANCE_OFST</dfn> 0</u></td></tr>
<tr><th id="7870">7870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_TXQ_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_FINI_TXQ_IN_INSTANCE_LEN">MC_CMD_FINI_TXQ_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="7871">7871</th><td></td></tr>
<tr><th id="7872">7872</th><td><i>/* MC_CMD_FINI_TXQ_OUT msgresponse */</i></td></tr>
<tr><th id="7873">7873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FINI_TXQ_OUT_LEN" data-ref="_M/MC_CMD_FINI_TXQ_OUT_LEN">MC_CMD_FINI_TXQ_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="7874">7874</th><td></td></tr>
<tr><th id="7875">7875</th><td></td></tr>
<tr><th id="7876">7876</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7877">7877</th><td><i>/* MC_CMD_DRIVER_EVENT</i></td></tr>
<tr><th id="7878">7878</th><td><i> * Generate an event on an EVQ belonging to the function issuing the command.</i></td></tr>
<tr><th id="7879">7879</th><td><i> */</i></td></tr>
<tr><th id="7880">7880</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRIVER_EVENT" data-ref="_M/MC_CMD_DRIVER_EVENT">MC_CMD_DRIVER_EVENT</dfn> 0x86</u></td></tr>
<tr><th id="7881">7881</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x86_PRIVILEGE_CTG">MC_CMD_0x86_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7882">7882</th><td></td></tr>
<tr><th id="7883">7883</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x86_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x86_PRIVILEGE_CTG">MC_CMD_0x86_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="7884">7884</th><td></td></tr>
<tr><th id="7885">7885</th><td><i>/* MC_CMD_DRIVER_EVENT_IN msgrequest */</i></td></tr>
<tr><th id="7886">7886</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRIVER_EVENT_IN_LEN" data-ref="_M/MC_CMD_DRIVER_EVENT_IN_LEN">MC_CMD_DRIVER_EVENT_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="7887">7887</th><td><i>/* Handle of target EVQ */</i></td></tr>
<tr><th id="7888">7888</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRIVER_EVENT_IN_EVQ_OFST" data-ref="_M/MC_CMD_DRIVER_EVENT_IN_EVQ_OFST">MC_CMD_DRIVER_EVENT_IN_EVQ_OFST</dfn> 0</u></td></tr>
<tr><th id="7889">7889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRIVER_EVENT_IN_EVQ_LEN" data-ref="_M/MC_CMD_DRIVER_EVENT_IN_EVQ_LEN">MC_CMD_DRIVER_EVENT_IN_EVQ_LEN</dfn> 4</u></td></tr>
<tr><th id="7890">7890</th><td><i>/* Bits 0 - 63 of event */</i></td></tr>
<tr><th id="7891">7891</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRIVER_EVENT_IN_DATA_OFST" data-ref="_M/MC_CMD_DRIVER_EVENT_IN_DATA_OFST">MC_CMD_DRIVER_EVENT_IN_DATA_OFST</dfn> 4</u></td></tr>
<tr><th id="7892">7892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRIVER_EVENT_IN_DATA_LEN" data-ref="_M/MC_CMD_DRIVER_EVENT_IN_DATA_LEN">MC_CMD_DRIVER_EVENT_IN_DATA_LEN</dfn> 8</u></td></tr>
<tr><th id="7893">7893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRIVER_EVENT_IN_DATA_LO_OFST" data-ref="_M/MC_CMD_DRIVER_EVENT_IN_DATA_LO_OFST">MC_CMD_DRIVER_EVENT_IN_DATA_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="7894">7894</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRIVER_EVENT_IN_DATA_HI_OFST" data-ref="_M/MC_CMD_DRIVER_EVENT_IN_DATA_HI_OFST">MC_CMD_DRIVER_EVENT_IN_DATA_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="7895">7895</th><td></td></tr>
<tr><th id="7896">7896</th><td><i>/* MC_CMD_DRIVER_EVENT_OUT msgresponse */</i></td></tr>
<tr><th id="7897">7897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DRIVER_EVENT_OUT_LEN" data-ref="_M/MC_CMD_DRIVER_EVENT_OUT_LEN">MC_CMD_DRIVER_EVENT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="7898">7898</th><td></td></tr>
<tr><th id="7899">7899</th><td></td></tr>
<tr><th id="7900">7900</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7901">7901</th><td><i>/* MC_CMD_PROXY_CMD</i></td></tr>
<tr><th id="7902">7902</th><td><i> * Execute an arbitrary MCDI command on behalf of a different function, subject</i></td></tr>
<tr><th id="7903">7903</th><td><i> * to security restrictions. The command to be proxied follows immediately</i></td></tr>
<tr><th id="7904">7904</th><td><i> * afterward in the host buffer (or on the UART). This command supercedes</i></td></tr>
<tr><th id="7905">7905</th><td><i> * MC_CMD_SET_FUNC, which remains available for Siena but now deprecated.</i></td></tr>
<tr><th id="7906">7906</th><td><i> */</i></td></tr>
<tr><th id="7907">7907</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD" data-ref="_M/MC_CMD_PROXY_CMD">MC_CMD_PROXY_CMD</dfn> 0x5b</u></td></tr>
<tr><th id="7908">7908</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x5b_PRIVILEGE_CTG">MC_CMD_0x5b_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7909">7909</th><td></td></tr>
<tr><th id="7910">7910</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x5b_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x5b_PRIVILEGE_CTG">MC_CMD_0x5b_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="7911">7911</th><td></td></tr>
<tr><th id="7912">7912</th><td><i>/* MC_CMD_PROXY_CMD_IN msgrequest */</i></td></tr>
<tr><th id="7913">7913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD_IN_LEN" data-ref="_M/MC_CMD_PROXY_CMD_IN_LEN">MC_CMD_PROXY_CMD_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="7914">7914</th><td><i>/* The handle of the target function. */</i></td></tr>
<tr><th id="7915">7915</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD_IN_TARGET_OFST" data-ref="_M/MC_CMD_PROXY_CMD_IN_TARGET_OFST">MC_CMD_PROXY_CMD_IN_TARGET_OFST</dfn> 0</u></td></tr>
<tr><th id="7916">7916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD_IN_TARGET_LEN" data-ref="_M/MC_CMD_PROXY_CMD_IN_TARGET_LEN">MC_CMD_PROXY_CMD_IN_TARGET_LEN</dfn> 4</u></td></tr>
<tr><th id="7917">7917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD_IN_TARGET_PF_LBN" data-ref="_M/MC_CMD_PROXY_CMD_IN_TARGET_PF_LBN">MC_CMD_PROXY_CMD_IN_TARGET_PF_LBN</dfn> 0</u></td></tr>
<tr><th id="7918">7918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD_IN_TARGET_PF_WIDTH" data-ref="_M/MC_CMD_PROXY_CMD_IN_TARGET_PF_WIDTH">MC_CMD_PROXY_CMD_IN_TARGET_PF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7919">7919</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD_IN_TARGET_VF_LBN" data-ref="_M/MC_CMD_PROXY_CMD_IN_TARGET_VF_LBN">MC_CMD_PROXY_CMD_IN_TARGET_VF_LBN</dfn> 16</u></td></tr>
<tr><th id="7920">7920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD_IN_TARGET_VF_WIDTH" data-ref="_M/MC_CMD_PROXY_CMD_IN_TARGET_VF_WIDTH">MC_CMD_PROXY_CMD_IN_TARGET_VF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7921">7921</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD_IN_VF_NULL" data-ref="_M/MC_CMD_PROXY_CMD_IN_VF_NULL">MC_CMD_PROXY_CMD_IN_VF_NULL</dfn> 0xffff /* enum */</u></td></tr>
<tr><th id="7922">7922</th><td></td></tr>
<tr><th id="7923">7923</th><td><i>/* MC_CMD_PROXY_CMD_OUT msgresponse */</i></td></tr>
<tr><th id="7924">7924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CMD_OUT_LEN" data-ref="_M/MC_CMD_PROXY_CMD_OUT_LEN">MC_CMD_PROXY_CMD_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="7925">7925</th><td></td></tr>
<tr><th id="7926">7926</th><td><i>/* MC_PROXY_STATUS_BUFFER structuredef: Host memory status buffer used to</i></td></tr>
<tr><th id="7927">7927</th><td><i> * manage proxied requests</i></td></tr>
<tr><th id="7928">7928</th><td><i> */</i></td></tr>
<tr><th id="7929">7929</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_LEN" data-ref="_M/MC_PROXY_STATUS_BUFFER_LEN">MC_PROXY_STATUS_BUFFER_LEN</dfn> 16</u></td></tr>
<tr><th id="7930">7930</th><td><i>/* Handle allocated by the firmware for this proxy transaction */</i></td></tr>
<tr><th id="7931">7931</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_HANDLE_OFST" data-ref="_M/MC_PROXY_STATUS_BUFFER_HANDLE_OFST">MC_PROXY_STATUS_BUFFER_HANDLE_OFST</dfn> 0</u></td></tr>
<tr><th id="7932">7932</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_HANDLE_LEN" data-ref="_M/MC_PROXY_STATUS_BUFFER_HANDLE_LEN">MC_PROXY_STATUS_BUFFER_HANDLE_LEN</dfn> 4</u></td></tr>
<tr><th id="7933">7933</th><td><i>/* enum: An invalid handle. */</i></td></tr>
<tr><th id="7934">7934</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_HANDLE_INVALID" data-ref="_M/MC_PROXY_STATUS_BUFFER_HANDLE_INVALID">MC_PROXY_STATUS_BUFFER_HANDLE_INVALID</dfn> 0x0</u></td></tr>
<tr><th id="7935">7935</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_HANDLE_LBN" data-ref="_M/MC_PROXY_STATUS_BUFFER_HANDLE_LBN">MC_PROXY_STATUS_BUFFER_HANDLE_LBN</dfn> 0</u></td></tr>
<tr><th id="7936">7936</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_HANDLE_WIDTH" data-ref="_M/MC_PROXY_STATUS_BUFFER_HANDLE_WIDTH">MC_PROXY_STATUS_BUFFER_HANDLE_WIDTH</dfn> 32</u></td></tr>
<tr><th id="7937">7937</th><td><i>/* The requesting physical function number */</i></td></tr>
<tr><th id="7938">7938</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_PF_OFST" data-ref="_M/MC_PROXY_STATUS_BUFFER_PF_OFST">MC_PROXY_STATUS_BUFFER_PF_OFST</dfn> 4</u></td></tr>
<tr><th id="7939">7939</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_PF_LEN" data-ref="_M/MC_PROXY_STATUS_BUFFER_PF_LEN">MC_PROXY_STATUS_BUFFER_PF_LEN</dfn> 2</u></td></tr>
<tr><th id="7940">7940</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_PF_LBN" data-ref="_M/MC_PROXY_STATUS_BUFFER_PF_LBN">MC_PROXY_STATUS_BUFFER_PF_LBN</dfn> 32</u></td></tr>
<tr><th id="7941">7941</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_PF_WIDTH" data-ref="_M/MC_PROXY_STATUS_BUFFER_PF_WIDTH">MC_PROXY_STATUS_BUFFER_PF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7942">7942</th><td><i>/* The requesting virtual function number. Set to VF_NULL if the target is a</i></td></tr>
<tr><th id="7943">7943</th><td><i> * PF.</i></td></tr>
<tr><th id="7944">7944</th><td><i> */</i></td></tr>
<tr><th id="7945">7945</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_VF_OFST" data-ref="_M/MC_PROXY_STATUS_BUFFER_VF_OFST">MC_PROXY_STATUS_BUFFER_VF_OFST</dfn> 6</u></td></tr>
<tr><th id="7946">7946</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_VF_LEN" data-ref="_M/MC_PROXY_STATUS_BUFFER_VF_LEN">MC_PROXY_STATUS_BUFFER_VF_LEN</dfn> 2</u></td></tr>
<tr><th id="7947">7947</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_VF_LBN" data-ref="_M/MC_PROXY_STATUS_BUFFER_VF_LBN">MC_PROXY_STATUS_BUFFER_VF_LBN</dfn> 48</u></td></tr>
<tr><th id="7948">7948</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_VF_WIDTH" data-ref="_M/MC_PROXY_STATUS_BUFFER_VF_WIDTH">MC_PROXY_STATUS_BUFFER_VF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7949">7949</th><td><i>/* The target function RID. */</i></td></tr>
<tr><th id="7950">7950</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_RID_OFST" data-ref="_M/MC_PROXY_STATUS_BUFFER_RID_OFST">MC_PROXY_STATUS_BUFFER_RID_OFST</dfn> 8</u></td></tr>
<tr><th id="7951">7951</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_RID_LEN" data-ref="_M/MC_PROXY_STATUS_BUFFER_RID_LEN">MC_PROXY_STATUS_BUFFER_RID_LEN</dfn> 2</u></td></tr>
<tr><th id="7952">7952</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_RID_LBN" data-ref="_M/MC_PROXY_STATUS_BUFFER_RID_LBN">MC_PROXY_STATUS_BUFFER_RID_LBN</dfn> 64</u></td></tr>
<tr><th id="7953">7953</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_RID_WIDTH" data-ref="_M/MC_PROXY_STATUS_BUFFER_RID_WIDTH">MC_PROXY_STATUS_BUFFER_RID_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7954">7954</th><td><i>/* The status of the proxy as described in MC_CMD_PROXY_COMPLETE. */</i></td></tr>
<tr><th id="7955">7955</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_STATUS_OFST" data-ref="_M/MC_PROXY_STATUS_BUFFER_STATUS_OFST">MC_PROXY_STATUS_BUFFER_STATUS_OFST</dfn> 10</u></td></tr>
<tr><th id="7956">7956</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_STATUS_LEN" data-ref="_M/MC_PROXY_STATUS_BUFFER_STATUS_LEN">MC_PROXY_STATUS_BUFFER_STATUS_LEN</dfn> 2</u></td></tr>
<tr><th id="7957">7957</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_STATUS_LBN" data-ref="_M/MC_PROXY_STATUS_BUFFER_STATUS_LBN">MC_PROXY_STATUS_BUFFER_STATUS_LBN</dfn> 80</u></td></tr>
<tr><th id="7958">7958</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_STATUS_WIDTH" data-ref="_M/MC_PROXY_STATUS_BUFFER_STATUS_WIDTH">MC_PROXY_STATUS_BUFFER_STATUS_WIDTH</dfn> 16</u></td></tr>
<tr><th id="7959">7959</th><td><i>/* If a request is authorized rather than carried out by the host, this is the</i></td></tr>
<tr><th id="7960">7960</th><td><i> * elevated privilege mask granted to the requesting function.</i></td></tr>
<tr><th id="7961">7961</th><td><i> */</i></td></tr>
<tr><th id="7962">7962</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_OFST" data-ref="_M/MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_OFST">MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_OFST</dfn> 12</u></td></tr>
<tr><th id="7963">7963</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_LEN" data-ref="_M/MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_LEN">MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_LEN</dfn> 4</u></td></tr>
<tr><th id="7964">7964</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_LBN" data-ref="_M/MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_LBN">MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_LBN</dfn> 96</u></td></tr>
<tr><th id="7965">7965</th><td><u>#define	<dfn class="macro" id="_M/MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_WIDTH" data-ref="_M/MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_WIDTH">MC_PROXY_STATUS_BUFFER_GRANTED_PRIVILEGES_WIDTH</dfn> 32</u></td></tr>
<tr><th id="7966">7966</th><td></td></tr>
<tr><th id="7967">7967</th><td></td></tr>
<tr><th id="7968">7968</th><td><i>/***********************************/</i></td></tr>
<tr><th id="7969">7969</th><td><i>/* MC_CMD_PROXY_CONFIGURE</i></td></tr>
<tr><th id="7970">7970</th><td><i> * Enable/disable authorization of MCDI requests from unprivileged functions by</i></td></tr>
<tr><th id="7971">7971</th><td><i> * a designated admin function</i></td></tr>
<tr><th id="7972">7972</th><td><i> */</i></td></tr>
<tr><th id="7973">7973</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE" data-ref="_M/MC_CMD_PROXY_CONFIGURE">MC_CMD_PROXY_CONFIGURE</dfn> 0x58</u></td></tr>
<tr><th id="7974">7974</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x58_PRIVILEGE_CTG">MC_CMD_0x58_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="7975">7975</th><td></td></tr>
<tr><th id="7976">7976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x58_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x58_PRIVILEGE_CTG">MC_CMD_0x58_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="7977">7977</th><td></td></tr>
<tr><th id="7978">7978</th><td><i>/* MC_CMD_PROXY_CONFIGURE_IN msgrequest */</i></td></tr>
<tr><th id="7979">7979</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_LEN">MC_CMD_PROXY_CONFIGURE_IN_LEN</dfn> 108</u></td></tr>
<tr><th id="7980">7980</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_FLAGS_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_FLAGS_OFST">MC_CMD_PROXY_CONFIGURE_IN_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="7981">7981</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_FLAGS_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_FLAGS_LEN">MC_CMD_PROXY_CONFIGURE_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="7982">7982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_ENABLE_LBN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_ENABLE_LBN">MC_CMD_PROXY_CONFIGURE_IN_ENABLE_LBN</dfn> 0</u></td></tr>
<tr><th id="7983">7983</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_ENABLE_WIDTH" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_ENABLE_WIDTH">MC_CMD_PROXY_CONFIGURE_IN_ENABLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="7984">7984</th><td><i>/* Host provides a contiguous memory buffer that contains at least NUM_BLOCKS</i></td></tr>
<tr><th id="7985">7985</th><td><i> * of blocks, each of the size REQUEST_BLOCK_SIZE.</i></td></tr>
<tr><th id="7986">7986</th><td><i> */</i></td></tr>
<tr><th id="7987">7987</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_OFST">MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="7988">7988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_LEN">MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="7989">7989</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_LO_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_LO_OFST">MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="7990">7990</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_HI_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_HI_OFST">MC_CMD_PROXY_CONFIGURE_IN_STATUS_BUFF_ADDR_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="7991">7991</th><td><i>/* Must be a power of 2 */</i></td></tr>
<tr><th id="7992">7992</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BLOCK_SIZE_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BLOCK_SIZE_OFST">MC_CMD_PROXY_CONFIGURE_IN_STATUS_BLOCK_SIZE_OFST</dfn> 12</u></td></tr>
<tr><th id="7993">7993</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BLOCK_SIZE_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_STATUS_BLOCK_SIZE_LEN">MC_CMD_PROXY_CONFIGURE_IN_STATUS_BLOCK_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="7994">7994</th><td><i>/* Host provides a contiguous memory buffer that contains at least NUM_BLOCKS</i></td></tr>
<tr><th id="7995">7995</th><td><i> * of blocks, each of the size REPLY_BLOCK_SIZE.</i></td></tr>
<tr><th id="7996">7996</th><td><i> */</i></td></tr>
<tr><th id="7997">7997</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_OFST">MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_OFST</dfn> 16</u></td></tr>
<tr><th id="7998">7998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_LEN">MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="7999">7999</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_LO_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_LO_OFST">MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_LO_OFST</dfn> 16</u></td></tr>
<tr><th id="8000">8000</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_HI_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_HI_OFST">MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BUFF_ADDR_HI_OFST</dfn> 20</u></td></tr>
<tr><th id="8001">8001</th><td><i>/* Must be a power of 2 */</i></td></tr>
<tr><th id="8002">8002</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BLOCK_SIZE_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BLOCK_SIZE_OFST">MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BLOCK_SIZE_OFST</dfn> 24</u></td></tr>
<tr><th id="8003">8003</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BLOCK_SIZE_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BLOCK_SIZE_LEN">MC_CMD_PROXY_CONFIGURE_IN_REQUEST_BLOCK_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="8004">8004</th><td><i>/* Host provides a contiguous memory buffer that contains at least NUM_BLOCKS</i></td></tr>
<tr><th id="8005">8005</th><td><i> * of blocks, each of the size STATUS_BLOCK_SIZE. This buffer is only needed if</i></td></tr>
<tr><th id="8006">8006</th><td><i> * host intends to complete proxied operations by using MC_CMD_PROXY_CMD.</i></td></tr>
<tr><th id="8007">8007</th><td><i> */</i></td></tr>
<tr><th id="8008">8008</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_OFST">MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_OFST</dfn> 28</u></td></tr>
<tr><th id="8009">8009</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_LEN">MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="8010">8010</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_LO_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_LO_OFST">MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_LO_OFST</dfn> 28</u></td></tr>
<tr><th id="8011">8011</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_HI_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_HI_OFST">MC_CMD_PROXY_CONFIGURE_IN_REPLY_BUFF_ADDR_HI_OFST</dfn> 32</u></td></tr>
<tr><th id="8012">8012</th><td><i>/* Must be a power of 2, or zero if this buffer is not provided */</i></td></tr>
<tr><th id="8013">8013</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BLOCK_SIZE_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BLOCK_SIZE_OFST">MC_CMD_PROXY_CONFIGURE_IN_REPLY_BLOCK_SIZE_OFST</dfn> 36</u></td></tr>
<tr><th id="8014">8014</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BLOCK_SIZE_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_REPLY_BLOCK_SIZE_LEN">MC_CMD_PROXY_CONFIGURE_IN_REPLY_BLOCK_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="8015">8015</th><td><i>/* Applies to all three buffers */</i></td></tr>
<tr><th id="8016">8016</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_NUM_BLOCKS_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_NUM_BLOCKS_OFST">MC_CMD_PROXY_CONFIGURE_IN_NUM_BLOCKS_OFST</dfn> 40</u></td></tr>
<tr><th id="8017">8017</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_NUM_BLOCKS_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_NUM_BLOCKS_LEN">MC_CMD_PROXY_CONFIGURE_IN_NUM_BLOCKS_LEN</dfn> 4</u></td></tr>
<tr><th id="8018">8018</th><td><i>/* A bit mask defining which MCDI operations may be proxied */</i></td></tr>
<tr><th id="8019">8019</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_ALLOWED_MCDI_MASK_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_ALLOWED_MCDI_MASK_OFST">MC_CMD_PROXY_CONFIGURE_IN_ALLOWED_MCDI_MASK_OFST</dfn> 44</u></td></tr>
<tr><th id="8020">8020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_IN_ALLOWED_MCDI_MASK_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_IN_ALLOWED_MCDI_MASK_LEN">MC_CMD_PROXY_CONFIGURE_IN_ALLOWED_MCDI_MASK_LEN</dfn> 64</u></td></tr>
<tr><th id="8021">8021</th><td></td></tr>
<tr><th id="8022">8022</th><td><i>/* MC_CMD_PROXY_CONFIGURE_EXT_IN msgrequest */</i></td></tr>
<tr><th id="8023">8023</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_LEN</dfn> 112</u></td></tr>
<tr><th id="8024">8024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_FLAGS_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_FLAGS_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="8025">8025</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_FLAGS_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_FLAGS_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="8026">8026</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_ENABLE_LBN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_ENABLE_LBN">MC_CMD_PROXY_CONFIGURE_EXT_IN_ENABLE_LBN</dfn> 0</u></td></tr>
<tr><th id="8027">8027</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_ENABLE_WIDTH" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_ENABLE_WIDTH">MC_CMD_PROXY_CONFIGURE_EXT_IN_ENABLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8028">8028</th><td><i>/* Host provides a contiguous memory buffer that contains at least NUM_BLOCKS</i></td></tr>
<tr><th id="8029">8029</th><td><i> * of blocks, each of the size REQUEST_BLOCK_SIZE.</i></td></tr>
<tr><th id="8030">8030</th><td><i> */</i></td></tr>
<tr><th id="8031">8031</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="8032">8032</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="8033">8033</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_LO_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_LO_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="8034">8034</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_HI_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_HI_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BUFF_ADDR_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="8035">8035</th><td><i>/* Must be a power of 2 */</i></td></tr>
<tr><th id="8036">8036</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BLOCK_SIZE_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BLOCK_SIZE_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BLOCK_SIZE_OFST</dfn> 12</u></td></tr>
<tr><th id="8037">8037</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BLOCK_SIZE_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BLOCK_SIZE_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_STATUS_BLOCK_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="8038">8038</th><td><i>/* Host provides a contiguous memory buffer that contains at least NUM_BLOCKS</i></td></tr>
<tr><th id="8039">8039</th><td><i> * of blocks, each of the size REPLY_BLOCK_SIZE.</i></td></tr>
<tr><th id="8040">8040</th><td><i> */</i></td></tr>
<tr><th id="8041">8041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_OFST</dfn> 16</u></td></tr>
<tr><th id="8042">8042</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="8043">8043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_LO_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_LO_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_LO_OFST</dfn> 16</u></td></tr>
<tr><th id="8044">8044</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_HI_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_HI_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BUFF_ADDR_HI_OFST</dfn> 20</u></td></tr>
<tr><th id="8045">8045</th><td><i>/* Must be a power of 2 */</i></td></tr>
<tr><th id="8046">8046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BLOCK_SIZE_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BLOCK_SIZE_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BLOCK_SIZE_OFST</dfn> 24</u></td></tr>
<tr><th id="8047">8047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BLOCK_SIZE_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BLOCK_SIZE_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_REQUEST_BLOCK_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="8048">8048</th><td><i>/* Host provides a contiguous memory buffer that contains at least NUM_BLOCKS</i></td></tr>
<tr><th id="8049">8049</th><td><i> * of blocks, each of the size STATUS_BLOCK_SIZE. This buffer is only needed if</i></td></tr>
<tr><th id="8050">8050</th><td><i> * host intends to complete proxied operations by using MC_CMD_PROXY_CMD.</i></td></tr>
<tr><th id="8051">8051</th><td><i> */</i></td></tr>
<tr><th id="8052">8052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_OFST</dfn> 28</u></td></tr>
<tr><th id="8053">8053</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_LEN</dfn> 8</u></td></tr>
<tr><th id="8054">8054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_LO_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_LO_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_LO_OFST</dfn> 28</u></td></tr>
<tr><th id="8055">8055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_HI_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_HI_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BUFF_ADDR_HI_OFST</dfn> 32</u></td></tr>
<tr><th id="8056">8056</th><td><i>/* Must be a power of 2, or zero if this buffer is not provided */</i></td></tr>
<tr><th id="8057">8057</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BLOCK_SIZE_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BLOCK_SIZE_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BLOCK_SIZE_OFST</dfn> 36</u></td></tr>
<tr><th id="8058">8058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BLOCK_SIZE_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BLOCK_SIZE_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_REPLY_BLOCK_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="8059">8059</th><td><i>/* Applies to all three buffers */</i></td></tr>
<tr><th id="8060">8060</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_NUM_BLOCKS_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_NUM_BLOCKS_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_NUM_BLOCKS_OFST</dfn> 40</u></td></tr>
<tr><th id="8061">8061</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_NUM_BLOCKS_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_NUM_BLOCKS_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_NUM_BLOCKS_LEN</dfn> 4</u></td></tr>
<tr><th id="8062">8062</th><td><i>/* A bit mask defining which MCDI operations may be proxied */</i></td></tr>
<tr><th id="8063">8063</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_ALLOWED_MCDI_MASK_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_ALLOWED_MCDI_MASK_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_ALLOWED_MCDI_MASK_OFST</dfn> 44</u></td></tr>
<tr><th id="8064">8064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_ALLOWED_MCDI_MASK_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_ALLOWED_MCDI_MASK_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_ALLOWED_MCDI_MASK_LEN</dfn> 64</u></td></tr>
<tr><th id="8065">8065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_RESERVED_OFST" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_RESERVED_OFST">MC_CMD_PROXY_CONFIGURE_EXT_IN_RESERVED_OFST</dfn> 108</u></td></tr>
<tr><th id="8066">8066</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_RESERVED_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_EXT_IN_RESERVED_LEN">MC_CMD_PROXY_CONFIGURE_EXT_IN_RESERVED_LEN</dfn> 4</u></td></tr>
<tr><th id="8067">8067</th><td></td></tr>
<tr><th id="8068">8068</th><td><i>/* MC_CMD_PROXY_CONFIGURE_OUT msgresponse */</i></td></tr>
<tr><th id="8069">8069</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_CONFIGURE_OUT_LEN" data-ref="_M/MC_CMD_PROXY_CONFIGURE_OUT_LEN">MC_CMD_PROXY_CONFIGURE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="8070">8070</th><td></td></tr>
<tr><th id="8071">8071</th><td></td></tr>
<tr><th id="8072">8072</th><td><i>/***********************************/</i></td></tr>
<tr><th id="8073">8073</th><td><i>/* MC_CMD_PROXY_COMPLETE</i></td></tr>
<tr><th id="8074">8074</th><td><i> * Tells FW that a requested proxy operation has either been completed (by</i></td></tr>
<tr><th id="8075">8075</th><td><i> * using MC_CMD_PROXY_CMD) or authorized/declined. May only be sent by the</i></td></tr>
<tr><th id="8076">8076</th><td><i> * function that enabled proxying/authorization (by using</i></td></tr>
<tr><th id="8077">8077</th><td><i> * MC_CMD_PROXY_CONFIGURE).</i></td></tr>
<tr><th id="8078">8078</th><td><i> */</i></td></tr>
<tr><th id="8079">8079</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE" data-ref="_M/MC_CMD_PROXY_COMPLETE">MC_CMD_PROXY_COMPLETE</dfn> 0x5f</u></td></tr>
<tr><th id="8080">8080</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x5f_PRIVILEGE_CTG">MC_CMD_0x5f_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="8081">8081</th><td></td></tr>
<tr><th id="8082">8082</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x5f_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x5f_PRIVILEGE_CTG">MC_CMD_0x5f_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="8083">8083</th><td></td></tr>
<tr><th id="8084">8084</th><td><i>/* MC_CMD_PROXY_COMPLETE_IN msgrequest */</i></td></tr>
<tr><th id="8085">8085</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_LEN" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_LEN">MC_CMD_PROXY_COMPLETE_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="8086">8086</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_BLOCK_INDEX_OFST" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_BLOCK_INDEX_OFST">MC_CMD_PROXY_COMPLETE_IN_BLOCK_INDEX_OFST</dfn> 0</u></td></tr>
<tr><th id="8087">8087</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_BLOCK_INDEX_LEN" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_BLOCK_INDEX_LEN">MC_CMD_PROXY_COMPLETE_IN_BLOCK_INDEX_LEN</dfn> 4</u></td></tr>
<tr><th id="8088">8088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_STATUS_OFST" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_STATUS_OFST">MC_CMD_PROXY_COMPLETE_IN_STATUS_OFST</dfn> 4</u></td></tr>
<tr><th id="8089">8089</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_STATUS_LEN" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_STATUS_LEN">MC_CMD_PROXY_COMPLETE_IN_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="8090">8090</th><td><i>/* enum: The operation has been completed by using MC_CMD_PROXY_CMD, the reply</i></td></tr>
<tr><th id="8091">8091</th><td><i> * is stored in the REPLY_BUFF.</i></td></tr>
<tr><th id="8092">8092</th><td><i> */</i></td></tr>
<tr><th id="8093">8093</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_COMPLETE" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_COMPLETE">MC_CMD_PROXY_COMPLETE_IN_COMPLETE</dfn> 0x0</u></td></tr>
<tr><th id="8094">8094</th><td><i>/* enum: The operation has been authorized. The originating function may now</i></td></tr>
<tr><th id="8095">8095</th><td><i> * try again.</i></td></tr>
<tr><th id="8096">8096</th><td><i> */</i></td></tr>
<tr><th id="8097">8097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_AUTHORIZED" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_AUTHORIZED">MC_CMD_PROXY_COMPLETE_IN_AUTHORIZED</dfn> 0x1</u></td></tr>
<tr><th id="8098">8098</th><td><i>/* enum: The operation has been declined. */</i></td></tr>
<tr><th id="8099">8099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_DECLINED" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_DECLINED">MC_CMD_PROXY_COMPLETE_IN_DECLINED</dfn> 0x2</u></td></tr>
<tr><th id="8100">8100</th><td><i>/* enum: The authorization failed because the relevant application did not</i></td></tr>
<tr><th id="8101">8101</th><td><i> * respond in time.</i></td></tr>
<tr><th id="8102">8102</th><td><i> */</i></td></tr>
<tr><th id="8103">8103</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_TIMEDOUT" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_TIMEDOUT">MC_CMD_PROXY_COMPLETE_IN_TIMEDOUT</dfn> 0x3</u></td></tr>
<tr><th id="8104">8104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_HANDLE_OFST" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_HANDLE_OFST">MC_CMD_PROXY_COMPLETE_IN_HANDLE_OFST</dfn> 8</u></td></tr>
<tr><th id="8105">8105</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_IN_HANDLE_LEN" data-ref="_M/MC_CMD_PROXY_COMPLETE_IN_HANDLE_LEN">MC_CMD_PROXY_COMPLETE_IN_HANDLE_LEN</dfn> 4</u></td></tr>
<tr><th id="8106">8106</th><td></td></tr>
<tr><th id="8107">8107</th><td><i>/* MC_CMD_PROXY_COMPLETE_OUT msgresponse */</i></td></tr>
<tr><th id="8108">8108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROXY_COMPLETE_OUT_LEN" data-ref="_M/MC_CMD_PROXY_COMPLETE_OUT_LEN">MC_CMD_PROXY_COMPLETE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="8109">8109</th><td></td></tr>
<tr><th id="8110">8110</th><td></td></tr>
<tr><th id="8111">8111</th><td><i>/***********************************/</i></td></tr>
<tr><th id="8112">8112</th><td><i>/* MC_CMD_ALLOC_BUFTBL_CHUNK</i></td></tr>
<tr><th id="8113">8113</th><td><i> * Allocate a set of buffer table entries using the specified owner ID. This</i></td></tr>
<tr><th id="8114">8114</th><td><i> * operation allocates the required buffer table entries (and fails if it</i></td></tr>
<tr><th id="8115">8115</th><td><i> * cannot do so). The buffer table entries will initially be zeroed.</i></td></tr>
<tr><th id="8116">8116</th><td><i> */</i></td></tr>
<tr><th id="8117">8117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK">MC_CMD_ALLOC_BUFTBL_CHUNK</dfn> 0x87</u></td></tr>
<tr><th id="8118">8118</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x87_PRIVILEGE_CTG">MC_CMD_0x87_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="8119">8119</th><td></td></tr>
<tr><th id="8120">8120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x87_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x87_PRIVILEGE_CTG">MC_CMD_0x87_PRIVILEGE_CTG</dfn> SRIOV_CTG_ONLOAD</u></td></tr>
<tr><th id="8121">8121</th><td></td></tr>
<tr><th id="8122">8122</th><td><i>/* MC_CMD_ALLOC_BUFTBL_CHUNK_IN msgrequest */</i></td></tr>
<tr><th id="8123">8123</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_LEN" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_LEN">MC_CMD_ALLOC_BUFTBL_CHUNK_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="8124">8124</th><td><i>/* Owner ID to use */</i></td></tr>
<tr><th id="8125">8125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_OWNER_OFST" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_OWNER_OFST">MC_CMD_ALLOC_BUFTBL_CHUNK_IN_OWNER_OFST</dfn> 0</u></td></tr>
<tr><th id="8126">8126</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_OWNER_LEN" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_OWNER_LEN">MC_CMD_ALLOC_BUFTBL_CHUNK_IN_OWNER_LEN</dfn> 4</u></td></tr>
<tr><th id="8127">8127</th><td><i>/* Size of buffer table pages to use, in bytes (note that only a few values are</i></td></tr>
<tr><th id="8128">8128</th><td><i> * legal on any specific hardware).</i></td></tr>
<tr><th id="8129">8129</th><td><i> */</i></td></tr>
<tr><th id="8130">8130</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_PAGE_SIZE_OFST" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_PAGE_SIZE_OFST">MC_CMD_ALLOC_BUFTBL_CHUNK_IN_PAGE_SIZE_OFST</dfn> 4</u></td></tr>
<tr><th id="8131">8131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_PAGE_SIZE_LEN" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_IN_PAGE_SIZE_LEN">MC_CMD_ALLOC_BUFTBL_CHUNK_IN_PAGE_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="8132">8132</th><td></td></tr>
<tr><th id="8133">8133</th><td><i>/* MC_CMD_ALLOC_BUFTBL_CHUNK_OUT msgresponse */</i></td></tr>
<tr><th id="8134">8134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_LEN" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_LEN">MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="8135">8135</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_HANDLE_OFST" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_HANDLE_OFST">MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_HANDLE_OFST</dfn> 0</u></td></tr>
<tr><th id="8136">8136</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_HANDLE_LEN" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_HANDLE_LEN">MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_HANDLE_LEN</dfn> 4</u></td></tr>
<tr><th id="8137">8137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_NUMENTRIES_OFST" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_NUMENTRIES_OFST">MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_NUMENTRIES_OFST</dfn> 4</u></td></tr>
<tr><th id="8138">8138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_NUMENTRIES_LEN" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_NUMENTRIES_LEN">MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_NUMENTRIES_LEN</dfn> 4</u></td></tr>
<tr><th id="8139">8139</th><td><i>/* Buffer table IDs for use in DMA descriptors. */</i></td></tr>
<tr><th id="8140">8140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_ID_OFST" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_ID_OFST">MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_ID_OFST</dfn> 8</u></td></tr>
<tr><th id="8141">8141</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_ID_LEN" data-ref="_M/MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_ID_LEN">MC_CMD_ALLOC_BUFTBL_CHUNK_OUT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="8142">8142</th><td></td></tr>
<tr><th id="8143">8143</th><td></td></tr>
<tr><th id="8144">8144</th><td><i>/***********************************/</i></td></tr>
<tr><th id="8145">8145</th><td><i>/* MC_CMD_PROGRAM_BUFTBL_ENTRIES</i></td></tr>
<tr><th id="8146">8146</th><td><i> * Reprogram a set of buffer table entries in the specified chunk.</i></td></tr>
<tr><th id="8147">8147</th><td><i> */</i></td></tr>
<tr><th id="8148">8148</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES">MC_CMD_PROGRAM_BUFTBL_ENTRIES</dfn> 0x88</u></td></tr>
<tr><th id="8149">8149</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x88_PRIVILEGE_CTG">MC_CMD_0x88_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="8150">8150</th><td></td></tr>
<tr><th id="8151">8151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x88_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x88_PRIVILEGE_CTG">MC_CMD_0x88_PRIVILEGE_CTG</dfn> SRIOV_CTG_ONLOAD</u></td></tr>
<tr><th id="8152">8152</th><td></td></tr>
<tr><th id="8153">8153</th><td><i>/* MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN msgrequest */</i></td></tr>
<tr><th id="8154">8154</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_LENMIN" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_LENMIN">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_LENMIN</dfn> 20</u></td></tr>
<tr><th id="8155">8155</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_LENMAX" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_LENMAX">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_LENMAX</dfn> 268</u></td></tr>
<tr><th id="8156">8156</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_LEN" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_LEN">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_LEN</dfn>(num) (12+8*(num))</u></td></tr>
<tr><th id="8157">8157</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_HANDLE_OFST" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_HANDLE_OFST">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_HANDLE_OFST</dfn> 0</u></td></tr>
<tr><th id="8158">8158</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_HANDLE_LEN" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_HANDLE_LEN">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_HANDLE_LEN</dfn> 4</u></td></tr>
<tr><th id="8159">8159</th><td><i>/* ID */</i></td></tr>
<tr><th id="8160">8160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_FIRSTID_OFST" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_FIRSTID_OFST">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_FIRSTID_OFST</dfn> 4</u></td></tr>
<tr><th id="8161">8161</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_FIRSTID_LEN" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_FIRSTID_LEN">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_FIRSTID_LEN</dfn> 4</u></td></tr>
<tr><th id="8162">8162</th><td><i>/* Num entries */</i></td></tr>
<tr><th id="8163">8163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_NUMENTRIES_OFST" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_NUMENTRIES_OFST">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_NUMENTRIES_OFST</dfn> 8</u></td></tr>
<tr><th id="8164">8164</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_NUMENTRIES_LEN" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_NUMENTRIES_LEN">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_NUMENTRIES_LEN</dfn> 4</u></td></tr>
<tr><th id="8165">8165</th><td><i>/* Buffer table entry address */</i></td></tr>
<tr><th id="8166">8166</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_OFST" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_OFST">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_OFST</dfn> 12</u></td></tr>
<tr><th id="8167">8167</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_LEN" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_LEN">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_LEN</dfn> 8</u></td></tr>
<tr><th id="8168">8168</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_LO_OFST" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_LO_OFST">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_LO_OFST</dfn> 12</u></td></tr>
<tr><th id="8169">8169</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_HI_OFST" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_HI_OFST">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_HI_OFST</dfn> 16</u></td></tr>
<tr><th id="8170">8170</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_MINNUM" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_MINNUM">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_MINNUM</dfn> 1</u></td></tr>
<tr><th id="8171">8171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_MAXNUM" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_MAXNUM">MC_CMD_PROGRAM_BUFTBL_ENTRIES_IN_ENTRY_MAXNUM</dfn> 32</u></td></tr>
<tr><th id="8172">8172</th><td></td></tr>
<tr><th id="8173">8173</th><td><i>/* MC_CMD_PROGRAM_BUFTBL_ENTRIES_OUT msgresponse */</i></td></tr>
<tr><th id="8174">8174</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_OUT_LEN" data-ref="_M/MC_CMD_PROGRAM_BUFTBL_ENTRIES_OUT_LEN">MC_CMD_PROGRAM_BUFTBL_ENTRIES_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="8175">8175</th><td></td></tr>
<tr><th id="8176">8176</th><td></td></tr>
<tr><th id="8177">8177</th><td><i>/***********************************/</i></td></tr>
<tr><th id="8178">8178</th><td><i>/* MC_CMD_FREE_BUFTBL_CHUNK</i></td></tr>
<tr><th id="8179">8179</th><td><i> */</i></td></tr>
<tr><th id="8180">8180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_BUFTBL_CHUNK" data-ref="_M/MC_CMD_FREE_BUFTBL_CHUNK">MC_CMD_FREE_BUFTBL_CHUNK</dfn> 0x89</u></td></tr>
<tr><th id="8181">8181</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x89_PRIVILEGE_CTG">MC_CMD_0x89_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="8182">8182</th><td></td></tr>
<tr><th id="8183">8183</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x89_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x89_PRIVILEGE_CTG">MC_CMD_0x89_PRIVILEGE_CTG</dfn> SRIOV_CTG_ONLOAD</u></td></tr>
<tr><th id="8184">8184</th><td></td></tr>
<tr><th id="8185">8185</th><td><i>/* MC_CMD_FREE_BUFTBL_CHUNK_IN msgrequest */</i></td></tr>
<tr><th id="8186">8186</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_BUFTBL_CHUNK_IN_LEN" data-ref="_M/MC_CMD_FREE_BUFTBL_CHUNK_IN_LEN">MC_CMD_FREE_BUFTBL_CHUNK_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="8187">8187</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_BUFTBL_CHUNK_IN_HANDLE_OFST" data-ref="_M/MC_CMD_FREE_BUFTBL_CHUNK_IN_HANDLE_OFST">MC_CMD_FREE_BUFTBL_CHUNK_IN_HANDLE_OFST</dfn> 0</u></td></tr>
<tr><th id="8188">8188</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_BUFTBL_CHUNK_IN_HANDLE_LEN" data-ref="_M/MC_CMD_FREE_BUFTBL_CHUNK_IN_HANDLE_LEN">MC_CMD_FREE_BUFTBL_CHUNK_IN_HANDLE_LEN</dfn> 4</u></td></tr>
<tr><th id="8189">8189</th><td></td></tr>
<tr><th id="8190">8190</th><td><i>/* MC_CMD_FREE_BUFTBL_CHUNK_OUT msgresponse */</i></td></tr>
<tr><th id="8191">8191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_BUFTBL_CHUNK_OUT_LEN" data-ref="_M/MC_CMD_FREE_BUFTBL_CHUNK_OUT_LEN">MC_CMD_FREE_BUFTBL_CHUNK_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="8192">8192</th><td></td></tr>
<tr><th id="8193">8193</th><td></td></tr>
<tr><th id="8194">8194</th><td><i>/***********************************/</i></td></tr>
<tr><th id="8195">8195</th><td><i>/* MC_CMD_FILTER_OP</i></td></tr>
<tr><th id="8196">8196</th><td><i> * Multiplexed MCDI call for filter operations</i></td></tr>
<tr><th id="8197">8197</th><td><i> */</i></td></tr>
<tr><th id="8198">8198</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP" data-ref="_M/MC_CMD_FILTER_OP">MC_CMD_FILTER_OP</dfn> 0x8a</u></td></tr>
<tr><th id="8199">8199</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x8a_PRIVILEGE_CTG">MC_CMD_0x8a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="8200">8200</th><td></td></tr>
<tr><th id="8201">8201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x8a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x8a_PRIVILEGE_CTG">MC_CMD_0x8a_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="8202">8202</th><td></td></tr>
<tr><th id="8203">8203</th><td><i>/* MC_CMD_FILTER_OP_IN msgrequest */</i></td></tr>
<tr><th id="8204">8204</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_LEN">MC_CMD_FILTER_OP_IN_LEN</dfn> 108</u></td></tr>
<tr><th id="8205">8205</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="8206">8206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_OP_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_OP_OFST">MC_CMD_FILTER_OP_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="8207">8207</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_OP_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_OP_LEN">MC_CMD_FILTER_OP_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="8208">8208</th><td><i>/* enum: single-recipient filter insert */</i></td></tr>
<tr><th id="8209">8209</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_OP_INSERT" data-ref="_M/MC_CMD_FILTER_OP_IN_OP_INSERT">MC_CMD_FILTER_OP_IN_OP_INSERT</dfn> 0x0</u></td></tr>
<tr><th id="8210">8210</th><td><i>/* enum: single-recipient filter remove */</i></td></tr>
<tr><th id="8211">8211</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_OP_REMOVE" data-ref="_M/MC_CMD_FILTER_OP_IN_OP_REMOVE">MC_CMD_FILTER_OP_IN_OP_REMOVE</dfn> 0x1</u></td></tr>
<tr><th id="8212">8212</th><td><i>/* enum: multi-recipient filter subscribe */</i></td></tr>
<tr><th id="8213">8213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_OP_SUBSCRIBE" data-ref="_M/MC_CMD_FILTER_OP_IN_OP_SUBSCRIBE">MC_CMD_FILTER_OP_IN_OP_SUBSCRIBE</dfn> 0x2</u></td></tr>
<tr><th id="8214">8214</th><td><i>/* enum: multi-recipient filter unsubscribe */</i></td></tr>
<tr><th id="8215">8215</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_OP_UNSUBSCRIBE" data-ref="_M/MC_CMD_FILTER_OP_IN_OP_UNSUBSCRIBE">MC_CMD_FILTER_OP_IN_OP_UNSUBSCRIBE</dfn> 0x3</u></td></tr>
<tr><th id="8216">8216</th><td><i>/* enum: replace one recipient with another (warning - the filter handle may</i></td></tr>
<tr><th id="8217">8217</th><td><i> * change)</i></td></tr>
<tr><th id="8218">8218</th><td><i> */</i></td></tr>
<tr><th id="8219">8219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_OP_REPLACE" data-ref="_M/MC_CMD_FILTER_OP_IN_OP_REPLACE">MC_CMD_FILTER_OP_IN_OP_REPLACE</dfn> 0x4</u></td></tr>
<tr><th id="8220">8220</th><td><i>/* filter handle (for remove / unsubscribe operations) */</i></td></tr>
<tr><th id="8221">8221</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_HANDLE_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_HANDLE_OFST">MC_CMD_FILTER_OP_IN_HANDLE_OFST</dfn> 4</u></td></tr>
<tr><th id="8222">8222</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_HANDLE_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_HANDLE_LEN">MC_CMD_FILTER_OP_IN_HANDLE_LEN</dfn> 8</u></td></tr>
<tr><th id="8223">8223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_HANDLE_LO_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_HANDLE_LO_OFST">MC_CMD_FILTER_OP_IN_HANDLE_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="8224">8224</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_HANDLE_HI_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_HANDLE_HI_OFST">MC_CMD_FILTER_OP_IN_HANDLE_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="8225">8225</th><td><i>/* The port ID associated with the v-adaptor which should contain this filter.</i></td></tr>
<tr><th id="8226">8226</th><td><i> */</i></td></tr>
<tr><th id="8227">8227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_PORT_ID_OFST">MC_CMD_FILTER_OP_IN_PORT_ID_OFST</dfn> 12</u></td></tr>
<tr><th id="8228">8228</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_PORT_ID_LEN">MC_CMD_FILTER_OP_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="8229">8229</th><td><i>/* fields to include in match criteria */</i></td></tr>
<tr><th id="8230">8230</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_FIELDS_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_FIELDS_OFST">MC_CMD_FILTER_OP_IN_MATCH_FIELDS_OFST</dfn> 16</u></td></tr>
<tr><th id="8231">8231</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_FIELDS_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_FIELDS_LEN">MC_CMD_FILTER_OP_IN_MATCH_FIELDS_LEN</dfn> 4</u></td></tr>
<tr><th id="8232">8232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_IP_LBN">MC_CMD_FILTER_OP_IN_MATCH_SRC_IP_LBN</dfn> 0</u></td></tr>
<tr><th id="8233">8233</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_IP_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_SRC_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8234">8234</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_IP_LBN">MC_CMD_FILTER_OP_IN_MATCH_DST_IP_LBN</dfn> 1</u></td></tr>
<tr><th id="8235">8235</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_IP_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_DST_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8236">8236</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_MAC_LBN">MC_CMD_FILTER_OP_IN_MATCH_SRC_MAC_LBN</dfn> 2</u></td></tr>
<tr><th id="8237">8237</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_MAC_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_SRC_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8238">8238</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_PORT_LBN">MC_CMD_FILTER_OP_IN_MATCH_SRC_PORT_LBN</dfn> 3</u></td></tr>
<tr><th id="8239">8239</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_SRC_PORT_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_SRC_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8240">8240</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_MAC_LBN">MC_CMD_FILTER_OP_IN_MATCH_DST_MAC_LBN</dfn> 4</u></td></tr>
<tr><th id="8241">8241</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_MAC_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_DST_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8242">8242</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_PORT_LBN">MC_CMD_FILTER_OP_IN_MATCH_DST_PORT_LBN</dfn> 5</u></td></tr>
<tr><th id="8243">8243</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_DST_PORT_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_DST_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8244">8244</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_ETHER_TYPE_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_ETHER_TYPE_LBN">MC_CMD_FILTER_OP_IN_MATCH_ETHER_TYPE_LBN</dfn> 6</u></td></tr>
<tr><th id="8245">8245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_ETHER_TYPE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_ETHER_TYPE_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_ETHER_TYPE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8246">8246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_INNER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_INNER_VLAN_LBN">MC_CMD_FILTER_OP_IN_MATCH_INNER_VLAN_LBN</dfn> 7</u></td></tr>
<tr><th id="8247">8247</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_INNER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_INNER_VLAN_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_INNER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8248">8248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_OUTER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_OUTER_VLAN_LBN">MC_CMD_FILTER_OP_IN_MATCH_OUTER_VLAN_LBN</dfn> 8</u></td></tr>
<tr><th id="8249">8249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_OUTER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_OUTER_VLAN_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_OUTER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8250">8250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_IP_PROTO_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_IP_PROTO_LBN">MC_CMD_FILTER_OP_IN_MATCH_IP_PROTO_LBN</dfn> 9</u></td></tr>
<tr><th id="8251">8251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_IP_PROTO_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_IP_PROTO_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_IP_PROTO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8252">8252</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_FWDEF0_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_FWDEF0_LBN">MC_CMD_FILTER_OP_IN_MATCH_FWDEF0_LBN</dfn> 10</u></td></tr>
<tr><th id="8253">8253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_FWDEF0_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_FWDEF0_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_FWDEF0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8254">8254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_FWDEF1_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_FWDEF1_LBN">MC_CMD_FILTER_OP_IN_MATCH_FWDEF1_LBN</dfn> 11</u></td></tr>
<tr><th id="8255">8255</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_FWDEF1_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_FWDEF1_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_FWDEF1_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8256">8256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_MCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_MCAST_DST_LBN">MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_MCAST_DST_LBN</dfn> 30</u></td></tr>
<tr><th id="8257">8257</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_MCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_MCAST_DST_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_MCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8258">8258</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_UCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_UCAST_DST_LBN">MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_UCAST_DST_LBN</dfn> 31</u></td></tr>
<tr><th id="8259">8259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_UCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_UCAST_DST_WIDTH">MC_CMD_FILTER_OP_IN_MATCH_UNKNOWN_UCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8260">8260</th><td><i>/* receive destination */</i></td></tr>
<tr><th id="8261">8261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_DEST_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_DEST_OFST">MC_CMD_FILTER_OP_IN_RX_DEST_OFST</dfn> 20</u></td></tr>
<tr><th id="8262">8262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_DEST_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_DEST_LEN">MC_CMD_FILTER_OP_IN_RX_DEST_LEN</dfn> 4</u></td></tr>
<tr><th id="8263">8263</th><td><i>/* enum: drop packets */</i></td></tr>
<tr><th id="8264">8264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_DEST_DROP" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_DEST_DROP">MC_CMD_FILTER_OP_IN_RX_DEST_DROP</dfn> 0x0</u></td></tr>
<tr><th id="8265">8265</th><td><i>/* enum: receive to host */</i></td></tr>
<tr><th id="8266">8266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_DEST_HOST" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_DEST_HOST">MC_CMD_FILTER_OP_IN_RX_DEST_HOST</dfn> 0x1</u></td></tr>
<tr><th id="8267">8267</th><td><i>/* enum: receive to MC */</i></td></tr>
<tr><th id="8268">8268</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_DEST_MC" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_DEST_MC">MC_CMD_FILTER_OP_IN_RX_DEST_MC</dfn> 0x2</u></td></tr>
<tr><th id="8269">8269</th><td><i>/* enum: loop back to TXDP 0 */</i></td></tr>
<tr><th id="8270">8270</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_DEST_TX0" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_DEST_TX0">MC_CMD_FILTER_OP_IN_RX_DEST_TX0</dfn> 0x3</u></td></tr>
<tr><th id="8271">8271</th><td><i>/* enum: loop back to TXDP 1 */</i></td></tr>
<tr><th id="8272">8272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_DEST_TX1" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_DEST_TX1">MC_CMD_FILTER_OP_IN_RX_DEST_TX1</dfn> 0x4</u></td></tr>
<tr><th id="8273">8273</th><td><i>/* receive queue handle (for multiple queue modes, this is the base queue) */</i></td></tr>
<tr><th id="8274">8274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_QUEUE_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_QUEUE_OFST">MC_CMD_FILTER_OP_IN_RX_QUEUE_OFST</dfn> 24</u></td></tr>
<tr><th id="8275">8275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_QUEUE_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_QUEUE_LEN">MC_CMD_FILTER_OP_IN_RX_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="8276">8276</th><td><i>/* receive mode */</i></td></tr>
<tr><th id="8277">8277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_MODE_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_MODE_OFST">MC_CMD_FILTER_OP_IN_RX_MODE_OFST</dfn> 28</u></td></tr>
<tr><th id="8278">8278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_MODE_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_MODE_LEN">MC_CMD_FILTER_OP_IN_RX_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="8279">8279</th><td><i>/* enum: receive to just the specified queue */</i></td></tr>
<tr><th id="8280">8280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_MODE_SIMPLE" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_MODE_SIMPLE">MC_CMD_FILTER_OP_IN_RX_MODE_SIMPLE</dfn> 0x0</u></td></tr>
<tr><th id="8281">8281</th><td><i>/* enum: receive to multiple queues using RSS context */</i></td></tr>
<tr><th id="8282">8282</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_MODE_RSS" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_MODE_RSS">MC_CMD_FILTER_OP_IN_RX_MODE_RSS</dfn> 0x1</u></td></tr>
<tr><th id="8283">8283</th><td><i>/* enum: receive to multiple queues using .1p mapping */</i></td></tr>
<tr><th id="8284">8284</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_MODE_DOT1P_MAPPING" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_MODE_DOT1P_MAPPING">MC_CMD_FILTER_OP_IN_RX_MODE_DOT1P_MAPPING</dfn> 0x2</u></td></tr>
<tr><th id="8285">8285</th><td><i>/* enum: install a filter entry that will never match; for test purposes only</i></td></tr>
<tr><th id="8286">8286</th><td><i> */</i></td></tr>
<tr><th id="8287">8287</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_MODE_TEST_NEVER_MATCH" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_MODE_TEST_NEVER_MATCH">MC_CMD_FILTER_OP_IN_RX_MODE_TEST_NEVER_MATCH</dfn> 0x80000000</u></td></tr>
<tr><th id="8288">8288</th><td><i>/* RSS context (for RX_MODE_RSS) or .1p mapping handle (for</i></td></tr>
<tr><th id="8289">8289</th><td><i> * RX_MODE_DOT1P_MAPPING), as returned by MC_CMD_RSS_CONTEXT_ALLOC or</i></td></tr>
<tr><th id="8290">8290</th><td><i> * MC_CMD_DOT1P_MAPPING_ALLOC.</i></td></tr>
<tr><th id="8291">8291</th><td><i> */</i></td></tr>
<tr><th id="8292">8292</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_CONTEXT_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_CONTEXT_OFST">MC_CMD_FILTER_OP_IN_RX_CONTEXT_OFST</dfn> 32</u></td></tr>
<tr><th id="8293">8293</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_RX_CONTEXT_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_RX_CONTEXT_LEN">MC_CMD_FILTER_OP_IN_RX_CONTEXT_LEN</dfn> 4</u></td></tr>
<tr><th id="8294">8294</th><td><i>/* transmit domain (reserved; set to 0) */</i></td></tr>
<tr><th id="8295">8295</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_TX_DOMAIN_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_TX_DOMAIN_OFST">MC_CMD_FILTER_OP_IN_TX_DOMAIN_OFST</dfn> 36</u></td></tr>
<tr><th id="8296">8296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_TX_DOMAIN_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_TX_DOMAIN_LEN">MC_CMD_FILTER_OP_IN_TX_DOMAIN_LEN</dfn> 4</u></td></tr>
<tr><th id="8297">8297</th><td><i>/* transmit destination (either set the MAC and/or PM bits for explicit</i></td></tr>
<tr><th id="8298">8298</th><td><i> * control, or set this field to TX_DEST_DEFAULT for sensible default</i></td></tr>
<tr><th id="8299">8299</th><td><i> * behaviour)</i></td></tr>
<tr><th id="8300">8300</th><td><i> */</i></td></tr>
<tr><th id="8301">8301</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_TX_DEST_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_TX_DEST_OFST">MC_CMD_FILTER_OP_IN_TX_DEST_OFST</dfn> 40</u></td></tr>
<tr><th id="8302">8302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_TX_DEST_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_TX_DEST_LEN">MC_CMD_FILTER_OP_IN_TX_DEST_LEN</dfn> 4</u></td></tr>
<tr><th id="8303">8303</th><td><i>/* enum: request default behaviour (based on filter type) */</i></td></tr>
<tr><th id="8304">8304</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_TX_DEST_DEFAULT" data-ref="_M/MC_CMD_FILTER_OP_IN_TX_DEST_DEFAULT">MC_CMD_FILTER_OP_IN_TX_DEST_DEFAULT</dfn> 0xffffffff</u></td></tr>
<tr><th id="8305">8305</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_TX_DEST_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_TX_DEST_MAC_LBN">MC_CMD_FILTER_OP_IN_TX_DEST_MAC_LBN</dfn> 0</u></td></tr>
<tr><th id="8306">8306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_TX_DEST_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_TX_DEST_MAC_WIDTH">MC_CMD_FILTER_OP_IN_TX_DEST_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8307">8307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_TX_DEST_PM_LBN" data-ref="_M/MC_CMD_FILTER_OP_IN_TX_DEST_PM_LBN">MC_CMD_FILTER_OP_IN_TX_DEST_PM_LBN</dfn> 1</u></td></tr>
<tr><th id="8308">8308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_TX_DEST_PM_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_IN_TX_DEST_PM_WIDTH">MC_CMD_FILTER_OP_IN_TX_DEST_PM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8309">8309</th><td><i>/* source MAC address to match (as bytes in network order) */</i></td></tr>
<tr><th id="8310">8310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_SRC_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_SRC_MAC_OFST">MC_CMD_FILTER_OP_IN_SRC_MAC_OFST</dfn> 44</u></td></tr>
<tr><th id="8311">8311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_SRC_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_SRC_MAC_LEN">MC_CMD_FILTER_OP_IN_SRC_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8312">8312</th><td><i>/* source port to match (as bytes in network order) */</i></td></tr>
<tr><th id="8313">8313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_SRC_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_SRC_PORT_OFST">MC_CMD_FILTER_OP_IN_SRC_PORT_OFST</dfn> 50</u></td></tr>
<tr><th id="8314">8314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_SRC_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_SRC_PORT_LEN">MC_CMD_FILTER_OP_IN_SRC_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8315">8315</th><td><i>/* destination MAC address to match (as bytes in network order) */</i></td></tr>
<tr><th id="8316">8316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_DST_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_DST_MAC_OFST">MC_CMD_FILTER_OP_IN_DST_MAC_OFST</dfn> 52</u></td></tr>
<tr><th id="8317">8317</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_DST_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_DST_MAC_LEN">MC_CMD_FILTER_OP_IN_DST_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8318">8318</th><td><i>/* destination port to match (as bytes in network order) */</i></td></tr>
<tr><th id="8319">8319</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_DST_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_DST_PORT_OFST">MC_CMD_FILTER_OP_IN_DST_PORT_OFST</dfn> 58</u></td></tr>
<tr><th id="8320">8320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_DST_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_DST_PORT_LEN">MC_CMD_FILTER_OP_IN_DST_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8321">8321</th><td><i>/* Ethernet type to match (as bytes in network order) */</i></td></tr>
<tr><th id="8322">8322</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_ETHER_TYPE_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_ETHER_TYPE_OFST">MC_CMD_FILTER_OP_IN_ETHER_TYPE_OFST</dfn> 60</u></td></tr>
<tr><th id="8323">8323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_ETHER_TYPE_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_ETHER_TYPE_LEN">MC_CMD_FILTER_OP_IN_ETHER_TYPE_LEN</dfn> 2</u></td></tr>
<tr><th id="8324">8324</th><td><i>/* Inner VLAN tag to match (as bytes in network order) */</i></td></tr>
<tr><th id="8325">8325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_INNER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_INNER_VLAN_OFST">MC_CMD_FILTER_OP_IN_INNER_VLAN_OFST</dfn> 62</u></td></tr>
<tr><th id="8326">8326</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_INNER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_INNER_VLAN_LEN">MC_CMD_FILTER_OP_IN_INNER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8327">8327</th><td><i>/* Outer VLAN tag to match (as bytes in network order) */</i></td></tr>
<tr><th id="8328">8328</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_OUTER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_OUTER_VLAN_OFST">MC_CMD_FILTER_OP_IN_OUTER_VLAN_OFST</dfn> 64</u></td></tr>
<tr><th id="8329">8329</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_OUTER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_OUTER_VLAN_LEN">MC_CMD_FILTER_OP_IN_OUTER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8330">8330</th><td><i>/* IP protocol to match (in low byte; set high byte to 0) */</i></td></tr>
<tr><th id="8331">8331</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_IP_PROTO_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_IP_PROTO_OFST">MC_CMD_FILTER_OP_IN_IP_PROTO_OFST</dfn> 66</u></td></tr>
<tr><th id="8332">8332</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_IP_PROTO_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_IP_PROTO_LEN">MC_CMD_FILTER_OP_IN_IP_PROTO_LEN</dfn> 2</u></td></tr>
<tr><th id="8333">8333</th><td><i>/* Firmware defined register 0 to match (reserved; set to 0) */</i></td></tr>
<tr><th id="8334">8334</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_FWDEF0_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_FWDEF0_OFST">MC_CMD_FILTER_OP_IN_FWDEF0_OFST</dfn> 68</u></td></tr>
<tr><th id="8335">8335</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_FWDEF0_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_FWDEF0_LEN">MC_CMD_FILTER_OP_IN_FWDEF0_LEN</dfn> 4</u></td></tr>
<tr><th id="8336">8336</th><td><i>/* Firmware defined register 1 to match (reserved; set to 0) */</i></td></tr>
<tr><th id="8337">8337</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_FWDEF1_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_FWDEF1_OFST">MC_CMD_FILTER_OP_IN_FWDEF1_OFST</dfn> 72</u></td></tr>
<tr><th id="8338">8338</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_FWDEF1_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_FWDEF1_LEN">MC_CMD_FILTER_OP_IN_FWDEF1_LEN</dfn> 4</u></td></tr>
<tr><th id="8339">8339</th><td><i>/* source IP address to match (as bytes in network order; set last 12 bytes to</i></td></tr>
<tr><th id="8340">8340</th><td><i> * 0 for IPv4 address)</i></td></tr>
<tr><th id="8341">8341</th><td><i> */</i></td></tr>
<tr><th id="8342">8342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_SRC_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_SRC_IP_OFST">MC_CMD_FILTER_OP_IN_SRC_IP_OFST</dfn> 76</u></td></tr>
<tr><th id="8343">8343</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_SRC_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_SRC_IP_LEN">MC_CMD_FILTER_OP_IN_SRC_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8344">8344</th><td><i>/* destination IP address to match (as bytes in network order; set last 12</i></td></tr>
<tr><th id="8345">8345</th><td><i> * bytes to 0 for IPv4 address)</i></td></tr>
<tr><th id="8346">8346</th><td><i> */</i></td></tr>
<tr><th id="8347">8347</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_DST_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_IN_DST_IP_OFST">MC_CMD_FILTER_OP_IN_DST_IP_OFST</dfn> 92</u></td></tr>
<tr><th id="8348">8348</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_IN_DST_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_IN_DST_IP_LEN">MC_CMD_FILTER_OP_IN_DST_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8349">8349</th><td></td></tr>
<tr><th id="8350">8350</th><td><i>/* MC_CMD_FILTER_OP_EXT_IN msgrequest: Extension to MC_CMD_FILTER_OP_IN to</i></td></tr>
<tr><th id="8351">8351</th><td><i> * include handling of VXLAN/NVGRE encapsulated frame filtering (which is</i></td></tr>
<tr><th id="8352">8352</th><td><i> * supported on Medford only).</i></td></tr>
<tr><th id="8353">8353</th><td><i> */</i></td></tr>
<tr><th id="8354">8354</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_LEN">MC_CMD_FILTER_OP_EXT_IN_LEN</dfn> 172</u></td></tr>
<tr><th id="8355">8355</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="8356">8356</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_OP_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_OP_OFST">MC_CMD_FILTER_OP_EXT_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="8357">8357</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_OP_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_OP_LEN">MC_CMD_FILTER_OP_EXT_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="8358">8358</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="8359">8359</th><td><i>/*               MC_CMD_FILTER_OP_IN/OP */</i></td></tr>
<tr><th id="8360">8360</th><td><i>/* filter handle (for remove / unsubscribe operations) */</i></td></tr>
<tr><th id="8361">8361</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_HANDLE_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_HANDLE_OFST">MC_CMD_FILTER_OP_EXT_IN_HANDLE_OFST</dfn> 4</u></td></tr>
<tr><th id="8362">8362</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_HANDLE_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_HANDLE_LEN">MC_CMD_FILTER_OP_EXT_IN_HANDLE_LEN</dfn> 8</u></td></tr>
<tr><th id="8363">8363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_HANDLE_LO_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_HANDLE_LO_OFST">MC_CMD_FILTER_OP_EXT_IN_HANDLE_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="8364">8364</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_HANDLE_HI_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_HANDLE_HI_OFST">MC_CMD_FILTER_OP_EXT_IN_HANDLE_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="8365">8365</th><td><i>/* The port ID associated with the v-adaptor which should contain this filter.</i></td></tr>
<tr><th id="8366">8366</th><td><i> */</i></td></tr>
<tr><th id="8367">8367</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_PORT_ID_OFST">MC_CMD_FILTER_OP_EXT_IN_PORT_ID_OFST</dfn> 12</u></td></tr>
<tr><th id="8368">8368</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_PORT_ID_LEN">MC_CMD_FILTER_OP_EXT_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="8369">8369</th><td><i>/* fields to include in match criteria */</i></td></tr>
<tr><th id="8370">8370</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_FIELDS_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_FIELDS_OFST">MC_CMD_FILTER_OP_EXT_IN_MATCH_FIELDS_OFST</dfn> 16</u></td></tr>
<tr><th id="8371">8371</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_FIELDS_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_FIELDS_LEN">MC_CMD_FILTER_OP_EXT_IN_MATCH_FIELDS_LEN</dfn> 4</u></td></tr>
<tr><th id="8372">8372</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_IP_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_IP_LBN</dfn> 0</u></td></tr>
<tr><th id="8373">8373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_IP_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8374">8374</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_IP_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_IP_LBN</dfn> 1</u></td></tr>
<tr><th id="8375">8375</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_IP_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8376">8376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_MAC_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_MAC_LBN</dfn> 2</u></td></tr>
<tr><th id="8377">8377</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_MAC_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8378">8378</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_PORT_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_PORT_LBN</dfn> 3</u></td></tr>
<tr><th id="8379">8379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_PORT_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_SRC_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8380">8380</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_MAC_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_MAC_LBN</dfn> 4</u></td></tr>
<tr><th id="8381">8381</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_MAC_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8382">8382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_PORT_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_PORT_LBN</dfn> 5</u></td></tr>
<tr><th id="8383">8383</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_PORT_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_DST_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8384">8384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_ETHER_TYPE_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_ETHER_TYPE_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_ETHER_TYPE_LBN</dfn> 6</u></td></tr>
<tr><th id="8385">8385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_ETHER_TYPE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_ETHER_TYPE_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_ETHER_TYPE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8386">8386</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_INNER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_INNER_VLAN_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_INNER_VLAN_LBN</dfn> 7</u></td></tr>
<tr><th id="8387">8387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_INNER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_INNER_VLAN_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_INNER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8388">8388</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_OUTER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_OUTER_VLAN_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_OUTER_VLAN_LBN</dfn> 8</u></td></tr>
<tr><th id="8389">8389</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_OUTER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_OUTER_VLAN_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_OUTER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8390">8390</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IP_PROTO_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IP_PROTO_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IP_PROTO_LBN</dfn> 9</u></td></tr>
<tr><th id="8391">8391</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IP_PROTO_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IP_PROTO_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IP_PROTO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8392">8392</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_FWDEF0_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_FWDEF0_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_FWDEF0_LBN</dfn> 10</u></td></tr>
<tr><th id="8393">8393</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_FWDEF0_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_FWDEF0_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_FWDEF0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8394">8394</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_VNI_OR_VSID_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_VNI_OR_VSID_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_VNI_OR_VSID_LBN</dfn> 11</u></td></tr>
<tr><th id="8395">8395</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_VNI_OR_VSID_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_VNI_OR_VSID_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_VNI_OR_VSID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8396">8396</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_IP_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_IP_LBN</dfn> 12</u></td></tr>
<tr><th id="8397">8397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_IP_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8398">8398</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_IP_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_IP_LBN</dfn> 13</u></td></tr>
<tr><th id="8399">8399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_IP_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8400">8400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_MAC_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_MAC_LBN</dfn> 14</u></td></tr>
<tr><th id="8401">8401</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_MAC_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8402">8402</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_PORT_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_PORT_LBN</dfn> 15</u></td></tr>
<tr><th id="8403">8403</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_PORT_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_SRC_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8404">8404</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_MAC_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_MAC_LBN</dfn> 16</u></td></tr>
<tr><th id="8405">8405</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_MAC_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8406">8406</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_PORT_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_PORT_LBN</dfn> 17</u></td></tr>
<tr><th id="8407">8407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_PORT_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_DST_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8408">8408</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_ETHER_TYPE_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_ETHER_TYPE_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_ETHER_TYPE_LBN</dfn> 18</u></td></tr>
<tr><th id="8409">8409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_ETHER_TYPE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_ETHER_TYPE_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_ETHER_TYPE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8410">8410</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_INNER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_INNER_VLAN_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_INNER_VLAN_LBN</dfn> 19</u></td></tr>
<tr><th id="8411">8411</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_INNER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_INNER_VLAN_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_INNER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8412">8412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_OUTER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_OUTER_VLAN_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_OUTER_VLAN_LBN</dfn> 20</u></td></tr>
<tr><th id="8413">8413</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_OUTER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_OUTER_VLAN_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_OUTER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8414">8414</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_IP_PROTO_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_IP_PROTO_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_IP_PROTO_LBN</dfn> 21</u></td></tr>
<tr><th id="8415">8415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_IP_PROTO_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_IP_PROTO_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_IP_PROTO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8416">8416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF0_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF0_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF0_LBN</dfn> 22</u></td></tr>
<tr><th id="8417">8417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF0_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF0_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8418">8418</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF1_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF1_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF1_LBN</dfn> 23</u></td></tr>
<tr><th id="8419">8419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF1_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF1_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_FWDEF1_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8420">8420</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_LBN</dfn> 24</u></td></tr>
<tr><th id="8421">8421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8422">8422</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_LBN</dfn> 25</u></td></tr>
<tr><th id="8423">8423</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8424">8424</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_MCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_MCAST_DST_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_MCAST_DST_LBN</dfn> 30</u></td></tr>
<tr><th id="8425">8425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_MCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_MCAST_DST_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_MCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8426">8426</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_UCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_UCAST_DST_LBN">MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_UCAST_DST_LBN</dfn> 31</u></td></tr>
<tr><th id="8427">8427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_UCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_UCAST_DST_WIDTH">MC_CMD_FILTER_OP_EXT_IN_MATCH_UNKNOWN_UCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8428">8428</th><td><i>/* receive destination */</i></td></tr>
<tr><th id="8429">8429</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_OFST">MC_CMD_FILTER_OP_EXT_IN_RX_DEST_OFST</dfn> 20</u></td></tr>
<tr><th id="8430">8430</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_LEN">MC_CMD_FILTER_OP_EXT_IN_RX_DEST_LEN</dfn> 4</u></td></tr>
<tr><th id="8431">8431</th><td><i>/* enum: drop packets */</i></td></tr>
<tr><th id="8432">8432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_DROP" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_DROP">MC_CMD_FILTER_OP_EXT_IN_RX_DEST_DROP</dfn> 0x0</u></td></tr>
<tr><th id="8433">8433</th><td><i>/* enum: receive to host */</i></td></tr>
<tr><th id="8434">8434</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_HOST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_HOST">MC_CMD_FILTER_OP_EXT_IN_RX_DEST_HOST</dfn> 0x1</u></td></tr>
<tr><th id="8435">8435</th><td><i>/* enum: receive to MC */</i></td></tr>
<tr><th id="8436">8436</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_MC" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_MC">MC_CMD_FILTER_OP_EXT_IN_RX_DEST_MC</dfn> 0x2</u></td></tr>
<tr><th id="8437">8437</th><td><i>/* enum: loop back to TXDP 0 */</i></td></tr>
<tr><th id="8438">8438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_TX0" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_TX0">MC_CMD_FILTER_OP_EXT_IN_RX_DEST_TX0</dfn> 0x3</u></td></tr>
<tr><th id="8439">8439</th><td><i>/* enum: loop back to TXDP 1 */</i></td></tr>
<tr><th id="8440">8440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_TX1" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_DEST_TX1">MC_CMD_FILTER_OP_EXT_IN_RX_DEST_TX1</dfn> 0x4</u></td></tr>
<tr><th id="8441">8441</th><td><i>/* receive queue handle (for multiple queue modes, this is the base queue) */</i></td></tr>
<tr><th id="8442">8442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_QUEUE_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_QUEUE_OFST">MC_CMD_FILTER_OP_EXT_IN_RX_QUEUE_OFST</dfn> 24</u></td></tr>
<tr><th id="8443">8443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_QUEUE_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_QUEUE_LEN">MC_CMD_FILTER_OP_EXT_IN_RX_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="8444">8444</th><td><i>/* receive mode */</i></td></tr>
<tr><th id="8445">8445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_OFST">MC_CMD_FILTER_OP_EXT_IN_RX_MODE_OFST</dfn> 28</u></td></tr>
<tr><th id="8446">8446</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_LEN">MC_CMD_FILTER_OP_EXT_IN_RX_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="8447">8447</th><td><i>/* enum: receive to just the specified queue */</i></td></tr>
<tr><th id="8448">8448</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_SIMPLE" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_SIMPLE">MC_CMD_FILTER_OP_EXT_IN_RX_MODE_SIMPLE</dfn> 0x0</u></td></tr>
<tr><th id="8449">8449</th><td><i>/* enum: receive to multiple queues using RSS context */</i></td></tr>
<tr><th id="8450">8450</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_RSS" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_RSS">MC_CMD_FILTER_OP_EXT_IN_RX_MODE_RSS</dfn> 0x1</u></td></tr>
<tr><th id="8451">8451</th><td><i>/* enum: receive to multiple queues using .1p mapping */</i></td></tr>
<tr><th id="8452">8452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_DOT1P_MAPPING" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_DOT1P_MAPPING">MC_CMD_FILTER_OP_EXT_IN_RX_MODE_DOT1P_MAPPING</dfn> 0x2</u></td></tr>
<tr><th id="8453">8453</th><td><i>/* enum: install a filter entry that will never match; for test purposes only</i></td></tr>
<tr><th id="8454">8454</th><td><i> */</i></td></tr>
<tr><th id="8455">8455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_TEST_NEVER_MATCH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_MODE_TEST_NEVER_MATCH">MC_CMD_FILTER_OP_EXT_IN_RX_MODE_TEST_NEVER_MATCH</dfn> 0x80000000</u></td></tr>
<tr><th id="8456">8456</th><td><i>/* RSS context (for RX_MODE_RSS) or .1p mapping handle (for</i></td></tr>
<tr><th id="8457">8457</th><td><i> * RX_MODE_DOT1P_MAPPING), as returned by MC_CMD_RSS_CONTEXT_ALLOC or</i></td></tr>
<tr><th id="8458">8458</th><td><i> * MC_CMD_DOT1P_MAPPING_ALLOC.</i></td></tr>
<tr><th id="8459">8459</th><td><i> */</i></td></tr>
<tr><th id="8460">8460</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_CONTEXT_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_CONTEXT_OFST">MC_CMD_FILTER_OP_EXT_IN_RX_CONTEXT_OFST</dfn> 32</u></td></tr>
<tr><th id="8461">8461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_RX_CONTEXT_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_RX_CONTEXT_LEN">MC_CMD_FILTER_OP_EXT_IN_RX_CONTEXT_LEN</dfn> 4</u></td></tr>
<tr><th id="8462">8462</th><td><i>/* transmit domain (reserved; set to 0) */</i></td></tr>
<tr><th id="8463">8463</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DOMAIN_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DOMAIN_OFST">MC_CMD_FILTER_OP_EXT_IN_TX_DOMAIN_OFST</dfn> 36</u></td></tr>
<tr><th id="8464">8464</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DOMAIN_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DOMAIN_LEN">MC_CMD_FILTER_OP_EXT_IN_TX_DOMAIN_LEN</dfn> 4</u></td></tr>
<tr><th id="8465">8465</th><td><i>/* transmit destination (either set the MAC and/or PM bits for explicit</i></td></tr>
<tr><th id="8466">8466</th><td><i> * control, or set this field to TX_DEST_DEFAULT for sensible default</i></td></tr>
<tr><th id="8467">8467</th><td><i> * behaviour)</i></td></tr>
<tr><th id="8468">8468</th><td><i> */</i></td></tr>
<tr><th id="8469">8469</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_OFST">MC_CMD_FILTER_OP_EXT_IN_TX_DEST_OFST</dfn> 40</u></td></tr>
<tr><th id="8470">8470</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_LEN">MC_CMD_FILTER_OP_EXT_IN_TX_DEST_LEN</dfn> 4</u></td></tr>
<tr><th id="8471">8471</th><td><i>/* enum: request default behaviour (based on filter type) */</i></td></tr>
<tr><th id="8472">8472</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_DEFAULT" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_DEFAULT">MC_CMD_FILTER_OP_EXT_IN_TX_DEST_DEFAULT</dfn> 0xffffffff</u></td></tr>
<tr><th id="8473">8473</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_MAC_LBN">MC_CMD_FILTER_OP_EXT_IN_TX_DEST_MAC_LBN</dfn> 0</u></td></tr>
<tr><th id="8474">8474</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_MAC_WIDTH">MC_CMD_FILTER_OP_EXT_IN_TX_DEST_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8475">8475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_PM_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_PM_LBN">MC_CMD_FILTER_OP_EXT_IN_TX_DEST_PM_LBN</dfn> 1</u></td></tr>
<tr><th id="8476">8476</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_PM_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_TX_DEST_PM_WIDTH">MC_CMD_FILTER_OP_EXT_IN_TX_DEST_PM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8477">8477</th><td><i>/* source MAC address to match (as bytes in network order) */</i></td></tr>
<tr><th id="8478">8478</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_MAC_OFST">MC_CMD_FILTER_OP_EXT_IN_SRC_MAC_OFST</dfn> 44</u></td></tr>
<tr><th id="8479">8479</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_MAC_LEN">MC_CMD_FILTER_OP_EXT_IN_SRC_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8480">8480</th><td><i>/* source port to match (as bytes in network order) */</i></td></tr>
<tr><th id="8481">8481</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_PORT_OFST">MC_CMD_FILTER_OP_EXT_IN_SRC_PORT_OFST</dfn> 50</u></td></tr>
<tr><th id="8482">8482</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_PORT_LEN">MC_CMD_FILTER_OP_EXT_IN_SRC_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8483">8483</th><td><i>/* destination MAC address to match (as bytes in network order) */</i></td></tr>
<tr><th id="8484">8484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_DST_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_DST_MAC_OFST">MC_CMD_FILTER_OP_EXT_IN_DST_MAC_OFST</dfn> 52</u></td></tr>
<tr><th id="8485">8485</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_DST_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_DST_MAC_LEN">MC_CMD_FILTER_OP_EXT_IN_DST_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8486">8486</th><td><i>/* destination port to match (as bytes in network order) */</i></td></tr>
<tr><th id="8487">8487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_DST_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_DST_PORT_OFST">MC_CMD_FILTER_OP_EXT_IN_DST_PORT_OFST</dfn> 58</u></td></tr>
<tr><th id="8488">8488</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_DST_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_DST_PORT_LEN">MC_CMD_FILTER_OP_EXT_IN_DST_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8489">8489</th><td><i>/* Ethernet type to match (as bytes in network order) */</i></td></tr>
<tr><th id="8490">8490</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_ETHER_TYPE_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_ETHER_TYPE_OFST">MC_CMD_FILTER_OP_EXT_IN_ETHER_TYPE_OFST</dfn> 60</u></td></tr>
<tr><th id="8491">8491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_ETHER_TYPE_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_ETHER_TYPE_LEN">MC_CMD_FILTER_OP_EXT_IN_ETHER_TYPE_LEN</dfn> 2</u></td></tr>
<tr><th id="8492">8492</th><td><i>/* Inner VLAN tag to match (as bytes in network order) */</i></td></tr>
<tr><th id="8493">8493</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_INNER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_INNER_VLAN_OFST">MC_CMD_FILTER_OP_EXT_IN_INNER_VLAN_OFST</dfn> 62</u></td></tr>
<tr><th id="8494">8494</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_INNER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_INNER_VLAN_LEN">MC_CMD_FILTER_OP_EXT_IN_INNER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8495">8495</th><td><i>/* Outer VLAN tag to match (as bytes in network order) */</i></td></tr>
<tr><th id="8496">8496</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_OUTER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_OUTER_VLAN_OFST">MC_CMD_FILTER_OP_EXT_IN_OUTER_VLAN_OFST</dfn> 64</u></td></tr>
<tr><th id="8497">8497</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_OUTER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_OUTER_VLAN_LEN">MC_CMD_FILTER_OP_EXT_IN_OUTER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8498">8498</th><td><i>/* IP protocol to match (in low byte; set high byte to 0) */</i></td></tr>
<tr><th id="8499">8499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IP_PROTO_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IP_PROTO_OFST">MC_CMD_FILTER_OP_EXT_IN_IP_PROTO_OFST</dfn> 66</u></td></tr>
<tr><th id="8500">8500</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IP_PROTO_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IP_PROTO_LEN">MC_CMD_FILTER_OP_EXT_IN_IP_PROTO_LEN</dfn> 2</u></td></tr>
<tr><th id="8501">8501</th><td><i>/* Firmware defined register 0 to match (reserved; set to 0) */</i></td></tr>
<tr><th id="8502">8502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_FWDEF0_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_FWDEF0_OFST">MC_CMD_FILTER_OP_EXT_IN_FWDEF0_OFST</dfn> 68</u></td></tr>
<tr><th id="8503">8503</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_FWDEF0_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_FWDEF0_LEN">MC_CMD_FILTER_OP_EXT_IN_FWDEF0_LEN</dfn> 4</u></td></tr>
<tr><th id="8504">8504</th><td><i>/* VNI (for VXLAN/Geneve, when IP protocol is UDP) or VSID (for NVGRE, when IP</i></td></tr>
<tr><th id="8505">8505</th><td><i> * protocol is GRE) to match (as bytes in network order; set last byte to 0 for</i></td></tr>
<tr><th id="8506">8506</th><td><i> * VXLAN/NVGRE, or 1 for Geneve)</i></td></tr>
<tr><th id="8507">8507</th><td><i> */</i></td></tr>
<tr><th id="8508">8508</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_OR_VSID_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_OR_VSID_OFST">MC_CMD_FILTER_OP_EXT_IN_VNI_OR_VSID_OFST</dfn> 72</u></td></tr>
<tr><th id="8509">8509</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_OR_VSID_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_OR_VSID_LEN">MC_CMD_FILTER_OP_EXT_IN_VNI_OR_VSID_LEN</dfn> 4</u></td></tr>
<tr><th id="8510">8510</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_VALUE_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_VALUE_LBN">MC_CMD_FILTER_OP_EXT_IN_VNI_VALUE_LBN</dfn> 0</u></td></tr>
<tr><th id="8511">8511</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_VALUE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_VALUE_WIDTH">MC_CMD_FILTER_OP_EXT_IN_VNI_VALUE_WIDTH</dfn> 24</u></td></tr>
<tr><th id="8512">8512</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_LBN">MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_LBN</dfn> 24</u></td></tr>
<tr><th id="8513">8513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_WIDTH">MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="8514">8514</th><td><i>/* enum: Match VXLAN traffic with this VNI */</i></td></tr>
<tr><th id="8515">8515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_VXLAN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_VXLAN">MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_VXLAN</dfn> 0x0</u></td></tr>
<tr><th id="8516">8516</th><td><i>/* enum: Match Geneve traffic with this VNI */</i></td></tr>
<tr><th id="8517">8517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_GENEVE" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_GENEVE">MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_GENEVE</dfn> 0x1</u></td></tr>
<tr><th id="8518">8518</th><td><i>/* enum: Reserved for experimental development use */</i></td></tr>
<tr><th id="8519">8519</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_EXPERIMENTAL" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_EXPERIMENTAL">MC_CMD_FILTER_OP_EXT_IN_VNI_TYPE_EXPERIMENTAL</dfn> 0xfe</u></td></tr>
<tr><th id="8520">8520</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_VALUE_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_VALUE_LBN">MC_CMD_FILTER_OP_EXT_IN_VSID_VALUE_LBN</dfn> 0</u></td></tr>
<tr><th id="8521">8521</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_VALUE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_VALUE_WIDTH">MC_CMD_FILTER_OP_EXT_IN_VSID_VALUE_WIDTH</dfn> 24</u></td></tr>
<tr><th id="8522">8522</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_TYPE_LBN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_TYPE_LBN">MC_CMD_FILTER_OP_EXT_IN_VSID_TYPE_LBN</dfn> 24</u></td></tr>
<tr><th id="8523">8523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_TYPE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_TYPE_WIDTH">MC_CMD_FILTER_OP_EXT_IN_VSID_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="8524">8524</th><td><i>/* enum: Match NVGRE traffic with this VSID */</i></td></tr>
<tr><th id="8525">8525</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_TYPE_NVGRE" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_VSID_TYPE_NVGRE">MC_CMD_FILTER_OP_EXT_IN_VSID_TYPE_NVGRE</dfn> 0x0</u></td></tr>
<tr><th id="8526">8526</th><td><i>/* source IP address to match (as bytes in network order; set last 12 bytes to</i></td></tr>
<tr><th id="8527">8527</th><td><i> * 0 for IPv4 address)</i></td></tr>
<tr><th id="8528">8528</th><td><i> */</i></td></tr>
<tr><th id="8529">8529</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_IP_OFST">MC_CMD_FILTER_OP_EXT_IN_SRC_IP_OFST</dfn> 76</u></td></tr>
<tr><th id="8530">8530</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_SRC_IP_LEN">MC_CMD_FILTER_OP_EXT_IN_SRC_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8531">8531</th><td><i>/* destination IP address to match (as bytes in network order; set last 12</i></td></tr>
<tr><th id="8532">8532</th><td><i> * bytes to 0 for IPv4 address)</i></td></tr>
<tr><th id="8533">8533</th><td><i> */</i></td></tr>
<tr><th id="8534">8534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_DST_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_DST_IP_OFST">MC_CMD_FILTER_OP_EXT_IN_DST_IP_OFST</dfn> 92</u></td></tr>
<tr><th id="8535">8535</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_DST_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_DST_IP_LEN">MC_CMD_FILTER_OP_EXT_IN_DST_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8536">8536</th><td><i>/* VXLAN/NVGRE inner frame source MAC address to match (as bytes in network</i></td></tr>
<tr><th id="8537">8537</th><td><i> * order)</i></td></tr>
<tr><th id="8538">8538</th><td><i> */</i></td></tr>
<tr><th id="8539">8539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_MAC_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_MAC_OFST</dfn> 108</u></td></tr>
<tr><th id="8540">8540</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_MAC_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8541">8541</th><td><i>/* VXLAN/NVGRE inner frame source port to match (as bytes in network order) */</i></td></tr>
<tr><th id="8542">8542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_PORT_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_PORT_OFST</dfn> 114</u></td></tr>
<tr><th id="8543">8543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_PORT_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8544">8544</th><td><i>/* VXLAN/NVGRE inner frame destination MAC address to match (as bytes in</i></td></tr>
<tr><th id="8545">8545</th><td><i> * network order)</i></td></tr>
<tr><th id="8546">8546</th><td><i> */</i></td></tr>
<tr><th id="8547">8547</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_MAC_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_MAC_OFST</dfn> 116</u></td></tr>
<tr><th id="8548">8548</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_MAC_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8549">8549</th><td><i>/* VXLAN/NVGRE inner frame destination port to match (as bytes in network</i></td></tr>
<tr><th id="8550">8550</th><td><i> * order)</i></td></tr>
<tr><th id="8551">8551</th><td><i> */</i></td></tr>
<tr><th id="8552">8552</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_PORT_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_PORT_OFST</dfn> 122</u></td></tr>
<tr><th id="8553">8553</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_PORT_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8554">8554</th><td><i>/* VXLAN/NVGRE inner frame Ethernet type to match (as bytes in network order)</i></td></tr>
<tr><th id="8555">8555</th><td><i> */</i></td></tr>
<tr><th id="8556">8556</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_ETHER_TYPE_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_ETHER_TYPE_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_ETHER_TYPE_OFST</dfn> 124</u></td></tr>
<tr><th id="8557">8557</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_ETHER_TYPE_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_ETHER_TYPE_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_ETHER_TYPE_LEN</dfn> 2</u></td></tr>
<tr><th id="8558">8558</th><td><i>/* VXLAN/NVGRE inner frame Inner VLAN tag to match (as bytes in network order)</i></td></tr>
<tr><th id="8559">8559</th><td><i> */</i></td></tr>
<tr><th id="8560">8560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_INNER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_INNER_VLAN_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_INNER_VLAN_OFST</dfn> 126</u></td></tr>
<tr><th id="8561">8561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_INNER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_INNER_VLAN_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_INNER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8562">8562</th><td><i>/* VXLAN/NVGRE inner frame Outer VLAN tag to match (as bytes in network order)</i></td></tr>
<tr><th id="8563">8563</th><td><i> */</i></td></tr>
<tr><th id="8564">8564</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_OUTER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_OUTER_VLAN_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_OUTER_VLAN_OFST</dfn> 128</u></td></tr>
<tr><th id="8565">8565</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_OUTER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_OUTER_VLAN_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_OUTER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8566">8566</th><td><i>/* VXLAN/NVGRE inner frame IP protocol to match (in low byte; set high byte to</i></td></tr>
<tr><th id="8567">8567</th><td><i> * 0)</i></td></tr>
<tr><th id="8568">8568</th><td><i> */</i></td></tr>
<tr><th id="8569">8569</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_IP_PROTO_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_IP_PROTO_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_IP_PROTO_OFST</dfn> 130</u></td></tr>
<tr><th id="8570">8570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_IP_PROTO_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_IP_PROTO_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_IP_PROTO_LEN</dfn> 2</u></td></tr>
<tr><th id="8571">8571</th><td><i>/* VXLAN/NVGRE inner frame Firmware defined register 0 to match (reserved; set</i></td></tr>
<tr><th id="8572">8572</th><td><i> * to 0)</i></td></tr>
<tr><th id="8573">8573</th><td><i> */</i></td></tr>
<tr><th id="8574">8574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF0_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF0_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF0_OFST</dfn> 132</u></td></tr>
<tr><th id="8575">8575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF0_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF0_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF0_LEN</dfn> 4</u></td></tr>
<tr><th id="8576">8576</th><td><i>/* VXLAN/NVGRE inner frame Firmware defined register 1 to match (reserved; set</i></td></tr>
<tr><th id="8577">8577</th><td><i> * to 0)</i></td></tr>
<tr><th id="8578">8578</th><td><i> */</i></td></tr>
<tr><th id="8579">8579</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF1_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF1_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF1_OFST</dfn> 136</u></td></tr>
<tr><th id="8580">8580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF1_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF1_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_FWDEF1_LEN</dfn> 4</u></td></tr>
<tr><th id="8581">8581</th><td><i>/* VXLAN/NVGRE inner frame source IP address to match (as bytes in network</i></td></tr>
<tr><th id="8582">8582</th><td><i> * order; set last 12 bytes to 0 for IPv4 address)</i></td></tr>
<tr><th id="8583">8583</th><td><i> */</i></td></tr>
<tr><th id="8584">8584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_IP_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_IP_OFST</dfn> 140</u></td></tr>
<tr><th id="8585">8585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_IP_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_SRC_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8586">8586</th><td><i>/* VXLAN/NVGRE inner frame destination IP address to match (as bytes in network</i></td></tr>
<tr><th id="8587">8587</th><td><i> * order; set last 12 bytes to 0 for IPv4 address)</i></td></tr>
<tr><th id="8588">8588</th><td><i> */</i></td></tr>
<tr><th id="8589">8589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_IP_OFST">MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_IP_OFST</dfn> 156</u></td></tr>
<tr><th id="8590">8590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_IP_LEN">MC_CMD_FILTER_OP_EXT_IN_IFRM_DST_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8591">8591</th><td></td></tr>
<tr><th id="8592">8592</th><td><i>/* MC_CMD_FILTER_OP_V3_IN msgrequest: FILTER_OP extension to support additional</i></td></tr>
<tr><th id="8593">8593</th><td><i> * filter actions for Intel's DPDK (Data Plane Development Kit, dpdk.org) via</i></td></tr>
<tr><th id="8594">8594</th><td><i> * its rte_flow API. This extension is only useful with the sfc_efx driver</i></td></tr>
<tr><th id="8595">8595</th><td><i> * included as part of DPDK, used in conjunction with the dpdk datapath</i></td></tr>
<tr><th id="8596">8596</th><td><i> * firmware variant.</i></td></tr>
<tr><th id="8597">8597</th><td><i> */</i></td></tr>
<tr><th id="8598">8598</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_LEN">MC_CMD_FILTER_OP_V3_IN_LEN</dfn> 180</u></td></tr>
<tr><th id="8599">8599</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="8600">8600</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_OP_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_OP_OFST">MC_CMD_FILTER_OP_V3_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="8601">8601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_OP_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_OP_LEN">MC_CMD_FILTER_OP_V3_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="8602">8602</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="8603">8603</th><td><i>/*               MC_CMD_FILTER_OP_IN/OP */</i></td></tr>
<tr><th id="8604">8604</th><td><i>/* filter handle (for remove / unsubscribe operations) */</i></td></tr>
<tr><th id="8605">8605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_HANDLE_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_HANDLE_OFST">MC_CMD_FILTER_OP_V3_IN_HANDLE_OFST</dfn> 4</u></td></tr>
<tr><th id="8606">8606</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_HANDLE_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_HANDLE_LEN">MC_CMD_FILTER_OP_V3_IN_HANDLE_LEN</dfn> 8</u></td></tr>
<tr><th id="8607">8607</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_HANDLE_LO_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_HANDLE_LO_OFST">MC_CMD_FILTER_OP_V3_IN_HANDLE_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="8608">8608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_HANDLE_HI_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_HANDLE_HI_OFST">MC_CMD_FILTER_OP_V3_IN_HANDLE_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="8609">8609</th><td><i>/* The port ID associated with the v-adaptor which should contain this filter.</i></td></tr>
<tr><th id="8610">8610</th><td><i> */</i></td></tr>
<tr><th id="8611">8611</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_PORT_ID_OFST">MC_CMD_FILTER_OP_V3_IN_PORT_ID_OFST</dfn> 12</u></td></tr>
<tr><th id="8612">8612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_PORT_ID_LEN">MC_CMD_FILTER_OP_V3_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="8613">8613</th><td><i>/* fields to include in match criteria */</i></td></tr>
<tr><th id="8614">8614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_FIELDS_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_FIELDS_OFST">MC_CMD_FILTER_OP_V3_IN_MATCH_FIELDS_OFST</dfn> 16</u></td></tr>
<tr><th id="8615">8615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_FIELDS_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_FIELDS_LEN">MC_CMD_FILTER_OP_V3_IN_MATCH_FIELDS_LEN</dfn> 4</u></td></tr>
<tr><th id="8616">8616</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_IP_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_IP_LBN</dfn> 0</u></td></tr>
<tr><th id="8617">8617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_IP_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8618">8618</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_IP_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_DST_IP_LBN</dfn> 1</u></td></tr>
<tr><th id="8619">8619</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_IP_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_DST_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8620">8620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_MAC_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_MAC_LBN</dfn> 2</u></td></tr>
<tr><th id="8621">8621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_MAC_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8622">8622</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_PORT_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_PORT_LBN</dfn> 3</u></td></tr>
<tr><th id="8623">8623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_PORT_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_SRC_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8624">8624</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_MAC_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_DST_MAC_LBN</dfn> 4</u></td></tr>
<tr><th id="8625">8625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_MAC_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_DST_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8626">8626</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_PORT_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_DST_PORT_LBN</dfn> 5</u></td></tr>
<tr><th id="8627">8627</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_DST_PORT_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_DST_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8628">8628</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ETHER_TYPE_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ETHER_TYPE_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_ETHER_TYPE_LBN</dfn> 6</u></td></tr>
<tr><th id="8629">8629</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ETHER_TYPE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ETHER_TYPE_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_ETHER_TYPE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8630">8630</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_INNER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_INNER_VLAN_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_INNER_VLAN_LBN</dfn> 7</u></td></tr>
<tr><th id="8631">8631</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_INNER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_INNER_VLAN_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_INNER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8632">8632</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_OUTER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_OUTER_VLAN_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_OUTER_VLAN_LBN</dfn> 8</u></td></tr>
<tr><th id="8633">8633</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_OUTER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_OUTER_VLAN_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_OUTER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8634">8634</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IP_PROTO_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IP_PROTO_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IP_PROTO_LBN</dfn> 9</u></td></tr>
<tr><th id="8635">8635</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IP_PROTO_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IP_PROTO_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IP_PROTO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8636">8636</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_FWDEF0_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_FWDEF0_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_FWDEF0_LBN</dfn> 10</u></td></tr>
<tr><th id="8637">8637</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_FWDEF0_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_FWDEF0_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_FWDEF0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8638">8638</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_VNI_OR_VSID_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_VNI_OR_VSID_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_VNI_OR_VSID_LBN</dfn> 11</u></td></tr>
<tr><th id="8639">8639</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_VNI_OR_VSID_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_VNI_OR_VSID_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_VNI_OR_VSID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8640">8640</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_IP_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_IP_LBN</dfn> 12</u></td></tr>
<tr><th id="8641">8641</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_IP_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8642">8642</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_IP_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_IP_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_IP_LBN</dfn> 13</u></td></tr>
<tr><th id="8643">8643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_IP_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_IP_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8644">8644</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_MAC_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_MAC_LBN</dfn> 14</u></td></tr>
<tr><th id="8645">8645</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_MAC_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8646">8646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_PORT_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_PORT_LBN</dfn> 15</u></td></tr>
<tr><th id="8647">8647</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_PORT_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_SRC_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8648">8648</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_MAC_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_MAC_LBN</dfn> 16</u></td></tr>
<tr><th id="8649">8649</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_MAC_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8650">8650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_PORT_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_PORT_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_PORT_LBN</dfn> 17</u></td></tr>
<tr><th id="8651">8651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_PORT_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_PORT_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_DST_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8652">8652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_ETHER_TYPE_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_ETHER_TYPE_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_ETHER_TYPE_LBN</dfn> 18</u></td></tr>
<tr><th id="8653">8653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_ETHER_TYPE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_ETHER_TYPE_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_ETHER_TYPE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8654">8654</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_INNER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_INNER_VLAN_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_INNER_VLAN_LBN</dfn> 19</u></td></tr>
<tr><th id="8655">8655</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_INNER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_INNER_VLAN_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_INNER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8656">8656</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_OUTER_VLAN_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_OUTER_VLAN_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_OUTER_VLAN_LBN</dfn> 20</u></td></tr>
<tr><th id="8657">8657</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_OUTER_VLAN_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_OUTER_VLAN_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_OUTER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8658">8658</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_IP_PROTO_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_IP_PROTO_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_IP_PROTO_LBN</dfn> 21</u></td></tr>
<tr><th id="8659">8659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_IP_PROTO_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_IP_PROTO_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_IP_PROTO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8660">8660</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF0_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF0_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF0_LBN</dfn> 22</u></td></tr>
<tr><th id="8661">8661</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF0_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF0_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8662">8662</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF1_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF1_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF1_LBN</dfn> 23</u></td></tr>
<tr><th id="8663">8663</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF1_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF1_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_FWDEF1_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8664">8664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_LBN</dfn> 24</u></td></tr>
<tr><th id="8665">8665</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_MCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8666">8666</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_LBN</dfn> 25</u></td></tr>
<tr><th id="8667">8667</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_IFRM_UNKNOWN_UCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8668">8668</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_MCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_MCAST_DST_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_MCAST_DST_LBN</dfn> 30</u></td></tr>
<tr><th id="8669">8669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_MCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_MCAST_DST_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_MCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8670">8670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_UCAST_DST_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_UCAST_DST_LBN">MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_UCAST_DST_LBN</dfn> 31</u></td></tr>
<tr><th id="8671">8671</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_UCAST_DST_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_UCAST_DST_WIDTH">MC_CMD_FILTER_OP_V3_IN_MATCH_UNKNOWN_UCAST_DST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8672">8672</th><td><i>/* receive destination */</i></td></tr>
<tr><th id="8673">8673</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_OFST">MC_CMD_FILTER_OP_V3_IN_RX_DEST_OFST</dfn> 20</u></td></tr>
<tr><th id="8674">8674</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_LEN">MC_CMD_FILTER_OP_V3_IN_RX_DEST_LEN</dfn> 4</u></td></tr>
<tr><th id="8675">8675</th><td><i>/* enum: drop packets */</i></td></tr>
<tr><th id="8676">8676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_DROP" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_DROP">MC_CMD_FILTER_OP_V3_IN_RX_DEST_DROP</dfn> 0x0</u></td></tr>
<tr><th id="8677">8677</th><td><i>/* enum: receive to host */</i></td></tr>
<tr><th id="8678">8678</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_HOST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_HOST">MC_CMD_FILTER_OP_V3_IN_RX_DEST_HOST</dfn> 0x1</u></td></tr>
<tr><th id="8679">8679</th><td><i>/* enum: receive to MC */</i></td></tr>
<tr><th id="8680">8680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_MC" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_MC">MC_CMD_FILTER_OP_V3_IN_RX_DEST_MC</dfn> 0x2</u></td></tr>
<tr><th id="8681">8681</th><td><i>/* enum: loop back to TXDP 0 */</i></td></tr>
<tr><th id="8682">8682</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_TX0" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_TX0">MC_CMD_FILTER_OP_V3_IN_RX_DEST_TX0</dfn> 0x3</u></td></tr>
<tr><th id="8683">8683</th><td><i>/* enum: loop back to TXDP 1 */</i></td></tr>
<tr><th id="8684">8684</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_TX1" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_DEST_TX1">MC_CMD_FILTER_OP_V3_IN_RX_DEST_TX1</dfn> 0x4</u></td></tr>
<tr><th id="8685">8685</th><td><i>/* receive queue handle (for multiple queue modes, this is the base queue) */</i></td></tr>
<tr><th id="8686">8686</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_QUEUE_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_QUEUE_OFST">MC_CMD_FILTER_OP_V3_IN_RX_QUEUE_OFST</dfn> 24</u></td></tr>
<tr><th id="8687">8687</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_QUEUE_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_QUEUE_LEN">MC_CMD_FILTER_OP_V3_IN_RX_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="8688">8688</th><td><i>/* receive mode */</i></td></tr>
<tr><th id="8689">8689</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_OFST">MC_CMD_FILTER_OP_V3_IN_RX_MODE_OFST</dfn> 28</u></td></tr>
<tr><th id="8690">8690</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_LEN">MC_CMD_FILTER_OP_V3_IN_RX_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="8691">8691</th><td><i>/* enum: receive to just the specified queue */</i></td></tr>
<tr><th id="8692">8692</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_SIMPLE" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_SIMPLE">MC_CMD_FILTER_OP_V3_IN_RX_MODE_SIMPLE</dfn> 0x0</u></td></tr>
<tr><th id="8693">8693</th><td><i>/* enum: receive to multiple queues using RSS context */</i></td></tr>
<tr><th id="8694">8694</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_RSS" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_RSS">MC_CMD_FILTER_OP_V3_IN_RX_MODE_RSS</dfn> 0x1</u></td></tr>
<tr><th id="8695">8695</th><td><i>/* enum: receive to multiple queues using .1p mapping */</i></td></tr>
<tr><th id="8696">8696</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_DOT1P_MAPPING" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_DOT1P_MAPPING">MC_CMD_FILTER_OP_V3_IN_RX_MODE_DOT1P_MAPPING</dfn> 0x2</u></td></tr>
<tr><th id="8697">8697</th><td><i>/* enum: install a filter entry that will never match; for test purposes only</i></td></tr>
<tr><th id="8698">8698</th><td><i> */</i></td></tr>
<tr><th id="8699">8699</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_TEST_NEVER_MATCH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_MODE_TEST_NEVER_MATCH">MC_CMD_FILTER_OP_V3_IN_RX_MODE_TEST_NEVER_MATCH</dfn> 0x80000000</u></td></tr>
<tr><th id="8700">8700</th><td><i>/* RSS context (for RX_MODE_RSS) or .1p mapping handle (for</i></td></tr>
<tr><th id="8701">8701</th><td><i> * RX_MODE_DOT1P_MAPPING), as returned by MC_CMD_RSS_CONTEXT_ALLOC or</i></td></tr>
<tr><th id="8702">8702</th><td><i> * MC_CMD_DOT1P_MAPPING_ALLOC.</i></td></tr>
<tr><th id="8703">8703</th><td><i> */</i></td></tr>
<tr><th id="8704">8704</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_CONTEXT_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_CONTEXT_OFST">MC_CMD_FILTER_OP_V3_IN_RX_CONTEXT_OFST</dfn> 32</u></td></tr>
<tr><th id="8705">8705</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_RX_CONTEXT_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_RX_CONTEXT_LEN">MC_CMD_FILTER_OP_V3_IN_RX_CONTEXT_LEN</dfn> 4</u></td></tr>
<tr><th id="8706">8706</th><td><i>/* transmit domain (reserved; set to 0) */</i></td></tr>
<tr><th id="8707">8707</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_TX_DOMAIN_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_TX_DOMAIN_OFST">MC_CMD_FILTER_OP_V3_IN_TX_DOMAIN_OFST</dfn> 36</u></td></tr>
<tr><th id="8708">8708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_TX_DOMAIN_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_TX_DOMAIN_LEN">MC_CMD_FILTER_OP_V3_IN_TX_DOMAIN_LEN</dfn> 4</u></td></tr>
<tr><th id="8709">8709</th><td><i>/* transmit destination (either set the MAC and/or PM bits for explicit</i></td></tr>
<tr><th id="8710">8710</th><td><i> * control, or set this field to TX_DEST_DEFAULT for sensible default</i></td></tr>
<tr><th id="8711">8711</th><td><i> * behaviour)</i></td></tr>
<tr><th id="8712">8712</th><td><i> */</i></td></tr>
<tr><th id="8713">8713</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_OFST">MC_CMD_FILTER_OP_V3_IN_TX_DEST_OFST</dfn> 40</u></td></tr>
<tr><th id="8714">8714</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_LEN">MC_CMD_FILTER_OP_V3_IN_TX_DEST_LEN</dfn> 4</u></td></tr>
<tr><th id="8715">8715</th><td><i>/* enum: request default behaviour (based on filter type) */</i></td></tr>
<tr><th id="8716">8716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_DEFAULT" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_DEFAULT">MC_CMD_FILTER_OP_V3_IN_TX_DEST_DEFAULT</dfn> 0xffffffff</u></td></tr>
<tr><th id="8717">8717</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_MAC_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_MAC_LBN">MC_CMD_FILTER_OP_V3_IN_TX_DEST_MAC_LBN</dfn> 0</u></td></tr>
<tr><th id="8718">8718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_MAC_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_MAC_WIDTH">MC_CMD_FILTER_OP_V3_IN_TX_DEST_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8719">8719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_PM_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_PM_LBN">MC_CMD_FILTER_OP_V3_IN_TX_DEST_PM_LBN</dfn> 1</u></td></tr>
<tr><th id="8720">8720</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_PM_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_TX_DEST_PM_WIDTH">MC_CMD_FILTER_OP_V3_IN_TX_DEST_PM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8721">8721</th><td><i>/* source MAC address to match (as bytes in network order) */</i></td></tr>
<tr><th id="8722">8722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_SRC_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_SRC_MAC_OFST">MC_CMD_FILTER_OP_V3_IN_SRC_MAC_OFST</dfn> 44</u></td></tr>
<tr><th id="8723">8723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_SRC_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_SRC_MAC_LEN">MC_CMD_FILTER_OP_V3_IN_SRC_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8724">8724</th><td><i>/* source port to match (as bytes in network order) */</i></td></tr>
<tr><th id="8725">8725</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_SRC_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_SRC_PORT_OFST">MC_CMD_FILTER_OP_V3_IN_SRC_PORT_OFST</dfn> 50</u></td></tr>
<tr><th id="8726">8726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_SRC_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_SRC_PORT_LEN">MC_CMD_FILTER_OP_V3_IN_SRC_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8727">8727</th><td><i>/* destination MAC address to match (as bytes in network order) */</i></td></tr>
<tr><th id="8728">8728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_DST_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_DST_MAC_OFST">MC_CMD_FILTER_OP_V3_IN_DST_MAC_OFST</dfn> 52</u></td></tr>
<tr><th id="8729">8729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_DST_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_DST_MAC_LEN">MC_CMD_FILTER_OP_V3_IN_DST_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8730">8730</th><td><i>/* destination port to match (as bytes in network order) */</i></td></tr>
<tr><th id="8731">8731</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_DST_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_DST_PORT_OFST">MC_CMD_FILTER_OP_V3_IN_DST_PORT_OFST</dfn> 58</u></td></tr>
<tr><th id="8732">8732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_DST_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_DST_PORT_LEN">MC_CMD_FILTER_OP_V3_IN_DST_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8733">8733</th><td><i>/* Ethernet type to match (as bytes in network order) */</i></td></tr>
<tr><th id="8734">8734</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_ETHER_TYPE_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_ETHER_TYPE_OFST">MC_CMD_FILTER_OP_V3_IN_ETHER_TYPE_OFST</dfn> 60</u></td></tr>
<tr><th id="8735">8735</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_ETHER_TYPE_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_ETHER_TYPE_LEN">MC_CMD_FILTER_OP_V3_IN_ETHER_TYPE_LEN</dfn> 2</u></td></tr>
<tr><th id="8736">8736</th><td><i>/* Inner VLAN tag to match (as bytes in network order) */</i></td></tr>
<tr><th id="8737">8737</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_INNER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_INNER_VLAN_OFST">MC_CMD_FILTER_OP_V3_IN_INNER_VLAN_OFST</dfn> 62</u></td></tr>
<tr><th id="8738">8738</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_INNER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_INNER_VLAN_LEN">MC_CMD_FILTER_OP_V3_IN_INNER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8739">8739</th><td><i>/* Outer VLAN tag to match (as bytes in network order) */</i></td></tr>
<tr><th id="8740">8740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_OUTER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_OUTER_VLAN_OFST">MC_CMD_FILTER_OP_V3_IN_OUTER_VLAN_OFST</dfn> 64</u></td></tr>
<tr><th id="8741">8741</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_OUTER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_OUTER_VLAN_LEN">MC_CMD_FILTER_OP_V3_IN_OUTER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8742">8742</th><td><i>/* IP protocol to match (in low byte; set high byte to 0) */</i></td></tr>
<tr><th id="8743">8743</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IP_PROTO_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IP_PROTO_OFST">MC_CMD_FILTER_OP_V3_IN_IP_PROTO_OFST</dfn> 66</u></td></tr>
<tr><th id="8744">8744</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IP_PROTO_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IP_PROTO_LEN">MC_CMD_FILTER_OP_V3_IN_IP_PROTO_LEN</dfn> 2</u></td></tr>
<tr><th id="8745">8745</th><td><i>/* Firmware defined register 0 to match (reserved; set to 0) */</i></td></tr>
<tr><th id="8746">8746</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_FWDEF0_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_FWDEF0_OFST">MC_CMD_FILTER_OP_V3_IN_FWDEF0_OFST</dfn> 68</u></td></tr>
<tr><th id="8747">8747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_FWDEF0_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_FWDEF0_LEN">MC_CMD_FILTER_OP_V3_IN_FWDEF0_LEN</dfn> 4</u></td></tr>
<tr><th id="8748">8748</th><td><i>/* VNI (for VXLAN/Geneve, when IP protocol is UDP) or VSID (for NVGRE, when IP</i></td></tr>
<tr><th id="8749">8749</th><td><i> * protocol is GRE) to match (as bytes in network order; set last byte to 0 for</i></td></tr>
<tr><th id="8750">8750</th><td><i> * VXLAN/NVGRE, or 1 for Geneve)</i></td></tr>
<tr><th id="8751">8751</th><td><i> */</i></td></tr>
<tr><th id="8752">8752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VNI_OR_VSID_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VNI_OR_VSID_OFST">MC_CMD_FILTER_OP_V3_IN_VNI_OR_VSID_OFST</dfn> 72</u></td></tr>
<tr><th id="8753">8753</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VNI_OR_VSID_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VNI_OR_VSID_LEN">MC_CMD_FILTER_OP_V3_IN_VNI_OR_VSID_LEN</dfn> 4</u></td></tr>
<tr><th id="8754">8754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VNI_VALUE_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VNI_VALUE_LBN">MC_CMD_FILTER_OP_V3_IN_VNI_VALUE_LBN</dfn> 0</u></td></tr>
<tr><th id="8755">8755</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VNI_VALUE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VNI_VALUE_WIDTH">MC_CMD_FILTER_OP_V3_IN_VNI_VALUE_WIDTH</dfn> 24</u></td></tr>
<tr><th id="8756">8756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_LBN">MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_LBN</dfn> 24</u></td></tr>
<tr><th id="8757">8757</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_WIDTH">MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="8758">8758</th><td><i>/* enum: Match VXLAN traffic with this VNI */</i></td></tr>
<tr><th id="8759">8759</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_VXLAN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_VXLAN">MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_VXLAN</dfn> 0x0</u></td></tr>
<tr><th id="8760">8760</th><td><i>/* enum: Match Geneve traffic with this VNI */</i></td></tr>
<tr><th id="8761">8761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_GENEVE" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_GENEVE">MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_GENEVE</dfn> 0x1</u></td></tr>
<tr><th id="8762">8762</th><td><i>/* enum: Reserved for experimental development use */</i></td></tr>
<tr><th id="8763">8763</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_EXPERIMENTAL" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_EXPERIMENTAL">MC_CMD_FILTER_OP_V3_IN_VNI_TYPE_EXPERIMENTAL</dfn> 0xfe</u></td></tr>
<tr><th id="8764">8764</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VSID_VALUE_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VSID_VALUE_LBN">MC_CMD_FILTER_OP_V3_IN_VSID_VALUE_LBN</dfn> 0</u></td></tr>
<tr><th id="8765">8765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VSID_VALUE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VSID_VALUE_WIDTH">MC_CMD_FILTER_OP_V3_IN_VSID_VALUE_WIDTH</dfn> 24</u></td></tr>
<tr><th id="8766">8766</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VSID_TYPE_LBN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VSID_TYPE_LBN">MC_CMD_FILTER_OP_V3_IN_VSID_TYPE_LBN</dfn> 24</u></td></tr>
<tr><th id="8767">8767</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VSID_TYPE_WIDTH" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VSID_TYPE_WIDTH">MC_CMD_FILTER_OP_V3_IN_VSID_TYPE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="8768">8768</th><td><i>/* enum: Match NVGRE traffic with this VSID */</i></td></tr>
<tr><th id="8769">8769</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_VSID_TYPE_NVGRE" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_VSID_TYPE_NVGRE">MC_CMD_FILTER_OP_V3_IN_VSID_TYPE_NVGRE</dfn> 0x0</u></td></tr>
<tr><th id="8770">8770</th><td><i>/* source IP address to match (as bytes in network order; set last 12 bytes to</i></td></tr>
<tr><th id="8771">8771</th><td><i> * 0 for IPv4 address)</i></td></tr>
<tr><th id="8772">8772</th><td><i> */</i></td></tr>
<tr><th id="8773">8773</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_SRC_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_SRC_IP_OFST">MC_CMD_FILTER_OP_V3_IN_SRC_IP_OFST</dfn> 76</u></td></tr>
<tr><th id="8774">8774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_SRC_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_SRC_IP_LEN">MC_CMD_FILTER_OP_V3_IN_SRC_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8775">8775</th><td><i>/* destination IP address to match (as bytes in network order; set last 12</i></td></tr>
<tr><th id="8776">8776</th><td><i> * bytes to 0 for IPv4 address)</i></td></tr>
<tr><th id="8777">8777</th><td><i> */</i></td></tr>
<tr><th id="8778">8778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_DST_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_DST_IP_OFST">MC_CMD_FILTER_OP_V3_IN_DST_IP_OFST</dfn> 92</u></td></tr>
<tr><th id="8779">8779</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_DST_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_DST_IP_LEN">MC_CMD_FILTER_OP_V3_IN_DST_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8780">8780</th><td><i>/* VXLAN/NVGRE inner frame source MAC address to match (as bytes in network</i></td></tr>
<tr><th id="8781">8781</th><td><i> * order)</i></td></tr>
<tr><th id="8782">8782</th><td><i> */</i></td></tr>
<tr><th id="8783">8783</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_MAC_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_MAC_OFST</dfn> 108</u></td></tr>
<tr><th id="8784">8784</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_MAC_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8785">8785</th><td><i>/* VXLAN/NVGRE inner frame source port to match (as bytes in network order) */</i></td></tr>
<tr><th id="8786">8786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_PORT_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_PORT_OFST</dfn> 114</u></td></tr>
<tr><th id="8787">8787</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_PORT_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8788">8788</th><td><i>/* VXLAN/NVGRE inner frame destination MAC address to match (as bytes in</i></td></tr>
<tr><th id="8789">8789</th><td><i> * network order)</i></td></tr>
<tr><th id="8790">8790</th><td><i> */</i></td></tr>
<tr><th id="8791">8791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_MAC_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_MAC_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_DST_MAC_OFST</dfn> 116</u></td></tr>
<tr><th id="8792">8792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_MAC_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_MAC_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_DST_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="8793">8793</th><td><i>/* VXLAN/NVGRE inner frame destination port to match (as bytes in network</i></td></tr>
<tr><th id="8794">8794</th><td><i> * order)</i></td></tr>
<tr><th id="8795">8795</th><td><i> */</i></td></tr>
<tr><th id="8796">8796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_PORT_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_PORT_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_DST_PORT_OFST</dfn> 122</u></td></tr>
<tr><th id="8797">8797</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_PORT_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_PORT_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_DST_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="8798">8798</th><td><i>/* VXLAN/NVGRE inner frame Ethernet type to match (as bytes in network order)</i></td></tr>
<tr><th id="8799">8799</th><td><i> */</i></td></tr>
<tr><th id="8800">8800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_ETHER_TYPE_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_ETHER_TYPE_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_ETHER_TYPE_OFST</dfn> 124</u></td></tr>
<tr><th id="8801">8801</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_ETHER_TYPE_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_ETHER_TYPE_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_ETHER_TYPE_LEN</dfn> 2</u></td></tr>
<tr><th id="8802">8802</th><td><i>/* VXLAN/NVGRE inner frame Inner VLAN tag to match (as bytes in network order)</i></td></tr>
<tr><th id="8803">8803</th><td><i> */</i></td></tr>
<tr><th id="8804">8804</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_INNER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_INNER_VLAN_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_INNER_VLAN_OFST</dfn> 126</u></td></tr>
<tr><th id="8805">8805</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_INNER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_INNER_VLAN_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_INNER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8806">8806</th><td><i>/* VXLAN/NVGRE inner frame Outer VLAN tag to match (as bytes in network order)</i></td></tr>
<tr><th id="8807">8807</th><td><i> */</i></td></tr>
<tr><th id="8808">8808</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_OUTER_VLAN_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_OUTER_VLAN_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_OUTER_VLAN_OFST</dfn> 128</u></td></tr>
<tr><th id="8809">8809</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_OUTER_VLAN_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_OUTER_VLAN_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_OUTER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="8810">8810</th><td><i>/* VXLAN/NVGRE inner frame IP protocol to match (in low byte; set high byte to</i></td></tr>
<tr><th id="8811">8811</th><td><i> * 0)</i></td></tr>
<tr><th id="8812">8812</th><td><i> */</i></td></tr>
<tr><th id="8813">8813</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_IP_PROTO_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_IP_PROTO_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_IP_PROTO_OFST</dfn> 130</u></td></tr>
<tr><th id="8814">8814</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_IP_PROTO_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_IP_PROTO_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_IP_PROTO_LEN</dfn> 2</u></td></tr>
<tr><th id="8815">8815</th><td><i>/* VXLAN/NVGRE inner frame Firmware defined register 0 to match (reserved; set</i></td></tr>
<tr><th id="8816">8816</th><td><i> * to 0)</i></td></tr>
<tr><th id="8817">8817</th><td><i> */</i></td></tr>
<tr><th id="8818">8818</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF0_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF0_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF0_OFST</dfn> 132</u></td></tr>
<tr><th id="8819">8819</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF0_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF0_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF0_LEN</dfn> 4</u></td></tr>
<tr><th id="8820">8820</th><td><i>/* VXLAN/NVGRE inner frame Firmware defined register 1 to match (reserved; set</i></td></tr>
<tr><th id="8821">8821</th><td><i> * to 0)</i></td></tr>
<tr><th id="8822">8822</th><td><i> */</i></td></tr>
<tr><th id="8823">8823</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF1_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF1_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF1_OFST</dfn> 136</u></td></tr>
<tr><th id="8824">8824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF1_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF1_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_FWDEF1_LEN</dfn> 4</u></td></tr>
<tr><th id="8825">8825</th><td><i>/* VXLAN/NVGRE inner frame source IP address to match (as bytes in network</i></td></tr>
<tr><th id="8826">8826</th><td><i> * order; set last 12 bytes to 0 for IPv4 address)</i></td></tr>
<tr><th id="8827">8827</th><td><i> */</i></td></tr>
<tr><th id="8828">8828</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_IP_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_IP_OFST</dfn> 140</u></td></tr>
<tr><th id="8829">8829</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_IP_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_SRC_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8830">8830</th><td><i>/* VXLAN/NVGRE inner frame destination IP address to match (as bytes in network</i></td></tr>
<tr><th id="8831">8831</th><td><i> * order; set last 12 bytes to 0 for IPv4 address)</i></td></tr>
<tr><th id="8832">8832</th><td><i> */</i></td></tr>
<tr><th id="8833">8833</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_IP_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_IP_OFST">MC_CMD_FILTER_OP_V3_IN_IFRM_DST_IP_OFST</dfn> 156</u></td></tr>
<tr><th id="8834">8834</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_IP_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_IFRM_DST_IP_LEN">MC_CMD_FILTER_OP_V3_IN_IFRM_DST_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="8835">8835</th><td><i>/* Set an action for all packets matching this filter. The DPDK driver and dpdk</i></td></tr>
<tr><th id="8836">8836</th><td><i> * f/w variant use their own specific delivery structures, which are documented</i></td></tr>
<tr><th id="8837">8837</th><td><i> * in the DPDK Firmware Driver Interface (SF-119419-TC). Requesting anything</i></td></tr>
<tr><th id="8838">8838</th><td><i> * other than MATCH_ACTION_NONE when the NIC is running another f/w variant</i></td></tr>
<tr><th id="8839">8839</th><td><i> * will cause the filter insertion to fail with ENOTSUP.</i></td></tr>
<tr><th id="8840">8840</th><td><i> */</i></td></tr>
<tr><th id="8841">8841</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_OFST">MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_OFST</dfn> 172</u></td></tr>
<tr><th id="8842">8842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_LEN">MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_LEN</dfn> 4</u></td></tr>
<tr><th id="8843">8843</th><td><i>/* enum: do nothing extra */</i></td></tr>
<tr><th id="8844">8844</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_NONE" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_NONE">MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_NONE</dfn> 0x0</u></td></tr>
<tr><th id="8845">8845</th><td><i>/* enum: Set the match flag in the packet prefix for packets matching the</i></td></tr>
<tr><th id="8846">8846</th><td><i> * filter (only with dpdk firmware, otherwise fails with ENOTSUP). Used to</i></td></tr>
<tr><th id="8847">8847</th><td><i> * support the DPDK rte_flow "FLAG" action.</i></td></tr>
<tr><th id="8848">8848</th><td><i> */</i></td></tr>
<tr><th id="8849">8849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_FLAG" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_FLAG">MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_FLAG</dfn> 0x1</u></td></tr>
<tr><th id="8850">8850</th><td><i>/* enum: Insert MATCH_MARK_VALUE into the packet prefix for packets matching</i></td></tr>
<tr><th id="8851">8851</th><td><i> * the filter (only with dpdk firmware, otherwise fails with ENOTSUP). Used to</i></td></tr>
<tr><th id="8852">8852</th><td><i> * support the DPDK rte_flow "MARK" action.</i></td></tr>
<tr><th id="8853">8853</th><td><i> */</i></td></tr>
<tr><th id="8854">8854</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_MARK" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_MARK">MC_CMD_FILTER_OP_V3_IN_MATCH_ACTION_MARK</dfn> 0x2</u></td></tr>
<tr><th id="8855">8855</th><td><i>/* the mark value for MATCH_ACTION_MARK. Requesting a value larger than the</i></td></tr>
<tr><th id="8856">8856</th><td><i> * maximum (obtained from MC_CMD_GET_CAPABILITIES_V5/FILTER_ACTION_MARK_MAX)</i></td></tr>
<tr><th id="8857">8857</th><td><i> * will cause the filter insertion to fail with EINVAL.</i></td></tr>
<tr><th id="8858">8858</th><td><i> */</i></td></tr>
<tr><th id="8859">8859</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_MARK_VALUE_OFST" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_MARK_VALUE_OFST">MC_CMD_FILTER_OP_V3_IN_MATCH_MARK_VALUE_OFST</dfn> 176</u></td></tr>
<tr><th id="8860">8860</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_MARK_VALUE_LEN" data-ref="_M/MC_CMD_FILTER_OP_V3_IN_MATCH_MARK_VALUE_LEN">MC_CMD_FILTER_OP_V3_IN_MATCH_MARK_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="8861">8861</th><td></td></tr>
<tr><th id="8862">8862</th><td><i>/* MC_CMD_FILTER_OP_OUT msgresponse */</i></td></tr>
<tr><th id="8863">8863</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_OUT_LEN" data-ref="_M/MC_CMD_FILTER_OP_OUT_LEN">MC_CMD_FILTER_OP_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="8864">8864</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="8865">8865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_OUT_OP_OFST" data-ref="_M/MC_CMD_FILTER_OP_OUT_OP_OFST">MC_CMD_FILTER_OP_OUT_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="8866">8866</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_OUT_OP_LEN" data-ref="_M/MC_CMD_FILTER_OP_OUT_OP_LEN">MC_CMD_FILTER_OP_OUT_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="8867">8867</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="8868">8868</th><td><i>/*               MC_CMD_FILTER_OP_IN/OP */</i></td></tr>
<tr><th id="8869">8869</th><td><i>/* Returned filter handle (for insert / subscribe operations). Note that these</i></td></tr>
<tr><th id="8870">8870</th><td><i> * handles should be considered opaque to the host, although a value of</i></td></tr>
<tr><th id="8871">8871</th><td><i> * 0xFFFFFFFF_FFFFFFFF is guaranteed never to be a valid handle.</i></td></tr>
<tr><th id="8872">8872</th><td><i> */</i></td></tr>
<tr><th id="8873">8873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_OUT_HANDLE_OFST" data-ref="_M/MC_CMD_FILTER_OP_OUT_HANDLE_OFST">MC_CMD_FILTER_OP_OUT_HANDLE_OFST</dfn> 4</u></td></tr>
<tr><th id="8874">8874</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_OUT_HANDLE_LEN" data-ref="_M/MC_CMD_FILTER_OP_OUT_HANDLE_LEN">MC_CMD_FILTER_OP_OUT_HANDLE_LEN</dfn> 8</u></td></tr>
<tr><th id="8875">8875</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_OUT_HANDLE_LO_OFST" data-ref="_M/MC_CMD_FILTER_OP_OUT_HANDLE_LO_OFST">MC_CMD_FILTER_OP_OUT_HANDLE_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="8876">8876</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_OUT_HANDLE_HI_OFST" data-ref="_M/MC_CMD_FILTER_OP_OUT_HANDLE_HI_OFST">MC_CMD_FILTER_OP_OUT_HANDLE_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="8877">8877</th><td><i>/* enum: guaranteed invalid filter handle (low 32 bits) */</i></td></tr>
<tr><th id="8878">8878</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_OUT_HANDLE_LO_INVALID" data-ref="_M/MC_CMD_FILTER_OP_OUT_HANDLE_LO_INVALID">MC_CMD_FILTER_OP_OUT_HANDLE_LO_INVALID</dfn> 0xffffffff</u></td></tr>
<tr><th id="8879">8879</th><td><i>/* enum: guaranteed invalid filter handle (high 32 bits) */</i></td></tr>
<tr><th id="8880">8880</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_OUT_HANDLE_HI_INVALID" data-ref="_M/MC_CMD_FILTER_OP_OUT_HANDLE_HI_INVALID">MC_CMD_FILTER_OP_OUT_HANDLE_HI_INVALID</dfn> 0xffffffff</u></td></tr>
<tr><th id="8881">8881</th><td></td></tr>
<tr><th id="8882">8882</th><td><i>/* MC_CMD_FILTER_OP_EXT_OUT msgresponse */</i></td></tr>
<tr><th id="8883">8883</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_OUT_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_OUT_LEN">MC_CMD_FILTER_OP_EXT_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="8884">8884</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="8885">8885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_OUT_OP_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_OUT_OP_OFST">MC_CMD_FILTER_OP_EXT_OUT_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="8886">8886</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_OUT_OP_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_OUT_OP_LEN">MC_CMD_FILTER_OP_EXT_OUT_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="8887">8887</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="8888">8888</th><td><i>/*               MC_CMD_FILTER_OP_EXT_IN/OP */</i></td></tr>
<tr><th id="8889">8889</th><td><i>/* Returned filter handle (for insert / subscribe operations). Note that these</i></td></tr>
<tr><th id="8890">8890</th><td><i> * handles should be considered opaque to the host, although a value of</i></td></tr>
<tr><th id="8891">8891</th><td><i> * 0xFFFFFFFF_FFFFFFFF is guaranteed never to be a valid handle.</i></td></tr>
<tr><th id="8892">8892</th><td><i> */</i></td></tr>
<tr><th id="8893">8893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_OUT_HANDLE_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_OUT_HANDLE_OFST">MC_CMD_FILTER_OP_EXT_OUT_HANDLE_OFST</dfn> 4</u></td></tr>
<tr><th id="8894">8894</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_OUT_HANDLE_LEN" data-ref="_M/MC_CMD_FILTER_OP_EXT_OUT_HANDLE_LEN">MC_CMD_FILTER_OP_EXT_OUT_HANDLE_LEN</dfn> 8</u></td></tr>
<tr><th id="8895">8895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_OUT_HANDLE_LO_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_OUT_HANDLE_LO_OFST">MC_CMD_FILTER_OP_EXT_OUT_HANDLE_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="8896">8896</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FILTER_OP_EXT_OUT_HANDLE_HI_OFST" data-ref="_M/MC_CMD_FILTER_OP_EXT_OUT_HANDLE_HI_OFST">MC_CMD_FILTER_OP_EXT_OUT_HANDLE_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="8897">8897</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="8898">8898</th><td><i>/*               MC_CMD_FILTER_OP_OUT/HANDLE */</i></td></tr>
<tr><th id="8899">8899</th><td></td></tr>
<tr><th id="8900">8900</th><td></td></tr>
<tr><th id="8901">8901</th><td><i>/***********************************/</i></td></tr>
<tr><th id="8902">8902</th><td><i>/* MC_CMD_GET_PARSER_DISP_INFO</i></td></tr>
<tr><th id="8903">8903</th><td><i> * Get information related to the parser-dispatcher subsystem</i></td></tr>
<tr><th id="8904">8904</th><td><i> */</i></td></tr>
<tr><th id="8905">8905</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO">MC_CMD_GET_PARSER_DISP_INFO</dfn> 0xe4</u></td></tr>
<tr><th id="8906">8906</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xe4_PRIVILEGE_CTG">MC_CMD_0xe4_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="8907">8907</th><td></td></tr>
<tr><th id="8908">8908</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xe4_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xe4_PRIVILEGE_CTG">MC_CMD_0xe4_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="8909">8909</th><td></td></tr>
<tr><th id="8910">8910</th><td><i>/* MC_CMD_GET_PARSER_DISP_INFO_IN msgrequest */</i></td></tr>
<tr><th id="8911">8911</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_LEN">MC_CMD_GET_PARSER_DISP_INFO_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="8912">8912</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="8913">8913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_OFST">MC_CMD_GET_PARSER_DISP_INFO_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="8914">8914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_LEN">MC_CMD_GET_PARSER_DISP_INFO_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="8915">8915</th><td><i>/* enum: read the list of supported RX filter matches */</i></td></tr>
<tr><th id="8916">8916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_SUPPORTED_RX_MATCHES" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_SUPPORTED_RX_MATCHES">MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_SUPPORTED_RX_MATCHES</dfn> 0x1</u></td></tr>
<tr><th id="8917">8917</th><td><i>/* enum: read flags indicating restrictions on filter insertion for the calling</i></td></tr>
<tr><th id="8918">8918</th><td><i> * client</i></td></tr>
<tr><th id="8919">8919</th><td><i> */</i></td></tr>
<tr><th id="8920">8920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_RESTRICTIONS" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_RESTRICTIONS">MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_RESTRICTIONS</dfn> 0x2</u></td></tr>
<tr><th id="8921">8921</th><td><i>/* enum: read properties relating to security rules (Medford-only; for use by</i></td></tr>
<tr><th id="8922">8922</th><td><i> * SolarSecure apps, not directly by drivers. See SF-114946-SW.)</i></td></tr>
<tr><th id="8923">8923</th><td><i> */</i></td></tr>
<tr><th id="8924">8924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_SECURITY_RULE_INFO" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_SECURITY_RULE_INFO">MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_SECURITY_RULE_INFO</dfn> 0x3</u></td></tr>
<tr><th id="8925">8925</th><td><i>/* enum: read the list of supported RX filter matches for VXLAN/NVGRE</i></td></tr>
<tr><th id="8926">8926</th><td><i> * encapsulated frames, which follow a different match sequence to normal</i></td></tr>
<tr><th id="8927">8927</th><td><i> * frames (Medford only)</i></td></tr>
<tr><th id="8928">8928</th><td><i> */</i></td></tr>
<tr><th id="8929">8929</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_SUPPORTED_ENCAP_RX_MATCHES" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_SUPPORTED_ENCAP_RX_MATCHES">MC_CMD_GET_PARSER_DISP_INFO_IN_OP_GET_SUPPORTED_ENCAP_RX_MATCHES</dfn> 0x4</u></td></tr>
<tr><th id="8930">8930</th><td></td></tr>
<tr><th id="8931">8931</th><td><i>/* MC_CMD_GET_PARSER_DISP_INFO_OUT msgresponse */</i></td></tr>
<tr><th id="8932">8932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_LENMIN" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_LENMIN">MC_CMD_GET_PARSER_DISP_INFO_OUT_LENMIN</dfn> 8</u></td></tr>
<tr><th id="8933">8933</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_LENMAX" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_LENMAX">MC_CMD_GET_PARSER_DISP_INFO_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="8934">8934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_LEN">MC_CMD_GET_PARSER_DISP_INFO_OUT_LEN</dfn>(num) (8+4*(num))</u></td></tr>
<tr><th id="8935">8935</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="8936">8936</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_OP_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_OP_OFST">MC_CMD_GET_PARSER_DISP_INFO_OUT_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="8937">8937</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_OP_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_OP_LEN">MC_CMD_GET_PARSER_DISP_INFO_OUT_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="8938">8938</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="8939">8939</th><td><i>/*               MC_CMD_GET_PARSER_DISP_INFO_IN/OP */</i></td></tr>
<tr><th id="8940">8940</th><td><i>/* number of supported match types */</i></td></tr>
<tr><th id="8941">8941</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_NUM_SUPPORTED_MATCHES_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_NUM_SUPPORTED_MATCHES_OFST">MC_CMD_GET_PARSER_DISP_INFO_OUT_NUM_SUPPORTED_MATCHES_OFST</dfn> 4</u></td></tr>
<tr><th id="8942">8942</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_NUM_SUPPORTED_MATCHES_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_NUM_SUPPORTED_MATCHES_LEN">MC_CMD_GET_PARSER_DISP_INFO_OUT_NUM_SUPPORTED_MATCHES_LEN</dfn> 4</u></td></tr>
<tr><th id="8943">8943</th><td><i>/* array of supported match types (valid MATCH_FIELDS values for</i></td></tr>
<tr><th id="8944">8944</th><td><i> * MC_CMD_FILTER_OP) sorted in decreasing priority order</i></td></tr>
<tr><th id="8945">8945</th><td><i> */</i></td></tr>
<tr><th id="8946">8946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_OFST">MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_OFST</dfn> 8</u></td></tr>
<tr><th id="8947">8947</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_LEN">MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_LEN</dfn> 4</u></td></tr>
<tr><th id="8948">8948</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_MINNUM" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_MINNUM">MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_MINNUM</dfn> 0</u></td></tr>
<tr><th id="8949">8949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_MAXNUM" data-ref="_M/MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_MAXNUM">MC_CMD_GET_PARSER_DISP_INFO_OUT_SUPPORTED_MATCHES_MAXNUM</dfn> 61</u></td></tr>
<tr><th id="8950">8950</th><td></td></tr>
<tr><th id="8951">8951</th><td><i>/* MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT msgresponse */</i></td></tr>
<tr><th id="8952">8952</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_LEN">MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="8953">8953</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="8954">8954</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_OP_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_OP_OFST">MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="8955">8955</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_OP_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_OP_LEN">MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="8956">8956</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="8957">8957</th><td><i>/*               MC_CMD_GET_PARSER_DISP_INFO_IN/OP */</i></td></tr>
<tr><th id="8958">8958</th><td><i>/* bitfield of filter insertion restrictions */</i></td></tr>
<tr><th id="8959">8959</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_RESTRICTION_FLAGS_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_RESTRICTION_FLAGS_OFST">MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_RESTRICTION_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="8960">8960</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_RESTRICTION_FLAGS_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_RESTRICTION_FLAGS_LEN">MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_RESTRICTION_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="8961">8961</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_DST_IP_MCAST_ONLY_LBN" data-ref="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_DST_IP_MCAST_ONLY_LBN">MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_DST_IP_MCAST_ONLY_LBN</dfn> 0</u></td></tr>
<tr><th id="8962">8962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_DST_IP_MCAST_ONLY_WIDTH" data-ref="_M/MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_DST_IP_MCAST_ONLY_WIDTH">MC_CMD_GET_PARSER_DISP_RESTRICTIONS_OUT_DST_IP_MCAST_ONLY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="8963">8963</th><td></td></tr>
<tr><th id="8964">8964</th><td><i>/* MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT msgresponse:</i></td></tr>
<tr><th id="8965">8965</th><td><i> * GET_PARSER_DISP_INFO response format for OP_GET_SECURITY_RULE_INFO.</i></td></tr>
<tr><th id="8966">8966</th><td><i> * (Medford-only; for use by SolarSecure apps, not directly by drivers. See</i></td></tr>
<tr><th id="8967">8967</th><td><i> * SF-114946-SW.) NOTE - this message definition is provisional. It has not yet</i></td></tr>
<tr><th id="8968">8968</th><td><i> * been used in any released code and may change during development. This note</i></td></tr>
<tr><th id="8969">8969</th><td><i> * will be removed once it is regarded as stable.</i></td></tr>
<tr><th id="8970">8970</th><td><i> */</i></td></tr>
<tr><th id="8971">8971</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_LEN</dfn> 36</u></td></tr>
<tr><th id="8972">8972</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="8973">8973</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_OP_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_OP_OFST">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="8974">8974</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_OP_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_OP_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="8975">8975</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="8976">8976</th><td><i>/*               MC_CMD_GET_PARSER_DISP_INFO_IN/OP */</i></td></tr>
<tr><th id="8977">8977</th><td><i>/* a version number representing the set of rule lookups that are implemented</i></td></tr>
<tr><th id="8978">8978</th><td><i> * by the currently running firmware</i></td></tr>
<tr><th id="8979">8979</th><td><i> */</i></td></tr>
<tr><th id="8980">8980</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_RULES_VERSION_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_RULES_VERSION_OFST">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_RULES_VERSION_OFST</dfn> 4</u></td></tr>
<tr><th id="8981">8981</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_RULES_VERSION_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_RULES_VERSION_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_RULES_VERSION_LEN</dfn> 4</u></td></tr>
<tr><th id="8982">8982</th><td><i>/* enum: implements lookup sequences described in SF-114946-SW draft C */</i></td></tr>
<tr><th id="8983">8983</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_RULES_VERSION_SF_114946_SW_C" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_RULES_VERSION_SF_114946_SW_C">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_RULES_VERSION_SF_114946_SW_C</dfn> 0x0</u></td></tr>
<tr><th id="8984">8984</th><td><i>/* the number of nodes in the subnet map */</i></td></tr>
<tr><th id="8985">8985</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_NODES_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_NODES_OFST">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_NODES_OFST</dfn> 8</u></td></tr>
<tr><th id="8986">8986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_NODES_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_NODES_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_NODES_LEN</dfn> 4</u></td></tr>
<tr><th id="8987">8987</th><td><i>/* the number of entries in one subnet map node */</i></td></tr>
<tr><th id="8988">8988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_ENTRIES_PER_NODE_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_ENTRIES_PER_NODE_OFST">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_ENTRIES_PER_NODE_OFST</dfn> 12</u></td></tr>
<tr><th id="8989">8989</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_ENTRIES_PER_NODE_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_ENTRIES_PER_NODE_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_MAP_NUM_ENTRIES_PER_NODE_LEN</dfn> 4</u></td></tr>
<tr><th id="8990">8990</th><td><i>/* minimum valid value for a subnet ID in a subnet map leaf */</i></td></tr>
<tr><th id="8991">8991</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MIN_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MIN_OFST">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MIN_OFST</dfn> 16</u></td></tr>
<tr><th id="8992">8992</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MIN_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MIN_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MIN_LEN</dfn> 4</u></td></tr>
<tr><th id="8993">8993</th><td><i>/* maximum valid value for a subnet ID in a subnet map leaf */</i></td></tr>
<tr><th id="8994">8994</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MAX_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MAX_OFST">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MAX_OFST</dfn> 20</u></td></tr>
<tr><th id="8995">8995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MAX_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MAX_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_SUBNET_ID_MAX_LEN</dfn> 4</u></td></tr>
<tr><th id="8996">8996</th><td><i>/* the number of entries in the local and remote port range maps */</i></td></tr>
<tr><th id="8997">8997</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_TREE_NUM_ENTRIES_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_TREE_NUM_ENTRIES_OFST">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_TREE_NUM_ENTRIES_OFST</dfn> 24</u></td></tr>
<tr><th id="8998">8998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_TREE_NUM_ENTRIES_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_TREE_NUM_ENTRIES_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_TREE_NUM_ENTRIES_LEN</dfn> 4</u></td></tr>
<tr><th id="8999">8999</th><td><i>/* minimum valid value for a portrange ID in a port range map leaf */</i></td></tr>
<tr><th id="9000">9000</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MIN_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MIN_OFST">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MIN_OFST</dfn> 28</u></td></tr>
<tr><th id="9001">9001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MIN_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MIN_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MIN_LEN</dfn> 4</u></td></tr>
<tr><th id="9002">9002</th><td><i>/* maximum valid value for a portrange ID in a port range map leaf */</i></td></tr>
<tr><th id="9003">9003</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MAX_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MAX_OFST">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MAX_OFST</dfn> 32</u></td></tr>
<tr><th id="9004">9004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MAX_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MAX_LEN">MC_CMD_GET_PARSER_DISP_SECURITY_RULE_INFO_OUT_PORTRANGE_ID_MAX_LEN</dfn> 4</u></td></tr>
<tr><th id="9005">9005</th><td></td></tr>
<tr><th id="9006">9006</th><td></td></tr>
<tr><th id="9007">9007</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9008">9008</th><td><i>/* MC_CMD_PARSER_DISP_RW</i></td></tr>
<tr><th id="9009">9009</th><td><i> * Direct read/write of parser-dispatcher state (DICPUs and LUE) for debugging.</i></td></tr>
<tr><th id="9010">9010</th><td><i> * Please note that this interface is only of use to debug tools which have</i></td></tr>
<tr><th id="9011">9011</th><td><i> * knowledge of firmware and hardware data structures; nothing here is intended</i></td></tr>
<tr><th id="9012">9012</th><td><i> * for use by normal driver code. Note that although this command is in the</i></td></tr>
<tr><th id="9013">9013</th><td><i> * Admin privilege group, in tamperproof adapters, only read operations are</i></td></tr>
<tr><th id="9014">9014</th><td><i> * permitted.</i></td></tr>
<tr><th id="9015">9015</th><td><i> */</i></td></tr>
<tr><th id="9016">9016</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW" data-ref="_M/MC_CMD_PARSER_DISP_RW">MC_CMD_PARSER_DISP_RW</dfn> 0xe5</u></td></tr>
<tr><th id="9017">9017</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xe5_PRIVILEGE_CTG">MC_CMD_0xe5_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9018">9018</th><td></td></tr>
<tr><th id="9019">9019</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xe5_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xe5_PRIVILEGE_CTG">MC_CMD_0xe5_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="9020">9020</th><td></td></tr>
<tr><th id="9021">9021</th><td><i>/* MC_CMD_PARSER_DISP_RW_IN msgrequest */</i></td></tr>
<tr><th id="9022">9022</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_LEN">MC_CMD_PARSER_DISP_RW_IN_LEN</dfn> 32</u></td></tr>
<tr><th id="9023">9023</th><td><i>/* identifies the target of the operation */</i></td></tr>
<tr><th id="9024">9024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_TARGET_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_TARGET_OFST">MC_CMD_PARSER_DISP_RW_IN_TARGET_OFST</dfn> 0</u></td></tr>
<tr><th id="9025">9025</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_TARGET_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_TARGET_LEN">MC_CMD_PARSER_DISP_RW_IN_TARGET_LEN</dfn> 4</u></td></tr>
<tr><th id="9026">9026</th><td><i>/* enum: RX dispatcher CPU */</i></td></tr>
<tr><th id="9027">9027</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_RX_DICPU" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_RX_DICPU">MC_CMD_PARSER_DISP_RW_IN_RX_DICPU</dfn> 0x0</u></td></tr>
<tr><th id="9028">9028</th><td><i>/* enum: TX dispatcher CPU */</i></td></tr>
<tr><th id="9029">9029</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_TX_DICPU" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_TX_DICPU">MC_CMD_PARSER_DISP_RW_IN_TX_DICPU</dfn> 0x1</u></td></tr>
<tr><th id="9030">9030</th><td><i>/* enum: Lookup engine (with original metadata format). Deprecated; used only</i></td></tr>
<tr><th id="9031">9031</th><td><i> * by cmdclient as a fallback for very old Huntington firmware, and not</i></td></tr>
<tr><th id="9032">9032</th><td><i> * supported in firmware beyond v6.4.0.1005. Use LUE_VERSIONED_METADATA</i></td></tr>
<tr><th id="9033">9033</th><td><i> * instead.</i></td></tr>
<tr><th id="9034">9034</th><td><i> */</i></td></tr>
<tr><th id="9035">9035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_LUE" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_LUE">MC_CMD_PARSER_DISP_RW_IN_LUE</dfn> 0x2</u></td></tr>
<tr><th id="9036">9036</th><td><i>/* enum: Lookup engine (with requested metadata format) */</i></td></tr>
<tr><th id="9037">9037</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_VERSIONED_METADATA" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_VERSIONED_METADATA">MC_CMD_PARSER_DISP_RW_IN_LUE_VERSIONED_METADATA</dfn> 0x3</u></td></tr>
<tr><th id="9038">9038</th><td><i>/* enum: RX0 dispatcher CPU (alias for RX_DICPU; Medford has 2 RX DICPUs) */</i></td></tr>
<tr><th id="9039">9039</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_RX0_DICPU" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_RX0_DICPU">MC_CMD_PARSER_DISP_RW_IN_RX0_DICPU</dfn> 0x0</u></td></tr>
<tr><th id="9040">9040</th><td><i>/* enum: RX1 dispatcher CPU (only valid for Medford) */</i></td></tr>
<tr><th id="9041">9041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_RX1_DICPU" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_RX1_DICPU">MC_CMD_PARSER_DISP_RW_IN_RX1_DICPU</dfn> 0x4</u></td></tr>
<tr><th id="9042">9042</th><td><i>/* enum: Miscellaneous other state (only valid for Medford) */</i></td></tr>
<tr><th id="9043">9043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_MISC_STATE" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_MISC_STATE">MC_CMD_PARSER_DISP_RW_IN_MISC_STATE</dfn> 0x5</u></td></tr>
<tr><th id="9044">9044</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="9045">9045</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_OP_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_OP_OFST">MC_CMD_PARSER_DISP_RW_IN_OP_OFST</dfn> 4</u></td></tr>
<tr><th id="9046">9046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_OP_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_OP_LEN">MC_CMD_PARSER_DISP_RW_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="9047">9047</th><td><i>/* enum: Read a word of DICPU DMEM or a LUE entry */</i></td></tr>
<tr><th id="9048">9048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_READ" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_READ">MC_CMD_PARSER_DISP_RW_IN_READ</dfn> 0x0</u></td></tr>
<tr><th id="9049">9049</th><td><i>/* enum: Write a word of DICPU DMEM or a LUE entry. Not permitted on</i></td></tr>
<tr><th id="9050">9050</th><td><i> * tamperproof adapters.</i></td></tr>
<tr><th id="9051">9051</th><td><i> */</i></td></tr>
<tr><th id="9052">9052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_WRITE" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_WRITE">MC_CMD_PARSER_DISP_RW_IN_WRITE</dfn> 0x1</u></td></tr>
<tr><th id="9053">9053</th><td><i>/* enum: Read-modify-write a word of DICPU DMEM (not valid for LUE). Not</i></td></tr>
<tr><th id="9054">9054</th><td><i> * permitted on tamperproof adapters.</i></td></tr>
<tr><th id="9055">9055</th><td><i> */</i></td></tr>
<tr><th id="9056">9056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_RMW" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_RMW">MC_CMD_PARSER_DISP_RW_IN_RMW</dfn> 0x2</u></td></tr>
<tr><th id="9057">9057</th><td><i>/* data memory address (DICPU targets) or LUE index (LUE targets) */</i></td></tr>
<tr><th id="9058">9058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_ADDRESS_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_ADDRESS_OFST">MC_CMD_PARSER_DISP_RW_IN_ADDRESS_OFST</dfn> 8</u></td></tr>
<tr><th id="9059">9059</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_ADDRESS_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_ADDRESS_LEN">MC_CMD_PARSER_DISP_RW_IN_ADDRESS_LEN</dfn> 4</u></td></tr>
<tr><th id="9060">9060</th><td><i>/* selector (for MISC_STATE target) */</i></td></tr>
<tr><th id="9061">9061</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_SELECTOR_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_SELECTOR_OFST">MC_CMD_PARSER_DISP_RW_IN_SELECTOR_OFST</dfn> 8</u></td></tr>
<tr><th id="9062">9062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_SELECTOR_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_SELECTOR_LEN">MC_CMD_PARSER_DISP_RW_IN_SELECTOR_LEN</dfn> 4</u></td></tr>
<tr><th id="9063">9063</th><td><i>/* enum: Port to datapath mapping */</i></td></tr>
<tr><th id="9064">9064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_PORT_DP_MAPPING" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_PORT_DP_MAPPING">MC_CMD_PARSER_DISP_RW_IN_PORT_DP_MAPPING</dfn> 0x1</u></td></tr>
<tr><th id="9065">9065</th><td><i>/* value to write (for DMEM writes) */</i></td></tr>
<tr><th id="9066">9066</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_WRITE_VALUE_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_WRITE_VALUE_OFST">MC_CMD_PARSER_DISP_RW_IN_DMEM_WRITE_VALUE_OFST</dfn> 12</u></td></tr>
<tr><th id="9067">9067</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_WRITE_VALUE_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_WRITE_VALUE_LEN">MC_CMD_PARSER_DISP_RW_IN_DMEM_WRITE_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="9068">9068</th><td><i>/* XOR value (for DMEM read-modify-writes: new = (old &amp; mask) ^ value) */</i></td></tr>
<tr><th id="9069">9069</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_XOR_VALUE_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_XOR_VALUE_OFST">MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_XOR_VALUE_OFST</dfn> 12</u></td></tr>
<tr><th id="9070">9070</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_XOR_VALUE_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_XOR_VALUE_LEN">MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_XOR_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="9071">9071</th><td><i>/* AND mask (for DMEM read-modify-writes: new = (old &amp; mask) ^ value) */</i></td></tr>
<tr><th id="9072">9072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_AND_MASK_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_AND_MASK_OFST">MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_AND_MASK_OFST</dfn> 16</u></td></tr>
<tr><th id="9073">9073</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_AND_MASK_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_AND_MASK_LEN">MC_CMD_PARSER_DISP_RW_IN_DMEM_RMW_AND_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="9074">9074</th><td><i>/* metadata format (for LUE reads using LUE_VERSIONED_METADATA) */</i></td></tr>
<tr><th id="9075">9075</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_READ_METADATA_VERSION_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_READ_METADATA_VERSION_OFST">MC_CMD_PARSER_DISP_RW_IN_LUE_READ_METADATA_VERSION_OFST</dfn> 12</u></td></tr>
<tr><th id="9076">9076</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_READ_METADATA_VERSION_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_READ_METADATA_VERSION_LEN">MC_CMD_PARSER_DISP_RW_IN_LUE_READ_METADATA_VERSION_LEN</dfn> 4</u></td></tr>
<tr><th id="9077">9077</th><td><i>/* value to write (for LUE writes) */</i></td></tr>
<tr><th id="9078">9078</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_WRITE_VALUE_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_WRITE_VALUE_OFST">MC_CMD_PARSER_DISP_RW_IN_LUE_WRITE_VALUE_OFST</dfn> 12</u></td></tr>
<tr><th id="9079">9079</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_WRITE_VALUE_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_IN_LUE_WRITE_VALUE_LEN">MC_CMD_PARSER_DISP_RW_IN_LUE_WRITE_VALUE_LEN</dfn> 20</u></td></tr>
<tr><th id="9080">9080</th><td></td></tr>
<tr><th id="9081">9081</th><td><i>/* MC_CMD_PARSER_DISP_RW_OUT msgresponse */</i></td></tr>
<tr><th id="9082">9082</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_LEN">MC_CMD_PARSER_DISP_RW_OUT_LEN</dfn> 52</u></td></tr>
<tr><th id="9083">9083</th><td><i>/* value read (for DMEM reads) */</i></td></tr>
<tr><th id="9084">9084</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_DMEM_READ_VALUE_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_DMEM_READ_VALUE_OFST">MC_CMD_PARSER_DISP_RW_OUT_DMEM_READ_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="9085">9085</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_DMEM_READ_VALUE_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_DMEM_READ_VALUE_LEN">MC_CMD_PARSER_DISP_RW_OUT_DMEM_READ_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="9086">9086</th><td><i>/* value read (for LUE reads) */</i></td></tr>
<tr><th id="9087">9087</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_LUE_READ_VALUE_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_LUE_READ_VALUE_OFST">MC_CMD_PARSER_DISP_RW_OUT_LUE_READ_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="9088">9088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_LUE_READ_VALUE_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_LUE_READ_VALUE_LEN">MC_CMD_PARSER_DISP_RW_OUT_LUE_READ_VALUE_LEN</dfn> 20</u></td></tr>
<tr><th id="9089">9089</th><td><i>/* up to 8 32-bit words of additional soft state from the LUE manager (the</i></td></tr>
<tr><th id="9090">9090</th><td><i> * exact content is firmware-dependent and intended only for debug use)</i></td></tr>
<tr><th id="9091">9091</th><td><i> */</i></td></tr>
<tr><th id="9092">9092</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_LUE_MGR_STATE_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_LUE_MGR_STATE_OFST">MC_CMD_PARSER_DISP_RW_OUT_LUE_MGR_STATE_OFST</dfn> 20</u></td></tr>
<tr><th id="9093">9093</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_LUE_MGR_STATE_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_LUE_MGR_STATE_LEN">MC_CMD_PARSER_DISP_RW_OUT_LUE_MGR_STATE_LEN</dfn> 32</u></td></tr>
<tr><th id="9094">9094</th><td><i>/* datapath(s) used for each port (for MISC_STATE PORT_DP_MAPPING selector) */</i></td></tr>
<tr><th id="9095">9095</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_PORT_DP_MAPPING_OFST" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_PORT_DP_MAPPING_OFST">MC_CMD_PARSER_DISP_RW_OUT_PORT_DP_MAPPING_OFST</dfn> 0</u></td></tr>
<tr><th id="9096">9096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_PORT_DP_MAPPING_LEN" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_PORT_DP_MAPPING_LEN">MC_CMD_PARSER_DISP_RW_OUT_PORT_DP_MAPPING_LEN</dfn> 4</u></td></tr>
<tr><th id="9097">9097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_PORT_DP_MAPPING_NUM" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_PORT_DP_MAPPING_NUM">MC_CMD_PARSER_DISP_RW_OUT_PORT_DP_MAPPING_NUM</dfn> 4</u></td></tr>
<tr><th id="9098">9098</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_DP0" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_DP0">MC_CMD_PARSER_DISP_RW_OUT_DP0</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="9099">9099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PARSER_DISP_RW_OUT_DP1" data-ref="_M/MC_CMD_PARSER_DISP_RW_OUT_DP1">MC_CMD_PARSER_DISP_RW_OUT_DP1</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="9100">9100</th><td></td></tr>
<tr><th id="9101">9101</th><td></td></tr>
<tr><th id="9102">9102</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9103">9103</th><td><i>/* MC_CMD_GET_PF_COUNT</i></td></tr>
<tr><th id="9104">9104</th><td><i> * Get number of PFs on the device.</i></td></tr>
<tr><th id="9105">9105</th><td><i> */</i></td></tr>
<tr><th id="9106">9106</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PF_COUNT" data-ref="_M/MC_CMD_GET_PF_COUNT">MC_CMD_GET_PF_COUNT</dfn> 0xb6</u></td></tr>
<tr><th id="9107">9107</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb6_PRIVILEGE_CTG">MC_CMD_0xb6_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9108">9108</th><td></td></tr>
<tr><th id="9109">9109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb6_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb6_PRIVILEGE_CTG">MC_CMD_0xb6_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9110">9110</th><td></td></tr>
<tr><th id="9111">9111</th><td><i>/* MC_CMD_GET_PF_COUNT_IN msgrequest */</i></td></tr>
<tr><th id="9112">9112</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PF_COUNT_IN_LEN" data-ref="_M/MC_CMD_GET_PF_COUNT_IN_LEN">MC_CMD_GET_PF_COUNT_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="9113">9113</th><td></td></tr>
<tr><th id="9114">9114</th><td><i>/* MC_CMD_GET_PF_COUNT_OUT msgresponse */</i></td></tr>
<tr><th id="9115">9115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PF_COUNT_OUT_LEN" data-ref="_M/MC_CMD_GET_PF_COUNT_OUT_LEN">MC_CMD_GET_PF_COUNT_OUT_LEN</dfn> 1</u></td></tr>
<tr><th id="9116">9116</th><td><i>/* Identifies the number of PFs on the device. */</i></td></tr>
<tr><th id="9117">9117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PF_COUNT_OUT_PF_COUNT_OFST" data-ref="_M/MC_CMD_GET_PF_COUNT_OUT_PF_COUNT_OFST">MC_CMD_GET_PF_COUNT_OUT_PF_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="9118">9118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PF_COUNT_OUT_PF_COUNT_LEN" data-ref="_M/MC_CMD_GET_PF_COUNT_OUT_PF_COUNT_LEN">MC_CMD_GET_PF_COUNT_OUT_PF_COUNT_LEN</dfn> 1</u></td></tr>
<tr><th id="9119">9119</th><td></td></tr>
<tr><th id="9120">9120</th><td></td></tr>
<tr><th id="9121">9121</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9122">9122</th><td><i>/* MC_CMD_SET_PF_COUNT</i></td></tr>
<tr><th id="9123">9123</th><td><i> * Set number of PFs on the device.</i></td></tr>
<tr><th id="9124">9124</th><td><i> */</i></td></tr>
<tr><th id="9125">9125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PF_COUNT" data-ref="_M/MC_CMD_SET_PF_COUNT">MC_CMD_SET_PF_COUNT</dfn> 0xb7</u></td></tr>
<tr><th id="9126">9126</th><td></td></tr>
<tr><th id="9127">9127</th><td><i>/* MC_CMD_SET_PF_COUNT_IN msgrequest */</i></td></tr>
<tr><th id="9128">9128</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PF_COUNT_IN_LEN" data-ref="_M/MC_CMD_SET_PF_COUNT_IN_LEN">MC_CMD_SET_PF_COUNT_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="9129">9129</th><td><i>/* New number of PFs on the device. */</i></td></tr>
<tr><th id="9130">9130</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PF_COUNT_IN_PF_COUNT_OFST" data-ref="_M/MC_CMD_SET_PF_COUNT_IN_PF_COUNT_OFST">MC_CMD_SET_PF_COUNT_IN_PF_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="9131">9131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PF_COUNT_IN_PF_COUNT_LEN" data-ref="_M/MC_CMD_SET_PF_COUNT_IN_PF_COUNT_LEN">MC_CMD_SET_PF_COUNT_IN_PF_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="9132">9132</th><td></td></tr>
<tr><th id="9133">9133</th><td><i>/* MC_CMD_SET_PF_COUNT_OUT msgresponse */</i></td></tr>
<tr><th id="9134">9134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PF_COUNT_OUT_LEN" data-ref="_M/MC_CMD_SET_PF_COUNT_OUT_LEN">MC_CMD_SET_PF_COUNT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="9135">9135</th><td></td></tr>
<tr><th id="9136">9136</th><td></td></tr>
<tr><th id="9137">9137</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9138">9138</th><td><i>/* MC_CMD_GET_PORT_ASSIGNMENT</i></td></tr>
<tr><th id="9139">9139</th><td><i> * Get port assignment for current PCI function.</i></td></tr>
<tr><th id="9140">9140</th><td><i> */</i></td></tr>
<tr><th id="9141">9141</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_ASSIGNMENT" data-ref="_M/MC_CMD_GET_PORT_ASSIGNMENT">MC_CMD_GET_PORT_ASSIGNMENT</dfn> 0xb8</u></td></tr>
<tr><th id="9142">9142</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb8_PRIVILEGE_CTG">MC_CMD_0xb8_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9143">9143</th><td></td></tr>
<tr><th id="9144">9144</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb8_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb8_PRIVILEGE_CTG">MC_CMD_0xb8_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9145">9145</th><td></td></tr>
<tr><th id="9146">9146</th><td><i>/* MC_CMD_GET_PORT_ASSIGNMENT_IN msgrequest */</i></td></tr>
<tr><th id="9147">9147</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_ASSIGNMENT_IN_LEN" data-ref="_M/MC_CMD_GET_PORT_ASSIGNMENT_IN_LEN">MC_CMD_GET_PORT_ASSIGNMENT_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="9148">9148</th><td></td></tr>
<tr><th id="9149">9149</th><td><i>/* MC_CMD_GET_PORT_ASSIGNMENT_OUT msgresponse */</i></td></tr>
<tr><th id="9150">9150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_ASSIGNMENT_OUT_LEN" data-ref="_M/MC_CMD_GET_PORT_ASSIGNMENT_OUT_LEN">MC_CMD_GET_PORT_ASSIGNMENT_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="9151">9151</th><td><i>/* Identifies the port assignment for this function. */</i></td></tr>
<tr><th id="9152">9152</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_ASSIGNMENT_OUT_PORT_OFST" data-ref="_M/MC_CMD_GET_PORT_ASSIGNMENT_OUT_PORT_OFST">MC_CMD_GET_PORT_ASSIGNMENT_OUT_PORT_OFST</dfn> 0</u></td></tr>
<tr><th id="9153">9153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_ASSIGNMENT_OUT_PORT_LEN" data-ref="_M/MC_CMD_GET_PORT_ASSIGNMENT_OUT_PORT_LEN">MC_CMD_GET_PORT_ASSIGNMENT_OUT_PORT_LEN</dfn> 4</u></td></tr>
<tr><th id="9154">9154</th><td></td></tr>
<tr><th id="9155">9155</th><td></td></tr>
<tr><th id="9156">9156</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9157">9157</th><td><i>/* MC_CMD_SET_PORT_ASSIGNMENT</i></td></tr>
<tr><th id="9158">9158</th><td><i> * Set port assignment for current PCI function.</i></td></tr>
<tr><th id="9159">9159</th><td><i> */</i></td></tr>
<tr><th id="9160">9160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_ASSIGNMENT" data-ref="_M/MC_CMD_SET_PORT_ASSIGNMENT">MC_CMD_SET_PORT_ASSIGNMENT</dfn> 0xb9</u></td></tr>
<tr><th id="9161">9161</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb9_PRIVILEGE_CTG">MC_CMD_0xb9_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9162">9162</th><td></td></tr>
<tr><th id="9163">9163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb9_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb9_PRIVILEGE_CTG">MC_CMD_0xb9_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="9164">9164</th><td></td></tr>
<tr><th id="9165">9165</th><td><i>/* MC_CMD_SET_PORT_ASSIGNMENT_IN msgrequest */</i></td></tr>
<tr><th id="9166">9166</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_ASSIGNMENT_IN_LEN" data-ref="_M/MC_CMD_SET_PORT_ASSIGNMENT_IN_LEN">MC_CMD_SET_PORT_ASSIGNMENT_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="9167">9167</th><td><i>/* Identifies the port assignment for this function. */</i></td></tr>
<tr><th id="9168">9168</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_ASSIGNMENT_IN_PORT_OFST" data-ref="_M/MC_CMD_SET_PORT_ASSIGNMENT_IN_PORT_OFST">MC_CMD_SET_PORT_ASSIGNMENT_IN_PORT_OFST</dfn> 0</u></td></tr>
<tr><th id="9169">9169</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_ASSIGNMENT_IN_PORT_LEN" data-ref="_M/MC_CMD_SET_PORT_ASSIGNMENT_IN_PORT_LEN">MC_CMD_SET_PORT_ASSIGNMENT_IN_PORT_LEN</dfn> 4</u></td></tr>
<tr><th id="9170">9170</th><td></td></tr>
<tr><th id="9171">9171</th><td><i>/* MC_CMD_SET_PORT_ASSIGNMENT_OUT msgresponse */</i></td></tr>
<tr><th id="9172">9172</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_ASSIGNMENT_OUT_LEN" data-ref="_M/MC_CMD_SET_PORT_ASSIGNMENT_OUT_LEN">MC_CMD_SET_PORT_ASSIGNMENT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="9173">9173</th><td></td></tr>
<tr><th id="9174">9174</th><td></td></tr>
<tr><th id="9175">9175</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9176">9176</th><td><i>/* MC_CMD_ALLOC_VIS</i></td></tr>
<tr><th id="9177">9177</th><td><i> * Allocate VIs for current PCI function.</i></td></tr>
<tr><th id="9178">9178</th><td><i> */</i></td></tr>
<tr><th id="9179">9179</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS" data-ref="_M/MC_CMD_ALLOC_VIS">MC_CMD_ALLOC_VIS</dfn> 0x8b</u></td></tr>
<tr><th id="9180">9180</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x8b_PRIVILEGE_CTG">MC_CMD_0x8b_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9181">9181</th><td></td></tr>
<tr><th id="9182">9182</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x8b_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x8b_PRIVILEGE_CTG">MC_CMD_0x8b_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9183">9183</th><td></td></tr>
<tr><th id="9184">9184</th><td><i>/* MC_CMD_ALLOC_VIS_IN msgrequest */</i></td></tr>
<tr><th id="9185">9185</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_IN_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_IN_LEN">MC_CMD_ALLOC_VIS_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="9186">9186</th><td><i>/* The minimum number of VIs that is acceptable */</i></td></tr>
<tr><th id="9187">9187</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_IN_MIN_VI_COUNT_OFST" data-ref="_M/MC_CMD_ALLOC_VIS_IN_MIN_VI_COUNT_OFST">MC_CMD_ALLOC_VIS_IN_MIN_VI_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="9188">9188</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_IN_MIN_VI_COUNT_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_IN_MIN_VI_COUNT_LEN">MC_CMD_ALLOC_VIS_IN_MIN_VI_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="9189">9189</th><td><i>/* The maximum number of VIs that would be useful */</i></td></tr>
<tr><th id="9190">9190</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_IN_MAX_VI_COUNT_OFST" data-ref="_M/MC_CMD_ALLOC_VIS_IN_MAX_VI_COUNT_OFST">MC_CMD_ALLOC_VIS_IN_MAX_VI_COUNT_OFST</dfn> 4</u></td></tr>
<tr><th id="9191">9191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_IN_MAX_VI_COUNT_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_IN_MAX_VI_COUNT_LEN">MC_CMD_ALLOC_VIS_IN_MAX_VI_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="9192">9192</th><td></td></tr>
<tr><th id="9193">9193</th><td><i>/* MC_CMD_ALLOC_VIS_OUT msgresponse: Huntington-compatible VI_ALLOC request.</i></td></tr>
<tr><th id="9194">9194</th><td><i> * Use extended version in new code.</i></td></tr>
<tr><th id="9195">9195</th><td><i> */</i></td></tr>
<tr><th id="9196">9196</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_OUT_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_OUT_LEN">MC_CMD_ALLOC_VIS_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="9197">9197</th><td><i>/* The number of VIs allocated on this function */</i></td></tr>
<tr><th id="9198">9198</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_OUT_VI_COUNT_OFST" data-ref="_M/MC_CMD_ALLOC_VIS_OUT_VI_COUNT_OFST">MC_CMD_ALLOC_VIS_OUT_VI_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="9199">9199</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_OUT_VI_COUNT_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_OUT_VI_COUNT_LEN">MC_CMD_ALLOC_VIS_OUT_VI_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="9200">9200</th><td><i>/* The base absolute VI number allocated to this function. Required to</i></td></tr>
<tr><th id="9201">9201</th><td><i> * correctly interpret wakeup events.</i></td></tr>
<tr><th id="9202">9202</th><td><i> */</i></td></tr>
<tr><th id="9203">9203</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_OUT_VI_BASE_OFST" data-ref="_M/MC_CMD_ALLOC_VIS_OUT_VI_BASE_OFST">MC_CMD_ALLOC_VIS_OUT_VI_BASE_OFST</dfn> 4</u></td></tr>
<tr><th id="9204">9204</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_OUT_VI_BASE_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_OUT_VI_BASE_LEN">MC_CMD_ALLOC_VIS_OUT_VI_BASE_LEN</dfn> 4</u></td></tr>
<tr><th id="9205">9205</th><td></td></tr>
<tr><th id="9206">9206</th><td><i>/* MC_CMD_ALLOC_VIS_EXT_OUT msgresponse */</i></td></tr>
<tr><th id="9207">9207</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_EXT_OUT_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_EXT_OUT_LEN">MC_CMD_ALLOC_VIS_EXT_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="9208">9208</th><td><i>/* The number of VIs allocated on this function */</i></td></tr>
<tr><th id="9209">9209</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_COUNT_OFST" data-ref="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_COUNT_OFST">MC_CMD_ALLOC_VIS_EXT_OUT_VI_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="9210">9210</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_COUNT_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_COUNT_LEN">MC_CMD_ALLOC_VIS_EXT_OUT_VI_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="9211">9211</th><td><i>/* The base absolute VI number allocated to this function. Required to</i></td></tr>
<tr><th id="9212">9212</th><td><i> * correctly interpret wakeup events.</i></td></tr>
<tr><th id="9213">9213</th><td><i> */</i></td></tr>
<tr><th id="9214">9214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_BASE_OFST" data-ref="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_BASE_OFST">MC_CMD_ALLOC_VIS_EXT_OUT_VI_BASE_OFST</dfn> 4</u></td></tr>
<tr><th id="9215">9215</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_BASE_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_BASE_LEN">MC_CMD_ALLOC_VIS_EXT_OUT_VI_BASE_LEN</dfn> 4</u></td></tr>
<tr><th id="9216">9216</th><td><i>/* Function's port vi_shift value (always 0 on Huntington) */</i></td></tr>
<tr><th id="9217">9217</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_SHIFT_OFST" data-ref="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_SHIFT_OFST">MC_CMD_ALLOC_VIS_EXT_OUT_VI_SHIFT_OFST</dfn> 8</u></td></tr>
<tr><th id="9218">9218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_SHIFT_LEN" data-ref="_M/MC_CMD_ALLOC_VIS_EXT_OUT_VI_SHIFT_LEN">MC_CMD_ALLOC_VIS_EXT_OUT_VI_SHIFT_LEN</dfn> 4</u></td></tr>
<tr><th id="9219">9219</th><td></td></tr>
<tr><th id="9220">9220</th><td></td></tr>
<tr><th id="9221">9221</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9222">9222</th><td><i>/* MC_CMD_FREE_VIS</i></td></tr>
<tr><th id="9223">9223</th><td><i> * Free VIs for current PCI function. Any linked PIO buffers will be unlinked,</i></td></tr>
<tr><th id="9224">9224</th><td><i> * but not freed.</i></td></tr>
<tr><th id="9225">9225</th><td><i> */</i></td></tr>
<tr><th id="9226">9226</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_VIS" data-ref="_M/MC_CMD_FREE_VIS">MC_CMD_FREE_VIS</dfn> 0x8c</u></td></tr>
<tr><th id="9227">9227</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x8c_PRIVILEGE_CTG">MC_CMD_0x8c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9228">9228</th><td></td></tr>
<tr><th id="9229">9229</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x8c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x8c_PRIVILEGE_CTG">MC_CMD_0x8c_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9230">9230</th><td></td></tr>
<tr><th id="9231">9231</th><td><i>/* MC_CMD_FREE_VIS_IN msgrequest */</i></td></tr>
<tr><th id="9232">9232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_VIS_IN_LEN" data-ref="_M/MC_CMD_FREE_VIS_IN_LEN">MC_CMD_FREE_VIS_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="9233">9233</th><td></td></tr>
<tr><th id="9234">9234</th><td><i>/* MC_CMD_FREE_VIS_OUT msgresponse */</i></td></tr>
<tr><th id="9235">9235</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_VIS_OUT_LEN" data-ref="_M/MC_CMD_FREE_VIS_OUT_LEN">MC_CMD_FREE_VIS_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="9236">9236</th><td></td></tr>
<tr><th id="9237">9237</th><td></td></tr>
<tr><th id="9238">9238</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9239">9239</th><td><i>/* MC_CMD_GET_SRIOV_CFG</i></td></tr>
<tr><th id="9240">9240</th><td><i> * Get SRIOV config for this PF.</i></td></tr>
<tr><th id="9241">9241</th><td><i> */</i></td></tr>
<tr><th id="9242">9242</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG" data-ref="_M/MC_CMD_GET_SRIOV_CFG">MC_CMD_GET_SRIOV_CFG</dfn> 0xba</u></td></tr>
<tr><th id="9243">9243</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xba_PRIVILEGE_CTG">MC_CMD_0xba_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9244">9244</th><td></td></tr>
<tr><th id="9245">9245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xba_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xba_PRIVILEGE_CTG">MC_CMD_0xba_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9246">9246</th><td></td></tr>
<tr><th id="9247">9247</th><td><i>/* MC_CMD_GET_SRIOV_CFG_IN msgrequest */</i></td></tr>
<tr><th id="9248">9248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_IN_LEN" data-ref="_M/MC_CMD_GET_SRIOV_CFG_IN_LEN">MC_CMD_GET_SRIOV_CFG_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="9249">9249</th><td></td></tr>
<tr><th id="9250">9250</th><td><i>/* MC_CMD_GET_SRIOV_CFG_OUT msgresponse */</i></td></tr>
<tr><th id="9251">9251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_LEN" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_LEN">MC_CMD_GET_SRIOV_CFG_OUT_LEN</dfn> 20</u></td></tr>
<tr><th id="9252">9252</th><td><i>/* Number of VFs currently enabled. */</i></td></tr>
<tr><th id="9253">9253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_CURRENT_OFST" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_CURRENT_OFST">MC_CMD_GET_SRIOV_CFG_OUT_VF_CURRENT_OFST</dfn> 0</u></td></tr>
<tr><th id="9254">9254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_CURRENT_LEN" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_CURRENT_LEN">MC_CMD_GET_SRIOV_CFG_OUT_VF_CURRENT_LEN</dfn> 4</u></td></tr>
<tr><th id="9255">9255</th><td><i>/* Max number of VFs before sriov stride and offset may need to be changed. */</i></td></tr>
<tr><th id="9256">9256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_MAX_OFST" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_MAX_OFST">MC_CMD_GET_SRIOV_CFG_OUT_VF_MAX_OFST</dfn> 4</u></td></tr>
<tr><th id="9257">9257</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_MAX_LEN" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_MAX_LEN">MC_CMD_GET_SRIOV_CFG_OUT_VF_MAX_LEN</dfn> 4</u></td></tr>
<tr><th id="9258">9258</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_FLAGS_OFST">MC_CMD_GET_SRIOV_CFG_OUT_FLAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="9259">9259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_FLAGS_LEN">MC_CMD_GET_SRIOV_CFG_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="9260">9260</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_ENABLED_LBN" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_ENABLED_LBN">MC_CMD_GET_SRIOV_CFG_OUT_VF_ENABLED_LBN</dfn> 0</u></td></tr>
<tr><th id="9261">9261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_ENABLED_WIDTH" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_ENABLED_WIDTH">MC_CMD_GET_SRIOV_CFG_OUT_VF_ENABLED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9262">9262</th><td><i>/* RID offset of first VF from PF. */</i></td></tr>
<tr><th id="9263">9263</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_OFFSET_OFST" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_OFFSET_OFST">MC_CMD_GET_SRIOV_CFG_OUT_VF_OFFSET_OFST</dfn> 12</u></td></tr>
<tr><th id="9264">9264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_OFFSET_LEN" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_OFFSET_LEN">MC_CMD_GET_SRIOV_CFG_OUT_VF_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="9265">9265</th><td><i>/* RID offset of each subsequent VF from the previous. */</i></td></tr>
<tr><th id="9266">9266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_STRIDE_OFST" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_STRIDE_OFST">MC_CMD_GET_SRIOV_CFG_OUT_VF_STRIDE_OFST</dfn> 16</u></td></tr>
<tr><th id="9267">9267</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_STRIDE_LEN" data-ref="_M/MC_CMD_GET_SRIOV_CFG_OUT_VF_STRIDE_LEN">MC_CMD_GET_SRIOV_CFG_OUT_VF_STRIDE_LEN</dfn> 4</u></td></tr>
<tr><th id="9268">9268</th><td></td></tr>
<tr><th id="9269">9269</th><td></td></tr>
<tr><th id="9270">9270</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9271">9271</th><td><i>/* MC_CMD_SET_SRIOV_CFG</i></td></tr>
<tr><th id="9272">9272</th><td><i> * Set SRIOV config for this PF.</i></td></tr>
<tr><th id="9273">9273</th><td><i> */</i></td></tr>
<tr><th id="9274">9274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG" data-ref="_M/MC_CMD_SET_SRIOV_CFG">MC_CMD_SET_SRIOV_CFG</dfn> 0xbb</u></td></tr>
<tr><th id="9275">9275</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xbb_PRIVILEGE_CTG">MC_CMD_0xbb_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9276">9276</th><td></td></tr>
<tr><th id="9277">9277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xbb_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xbb_PRIVILEGE_CTG">MC_CMD_0xbb_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="9278">9278</th><td></td></tr>
<tr><th id="9279">9279</th><td><i>/* MC_CMD_SET_SRIOV_CFG_IN msgrequest */</i></td></tr>
<tr><th id="9280">9280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_LEN" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_LEN">MC_CMD_SET_SRIOV_CFG_IN_LEN</dfn> 20</u></td></tr>
<tr><th id="9281">9281</th><td><i>/* Number of VFs currently enabled. */</i></td></tr>
<tr><th id="9282">9282</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_CURRENT_OFST" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_CURRENT_OFST">MC_CMD_SET_SRIOV_CFG_IN_VF_CURRENT_OFST</dfn> 0</u></td></tr>
<tr><th id="9283">9283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_CURRENT_LEN" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_CURRENT_LEN">MC_CMD_SET_SRIOV_CFG_IN_VF_CURRENT_LEN</dfn> 4</u></td></tr>
<tr><th id="9284">9284</th><td><i>/* Max number of VFs before sriov stride and offset may need to be changed. */</i></td></tr>
<tr><th id="9285">9285</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_MAX_OFST" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_MAX_OFST">MC_CMD_SET_SRIOV_CFG_IN_VF_MAX_OFST</dfn> 4</u></td></tr>
<tr><th id="9286">9286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_MAX_LEN" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_MAX_LEN">MC_CMD_SET_SRIOV_CFG_IN_VF_MAX_LEN</dfn> 4</u></td></tr>
<tr><th id="9287">9287</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_FLAGS_OFST" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_FLAGS_OFST">MC_CMD_SET_SRIOV_CFG_IN_FLAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="9288">9288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_FLAGS_LEN" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_FLAGS_LEN">MC_CMD_SET_SRIOV_CFG_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="9289">9289</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_ENABLED_LBN" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_ENABLED_LBN">MC_CMD_SET_SRIOV_CFG_IN_VF_ENABLED_LBN</dfn> 0</u></td></tr>
<tr><th id="9290">9290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_ENABLED_WIDTH" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_ENABLED_WIDTH">MC_CMD_SET_SRIOV_CFG_IN_VF_ENABLED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9291">9291</th><td><i>/* RID offset of first VF from PF, or 0 for no change, or</i></td></tr>
<tr><th id="9292">9292</th><td><i> * MC_CMD_RESOURCE_INSTANCE_ANY to allow the system to allocate an offset.</i></td></tr>
<tr><th id="9293">9293</th><td><i> */</i></td></tr>
<tr><th id="9294">9294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_OFFSET_OFST" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_OFFSET_OFST">MC_CMD_SET_SRIOV_CFG_IN_VF_OFFSET_OFST</dfn> 12</u></td></tr>
<tr><th id="9295">9295</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_OFFSET_LEN" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_OFFSET_LEN">MC_CMD_SET_SRIOV_CFG_IN_VF_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="9296">9296</th><td><i>/* RID offset of each subsequent VF from the previous, 0 for no change, or</i></td></tr>
<tr><th id="9297">9297</th><td><i> * MC_CMD_RESOURCE_INSTANCE_ANY to allow the system to allocate a stride.</i></td></tr>
<tr><th id="9298">9298</th><td><i> */</i></td></tr>
<tr><th id="9299">9299</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_STRIDE_OFST" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_STRIDE_OFST">MC_CMD_SET_SRIOV_CFG_IN_VF_STRIDE_OFST</dfn> 16</u></td></tr>
<tr><th id="9300">9300</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_STRIDE_LEN" data-ref="_M/MC_CMD_SET_SRIOV_CFG_IN_VF_STRIDE_LEN">MC_CMD_SET_SRIOV_CFG_IN_VF_STRIDE_LEN</dfn> 4</u></td></tr>
<tr><th id="9301">9301</th><td></td></tr>
<tr><th id="9302">9302</th><td><i>/* MC_CMD_SET_SRIOV_CFG_OUT msgresponse */</i></td></tr>
<tr><th id="9303">9303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SRIOV_CFG_OUT_LEN" data-ref="_M/MC_CMD_SET_SRIOV_CFG_OUT_LEN">MC_CMD_SET_SRIOV_CFG_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="9304">9304</th><td></td></tr>
<tr><th id="9305">9305</th><td></td></tr>
<tr><th id="9306">9306</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9307">9307</th><td><i>/* MC_CMD_GET_VI_ALLOC_INFO</i></td></tr>
<tr><th id="9308">9308</th><td><i> * Get information about number of VI's and base VI number allocated to this</i></td></tr>
<tr><th id="9309">9309</th><td><i> * function.</i></td></tr>
<tr><th id="9310">9310</th><td><i> */</i></td></tr>
<tr><th id="9311">9311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_ALLOC_INFO" data-ref="_M/MC_CMD_GET_VI_ALLOC_INFO">MC_CMD_GET_VI_ALLOC_INFO</dfn> 0x8d</u></td></tr>
<tr><th id="9312">9312</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x8d_PRIVILEGE_CTG">MC_CMD_0x8d_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9313">9313</th><td></td></tr>
<tr><th id="9314">9314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x8d_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x8d_PRIVILEGE_CTG">MC_CMD_0x8d_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9315">9315</th><td></td></tr>
<tr><th id="9316">9316</th><td><i>/* MC_CMD_GET_VI_ALLOC_INFO_IN msgrequest */</i></td></tr>
<tr><th id="9317">9317</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_ALLOC_INFO_IN_LEN" data-ref="_M/MC_CMD_GET_VI_ALLOC_INFO_IN_LEN">MC_CMD_GET_VI_ALLOC_INFO_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="9318">9318</th><td></td></tr>
<tr><th id="9319">9319</th><td><i>/* MC_CMD_GET_VI_ALLOC_INFO_OUT msgresponse */</i></td></tr>
<tr><th id="9320">9320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_LEN" data-ref="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_LEN">MC_CMD_GET_VI_ALLOC_INFO_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="9321">9321</th><td><i>/* The number of VIs allocated on this function */</i></td></tr>
<tr><th id="9322">9322</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_COUNT_OFST" data-ref="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_COUNT_OFST">MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="9323">9323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_COUNT_LEN" data-ref="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_COUNT_LEN">MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="9324">9324</th><td><i>/* The base absolute VI number allocated to this function. Required to</i></td></tr>
<tr><th id="9325">9325</th><td><i> * correctly interpret wakeup events.</i></td></tr>
<tr><th id="9326">9326</th><td><i> */</i></td></tr>
<tr><th id="9327">9327</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_BASE_OFST" data-ref="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_BASE_OFST">MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_BASE_OFST</dfn> 4</u></td></tr>
<tr><th id="9328">9328</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_BASE_LEN" data-ref="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_BASE_LEN">MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_BASE_LEN</dfn> 4</u></td></tr>
<tr><th id="9329">9329</th><td><i>/* Function's port vi_shift value (always 0 on Huntington) */</i></td></tr>
<tr><th id="9330">9330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_SHIFT_OFST" data-ref="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_SHIFT_OFST">MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_SHIFT_OFST</dfn> 8</u></td></tr>
<tr><th id="9331">9331</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_SHIFT_LEN" data-ref="_M/MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_SHIFT_LEN">MC_CMD_GET_VI_ALLOC_INFO_OUT_VI_SHIFT_LEN</dfn> 4</u></td></tr>
<tr><th id="9332">9332</th><td></td></tr>
<tr><th id="9333">9333</th><td></td></tr>
<tr><th id="9334">9334</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9335">9335</th><td><i>/* MC_CMD_DUMP_VI_STATE</i></td></tr>
<tr><th id="9336">9336</th><td><i> * For CmdClient use. Dump pertinent information on a specific absolute VI.</i></td></tr>
<tr><th id="9337">9337</th><td><i> */</i></td></tr>
<tr><th id="9338">9338</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE" data-ref="_M/MC_CMD_DUMP_VI_STATE">MC_CMD_DUMP_VI_STATE</dfn> 0x8e</u></td></tr>
<tr><th id="9339">9339</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x8e_PRIVILEGE_CTG">MC_CMD_0x8e_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9340">9340</th><td></td></tr>
<tr><th id="9341">9341</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x8e_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x8e_PRIVILEGE_CTG">MC_CMD_0x8e_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9342">9342</th><td></td></tr>
<tr><th id="9343">9343</th><td><i>/* MC_CMD_DUMP_VI_STATE_IN msgrequest */</i></td></tr>
<tr><th id="9344">9344</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_IN_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_IN_LEN">MC_CMD_DUMP_VI_STATE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="9345">9345</th><td><i>/* The VI number to query. */</i></td></tr>
<tr><th id="9346">9346</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_IN_VI_NUMBER_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_IN_VI_NUMBER_OFST">MC_CMD_DUMP_VI_STATE_IN_VI_NUMBER_OFST</dfn> 0</u></td></tr>
<tr><th id="9347">9347</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_IN_VI_NUMBER_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_IN_VI_NUMBER_LEN">MC_CMD_DUMP_VI_STATE_IN_VI_NUMBER_LEN</dfn> 4</u></td></tr>
<tr><th id="9348">9348</th><td></td></tr>
<tr><th id="9349">9349</th><td><i>/* MC_CMD_DUMP_VI_STATE_OUT msgresponse */</i></td></tr>
<tr><th id="9350">9350</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_LEN">MC_CMD_DUMP_VI_STATE_OUT_LEN</dfn> 96</u></td></tr>
<tr><th id="9351">9351</th><td><i>/* The PF part of the function owning this VI. */</i></td></tr>
<tr><th id="9352">9352</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_OWNER_PF_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_OWNER_PF_OFST">MC_CMD_DUMP_VI_STATE_OUT_OWNER_PF_OFST</dfn> 0</u></td></tr>
<tr><th id="9353">9353</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_OWNER_PF_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_OWNER_PF_LEN">MC_CMD_DUMP_VI_STATE_OUT_OWNER_PF_LEN</dfn> 2</u></td></tr>
<tr><th id="9354">9354</th><td><i>/* The VF part of the function owning this VI. */</i></td></tr>
<tr><th id="9355">9355</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_OWNER_VF_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_OWNER_VF_OFST">MC_CMD_DUMP_VI_STATE_OUT_OWNER_VF_OFST</dfn> 2</u></td></tr>
<tr><th id="9356">9356</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_OWNER_VF_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_OWNER_VF_LEN">MC_CMD_DUMP_VI_STATE_OUT_OWNER_VF_LEN</dfn> 2</u></td></tr>
<tr><th id="9357">9357</th><td><i>/* Base of VIs allocated to this function. */</i></td></tr>
<tr><th id="9358">9358</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_BASE_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_BASE_OFST">MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_BASE_OFST</dfn> 4</u></td></tr>
<tr><th id="9359">9359</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_BASE_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_BASE_LEN">MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_BASE_LEN</dfn> 2</u></td></tr>
<tr><th id="9360">9360</th><td><i>/* Count of VIs allocated to the owner function. */</i></td></tr>
<tr><th id="9361">9361</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_COUNT_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_COUNT_OFST">MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_COUNT_OFST</dfn> 6</u></td></tr>
<tr><th id="9362">9362</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_COUNT_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_COUNT_LEN">MC_CMD_DUMP_VI_STATE_OUT_FUNC_VI_COUNT_LEN</dfn> 2</u></td></tr>
<tr><th id="9363">9363</th><td><i>/* Base interrupt vector allocated to this function. */</i></td></tr>
<tr><th id="9364">9364</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_BASE_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_BASE_OFST">MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_BASE_OFST</dfn> 8</u></td></tr>
<tr><th id="9365">9365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_BASE_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_BASE_LEN">MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_BASE_LEN</dfn> 2</u></td></tr>
<tr><th id="9366">9366</th><td><i>/* Number of interrupt vectors allocated to this function. */</i></td></tr>
<tr><th id="9367">9367</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_COUNT_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_COUNT_OFST">MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_COUNT_OFST</dfn> 10</u></td></tr>
<tr><th id="9368">9368</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_COUNT_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_COUNT_LEN">MC_CMD_DUMP_VI_STATE_OUT_FUNC_VECTOR_COUNT_LEN</dfn> 2</u></td></tr>
<tr><th id="9369">9369</th><td><i>/* Raw evq ptr table data. */</i></td></tr>
<tr><th id="9370">9370</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_OFST</dfn> 12</u></td></tr>
<tr><th id="9371">9371</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_LEN</dfn> 8</u></td></tr>
<tr><th id="9372">9372</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_LO_OFST</dfn> 12</u></td></tr>
<tr><th id="9373">9373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_EVQ_PTR_RAW_HI_OFST</dfn> 16</u></td></tr>
<tr><th id="9374">9374</th><td><i>/* Raw evq timer table data. */</i></td></tr>
<tr><th id="9375">9375</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_OFST</dfn> 20</u></td></tr>
<tr><th id="9376">9376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_LEN</dfn> 8</u></td></tr>
<tr><th id="9377">9377</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_LO_OFST</dfn> 20</u></td></tr>
<tr><th id="9378">9378</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_TIMER_RAW_HI_OFST</dfn> 24</u></td></tr>
<tr><th id="9379">9379</th><td><i>/* Combined metadata field. */</i></td></tr>
<tr><th id="9380">9380</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_OFST</dfn> 28</u></td></tr>
<tr><th id="9381">9381</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_LEN</dfn> 4</u></td></tr>
<tr><th id="9382">9382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_BASE_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_BASE_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_BASE_LBN</dfn> 0</u></td></tr>
<tr><th id="9383">9383</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_BASE_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_BASE_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_BASE_WIDTH</dfn> 16</u></td></tr>
<tr><th id="9384">9384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_NPAGES_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_NPAGES_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_NPAGES_LBN</dfn> 16</u></td></tr>
<tr><th id="9385">9385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_NPAGES_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_NPAGES_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_BUFS_NPAGES_WIDTH</dfn> 8</u></td></tr>
<tr><th id="9386">9386</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_WKUP_REF_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_WKUP_REF_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_WKUP_REF_LBN</dfn> 24</u></td></tr>
<tr><th id="9387">9387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_WKUP_REF_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_WKUP_REF_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_EV_META_WKUP_REF_WIDTH</dfn> 8</u></td></tr>
<tr><th id="9388">9388</th><td><i>/* TXDPCPU raw table data for queue. */</i></td></tr>
<tr><th id="9389">9389</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_OFST</dfn> 32</u></td></tr>
<tr><th id="9390">9390</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_LEN</dfn> 8</u></td></tr>
<tr><th id="9391">9391</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_LO_OFST</dfn> 32</u></td></tr>
<tr><th id="9392">9392</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_0_HI_OFST</dfn> 36</u></td></tr>
<tr><th id="9393">9393</th><td><i>/* TXDPCPU raw table data for queue. */</i></td></tr>
<tr><th id="9394">9394</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_OFST</dfn> 40</u></td></tr>
<tr><th id="9395">9395</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_LEN</dfn> 8</u></td></tr>
<tr><th id="9396">9396</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_LO_OFST</dfn> 40</u></td></tr>
<tr><th id="9397">9397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_1_HI_OFST</dfn> 44</u></td></tr>
<tr><th id="9398">9398</th><td><i>/* TXDPCPU raw table data for queue. */</i></td></tr>
<tr><th id="9399">9399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_OFST</dfn> 48</u></td></tr>
<tr><th id="9400">9400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_LEN</dfn> 8</u></td></tr>
<tr><th id="9401">9401</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_LO_OFST</dfn> 48</u></td></tr>
<tr><th id="9402">9402</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_RAW_TBL_2_HI_OFST</dfn> 52</u></td></tr>
<tr><th id="9403">9403</th><td><i>/* Combined metadata field. */</i></td></tr>
<tr><th id="9404">9404</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_OFST</dfn> 56</u></td></tr>
<tr><th id="9405">9405</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_LEN</dfn> 8</u></td></tr>
<tr><th id="9406">9406</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_LO_OFST</dfn> 56</u></td></tr>
<tr><th id="9407">9407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_HI_OFST</dfn> 60</u></td></tr>
<tr><th id="9408">9408</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_BASE_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_BASE_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_BASE_LBN</dfn> 0</u></td></tr>
<tr><th id="9409">9409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_BASE_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_BASE_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_BASE_WIDTH</dfn> 16</u></td></tr>
<tr><th id="9410">9410</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_NPAGES_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_NPAGES_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_NPAGES_LBN</dfn> 16</u></td></tr>
<tr><th id="9411">9411</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_NPAGES_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_NPAGES_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_BUFS_NPAGES_WIDTH</dfn> 8</u></td></tr>
<tr><th id="9412">9412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_QSTATE_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_QSTATE_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_QSTATE_LBN</dfn> 24</u></td></tr>
<tr><th id="9413">9413</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_QSTATE_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_QSTATE_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_QSTATE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="9414">9414</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_WAITCOUNT_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_WAITCOUNT_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_WAITCOUNT_LBN</dfn> 32</u></td></tr>
<tr><th id="9415">9415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_WAITCOUNT_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_WAITCOUNT_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_TX_META_WAITCOUNT_WIDTH</dfn> 8</u></td></tr>
<tr><th id="9416">9416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_PADDING_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_PADDING_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_PADDING_LBN</dfn> 40</u></td></tr>
<tr><th id="9417">9417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_PADDING_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_PADDING_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_PADDING_WIDTH</dfn> 24</u></td></tr>
<tr><th id="9418">9418</th><td><i>/* RXDPCPU raw table data for queue. */</i></td></tr>
<tr><th id="9419">9419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_OFST</dfn> 64</u></td></tr>
<tr><th id="9420">9420</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_LEN</dfn> 8</u></td></tr>
<tr><th id="9421">9421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_LO_OFST</dfn> 64</u></td></tr>
<tr><th id="9422">9422</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_0_HI_OFST</dfn> 68</u></td></tr>
<tr><th id="9423">9423</th><td><i>/* RXDPCPU raw table data for queue. */</i></td></tr>
<tr><th id="9424">9424</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_OFST</dfn> 72</u></td></tr>
<tr><th id="9425">9425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_LEN</dfn> 8</u></td></tr>
<tr><th id="9426">9426</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_LO_OFST</dfn> 72</u></td></tr>
<tr><th id="9427">9427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_1_HI_OFST</dfn> 76</u></td></tr>
<tr><th id="9428">9428</th><td><i>/* Reserved, currently 0. */</i></td></tr>
<tr><th id="9429">9429</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_OFST</dfn> 80</u></td></tr>
<tr><th id="9430">9430</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_LEN</dfn> 8</u></td></tr>
<tr><th id="9431">9431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_LO_OFST</dfn> 80</u></td></tr>
<tr><th id="9432">9432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_RAW_TBL_2_HI_OFST</dfn> 84</u></td></tr>
<tr><th id="9433">9433</th><td><i>/* Combined metadata field. */</i></td></tr>
<tr><th id="9434">9434</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_OFST</dfn> 88</u></td></tr>
<tr><th id="9435">9435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_LEN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_LEN">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_LEN</dfn> 8</u></td></tr>
<tr><th id="9436">9436</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_LO_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_LO_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_LO_OFST</dfn> 88</u></td></tr>
<tr><th id="9437">9437</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_HI_OFST" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_HI_OFST">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_HI_OFST</dfn> 92</u></td></tr>
<tr><th id="9438">9438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_BASE_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_BASE_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_BASE_LBN</dfn> 0</u></td></tr>
<tr><th id="9439">9439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_BASE_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_BASE_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_BASE_WIDTH</dfn> 16</u></td></tr>
<tr><th id="9440">9440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_NPAGES_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_NPAGES_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_NPAGES_LBN</dfn> 16</u></td></tr>
<tr><th id="9441">9441</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_NPAGES_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_NPAGES_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_BUFS_NPAGES_WIDTH</dfn> 8</u></td></tr>
<tr><th id="9442">9442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_QSTATE_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_QSTATE_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_QSTATE_LBN</dfn> 24</u></td></tr>
<tr><th id="9443">9443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_QSTATE_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_QSTATE_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_QSTATE_WIDTH</dfn> 8</u></td></tr>
<tr><th id="9444">9444</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_WAITCOUNT_LBN" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_WAITCOUNT_LBN">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_WAITCOUNT_LBN</dfn> 32</u></td></tr>
<tr><th id="9445">9445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_WAITCOUNT_WIDTH" data-ref="_M/MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_WAITCOUNT_WIDTH">MC_CMD_DUMP_VI_STATE_OUT_VI_RX_META_WAITCOUNT_WIDTH</dfn> 8</u></td></tr>
<tr><th id="9446">9446</th><td></td></tr>
<tr><th id="9447">9447</th><td></td></tr>
<tr><th id="9448">9448</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9449">9449</th><td><i>/* MC_CMD_ALLOC_PIOBUF</i></td></tr>
<tr><th id="9450">9450</th><td><i> * Allocate a push I/O buffer for later use with a tx queue.</i></td></tr>
<tr><th id="9451">9451</th><td><i> */</i></td></tr>
<tr><th id="9452">9452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_PIOBUF" data-ref="_M/MC_CMD_ALLOC_PIOBUF">MC_CMD_ALLOC_PIOBUF</dfn> 0x8f</u></td></tr>
<tr><th id="9453">9453</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x8f_PRIVILEGE_CTG">MC_CMD_0x8f_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9454">9454</th><td></td></tr>
<tr><th id="9455">9455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x8f_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x8f_PRIVILEGE_CTG">MC_CMD_0x8f_PRIVILEGE_CTG</dfn> SRIOV_CTG_ONLOAD</u></td></tr>
<tr><th id="9456">9456</th><td></td></tr>
<tr><th id="9457">9457</th><td><i>/* MC_CMD_ALLOC_PIOBUF_IN msgrequest */</i></td></tr>
<tr><th id="9458">9458</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_PIOBUF_IN_LEN" data-ref="_M/MC_CMD_ALLOC_PIOBUF_IN_LEN">MC_CMD_ALLOC_PIOBUF_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="9459">9459</th><td></td></tr>
<tr><th id="9460">9460</th><td><i>/* MC_CMD_ALLOC_PIOBUF_OUT msgresponse */</i></td></tr>
<tr><th id="9461">9461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_PIOBUF_OUT_LEN" data-ref="_M/MC_CMD_ALLOC_PIOBUF_OUT_LEN">MC_CMD_ALLOC_PIOBUF_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="9462">9462</th><td><i>/* Handle for allocated push I/O buffer. */</i></td></tr>
<tr><th id="9463">9463</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_PIOBUF_OUT_PIOBUF_HANDLE_OFST" data-ref="_M/MC_CMD_ALLOC_PIOBUF_OUT_PIOBUF_HANDLE_OFST">MC_CMD_ALLOC_PIOBUF_OUT_PIOBUF_HANDLE_OFST</dfn> 0</u></td></tr>
<tr><th id="9464">9464</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOC_PIOBUF_OUT_PIOBUF_HANDLE_LEN" data-ref="_M/MC_CMD_ALLOC_PIOBUF_OUT_PIOBUF_HANDLE_LEN">MC_CMD_ALLOC_PIOBUF_OUT_PIOBUF_HANDLE_LEN</dfn> 4</u></td></tr>
<tr><th id="9465">9465</th><td></td></tr>
<tr><th id="9466">9466</th><td></td></tr>
<tr><th id="9467">9467</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9468">9468</th><td><i>/* MC_CMD_FREE_PIOBUF</i></td></tr>
<tr><th id="9469">9469</th><td><i> * Free a push I/O buffer.</i></td></tr>
<tr><th id="9470">9470</th><td><i> */</i></td></tr>
<tr><th id="9471">9471</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_PIOBUF" data-ref="_M/MC_CMD_FREE_PIOBUF">MC_CMD_FREE_PIOBUF</dfn> 0x90</u></td></tr>
<tr><th id="9472">9472</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x90_PRIVILEGE_CTG">MC_CMD_0x90_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9473">9473</th><td></td></tr>
<tr><th id="9474">9474</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x90_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x90_PRIVILEGE_CTG">MC_CMD_0x90_PRIVILEGE_CTG</dfn> SRIOV_CTG_ONLOAD</u></td></tr>
<tr><th id="9475">9475</th><td></td></tr>
<tr><th id="9476">9476</th><td><i>/* MC_CMD_FREE_PIOBUF_IN msgrequest */</i></td></tr>
<tr><th id="9477">9477</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_PIOBUF_IN_LEN" data-ref="_M/MC_CMD_FREE_PIOBUF_IN_LEN">MC_CMD_FREE_PIOBUF_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="9478">9478</th><td><i>/* Handle for allocated push I/O buffer. */</i></td></tr>
<tr><th id="9479">9479</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_PIOBUF_IN_PIOBUF_HANDLE_OFST" data-ref="_M/MC_CMD_FREE_PIOBUF_IN_PIOBUF_HANDLE_OFST">MC_CMD_FREE_PIOBUF_IN_PIOBUF_HANDLE_OFST</dfn> 0</u></td></tr>
<tr><th id="9480">9480</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_PIOBUF_IN_PIOBUF_HANDLE_LEN" data-ref="_M/MC_CMD_FREE_PIOBUF_IN_PIOBUF_HANDLE_LEN">MC_CMD_FREE_PIOBUF_IN_PIOBUF_HANDLE_LEN</dfn> 4</u></td></tr>
<tr><th id="9481">9481</th><td></td></tr>
<tr><th id="9482">9482</th><td><i>/* MC_CMD_FREE_PIOBUF_OUT msgresponse */</i></td></tr>
<tr><th id="9483">9483</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FREE_PIOBUF_OUT_LEN" data-ref="_M/MC_CMD_FREE_PIOBUF_OUT_LEN">MC_CMD_FREE_PIOBUF_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="9484">9484</th><td></td></tr>
<tr><th id="9485">9485</th><td></td></tr>
<tr><th id="9486">9486</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9487">9487</th><td><i>/* MC_CMD_GET_VI_TLP_PROCESSING</i></td></tr>
<tr><th id="9488">9488</th><td><i> * Get TLP steering and ordering information for a VI.</i></td></tr>
<tr><th id="9489">9489</th><td><i> */</i></td></tr>
<tr><th id="9490">9490</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING">MC_CMD_GET_VI_TLP_PROCESSING</dfn> 0xb0</u></td></tr>
<tr><th id="9491">9491</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb0_PRIVILEGE_CTG">MC_CMD_0xb0_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9492">9492</th><td></td></tr>
<tr><th id="9493">9493</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb0_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb0_PRIVILEGE_CTG">MC_CMD_0xb0_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9494">9494</th><td></td></tr>
<tr><th id="9495">9495</th><td><i>/* MC_CMD_GET_VI_TLP_PROCESSING_IN msgrequest */</i></td></tr>
<tr><th id="9496">9496</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_IN_LEN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_IN_LEN">MC_CMD_GET_VI_TLP_PROCESSING_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="9497">9497</th><td><i>/* VI number to get information for. */</i></td></tr>
<tr><th id="9498">9498</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_IN_INSTANCE_OFST">MC_CMD_GET_VI_TLP_PROCESSING_IN_INSTANCE_OFST</dfn> 0</u></td></tr>
<tr><th id="9499">9499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_IN_INSTANCE_LEN">MC_CMD_GET_VI_TLP_PROCESSING_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="9500">9500</th><td></td></tr>
<tr><th id="9501">9501</th><td><i>/* MC_CMD_GET_VI_TLP_PROCESSING_OUT msgresponse */</i></td></tr>
<tr><th id="9502">9502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_LEN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_LEN">MC_CMD_GET_VI_TLP_PROCESSING_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="9503">9503</th><td><i>/* Transaction processing steering hint 1 for use with the Rx Queue. */</i></td></tr>
<tr><th id="9504">9504</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG1_RX_OFST" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG1_RX_OFST">MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG1_RX_OFST</dfn> 0</u></td></tr>
<tr><th id="9505">9505</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG1_RX_LEN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG1_RX_LEN">MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG1_RX_LEN</dfn> 1</u></td></tr>
<tr><th id="9506">9506</th><td><i>/* Transaction processing steering hint 2 for use with the Ev Queue. */</i></td></tr>
<tr><th id="9507">9507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG2_EV_OFST" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG2_EV_OFST">MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG2_EV_OFST</dfn> 1</u></td></tr>
<tr><th id="9508">9508</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG2_EV_LEN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG2_EV_LEN">MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_TAG2_EV_LEN</dfn> 1</u></td></tr>
<tr><th id="9509">9509</th><td><i>/* Use Relaxed ordering model for TLPs on this VI. */</i></td></tr>
<tr><th id="9510">9510</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_RELAXED_ORDERING_LBN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_RELAXED_ORDERING_LBN">MC_CMD_GET_VI_TLP_PROCESSING_OUT_RELAXED_ORDERING_LBN</dfn> 16</u></td></tr>
<tr><th id="9511">9511</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_RELAXED_ORDERING_WIDTH" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_RELAXED_ORDERING_WIDTH">MC_CMD_GET_VI_TLP_PROCESSING_OUT_RELAXED_ORDERING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9512">9512</th><td><i>/* Use ID based ordering for TLPs on this VI. */</i></td></tr>
<tr><th id="9513">9513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_ID_BASED_ORDERING_LBN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_ID_BASED_ORDERING_LBN">MC_CMD_GET_VI_TLP_PROCESSING_OUT_ID_BASED_ORDERING_LBN</dfn> 17</u></td></tr>
<tr><th id="9514">9514</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_ID_BASED_ORDERING_WIDTH" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_ID_BASED_ORDERING_WIDTH">MC_CMD_GET_VI_TLP_PROCESSING_OUT_ID_BASED_ORDERING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9515">9515</th><td><i>/* Set no snoop bit for TLPs on this VI. */</i></td></tr>
<tr><th id="9516">9516</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_NO_SNOOP_LBN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_NO_SNOOP_LBN">MC_CMD_GET_VI_TLP_PROCESSING_OUT_NO_SNOOP_LBN</dfn> 18</u></td></tr>
<tr><th id="9517">9517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_NO_SNOOP_WIDTH" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_NO_SNOOP_WIDTH">MC_CMD_GET_VI_TLP_PROCESSING_OUT_NO_SNOOP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9518">9518</th><td><i>/* Enable TPH for TLPs on this VI. */</i></td></tr>
<tr><th id="9519">9519</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_ON_LBN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_ON_LBN">MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_ON_LBN</dfn> 19</u></td></tr>
<tr><th id="9520">9520</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_ON_WIDTH" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_ON_WIDTH">MC_CMD_GET_VI_TLP_PROCESSING_OUT_TPH_ON_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9521">9521</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_DATA_OFST" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_DATA_OFST">MC_CMD_GET_VI_TLP_PROCESSING_OUT_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="9522">9522</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_DATA_LEN" data-ref="_M/MC_CMD_GET_VI_TLP_PROCESSING_OUT_DATA_LEN">MC_CMD_GET_VI_TLP_PROCESSING_OUT_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="9523">9523</th><td></td></tr>
<tr><th id="9524">9524</th><td></td></tr>
<tr><th id="9525">9525</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9526">9526</th><td><i>/* MC_CMD_SET_VI_TLP_PROCESSING</i></td></tr>
<tr><th id="9527">9527</th><td><i> * Set TLP steering and ordering information for a VI.</i></td></tr>
<tr><th id="9528">9528</th><td><i> */</i></td></tr>
<tr><th id="9529">9529</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING">MC_CMD_SET_VI_TLP_PROCESSING</dfn> 0xb1</u></td></tr>
<tr><th id="9530">9530</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb1_PRIVILEGE_CTG">MC_CMD_0xb1_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9531">9531</th><td></td></tr>
<tr><th id="9532">9532</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb1_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb1_PRIVILEGE_CTG">MC_CMD_0xb1_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9533">9533</th><td></td></tr>
<tr><th id="9534">9534</th><td><i>/* MC_CMD_SET_VI_TLP_PROCESSING_IN msgrequest */</i></td></tr>
<tr><th id="9535">9535</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_LEN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_LEN">MC_CMD_SET_VI_TLP_PROCESSING_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="9536">9536</th><td><i>/* VI number to set information for. */</i></td></tr>
<tr><th id="9537">9537</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_INSTANCE_OFST">MC_CMD_SET_VI_TLP_PROCESSING_IN_INSTANCE_OFST</dfn> 0</u></td></tr>
<tr><th id="9538">9538</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_INSTANCE_LEN">MC_CMD_SET_VI_TLP_PROCESSING_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="9539">9539</th><td><i>/* Transaction processing steering hint 1 for use with the Rx Queue. */</i></td></tr>
<tr><th id="9540">9540</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG1_RX_OFST" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG1_RX_OFST">MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG1_RX_OFST</dfn> 4</u></td></tr>
<tr><th id="9541">9541</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG1_RX_LEN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG1_RX_LEN">MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG1_RX_LEN</dfn> 1</u></td></tr>
<tr><th id="9542">9542</th><td><i>/* Transaction processing steering hint 2 for use with the Ev Queue. */</i></td></tr>
<tr><th id="9543">9543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG2_EV_OFST" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG2_EV_OFST">MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG2_EV_OFST</dfn> 5</u></td></tr>
<tr><th id="9544">9544</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG2_EV_LEN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG2_EV_LEN">MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_TAG2_EV_LEN</dfn> 1</u></td></tr>
<tr><th id="9545">9545</th><td><i>/* Use Relaxed ordering model for TLPs on this VI. */</i></td></tr>
<tr><th id="9546">9546</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_RELAXED_ORDERING_LBN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_RELAXED_ORDERING_LBN">MC_CMD_SET_VI_TLP_PROCESSING_IN_RELAXED_ORDERING_LBN</dfn> 48</u></td></tr>
<tr><th id="9547">9547</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_RELAXED_ORDERING_WIDTH" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_RELAXED_ORDERING_WIDTH">MC_CMD_SET_VI_TLP_PROCESSING_IN_RELAXED_ORDERING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9548">9548</th><td><i>/* Use ID based ordering for TLPs on this VI. */</i></td></tr>
<tr><th id="9549">9549</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_ID_BASED_ORDERING_LBN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_ID_BASED_ORDERING_LBN">MC_CMD_SET_VI_TLP_PROCESSING_IN_ID_BASED_ORDERING_LBN</dfn> 49</u></td></tr>
<tr><th id="9550">9550</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_ID_BASED_ORDERING_WIDTH" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_ID_BASED_ORDERING_WIDTH">MC_CMD_SET_VI_TLP_PROCESSING_IN_ID_BASED_ORDERING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9551">9551</th><td><i>/* Set the no snoop bit for TLPs on this VI. */</i></td></tr>
<tr><th id="9552">9552</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_NO_SNOOP_LBN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_NO_SNOOP_LBN">MC_CMD_SET_VI_TLP_PROCESSING_IN_NO_SNOOP_LBN</dfn> 50</u></td></tr>
<tr><th id="9553">9553</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_NO_SNOOP_WIDTH" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_NO_SNOOP_WIDTH">MC_CMD_SET_VI_TLP_PROCESSING_IN_NO_SNOOP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9554">9554</th><td><i>/* Enable TPH for TLPs on this VI. */</i></td></tr>
<tr><th id="9555">9555</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_ON_LBN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_ON_LBN">MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_ON_LBN</dfn> 51</u></td></tr>
<tr><th id="9556">9556</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_ON_WIDTH" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_ON_WIDTH">MC_CMD_SET_VI_TLP_PROCESSING_IN_TPH_ON_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9557">9557</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_DATA_OFST" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_DATA_OFST">MC_CMD_SET_VI_TLP_PROCESSING_IN_DATA_OFST</dfn> 4</u></td></tr>
<tr><th id="9558">9558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_DATA_LEN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_IN_DATA_LEN">MC_CMD_SET_VI_TLP_PROCESSING_IN_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="9559">9559</th><td></td></tr>
<tr><th id="9560">9560</th><td><i>/* MC_CMD_SET_VI_TLP_PROCESSING_OUT msgresponse */</i></td></tr>
<tr><th id="9561">9561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VI_TLP_PROCESSING_OUT_LEN" data-ref="_M/MC_CMD_SET_VI_TLP_PROCESSING_OUT_LEN">MC_CMD_SET_VI_TLP_PROCESSING_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="9562">9562</th><td></td></tr>
<tr><th id="9563">9563</th><td></td></tr>
<tr><th id="9564">9564</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9565">9565</th><td><i>/* MC_CMD_GET_TLP_PROCESSING_GLOBALS</i></td></tr>
<tr><th id="9566">9566</th><td><i> * Get global PCIe steering and transaction processing configuration.</i></td></tr>
<tr><th id="9567">9567</th><td><i> */</i></td></tr>
<tr><th id="9568">9568</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS">MC_CMD_GET_TLP_PROCESSING_GLOBALS</dfn> 0xbc</u></td></tr>
<tr><th id="9569">9569</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xbc_PRIVILEGE_CTG">MC_CMD_0xbc_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9570">9570</th><td></td></tr>
<tr><th id="9571">9571</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xbc_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xbc_PRIVILEGE_CTG">MC_CMD_0xbc_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="9572">9572</th><td></td></tr>
<tr><th id="9573">9573</th><td><i>/* MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN msgrequest */</i></td></tr>
<tr><th id="9574">9574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_LEN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_LEN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="9575">9575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_OFST" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_OFST">MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_OFST</dfn> 0</u></td></tr>
<tr><th id="9576">9576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_LEN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_LEN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_LEN</dfn> 4</u></td></tr>
<tr><th id="9577">9577</th><td><i>/* enum: MISC. */</i></td></tr>
<tr><th id="9578">9578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_MISC" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_MISC">MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_MISC</dfn> 0x0</u></td></tr>
<tr><th id="9579">9579</th><td><i>/* enum: IDO. */</i></td></tr>
<tr><th id="9580">9580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_IDO" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_IDO">MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_IDO</dfn> 0x1</u></td></tr>
<tr><th id="9581">9581</th><td><i>/* enum: RO. */</i></td></tr>
<tr><th id="9582">9582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_RO" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_RO">MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_RO</dfn> 0x2</u></td></tr>
<tr><th id="9583">9583</th><td><i>/* enum: TPH Type. */</i></td></tr>
<tr><th id="9584">9584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_TPH_TYPE" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_TPH_TYPE">MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_TPH_TYPE</dfn> 0x3</u></td></tr>
<tr><th id="9585">9585</th><td></td></tr>
<tr><th id="9586">9586</th><td><i>/* MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT msgresponse */</i></td></tr>
<tr><th id="9587">9587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_LEN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_LEN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="9588">9588</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_GLOBAL_CATEGORY_OFST" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_GLOBAL_CATEGORY_OFST">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_GLOBAL_CATEGORY_OFST</dfn> 0</u></td></tr>
<tr><th id="9589">9589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_GLOBAL_CATEGORY_LEN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_GLOBAL_CATEGORY_LEN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_GLOBAL_CATEGORY_LEN</dfn> 4</u></td></tr>
<tr><th id="9590">9590</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="9591">9591</th><td><i>/*               MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN/TLP_GLOBAL_CATEGORY */</i></td></tr>
<tr><th id="9592">9592</th><td><i>/* Amalgamated TLP info word. */</i></td></tr>
<tr><th id="9593">9593</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_WORD_OFST" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_WORD_OFST">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_WORD_OFST</dfn> 4</u></td></tr>
<tr><th id="9594">9594</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_WORD_LEN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_WORD_LEN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_WORD_LEN</dfn> 4</u></td></tr>
<tr><th id="9595">9595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_WTAG_EN_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_WTAG_EN_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_WTAG_EN_LBN</dfn> 0</u></td></tr>
<tr><th id="9596">9596</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_WTAG_EN_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_WTAG_EN_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_WTAG_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9597">9597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_SPARE_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_SPARE_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_SPARE_LBN</dfn> 1</u></td></tr>
<tr><th id="9598">9598</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_SPARE_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_SPARE_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_MISC_SPARE_WIDTH</dfn> 31</u></td></tr>
<tr><th id="9599">9599</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_DL_EN_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_DL_EN_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_DL_EN_LBN</dfn> 0</u></td></tr>
<tr><th id="9600">9600</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_DL_EN_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_DL_EN_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_DL_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9601">9601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_TX_EN_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_TX_EN_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_TX_EN_LBN</dfn> 1</u></td></tr>
<tr><th id="9602">9602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_TX_EN_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_TX_EN_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_TX_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9603">9603</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_EV_EN_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_EV_EN_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_EV_EN_LBN</dfn> 2</u></td></tr>
<tr><th id="9604">9604</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_EV_EN_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_EV_EN_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_EV_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9605">9605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_RX_EN_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_RX_EN_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_RX_EN_LBN</dfn> 3</u></td></tr>
<tr><th id="9606">9606</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_RX_EN_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_RX_EN_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_RX_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9607">9607</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_SPARE_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_SPARE_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_SPARE_LBN</dfn> 4</u></td></tr>
<tr><th id="9608">9608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_SPARE_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_SPARE_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_IDO_SPARE_WIDTH</dfn> 28</u></td></tr>
<tr><th id="9609">9609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_RXDMA_EN_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_RXDMA_EN_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_RXDMA_EN_LBN</dfn> 0</u></td></tr>
<tr><th id="9610">9610</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_RXDMA_EN_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_RXDMA_EN_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_RXDMA_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9611">9611</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_TXDMA_EN_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_TXDMA_EN_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_TXDMA_EN_LBN</dfn> 1</u></td></tr>
<tr><th id="9612">9612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_TXDMA_EN_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_TXDMA_EN_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_TXDMA_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9613">9613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_DL_EN_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_DL_EN_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_DL_EN_LBN</dfn> 2</u></td></tr>
<tr><th id="9614">9614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_DL_EN_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_DL_EN_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_DL_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9615">9615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_SPARE_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_SPARE_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_SPARE_LBN</dfn> 3</u></td></tr>
<tr><th id="9616">9616</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_SPARE_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_SPARE_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_RO_SPARE_WIDTH</dfn> 29</u></td></tr>
<tr><th id="9617">9617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_MSIX_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_MSIX_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_MSIX_LBN</dfn> 0</u></td></tr>
<tr><th id="9618">9618</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_MSIX_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_MSIX_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_MSIX_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9619">9619</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_DL_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_DL_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_DL_LBN</dfn> 2</u></td></tr>
<tr><th id="9620">9620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_DL_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_DL_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_DL_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9621">9621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_TX_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_TX_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_TX_LBN</dfn> 4</u></td></tr>
<tr><th id="9622">9622</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_TX_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_TX_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_TX_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9623">9623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_EV_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_EV_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_EV_LBN</dfn> 6</u></td></tr>
<tr><th id="9624">9624</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_EV_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_EV_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_EV_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9625">9625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_RX_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_RX_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_RX_LBN</dfn> 8</u></td></tr>
<tr><th id="9626">9626</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_RX_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_RX_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TPH_TYPE_RX_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9627">9627</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TLP_TYPE_SPARE_LBN" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TLP_TYPE_SPARE_LBN">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TLP_TYPE_SPARE_LBN</dfn> 9</u></td></tr>
<tr><th id="9628">9628</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TLP_TYPE_SPARE_WIDTH" data-ref="_M/MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TLP_TYPE_SPARE_WIDTH">MC_CMD_GET_TLP_PROCESSING_GLOBALS_OUT_TLP_INFO_TLP_TYPE_SPARE_WIDTH</dfn> 23</u></td></tr>
<tr><th id="9629">9629</th><td></td></tr>
<tr><th id="9630">9630</th><td></td></tr>
<tr><th id="9631">9631</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9632">9632</th><td><i>/* MC_CMD_SET_TLP_PROCESSING_GLOBALS</i></td></tr>
<tr><th id="9633">9633</th><td><i> * Set global PCIe steering and transaction processing configuration.</i></td></tr>
<tr><th id="9634">9634</th><td><i> */</i></td></tr>
<tr><th id="9635">9635</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS">MC_CMD_SET_TLP_PROCESSING_GLOBALS</dfn> 0xbd</u></td></tr>
<tr><th id="9636">9636</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xbd_PRIVILEGE_CTG">MC_CMD_0xbd_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9637">9637</th><td></td></tr>
<tr><th id="9638">9638</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xbd_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xbd_PRIVILEGE_CTG">MC_CMD_0xbd_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="9639">9639</th><td></td></tr>
<tr><th id="9640">9640</th><td><i>/* MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN msgrequest */</i></td></tr>
<tr><th id="9641">9641</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_LEN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_LEN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="9642">9642</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_OFST" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_OFST">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_OFST</dfn> 0</u></td></tr>
<tr><th id="9643">9643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_LEN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_LEN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_GLOBAL_CATEGORY_LEN</dfn> 4</u></td></tr>
<tr><th id="9644">9644</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="9645">9645</th><td><i>/*               MC_CMD_GET_TLP_PROCESSING_GLOBALS/MC_CMD_GET_TLP_PROCESSING_GLOBALS_IN/TLP_GLOBAL_CATEGORY */</i></td></tr>
<tr><th id="9646">9646</th><td><i>/* Amalgamated TLP info word. */</i></td></tr>
<tr><th id="9647">9647</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_WORD_OFST" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_WORD_OFST">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_WORD_OFST</dfn> 4</u></td></tr>
<tr><th id="9648">9648</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_WORD_LEN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_WORD_LEN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_WORD_LEN</dfn> 4</u></td></tr>
<tr><th id="9649">9649</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_MISC_WTAG_EN_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_MISC_WTAG_EN_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_MISC_WTAG_EN_LBN</dfn> 0</u></td></tr>
<tr><th id="9650">9650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_MISC_WTAG_EN_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_MISC_WTAG_EN_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_MISC_WTAG_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9651">9651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_DL_EN_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_DL_EN_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_DL_EN_LBN</dfn> 0</u></td></tr>
<tr><th id="9652">9652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_DL_EN_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_DL_EN_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_DL_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9653">9653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_TX_EN_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_TX_EN_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_TX_EN_LBN</dfn> 1</u></td></tr>
<tr><th id="9654">9654</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_TX_EN_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_TX_EN_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_TX_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9655">9655</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_EV_EN_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_EV_EN_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_EV_EN_LBN</dfn> 2</u></td></tr>
<tr><th id="9656">9656</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_EV_EN_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_EV_EN_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_EV_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9657">9657</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_RX_EN_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_RX_EN_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_RX_EN_LBN</dfn> 3</u></td></tr>
<tr><th id="9658">9658</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_RX_EN_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_RX_EN_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_IDO_RX_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9659">9659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_RXDMA_EN_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_RXDMA_EN_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_RXDMA_EN_LBN</dfn> 0</u></td></tr>
<tr><th id="9660">9660</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_RXDMA_EN_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_RXDMA_EN_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_RXDMA_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9661">9661</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_TXDMA_EN_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_TXDMA_EN_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_TXDMA_EN_LBN</dfn> 1</u></td></tr>
<tr><th id="9662">9662</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_TXDMA_EN_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_TXDMA_EN_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_TXDMA_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9663">9663</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_DL_EN_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_DL_EN_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_DL_EN_LBN</dfn> 2</u></td></tr>
<tr><th id="9664">9664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_DL_EN_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_DL_EN_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_RO_DL_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9665">9665</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_MSIX_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_MSIX_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_MSIX_LBN</dfn> 0</u></td></tr>
<tr><th id="9666">9666</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_MSIX_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_MSIX_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_MSIX_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9667">9667</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_DL_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_DL_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_DL_LBN</dfn> 2</u></td></tr>
<tr><th id="9668">9668</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_DL_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_DL_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_DL_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9669">9669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_TX_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_TX_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_TX_LBN</dfn> 4</u></td></tr>
<tr><th id="9670">9670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_TX_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_TX_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_TX_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9671">9671</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_EV_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_EV_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_EV_LBN</dfn> 6</u></td></tr>
<tr><th id="9672">9672</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_EV_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_EV_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_EV_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9673">9673</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_RX_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_RX_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_RX_LBN</dfn> 8</u></td></tr>
<tr><th id="9674">9674</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_RX_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_RX_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_TPH_TYPE_RX_WIDTH</dfn> 2</u></td></tr>
<tr><th id="9675">9675</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_SPARE_LBN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_SPARE_LBN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_SPARE_LBN</dfn> 10</u></td></tr>
<tr><th id="9676">9676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_SPARE_WIDTH" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_SPARE_WIDTH">MC_CMD_SET_TLP_PROCESSING_GLOBALS_IN_TLP_INFO_SPARE_WIDTH</dfn> 22</u></td></tr>
<tr><th id="9677">9677</th><td></td></tr>
<tr><th id="9678">9678</th><td><i>/* MC_CMD_SET_TLP_PROCESSING_GLOBALS_OUT msgresponse */</i></td></tr>
<tr><th id="9679">9679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_OUT_LEN" data-ref="_M/MC_CMD_SET_TLP_PROCESSING_GLOBALS_OUT_LEN">MC_CMD_SET_TLP_PROCESSING_GLOBALS_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="9680">9680</th><td></td></tr>
<tr><th id="9681">9681</th><td></td></tr>
<tr><th id="9682">9682</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9683">9683</th><td><i>/* MC_CMD_SATELLITE_DOWNLOAD</i></td></tr>
<tr><th id="9684">9684</th><td><i> * Download a new set of images to the satellite CPUs from the host.</i></td></tr>
<tr><th id="9685">9685</th><td><i> */</i></td></tr>
<tr><th id="9686">9686</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD">MC_CMD_SATELLITE_DOWNLOAD</dfn> 0x91</u></td></tr>
<tr><th id="9687">9687</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x91_PRIVILEGE_CTG">MC_CMD_0x91_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9688">9688</th><td></td></tr>
<tr><th id="9689">9689</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x91_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x91_PRIVILEGE_CTG">MC_CMD_0x91_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="9690">9690</th><td></td></tr>
<tr><th id="9691">9691</th><td><i>/* MC_CMD_SATELLITE_DOWNLOAD_IN msgrequest: The reset requirements for the CPUs</i></td></tr>
<tr><th id="9692">9692</th><td><i> * are subtle, and so downloads must proceed in a number of phases.</i></td></tr>
<tr><th id="9693">9693</th><td><i> *</i></td></tr>
<tr><th id="9694">9694</th><td><i> * 1) PHASE_RESET with a target of TARGET_ALL and chunk ID/length of 0.</i></td></tr>
<tr><th id="9695">9695</th><td><i> *</i></td></tr>
<tr><th id="9696">9696</th><td><i> * 2) PHASE_IMEMS for each of the IMEM targets (target IDs 0-11). Each download</i></td></tr>
<tr><th id="9697">9697</th><td><i> * may consist of multiple chunks. The final chunk (with CHUNK_ID_LAST) should</i></td></tr>
<tr><th id="9698">9698</th><td><i> * be a checksum (a simple 32-bit sum) of the transferred data. An individual</i></td></tr>
<tr><th id="9699">9699</th><td><i> * download may be aborted using CHUNK_ID_ABORT.</i></td></tr>
<tr><th id="9700">9700</th><td><i> *</i></td></tr>
<tr><th id="9701">9701</th><td><i> * 3) PHASE_VECTORS for each of the vector table targets (target IDs 12-15),</i></td></tr>
<tr><th id="9702">9702</th><td><i> * similar to PHASE_IMEMS.</i></td></tr>
<tr><th id="9703">9703</th><td><i> *</i></td></tr>
<tr><th id="9704">9704</th><td><i> * 4) PHASE_READY with a target of TARGET_ALL and chunk ID/length of 0.</i></td></tr>
<tr><th id="9705">9705</th><td><i> *</i></td></tr>
<tr><th id="9706">9706</th><td><i> * After any error (a requested abort is not considered to be an error) the</i></td></tr>
<tr><th id="9707">9707</th><td><i> * sequence must be restarted from PHASE_RESET.</i></td></tr>
<tr><th id="9708">9708</th><td><i> */</i></td></tr>
<tr><th id="9709">9709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_LENMIN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_LENMIN">MC_CMD_SATELLITE_DOWNLOAD_IN_LENMIN</dfn> 20</u></td></tr>
<tr><th id="9710">9710</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_LENMAX" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_LENMAX">MC_CMD_SATELLITE_DOWNLOAD_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="9711">9711</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_LEN">MC_CMD_SATELLITE_DOWNLOAD_IN_LEN</dfn>(num) (16+4*(num))</u></td></tr>
<tr><th id="9712">9712</th><td><i>/* Download phase. (Note: the IDLE phase is used internally and is never valid</i></td></tr>
<tr><th id="9713">9713</th><td><i> * in a command from the host.)</i></td></tr>
<tr><th id="9714">9714</th><td><i> */</i></td></tr>
<tr><th id="9715">9715</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_OFST" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_OFST">MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_OFST</dfn> 0</u></td></tr>
<tr><th id="9716">9716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_LEN">MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_LEN</dfn> 4</u></td></tr>
<tr><th id="9717">9717</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_IDLE" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_IDLE">MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_IDLE</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="9718">9718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_RESET" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_RESET">MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_RESET</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="9719">9719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_IMEMS" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_IMEMS">MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_IMEMS</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="9720">9720</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_VECTORS" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_VECTORS">MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_VECTORS</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="9721">9721</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_READY" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_READY">MC_CMD_SATELLITE_DOWNLOAD_IN_PHASE_READY</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="9722">9722</th><td><i>/* Target for download. (These match the blob numbers defined in</i></td></tr>
<tr><th id="9723">9723</th><td><i> * mc_flash_layout.h.)</i></td></tr>
<tr><th id="9724">9724</th><td><i> */</i></td></tr>
<tr><th id="9725">9725</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_OFST" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_OFST">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_OFST</dfn> 4</u></td></tr>
<tr><th id="9726">9726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_LEN">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_LEN</dfn> 4</u></td></tr>
<tr><th id="9727">9727</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9728">9728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDI_TEXT" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDI_TEXT">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDI_TEXT</dfn> 0x0</u></td></tr>
<tr><th id="9729">9729</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9730">9730</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDI_TEXT" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDI_TEXT">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDI_TEXT</dfn> 0x1</u></td></tr>
<tr><th id="9731">9731</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9732">9732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDP_TEXT" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDP_TEXT">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDP_TEXT</dfn> 0x2</u></td></tr>
<tr><th id="9733">9733</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9734">9734</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDP_TEXT" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDP_TEXT">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDP_TEXT</dfn> 0x3</u></td></tr>
<tr><th id="9735">9735</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9736">9736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_HR_LUT" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_HR_LUT">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_HR_LUT</dfn> 0x4</u></td></tr>
<tr><th id="9737">9737</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9738">9738</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_HR_LUT_CFG" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_HR_LUT_CFG">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_HR_LUT_CFG</dfn> 0x5</u></td></tr>
<tr><th id="9739">9739</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9740">9740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_HR_LUT" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_HR_LUT">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_HR_LUT</dfn> 0x6</u></td></tr>
<tr><th id="9741">9741</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9742">9742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_HR_LUT_CFG" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_HR_LUT_CFG">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_HR_LUT_CFG</dfn> 0x7</u></td></tr>
<tr><th id="9743">9743</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9744">9744</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_HR_PGM" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_HR_PGM">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_HR_PGM</dfn> 0x8</u></td></tr>
<tr><th id="9745">9745</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9746">9746</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_SL_PGM" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_SL_PGM">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXHRSL_SL_PGM</dfn> 0x9</u></td></tr>
<tr><th id="9747">9747</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9748">9748</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_HR_PGM" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_HR_PGM">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_HR_PGM</dfn> 0xa</u></td></tr>
<tr><th id="9749">9749</th><td><i>/* enum: Valid in phase 2 (PHASE_IMEMS) only */</i></td></tr>
<tr><th id="9750">9750</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_SL_PGM" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_SL_PGM">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXHRSL_SL_PGM</dfn> 0xb</u></td></tr>
<tr><th id="9751">9751</th><td><i>/* enum: Valid in phase 3 (PHASE_VECTORS) only */</i></td></tr>
<tr><th id="9752">9752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDI_VTBL0" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDI_VTBL0">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDI_VTBL0</dfn> 0xc</u></td></tr>
<tr><th id="9753">9753</th><td><i>/* enum: Valid in phase 3 (PHASE_VECTORS) only */</i></td></tr>
<tr><th id="9754">9754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDI_VTBL0" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDI_VTBL0">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDI_VTBL0</dfn> 0xd</u></td></tr>
<tr><th id="9755">9755</th><td><i>/* enum: Valid in phase 3 (PHASE_VECTORS) only */</i></td></tr>
<tr><th id="9756">9756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDI_VTBL1" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDI_VTBL1">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_RXDI_VTBL1</dfn> 0xe</u></td></tr>
<tr><th id="9757">9757</th><td><i>/* enum: Valid in phase 3 (PHASE_VECTORS) only */</i></td></tr>
<tr><th id="9758">9758</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDI_VTBL1" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDI_VTBL1">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_TXDI_VTBL1</dfn> 0xf</u></td></tr>
<tr><th id="9759">9759</th><td><i>/* enum: Valid in phases 1 (PHASE_RESET) and 4 (PHASE_READY) only */</i></td></tr>
<tr><th id="9760">9760</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_ALL" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_ALL">MC_CMD_SATELLITE_DOWNLOAD_IN_TARGET_ALL</dfn> 0xffffffff</u></td></tr>
<tr><th id="9761">9761</th><td><i>/* Chunk ID, or CHUNK_ID_LAST or CHUNK_ID_ABORT */</i></td></tr>
<tr><th id="9762">9762</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_OFST" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_OFST">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_OFST</dfn> 8</u></td></tr>
<tr><th id="9763">9763</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_LEN">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="9764">9764</th><td><i>/* enum: Last chunk, containing checksum rather than data */</i></td></tr>
<tr><th id="9765">9765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_LAST" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_LAST">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_LAST</dfn> 0xffffffff</u></td></tr>
<tr><th id="9766">9766</th><td><i>/* enum: Abort download of this item */</i></td></tr>
<tr><th id="9767">9767</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_ABORT" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_ABORT">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_ID_ABORT</dfn> 0xfffffffe</u></td></tr>
<tr><th id="9768">9768</th><td><i>/* Length of this chunk in bytes */</i></td></tr>
<tr><th id="9769">9769</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_LEN_OFST" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_LEN_OFST">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_LEN_OFST</dfn> 12</u></td></tr>
<tr><th id="9770">9770</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_LEN_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_LEN_LEN">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_LEN_LEN</dfn> 4</u></td></tr>
<tr><th id="9771">9771</th><td><i>/* Data for this chunk */</i></td></tr>
<tr><th id="9772">9772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_OFST" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_OFST">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_OFST</dfn> 16</u></td></tr>
<tr><th id="9773">9773</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_LEN">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="9774">9774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_MINNUM" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_MINNUM">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="9775">9775</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_MAXNUM" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_MAXNUM">MC_CMD_SATELLITE_DOWNLOAD_IN_CHUNK_DATA_MAXNUM</dfn> 59</u></td></tr>
<tr><th id="9776">9776</th><td></td></tr>
<tr><th id="9777">9777</th><td><i>/* MC_CMD_SATELLITE_DOWNLOAD_OUT msgresponse */</i></td></tr>
<tr><th id="9778">9778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_LEN">MC_CMD_SATELLITE_DOWNLOAD_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="9779">9779</th><td><i>/* Same as MC_CMD_ERR field, but included as 0 in success cases */</i></td></tr>
<tr><th id="9780">9780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_RESULT_OFST" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_RESULT_OFST">MC_CMD_SATELLITE_DOWNLOAD_OUT_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="9781">9781</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_RESULT_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_RESULT_LEN">MC_CMD_SATELLITE_DOWNLOAD_OUT_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="9782">9782</th><td><i>/* Extra status information */</i></td></tr>
<tr><th id="9783">9783</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_INFO_OFST" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_INFO_OFST">MC_CMD_SATELLITE_DOWNLOAD_OUT_INFO_OFST</dfn> 4</u></td></tr>
<tr><th id="9784">9784</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_INFO_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_INFO_LEN">MC_CMD_SATELLITE_DOWNLOAD_OUT_INFO_LEN</dfn> 4</u></td></tr>
<tr><th id="9785">9785</th><td><i>/* enum: Code download OK, completed. */</i></td></tr>
<tr><th id="9786">9786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_OK_COMPLETE" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_OK_COMPLETE">MC_CMD_SATELLITE_DOWNLOAD_OUT_OK_COMPLETE</dfn> 0x0</u></td></tr>
<tr><th id="9787">9787</th><td><i>/* enum: Code download aborted as requested. */</i></td></tr>
<tr><th id="9788">9788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_OK_ABORTED" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_OK_ABORTED">MC_CMD_SATELLITE_DOWNLOAD_OUT_OK_ABORTED</dfn> 0x1</u></td></tr>
<tr><th id="9789">9789</th><td><i>/* enum: Code download OK so far, send next chunk. */</i></td></tr>
<tr><th id="9790">9790</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_OK_NEXT_CHUNK" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_OK_NEXT_CHUNK">MC_CMD_SATELLITE_DOWNLOAD_OUT_OK_NEXT_CHUNK</dfn> 0x2</u></td></tr>
<tr><th id="9791">9791</th><td><i>/* enum: Download phases out of sequence */</i></td></tr>
<tr><th id="9792">9792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_PHASE" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_PHASE">MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_PHASE</dfn> 0x100</u></td></tr>
<tr><th id="9793">9793</th><td><i>/* enum: Bad target for this phase */</i></td></tr>
<tr><th id="9794">9794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_TARGET" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_TARGET">MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_TARGET</dfn> 0x101</u></td></tr>
<tr><th id="9795">9795</th><td><i>/* enum: Chunk ID out of sequence */</i></td></tr>
<tr><th id="9796">9796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_CHUNK_ID" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_CHUNK_ID">MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_CHUNK_ID</dfn> 0x200</u></td></tr>
<tr><th id="9797">9797</th><td><i>/* enum: Chunk length zero or too large */</i></td></tr>
<tr><th id="9798">9798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_CHUNK_LEN" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_CHUNK_LEN">MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_CHUNK_LEN</dfn> 0x201</u></td></tr>
<tr><th id="9799">9799</th><td><i>/* enum: Checksum was incorrect */</i></td></tr>
<tr><th id="9800">9800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_CHECKSUM" data-ref="_M/MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_CHECKSUM">MC_CMD_SATELLITE_DOWNLOAD_OUT_ERR_BAD_CHECKSUM</dfn> 0x300</u></td></tr>
<tr><th id="9801">9801</th><td></td></tr>
<tr><th id="9802">9802</th><td></td></tr>
<tr><th id="9803">9803</th><td><i>/***********************************/</i></td></tr>
<tr><th id="9804">9804</th><td><i>/* MC_CMD_GET_CAPABILITIES</i></td></tr>
<tr><th id="9805">9805</th><td><i> * Get device capabilities.</i></td></tr>
<tr><th id="9806">9806</th><td><i> *</i></td></tr>
<tr><th id="9807">9807</th><td><i> * This is supplementary to the MC_CMD_GET_BOARD_CFG command, and intended to</i></td></tr>
<tr><th id="9808">9808</th><td><i> * reference inherent device capabilities as opposed to current NVRAM config.</i></td></tr>
<tr><th id="9809">9809</th><td><i> */</i></td></tr>
<tr><th id="9810">9810</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES" data-ref="_M/MC_CMD_GET_CAPABILITIES">MC_CMD_GET_CAPABILITIES</dfn> 0xbe</u></td></tr>
<tr><th id="9811">9811</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xbe_PRIVILEGE_CTG">MC_CMD_0xbe_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="9812">9812</th><td></td></tr>
<tr><th id="9813">9813</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xbe_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xbe_PRIVILEGE_CTG">MC_CMD_0xbe_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="9814">9814</th><td></td></tr>
<tr><th id="9815">9815</th><td><i>/* MC_CMD_GET_CAPABILITIES_IN msgrequest */</i></td></tr>
<tr><th id="9816">9816</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_IN_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_IN_LEN">MC_CMD_GET_CAPABILITIES_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="9817">9817</th><td></td></tr>
<tr><th id="9818">9818</th><td><i>/* MC_CMD_GET_CAPABILITIES_OUT msgresponse */</i></td></tr>
<tr><th id="9819">9819</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_LEN">MC_CMD_GET_CAPABILITIES_OUT_LEN</dfn> 20</u></td></tr>
<tr><th id="9820">9820</th><td><i>/* First word of flags. */</i></td></tr>
<tr><th id="9821">9821</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_FLAGS1_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_FLAGS1_OFST">MC_CMD_GET_CAPABILITIES_OUT_FLAGS1_OFST</dfn> 0</u></td></tr>
<tr><th id="9822">9822</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_FLAGS1_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_FLAGS1_LEN">MC_CMD_GET_CAPABILITIES_OUT_FLAGS1_LEN</dfn> 4</u></td></tr>
<tr><th id="9823">9823</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_VPORT_RECONFIGURE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_VPORT_RECONFIGURE_LBN">MC_CMD_GET_CAPABILITIES_OUT_VPORT_RECONFIGURE_LBN</dfn> 3</u></td></tr>
<tr><th id="9824">9824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_VPORT_RECONFIGURE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_VPORT_RECONFIGURE_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_VPORT_RECONFIGURE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9825">9825</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_STRIPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_STRIPING_LBN">MC_CMD_GET_CAPABILITIES_OUT_TX_STRIPING_LBN</dfn> 4</u></td></tr>
<tr><th id="9826">9826</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_STRIPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_STRIPING_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_TX_STRIPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9827">9827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_QUERY_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_QUERY_LBN">MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_QUERY_LBN</dfn> 5</u></td></tr>
<tr><th id="9828">9828</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_QUERY_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_QUERY_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_QUERY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9829">9829</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_EVB_PORT_VLAN_RESTRICT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_EVB_PORT_VLAN_RESTRICT_LBN">MC_CMD_GET_CAPABILITIES_OUT_EVB_PORT_VLAN_RESTRICT_LBN</dfn> 6</u></td></tr>
<tr><th id="9830">9830</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9831">9831</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_DRV_ATTACH_PREBOOT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_DRV_ATTACH_PREBOOT_LBN">MC_CMD_GET_CAPABILITIES_OUT_DRV_ATTACH_PREBOOT_LBN</dfn> 7</u></td></tr>
<tr><th id="9832">9832</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_DRV_ATTACH_PREBOOT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_DRV_ATTACH_PREBOOT_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_DRV_ATTACH_PREBOOT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9833">9833</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_FORCE_EVENT_MERGING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_FORCE_EVENT_MERGING_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_FORCE_EVENT_MERGING_LBN</dfn> 8</u></td></tr>
<tr><th id="9834">9834</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_FORCE_EVENT_MERGING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_FORCE_EVENT_MERGING_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_FORCE_EVENT_MERGING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9835">9835</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_SET_MAC_ENHANCED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_SET_MAC_ENHANCED_LBN">MC_CMD_GET_CAPABILITIES_OUT_SET_MAC_ENHANCED_LBN</dfn> 9</u></td></tr>
<tr><th id="9836">9836</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_SET_MAC_ENHANCED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_SET_MAC_ENHANCED_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_SET_MAC_ENHANCED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9837">9837</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN">MC_CMD_GET_CAPABILITIES_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN</dfn> 10</u></td></tr>
<tr><th id="9838">9838</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9839">9839</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN">MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN</dfn> 11</u></td></tr>
<tr><th id="9840">9840</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9841">9841</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_MAC_SECURITY_FILTERING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_MAC_SECURITY_FILTERING_LBN">MC_CMD_GET_CAPABILITIES_OUT_TX_MAC_SECURITY_FILTERING_LBN</dfn> 12</u></td></tr>
<tr><th id="9842">9842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_MAC_SECURITY_FILTERING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_MAC_SECURITY_FILTERING_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_TX_MAC_SECURITY_FILTERING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9843">9843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_ADDITIONAL_RSS_MODES_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_ADDITIONAL_RSS_MODES_LBN">MC_CMD_GET_CAPABILITIES_OUT_ADDITIONAL_RSS_MODES_LBN</dfn> 13</u></td></tr>
<tr><th id="9844">9844</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_ADDITIONAL_RSS_MODES_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_ADDITIONAL_RSS_MODES_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_ADDITIONAL_RSS_MODES_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9845">9845</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_QBB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_QBB_LBN">MC_CMD_GET_CAPABILITIES_OUT_QBB_LBN</dfn> 14</u></td></tr>
<tr><th id="9846">9846</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_QBB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_QBB_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_QBB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9847">9847</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN</dfn> 15</u></td></tr>
<tr><th id="9848">9848</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9849">9849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_RSS_LIMITED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_RSS_LIMITED_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_RSS_LIMITED_LBN</dfn> 16</u></td></tr>
<tr><th id="9850">9850</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_RSS_LIMITED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_RSS_LIMITED_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_RSS_LIMITED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9851">9851</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_LBN</dfn> 17</u></td></tr>
<tr><th id="9852">9852</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_PACKED_STREAM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9853">9853</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_INCLUDE_FCS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_INCLUDE_FCS_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_INCLUDE_FCS_LBN</dfn> 18</u></td></tr>
<tr><th id="9854">9854</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_INCLUDE_FCS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_INCLUDE_FCS_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_INCLUDE_FCS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9855">9855</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_VLAN_INSERTION_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_VLAN_INSERTION_LBN">MC_CMD_GET_CAPABILITIES_OUT_TX_VLAN_INSERTION_LBN</dfn> 19</u></td></tr>
<tr><th id="9856">9856</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_VLAN_INSERTION_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_VLAN_INSERTION_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_TX_VLAN_INSERTION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9857">9857</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_VLAN_STRIPPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_VLAN_STRIPPING_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_VLAN_STRIPPING_LBN</dfn> 20</u></td></tr>
<tr><th id="9858">9858</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_VLAN_STRIPPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_VLAN_STRIPPING_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_VLAN_STRIPPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9859">9859</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_TSO_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_TSO_LBN">MC_CMD_GET_CAPABILITIES_OUT_TX_TSO_LBN</dfn> 21</u></td></tr>
<tr><th id="9860">9860</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_TSO_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_TSO_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_TX_TSO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9861">9861</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_0_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_0_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_0_LBN</dfn> 22</u></td></tr>
<tr><th id="9862">9862</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_0_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_0_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9863">9863</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_14_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_14_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_14_LBN</dfn> 23</u></td></tr>
<tr><th id="9864">9864</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_14_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_14_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_PREFIX_LEN_14_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9865">9865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_TIMESTAMP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_TIMESTAMP_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_TIMESTAMP_LBN</dfn> 24</u></td></tr>
<tr><th id="9866">9866</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_TIMESTAMP_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9867">9867</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_BATCHING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_BATCHING_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_BATCHING_LBN</dfn> 25</u></td></tr>
<tr><th id="9868">9868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_BATCHING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_BATCHING_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_BATCHING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9869">9869</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_MCAST_FILTER_CHAINING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_MCAST_FILTER_CHAINING_LBN">MC_CMD_GET_CAPABILITIES_OUT_MCAST_FILTER_CHAINING_LBN</dfn> 26</u></td></tr>
<tr><th id="9870">9870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_MCAST_FILTER_CHAINING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_MCAST_FILTER_CHAINING_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_MCAST_FILTER_CHAINING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9871">9871</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_PM_AND_RXDP_COUNTERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_PM_AND_RXDP_COUNTERS_LBN">MC_CMD_GET_CAPABILITIES_OUT_PM_AND_RXDP_COUNTERS_LBN</dfn> 27</u></td></tr>
<tr><th id="9872">9872</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_PM_AND_RXDP_COUNTERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_PM_AND_RXDP_COUNTERS_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_PM_AND_RXDP_COUNTERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9873">9873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_DISABLE_SCATTER_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_DISABLE_SCATTER_LBN">MC_CMD_GET_CAPABILITIES_OUT_RX_DISABLE_SCATTER_LBN</dfn> 28</u></td></tr>
<tr><th id="9874">9874</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_DISABLE_SCATTER_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_DISABLE_SCATTER_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RX_DISABLE_SCATTER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9875">9875</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_MCAST_UDP_LOOPBACK_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_MCAST_UDP_LOOPBACK_LBN">MC_CMD_GET_CAPABILITIES_OUT_TX_MCAST_UDP_LOOPBACK_LBN</dfn> 29</u></td></tr>
<tr><th id="9876">9876</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9877">9877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_EVB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_EVB_LBN">MC_CMD_GET_CAPABILITIES_OUT_EVB_LBN</dfn> 30</u></td></tr>
<tr><th id="9878">9878</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_EVB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_EVB_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_EVB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9879">9879</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_VXLAN_NVGRE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_VXLAN_NVGRE_LBN">MC_CMD_GET_CAPABILITIES_OUT_VXLAN_NVGRE_LBN</dfn> 31</u></td></tr>
<tr><th id="9880">9880</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_VXLAN_NVGRE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_VXLAN_NVGRE_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_VXLAN_NVGRE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="9881">9881</th><td><i>/* RxDPCPU firmware id. */</i></td></tr>
<tr><th id="9882">9882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_OUT_RX_DPCPU_FW_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="9883">9883</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_OUT_RX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="9884">9884</th><td><i>/* enum: Standard RXDP firmware */</i></td></tr>
<tr><th id="9885">9885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP">MC_CMD_GET_CAPABILITIES_OUT_RXDP</dfn> 0x0</u></td></tr>
<tr><th id="9886">9886</th><td><i>/* enum: Low latency RXDP firmware */</i></td></tr>
<tr><th id="9887">9887</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_OUT_RXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="9888">9888</th><td><i>/* enum: Packed stream RXDP firmware */</i></td></tr>
<tr><th id="9889">9889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_OUT_RXDP_PACKED_STREAM</dfn> 0x2</u></td></tr>
<tr><th id="9890">9890</th><td><i>/* enum: Rules engine RXDP firmware */</i></td></tr>
<tr><th id="9891">9891</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_OUT_RXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="9892">9892</th><td><i>/* enum: DPDK RXDP firmware */</i></td></tr>
<tr><th id="9893">9893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_DPDK">MC_CMD_GET_CAPABILITIES_OUT_RXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="9894">9894</th><td><i>/* enum: BIST RXDP firmware */</i></td></tr>
<tr><th id="9895">9895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_BIST">MC_CMD_GET_CAPABILITIES_OUT_RXDP_BIST</dfn> 0x10a</u></td></tr>
<tr><th id="9896">9896</th><td><i>/* enum: RXDP Test firmware image 1 */</i></td></tr>
<tr><th id="9897">9897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH</dfn> 0x101</u></td></tr>
<tr><th id="9898">9898</th><td><i>/* enum: RXDP Test firmware image 2 */</i></td></tr>
<tr><th id="9899">9899</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD</dfn> 0x102</u></td></tr>
<tr><th id="9900">9900</th><td><i>/* enum: RXDP Test firmware image 3 */</i></td></tr>
<tr><th id="9901">9901</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST</dfn> 0x103</u></td></tr>
<tr><th id="9902">9902</th><td><i>/* enum: RXDP Test firmware image 4 */</i></td></tr>
<tr><th id="9903">9903</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE</dfn> 0x104</u></td></tr>
<tr><th id="9904">9904</th><td><i>/* enum: RXDP Test firmware image 5 */</i></td></tr>
<tr><th id="9905">9905</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_BACKPRESSURE" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_BACKPRESSURE">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_BACKPRESSURE</dfn> 0x105</u></td></tr>
<tr><th id="9906">9906</th><td><i>/* enum: RXDP Test firmware image 6 */</i></td></tr>
<tr><th id="9907">9907</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_PACKET_EDITS</dfn> 0x106</u></td></tr>
<tr><th id="9908">9908</th><td><i>/* enum: RXDP Test firmware image 7 */</i></td></tr>
<tr><th id="9909">9909</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_RX_HDR_SPLIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_RX_HDR_SPLIT">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_RX_HDR_SPLIT</dfn> 0x107</u></td></tr>
<tr><th id="9910">9910</th><td><i>/* enum: RXDP Test firmware image 8 */</i></td></tr>
<tr><th id="9911">9911</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_DISABLE_DL" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_DISABLE_DL">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_DISABLE_DL</dfn> 0x108</u></td></tr>
<tr><th id="9912">9912</th><td><i>/* enum: RXDP Test firmware image 9 */</i></td></tr>
<tr><th id="9913">9913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_DOORBELL_DELAY" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_DOORBELL_DELAY">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_DOORBELL_DELAY</dfn> 0x10b</u></td></tr>
<tr><th id="9914">9914</th><td><i>/* enum: RXDP Test firmware image 10 */</i></td></tr>
<tr><th id="9915">9915</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_SLOW" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_SLOW">MC_CMD_GET_CAPABILITIES_OUT_RXDP_TEST_FW_SLOW</dfn> 0x10c</u></td></tr>
<tr><th id="9916">9916</th><td><i>/* TxDPCPU firmware id. */</i></td></tr>
<tr><th id="9917">9917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_OUT_TX_DPCPU_FW_ID_OFST</dfn> 6</u></td></tr>
<tr><th id="9918">9918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_OUT_TX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="9919">9919</th><td><i>/* enum: Standard TXDP firmware */</i></td></tr>
<tr><th id="9920">9920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP">MC_CMD_GET_CAPABILITIES_OUT_TXDP</dfn> 0x0</u></td></tr>
<tr><th id="9921">9921</th><td><i>/* enum: Low latency TXDP firmware */</i></td></tr>
<tr><th id="9922">9922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_OUT_TXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="9923">9923</th><td><i>/* enum: High packet rate TXDP firmware */</i></td></tr>
<tr><th id="9924">9924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_HIGH_PACKET_RATE" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_HIGH_PACKET_RATE">MC_CMD_GET_CAPABILITIES_OUT_TXDP_HIGH_PACKET_RATE</dfn> 0x3</u></td></tr>
<tr><th id="9925">9925</th><td><i>/* enum: Rules engine TXDP firmware */</i></td></tr>
<tr><th id="9926">9926</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_OUT_TXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="9927">9927</th><td><i>/* enum: DPDK TXDP firmware */</i></td></tr>
<tr><th id="9928">9928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_DPDK">MC_CMD_GET_CAPABILITIES_OUT_TXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="9929">9929</th><td><i>/* enum: BIST TXDP firmware */</i></td></tr>
<tr><th id="9930">9930</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_BIST">MC_CMD_GET_CAPABILITIES_OUT_TXDP_BIST</dfn> 0x12d</u></td></tr>
<tr><th id="9931">9931</th><td><i>/* enum: TXDP Test firmware image 1 */</i></td></tr>
<tr><th id="9932">9932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_TEST_FW_TSO_EDIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_TEST_FW_TSO_EDIT">MC_CMD_GET_CAPABILITIES_OUT_TXDP_TEST_FW_TSO_EDIT</dfn> 0x101</u></td></tr>
<tr><th id="9933">9933</th><td><i>/* enum: TXDP Test firmware image 2 */</i></td></tr>
<tr><th id="9934">9934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_OUT_TXDP_TEST_FW_PACKET_EDITS</dfn> 0x102</u></td></tr>
<tr><th id="9935">9935</th><td><i>/* enum: TXDP CSR bus test firmware */</i></td></tr>
<tr><th id="9936">9936</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_TEST_FW_CSR" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXDP_TEST_FW_CSR">MC_CMD_GET_CAPABILITIES_OUT_TXDP_TEST_FW_CSR</dfn> 0x103</u></td></tr>
<tr><th id="9937">9937</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_OFST</dfn> 8</u></td></tr>
<tr><th id="9938">9938</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="9939">9939</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="9940">9940</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="9941">9941</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="9942">9942</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="9943">9943</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="9944">9944</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="9945">9945</th><td><i> */</i></td></tr>
<tr><th id="9946">9946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="9947">9947</th><td><i>/* enum: Trivial RX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="9948">9948</th><td><i> * development only)</i></td></tr>
<tr><th id="9949">9949</th><td><i> */</i></td></tr>
<tr><th id="9950">9950</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="9951">9951</th><td><i>/* enum: RX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="9952">9952</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="9953">9953</th><td><i> */</i></td></tr>
<tr><th id="9954">9954</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="9955">9955</th><td><i>/* enum: Full featured RX PD production firmware */</i></td></tr>
<tr><th id="9956">9956</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="9957">9957</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="9958">9958</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="9959">9959</th><td><i>/* enum: siena_compat variant RX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="9960">9960</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="9961">9961</th><td><i> */</i></td></tr>
<tr><th id="9962">9962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="9963">9963</th><td><i>/* enum: Low latency RX PD production firmware */</i></td></tr>
<tr><th id="9964">9964</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5</u></td></tr>
<tr><th id="9965">9965</th><td><i>/* enum: Packed stream RX PD production firmware */</i></td></tr>
<tr><th id="9966">9966</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_PACKED_STREAM</dfn> 0x6</u></td></tr>
<tr><th id="9967">9967</th><td><i>/* enum: RX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="9968">9968</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="9969">9969</th><td><i> */</i></td></tr>
<tr><th id="9970">9970</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="9971">9971</th><td><i>/* enum: Rules engine RX PD production firmware */</i></td></tr>
<tr><th id="9972">9972</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="9973">9973</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="9974">9974</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="9975">9975</th><td><i>/* enum: DPDK RX PD production firmware */</i></td></tr>
<tr><th id="9976">9976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="9977">9977</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="9978">9978</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="9979">9979</th><td><i>/* enum: RX PD firmware parsing but not filtering network overlay tunnel</i></td></tr>
<tr><th id="9980">9980</th><td><i> * encapsulations (Medford development only)</i></td></tr>
<tr><th id="9981">9981</th><td><i> */</i></td></tr>
<tr><th id="9982">9982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY">MC_CMD_GET_CAPABILITIES_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY</dfn> 0xf</u></td></tr>
<tr><th id="9983">9983</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_OFST</dfn> 10</u></td></tr>
<tr><th id="9984">9984</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="9985">9985</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="9986">9986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="9987">9987</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="9988">9988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="9989">9989</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="9990">9990</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="9991">9991</th><td><i> */</i></td></tr>
<tr><th id="9992">9992</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="9993">9993</th><td><i>/* enum: Trivial TX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="9994">9994</th><td><i> * development only)</i></td></tr>
<tr><th id="9995">9995</th><td><i> */</i></td></tr>
<tr><th id="9996">9996</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="9997">9997</th><td><i>/* enum: TX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="9998">9998</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="9999">9999</th><td><i> */</i></td></tr>
<tr><th id="10000">10000</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="10001">10001</th><td><i>/* enum: Full featured TX PD production firmware */</i></td></tr>
<tr><th id="10002">10002</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="10003">10003</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="10004">10004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="10005">10005</th><td><i>/* enum: siena_compat variant TX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="10006">10006</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10007">10007</th><td><i> */</i></td></tr>
<tr><th id="10008">10008</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="10009">10009</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="10010">10010</th><td><i>/* enum: TX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="10011">10011</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="10012">10012</th><td><i> */</i></td></tr>
<tr><th id="10013">10013</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="10014">10014</th><td><i>/* enum: Rules engine TX PD production firmware */</i></td></tr>
<tr><th id="10015">10015</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="10016">10016</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="10017">10017</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="10018">10018</th><td><i>/* enum: DPDK TX PD production firmware */</i></td></tr>
<tr><th id="10019">10019</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="10020">10020</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="10021">10021</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="10022">10022</th><td><i>/* Hardware capabilities of NIC */</i></td></tr>
<tr><th id="10023">10023</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_HW_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_HW_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_OUT_HW_CAPABILITIES_OFST</dfn> 12</u></td></tr>
<tr><th id="10024">10024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_HW_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_HW_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_OUT_HW_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="10025">10025</th><td><i>/* Licensed capabilities */</i></td></tr>
<tr><th id="10026">10026</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_LICENSE_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_LICENSE_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_OUT_LICENSE_CAPABILITIES_OFST</dfn> 16</u></td></tr>
<tr><th id="10027">10027</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_OUT_LICENSE_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_OUT_LICENSE_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_OUT_LICENSE_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="10028">10028</th><td></td></tr>
<tr><th id="10029">10029</th><td><i>/* MC_CMD_GET_CAPABILITIES_V2_IN msgrequest */</i></td></tr>
<tr><th id="10030">10030</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_IN_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_IN_LEN">MC_CMD_GET_CAPABILITIES_V2_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="10031">10031</th><td></td></tr>
<tr><th id="10032">10032</th><td><i>/* MC_CMD_GET_CAPABILITIES_V2_OUT msgresponse */</i></td></tr>
<tr><th id="10033">10033</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_LEN</dfn> 72</u></td></tr>
<tr><th id="10034">10034</th><td><i>/* First word of flags. */</i></td></tr>
<tr><th id="10035">10035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS1_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS1_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS1_OFST</dfn> 0</u></td></tr>
<tr><th id="10036">10036</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS1_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS1_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS1_LEN</dfn> 4</u></td></tr>
<tr><th id="10037">10037</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VPORT_RECONFIGURE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VPORT_RECONFIGURE_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_VPORT_RECONFIGURE_LBN</dfn> 3</u></td></tr>
<tr><th id="10038">10038</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VPORT_RECONFIGURE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VPORT_RECONFIGURE_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_VPORT_RECONFIGURE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10039">10039</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_STRIPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_STRIPING_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_STRIPING_LBN</dfn> 4</u></td></tr>
<tr><th id="10040">10040</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_STRIPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_STRIPING_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_STRIPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10041">10041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_QUERY_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_QUERY_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_QUERY_LBN</dfn> 5</u></td></tr>
<tr><th id="10042">10042</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_QUERY_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_QUERY_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_QUERY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10043">10043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_PORT_VLAN_RESTRICT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_PORT_VLAN_RESTRICT_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_PORT_VLAN_RESTRICT_LBN</dfn> 6</u></td></tr>
<tr><th id="10044">10044</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10045">10045</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_DRV_ATTACH_PREBOOT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_DRV_ATTACH_PREBOOT_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_DRV_ATTACH_PREBOOT_LBN</dfn> 7</u></td></tr>
<tr><th id="10046">10046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_DRV_ATTACH_PREBOOT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_DRV_ATTACH_PREBOOT_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_DRV_ATTACH_PREBOOT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10047">10047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_FORCE_EVENT_MERGING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_FORCE_EVENT_MERGING_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_FORCE_EVENT_MERGING_LBN</dfn> 8</u></td></tr>
<tr><th id="10048">10048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_FORCE_EVENT_MERGING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_FORCE_EVENT_MERGING_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_FORCE_EVENT_MERGING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10049">10049</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SET_MAC_ENHANCED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SET_MAC_ENHANCED_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_SET_MAC_ENHANCED_LBN</dfn> 9</u></td></tr>
<tr><th id="10050">10050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SET_MAC_ENHANCED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SET_MAC_ENHANCED_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_SET_MAC_ENHANCED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10051">10051</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN</dfn> 10</u></td></tr>
<tr><th id="10052">10052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10053">10053</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN</dfn> 11</u></td></tr>
<tr><th id="10054">10054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10055">10055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_SECURITY_FILTERING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_SECURITY_FILTERING_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_SECURITY_FILTERING_LBN</dfn> 12</u></td></tr>
<tr><th id="10056">10056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_SECURITY_FILTERING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_SECURITY_FILTERING_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_SECURITY_FILTERING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10057">10057</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_ADDITIONAL_RSS_MODES_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_ADDITIONAL_RSS_MODES_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_ADDITIONAL_RSS_MODES_LBN</dfn> 13</u></td></tr>
<tr><th id="10058">10058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_ADDITIONAL_RSS_MODES_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_ADDITIONAL_RSS_MODES_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_ADDITIONAL_RSS_MODES_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10059">10059</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_QBB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_QBB_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_QBB_LBN</dfn> 14</u></td></tr>
<tr><th id="10060">10060</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_QBB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_QBB_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_QBB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10061">10061</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN</dfn> 15</u></td></tr>
<tr><th id="10062">10062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10063">10063</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_RSS_LIMITED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_RSS_LIMITED_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_RSS_LIMITED_LBN</dfn> 16</u></td></tr>
<tr><th id="10064">10064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_RSS_LIMITED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_RSS_LIMITED_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_RSS_LIMITED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10065">10065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_LBN</dfn> 17</u></td></tr>
<tr><th id="10066">10066</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PACKED_STREAM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10067">10067</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_INCLUDE_FCS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_INCLUDE_FCS_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_INCLUDE_FCS_LBN</dfn> 18</u></td></tr>
<tr><th id="10068">10068</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_INCLUDE_FCS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_INCLUDE_FCS_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_INCLUDE_FCS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10069">10069</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VLAN_INSERTION_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VLAN_INSERTION_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VLAN_INSERTION_LBN</dfn> 19</u></td></tr>
<tr><th id="10070">10070</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VLAN_INSERTION_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VLAN_INSERTION_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VLAN_INSERTION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10071">10071</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_VLAN_STRIPPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_VLAN_STRIPPING_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_VLAN_STRIPPING_LBN</dfn> 20</u></td></tr>
<tr><th id="10072">10072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_VLAN_STRIPPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_VLAN_STRIPPING_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_VLAN_STRIPPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10073">10073</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_LBN</dfn> 21</u></td></tr>
<tr><th id="10074">10074</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10075">10075</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_0_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_0_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_0_LBN</dfn> 22</u></td></tr>
<tr><th id="10076">10076</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_0_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_0_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10077">10077</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_14_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_14_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_14_LBN</dfn> 23</u></td></tr>
<tr><th id="10078">10078</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_14_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_14_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_PREFIX_LEN_14_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10079">10079</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_TIMESTAMP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_TIMESTAMP_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_TIMESTAMP_LBN</dfn> 24</u></td></tr>
<tr><th id="10080">10080</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_TIMESTAMP_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10081">10081</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_BATCHING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_BATCHING_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_BATCHING_LBN</dfn> 25</u></td></tr>
<tr><th id="10082">10082</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_BATCHING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_BATCHING_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_BATCHING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10083">10083</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCAST_FILTER_CHAINING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCAST_FILTER_CHAINING_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_MCAST_FILTER_CHAINING_LBN</dfn> 26</u></td></tr>
<tr><th id="10084">10084</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCAST_FILTER_CHAINING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCAST_FILTER_CHAINING_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_MCAST_FILTER_CHAINING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10085">10085</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PM_AND_RXDP_COUNTERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PM_AND_RXDP_COUNTERS_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_PM_AND_RXDP_COUNTERS_LBN</dfn> 27</u></td></tr>
<tr><th id="10086">10086</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PM_AND_RXDP_COUNTERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PM_AND_RXDP_COUNTERS_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_PM_AND_RXDP_COUNTERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10087">10087</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DISABLE_SCATTER_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DISABLE_SCATTER_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DISABLE_SCATTER_LBN</dfn> 28</u></td></tr>
<tr><th id="10088">10088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DISABLE_SCATTER_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DISABLE_SCATTER_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DISABLE_SCATTER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10089">10089</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MCAST_UDP_LOOPBACK_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MCAST_UDP_LOOPBACK_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MCAST_UDP_LOOPBACK_LBN</dfn> 29</u></td></tr>
<tr><th id="10090">10090</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10091">10091</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_LBN</dfn> 30</u></td></tr>
<tr><th id="10092">10092</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_EVB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10093">10093</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VXLAN_NVGRE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VXLAN_NVGRE_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_VXLAN_NVGRE_LBN</dfn> 31</u></td></tr>
<tr><th id="10094">10094</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VXLAN_NVGRE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VXLAN_NVGRE_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_VXLAN_NVGRE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10095">10095</th><td><i>/* RxDPCPU firmware id. */</i></td></tr>
<tr><th id="10096">10096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DPCPU_FW_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="10097">10097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="10098">10098</th><td><i>/* enum: Standard RXDP firmware */</i></td></tr>
<tr><th id="10099">10099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP</dfn> 0x0</u></td></tr>
<tr><th id="10100">10100</th><td><i>/* enum: Low latency RXDP firmware */</i></td></tr>
<tr><th id="10101">10101</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="10102">10102</th><td><i>/* enum: Packed stream RXDP firmware */</i></td></tr>
<tr><th id="10103">10103</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_PACKED_STREAM</dfn> 0x2</u></td></tr>
<tr><th id="10104">10104</th><td><i>/* enum: Rules engine RXDP firmware */</i></td></tr>
<tr><th id="10105">10105</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="10106">10106</th><td><i>/* enum: DPDK RXDP firmware */</i></td></tr>
<tr><th id="10107">10107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_DPDK">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="10108">10108</th><td><i>/* enum: BIST RXDP firmware */</i></td></tr>
<tr><th id="10109">10109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_BIST">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_BIST</dfn> 0x10a</u></td></tr>
<tr><th id="10110">10110</th><td><i>/* enum: RXDP Test firmware image 1 */</i></td></tr>
<tr><th id="10111">10111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH</dfn> 0x101</u></td></tr>
<tr><th id="10112">10112</th><td><i>/* enum: RXDP Test firmware image 2 */</i></td></tr>
<tr><th id="10113">10113</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD</dfn> 0x102</u></td></tr>
<tr><th id="10114">10114</th><td><i>/* enum: RXDP Test firmware image 3 */</i></td></tr>
<tr><th id="10115">10115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST</dfn> 0x103</u></td></tr>
<tr><th id="10116">10116</th><td><i>/* enum: RXDP Test firmware image 4 */</i></td></tr>
<tr><th id="10117">10117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE</dfn> 0x104</u></td></tr>
<tr><th id="10118">10118</th><td><i>/* enum: RXDP Test firmware image 5 */</i></td></tr>
<tr><th id="10119">10119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_BACKPRESSURE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_BACKPRESSURE">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_BACKPRESSURE</dfn> 0x105</u></td></tr>
<tr><th id="10120">10120</th><td><i>/* enum: RXDP Test firmware image 6 */</i></td></tr>
<tr><th id="10121">10121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_PACKET_EDITS</dfn> 0x106</u></td></tr>
<tr><th id="10122">10122</th><td><i>/* enum: RXDP Test firmware image 7 */</i></td></tr>
<tr><th id="10123">10123</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_RX_HDR_SPLIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_RX_HDR_SPLIT">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_RX_HDR_SPLIT</dfn> 0x107</u></td></tr>
<tr><th id="10124">10124</th><td><i>/* enum: RXDP Test firmware image 8 */</i></td></tr>
<tr><th id="10125">10125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_DISABLE_DL" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_DISABLE_DL">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_DISABLE_DL</dfn> 0x108</u></td></tr>
<tr><th id="10126">10126</th><td><i>/* enum: RXDP Test firmware image 9 */</i></td></tr>
<tr><th id="10127">10127</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_DOORBELL_DELAY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_DOORBELL_DELAY">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_DOORBELL_DELAY</dfn> 0x10b</u></td></tr>
<tr><th id="10128">10128</th><td><i>/* enum: RXDP Test firmware image 10 */</i></td></tr>
<tr><th id="10129">10129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_SLOW" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_SLOW">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_TEST_FW_SLOW</dfn> 0x10c</u></td></tr>
<tr><th id="10130">10130</th><td><i>/* TxDPCPU firmware id. */</i></td></tr>
<tr><th id="10131">10131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DPCPU_FW_ID_OFST</dfn> 6</u></td></tr>
<tr><th id="10132">10132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="10133">10133</th><td><i>/* enum: Standard TXDP firmware */</i></td></tr>
<tr><th id="10134">10134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP">MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP</dfn> 0x0</u></td></tr>
<tr><th id="10135">10135</th><td><i>/* enum: Low latency TXDP firmware */</i></td></tr>
<tr><th id="10136">10136</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="10137">10137</th><td><i>/* enum: High packet rate TXDP firmware */</i></td></tr>
<tr><th id="10138">10138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_HIGH_PACKET_RATE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_HIGH_PACKET_RATE">MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_HIGH_PACKET_RATE</dfn> 0x3</u></td></tr>
<tr><th id="10139">10139</th><td><i>/* enum: Rules engine TXDP firmware */</i></td></tr>
<tr><th id="10140">10140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="10141">10141</th><td><i>/* enum: DPDK TXDP firmware */</i></td></tr>
<tr><th id="10142">10142</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_DPDK">MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="10143">10143</th><td><i>/* enum: BIST TXDP firmware */</i></td></tr>
<tr><th id="10144">10144</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_BIST">MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_BIST</dfn> 0x12d</u></td></tr>
<tr><th id="10145">10145</th><td><i>/* enum: TXDP Test firmware image 1 */</i></td></tr>
<tr><th id="10146">10146</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_TEST_FW_TSO_EDIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_TEST_FW_TSO_EDIT">MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_TEST_FW_TSO_EDIT</dfn> 0x101</u></td></tr>
<tr><th id="10147">10147</th><td><i>/* enum: TXDP Test firmware image 2 */</i></td></tr>
<tr><th id="10148">10148</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_TEST_FW_PACKET_EDITS</dfn> 0x102</u></td></tr>
<tr><th id="10149">10149</th><td><i>/* enum: TXDP CSR bus test firmware */</i></td></tr>
<tr><th id="10150">10150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_TEST_FW_CSR" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_TEST_FW_CSR">MC_CMD_GET_CAPABILITIES_V2_OUT_TXDP_TEST_FW_CSR</dfn> 0x103</u></td></tr>
<tr><th id="10151">10151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_OFST</dfn> 8</u></td></tr>
<tr><th id="10152">10152</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="10153">10153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="10154">10154</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="10155">10155</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="10156">10156</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="10157">10157</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="10158">10158</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="10159">10159</th><td><i> */</i></td></tr>
<tr><th id="10160">10160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="10161">10161</th><td><i>/* enum: Trivial RX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="10162">10162</th><td><i> * development only)</i></td></tr>
<tr><th id="10163">10163</th><td><i> */</i></td></tr>
<tr><th id="10164">10164</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="10165">10165</th><td><i>/* enum: RX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="10166">10166</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10167">10167</th><td><i> */</i></td></tr>
<tr><th id="10168">10168</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="10169">10169</th><td><i>/* enum: Full featured RX PD production firmware */</i></td></tr>
<tr><th id="10170">10170</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="10171">10171</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="10172">10172</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="10173">10173</th><td><i>/* enum: siena_compat variant RX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="10174">10174</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10175">10175</th><td><i> */</i></td></tr>
<tr><th id="10176">10176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="10177">10177</th><td><i>/* enum: Low latency RX PD production firmware */</i></td></tr>
<tr><th id="10178">10178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5</u></td></tr>
<tr><th id="10179">10179</th><td><i>/* enum: Packed stream RX PD production firmware */</i></td></tr>
<tr><th id="10180">10180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_PACKED_STREAM</dfn> 0x6</u></td></tr>
<tr><th id="10181">10181</th><td><i>/* enum: RX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="10182">10182</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="10183">10183</th><td><i> */</i></td></tr>
<tr><th id="10184">10184</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="10185">10185</th><td><i>/* enum: Rules engine RX PD production firmware */</i></td></tr>
<tr><th id="10186">10186</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="10187">10187</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="10188">10188</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="10189">10189</th><td><i>/* enum: DPDK RX PD production firmware */</i></td></tr>
<tr><th id="10190">10190</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="10191">10191</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="10192">10192</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="10193">10193</th><td><i>/* enum: RX PD firmware parsing but not filtering network overlay tunnel</i></td></tr>
<tr><th id="10194">10194</th><td><i> * encapsulations (Medford development only)</i></td></tr>
<tr><th id="10195">10195</th><td><i> */</i></td></tr>
<tr><th id="10196">10196</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY">MC_CMD_GET_CAPABILITIES_V2_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY</dfn> 0xf</u></td></tr>
<tr><th id="10197">10197</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_OFST</dfn> 10</u></td></tr>
<tr><th id="10198">10198</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="10199">10199</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="10200">10200</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="10201">10201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="10202">10202</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="10203">10203</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="10204">10204</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="10205">10205</th><td><i> */</i></td></tr>
<tr><th id="10206">10206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="10207">10207</th><td><i>/* enum: Trivial TX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="10208">10208</th><td><i> * development only)</i></td></tr>
<tr><th id="10209">10209</th><td><i> */</i></td></tr>
<tr><th id="10210">10210</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="10211">10211</th><td><i>/* enum: TX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="10212">10212</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10213">10213</th><td><i> */</i></td></tr>
<tr><th id="10214">10214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="10215">10215</th><td><i>/* enum: Full featured TX PD production firmware */</i></td></tr>
<tr><th id="10216">10216</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="10217">10217</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="10218">10218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="10219">10219</th><td><i>/* enum: siena_compat variant TX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="10220">10220</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10221">10221</th><td><i> */</i></td></tr>
<tr><th id="10222">10222</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="10223">10223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="10224">10224</th><td><i>/* enum: TX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="10225">10225</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="10226">10226</th><td><i> */</i></td></tr>
<tr><th id="10227">10227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="10228">10228</th><td><i>/* enum: Rules engine TX PD production firmware */</i></td></tr>
<tr><th id="10229">10229</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="10230">10230</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="10231">10231</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="10232">10232</th><td><i>/* enum: DPDK TX PD production firmware */</i></td></tr>
<tr><th id="10233">10233</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="10234">10234</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="10235">10235</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_V2_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="10236">10236</th><td><i>/* Hardware capabilities of NIC */</i></td></tr>
<tr><th id="10237">10237</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_HW_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_HW_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_HW_CAPABILITIES_OFST</dfn> 12</u></td></tr>
<tr><th id="10238">10238</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_HW_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_HW_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_HW_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="10239">10239</th><td><i>/* Licensed capabilities */</i></td></tr>
<tr><th id="10240">10240</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_LICENSE_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_LICENSE_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_LICENSE_CAPABILITIES_OFST</dfn> 16</u></td></tr>
<tr><th id="10241">10241</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_LICENSE_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_LICENSE_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_LICENSE_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="10242">10242</th><td><i>/* Second word of flags. Not present on older firmware (check the length). */</i></td></tr>
<tr><th id="10243">10243</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS2_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS2_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS2_OFST</dfn> 20</u></td></tr>
<tr><th id="10244">10244</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS2_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS2_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_FLAGS2_LEN</dfn> 4</u></td></tr>
<tr><th id="10245">10245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_LBN</dfn> 0</u></td></tr>
<tr><th id="10246">10246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10247">10247</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_ENCAP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_ENCAP_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_ENCAP_LBN</dfn> 1</u></td></tr>
<tr><th id="10248">10248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_ENCAP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_ENCAP_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_ENCAP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10249">10249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVQ_TIMER_CTRL_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVQ_TIMER_CTRL_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_EVQ_TIMER_CTRL_LBN</dfn> 2</u></td></tr>
<tr><th id="10250">10250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVQ_TIMER_CTRL_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVQ_TIMER_CTRL_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_EVQ_TIMER_CTRL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10251">10251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVENT_CUT_THROUGH_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVENT_CUT_THROUGH_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_EVENT_CUT_THROUGH_LBN</dfn> 3</u></td></tr>
<tr><th id="10252">10252</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVENT_CUT_THROUGH_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EVENT_CUT_THROUGH_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_EVENT_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10253">10253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_CUT_THROUGH_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_CUT_THROUGH_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_CUT_THROUGH_LBN</dfn> 4</u></td></tr>
<tr><th id="10254">10254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_CUT_THROUGH_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_CUT_THROUGH_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10255">10255</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VFIFO_ULL_MODE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VFIFO_ULL_MODE_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VFIFO_ULL_MODE_LBN</dfn> 5</u></td></tr>
<tr><th id="10256">10256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VFIFO_ULL_MODE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VFIFO_ULL_MODE_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_VFIFO_ULL_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10257">10257</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN</dfn> 6</u></td></tr>
<tr><th id="10258">10258</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10259">10259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_INIT_EVQ_V2_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_INIT_EVQ_V2_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_INIT_EVQ_V2_LBN</dfn> 7</u></td></tr>
<tr><th id="10260">10260</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_INIT_EVQ_V2_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_INIT_EVQ_V2_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_INIT_EVQ_V2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10261">10261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_TIMESTAMPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_TIMESTAMPING_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_TIMESTAMPING_LBN</dfn> 8</u></td></tr>
<tr><th id="10262">10262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_TIMESTAMPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_TIMESTAMPING_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_MAC_TIMESTAMPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10263">10263</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TIMESTAMP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TIMESTAMP_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TIMESTAMP_LBN</dfn> 9</u></td></tr>
<tr><th id="10264">10264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TIMESTAMP_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10265">10265</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_SNIFF_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_SNIFF_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_SNIFF_LBN</dfn> 10</u></td></tr>
<tr><th id="10266">10266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_SNIFF_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_SNIFF_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10267">10267</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_SNIFF_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_SNIFF_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_SNIFF_LBN</dfn> 11</u></td></tr>
<tr><th id="10268">10268</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_SNIFF_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_SNIFF_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10269">10269</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN</dfn> 12</u></td></tr>
<tr><th id="10270">10270</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10271">10271</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_BACKGROUND_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_BACKGROUND_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_BACKGROUND_LBN</dfn> 13</u></td></tr>
<tr><th id="10272">10272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_BACKGROUND_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_BACKGROUND_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_BACKGROUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10273">10273</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_DB_RETURN_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_DB_RETURN_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_DB_RETURN_LBN</dfn> 14</u></td></tr>
<tr><th id="10274">10274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_DB_RETURN_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_DB_RETURN_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_MCDI_DB_RETURN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10275">10275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_CTPIO_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_CTPIO_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_CTPIO_LBN</dfn> 15</u></td></tr>
<tr><th id="10276">10276</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_CTPIO_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_CTPIO_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_CTPIO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10277">10277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_SUPPORT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_SUPPORT_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_SUPPORT_LBN</dfn> 16</u></td></tr>
<tr><th id="10278">10278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_SUPPORT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_SUPPORT_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_SUPPORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10279">10279</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_BOUND_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_BOUND_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_BOUND_LBN</dfn> 17</u></td></tr>
<tr><th id="10280">10280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_BOUND_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_BOUND_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_TSA_BOUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10281">10281</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SF_ADAPTER_AUTHENTICATION_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SF_ADAPTER_AUTHENTICATION_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_SF_ADAPTER_AUTHENTICATION_LBN</dfn> 18</u></td></tr>
<tr><th id="10282">10282</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10283">10283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_FLAG_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_FLAG_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_FLAG_LBN</dfn> 19</u></td></tr>
<tr><th id="10284">10284</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_FLAG_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_FLAG_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_FLAG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10285">10285</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_MARK_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_MARK_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_MARK_LBN</dfn> 20</u></td></tr>
<tr><th id="10286">10286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_MARK_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_MARK_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_FILTER_ACTION_MARK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10287">10287</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN</dfn> 21</u></td></tr>
<tr><th id="10288">10288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10289">10289</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN</dfn> 21</u></td></tr>
<tr><th id="10290">10290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10291">10291</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_L3XUDP_SUPPORT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_L3XUDP_SUPPORT_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_L3XUDP_SUPPORT_LBN</dfn> 22</u></td></tr>
<tr><th id="10292">10292</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_L3XUDP_SUPPORT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_L3XUDP_SUPPORT_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_L3XUDP_SUPPORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10293">10293</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN</dfn> 23</u></td></tr>
<tr><th id="10294">10294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10295">10295</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VI_SPREADING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VI_SPREADING_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_VI_SPREADING_LBN</dfn> 24</u></td></tr>
<tr><th id="10296">10296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VI_SPREADING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_VI_SPREADING_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_VI_SPREADING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10297">10297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_HLB_IDLE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_HLB_IDLE_LBN">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_HLB_IDLE_LBN</dfn> 25</u></td></tr>
<tr><th id="10298">10298</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_HLB_IDLE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_HLB_IDLE_WIDTH">MC_CMD_GET_CAPABILITIES_V2_OUT_RXDP_HLB_IDLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10299">10299</th><td><i>/* Number of FATSOv2 contexts per datapath supported by this NIC. Not present</i></td></tr>
<tr><th id="10300">10300</th><td><i> * on older firmware (check the length).</i></td></tr>
<tr><th id="10301">10301</th><td><i> */</i></td></tr>
<tr><th id="10302">10302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_N_CONTEXTS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_N_CONTEXTS_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_N_CONTEXTS_OFST</dfn> 24</u></td></tr>
<tr><th id="10303">10303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_N_CONTEXTS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_N_CONTEXTS_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_TSO_V2_N_CONTEXTS_LEN</dfn> 2</u></td></tr>
<tr><th id="10304">10304</th><td><i>/* One byte per PF containing the number of the external port assigned to this</i></td></tr>
<tr><th id="10305">10305</th><td><i> * PF, indexed by PF number. Special values indicate that a PF is either not</i></td></tr>
<tr><th id="10306">10306</th><td><i> * present or not assigned.</i></td></tr>
<tr><th id="10307">10307</th><td><i> */</i></td></tr>
<tr><th id="10308">10308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST</dfn> 26</u></td></tr>
<tr><th id="10309">10309</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN</dfn> 1</u></td></tr>
<tr><th id="10310">10310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM">MC_CMD_GET_CAPABILITIES_V2_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM</dfn> 16</u></td></tr>
<tr><th id="10311">10311</th><td><i>/* enum: The caller is not permitted to access information on this PF. */</i></td></tr>
<tr><th id="10312">10312</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_ACCESS_NOT_PERMITTED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_ACCESS_NOT_PERMITTED">MC_CMD_GET_CAPABILITIES_V2_OUT_ACCESS_NOT_PERMITTED</dfn> 0xff</u></td></tr>
<tr><th id="10313">10313</th><td><i>/* enum: PF does not exist. */</i></td></tr>
<tr><th id="10314">10314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PF_NOT_PRESENT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PF_NOT_PRESENT">MC_CMD_GET_CAPABILITIES_V2_OUT_PF_NOT_PRESENT</dfn> 0xfe</u></td></tr>
<tr><th id="10315">10315</th><td><i>/* enum: PF does exist but is not assigned to any external port. */</i></td></tr>
<tr><th id="10316">10316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PF_NOT_ASSIGNED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_PF_NOT_ASSIGNED">MC_CMD_GET_CAPABILITIES_V2_OUT_PF_NOT_ASSIGNED</dfn> 0xfd</u></td></tr>
<tr><th id="10317">10317</th><td><i>/* enum: This value indicates that PF is assigned, but it cannot be expressed</i></td></tr>
<tr><th id="10318">10318</th><td><i> * in this field. It is intended for a possible future situation where a more</i></td></tr>
<tr><th id="10319">10319</th><td><i> * complex scheme of PFs to ports mapping is being used. The future driver</i></td></tr>
<tr><th id="10320">10320</th><td><i> * should look for a new field supporting the new scheme. The current/old</i></td></tr>
<tr><th id="10321">10321</th><td><i> * driver should treat this value as PF_NOT_ASSIGNED.</i></td></tr>
<tr><th id="10322">10322</th><td><i> */</i></td></tr>
<tr><th id="10323">10323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_INCOMPATIBLE_ASSIGNMENT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_INCOMPATIBLE_ASSIGNMENT">MC_CMD_GET_CAPABILITIES_V2_OUT_INCOMPATIBLE_ASSIGNMENT</dfn> 0xfc</u></td></tr>
<tr><th id="10324">10324</th><td><i>/* One byte per PF containing the number of its VFs, indexed by PF number. A</i></td></tr>
<tr><th id="10325">10325</th><td><i> * special value indicates that a PF is not present.</i></td></tr>
<tr><th id="10326">10326</th><td><i> */</i></td></tr>
<tr><th id="10327">10327</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VFS_PER_PF_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VFS_PER_PF_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VFS_PER_PF_OFST</dfn> 42</u></td></tr>
<tr><th id="10328">10328</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VFS_PER_PF_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VFS_PER_PF_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VFS_PER_PF_LEN</dfn> 1</u></td></tr>
<tr><th id="10329">10329</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VFS_PER_PF_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VFS_PER_PF_NUM">MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VFS_PER_PF_NUM</dfn> 16</u></td></tr>
<tr><th id="10330">10330</th><td><i>/* enum: The caller is not permitted to access information on this PF. */</i></td></tr>
<tr><th id="10331">10331</th><td><i>/*               MC_CMD_GET_CAPABILITIES_V2_OUT_ACCESS_NOT_PERMITTED 0xff */</i></td></tr>
<tr><th id="10332">10332</th><td><i>/* enum: PF does not exist. */</i></td></tr>
<tr><th id="10333">10333</th><td><i>/*               MC_CMD_GET_CAPABILITIES_V2_OUT_PF_NOT_PRESENT 0xfe */</i></td></tr>
<tr><th id="10334">10334</th><td><i>/* Number of VIs available for each external port */</i></td></tr>
<tr><th id="10335">10335</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VIS_PER_PORT_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VIS_PER_PORT_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VIS_PER_PORT_OFST</dfn> 58</u></td></tr>
<tr><th id="10336">10336</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VIS_PER_PORT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VIS_PER_PORT_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VIS_PER_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="10337">10337</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VIS_PER_PORT_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VIS_PER_PORT_NUM">MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_VIS_PER_PORT_NUM</dfn> 4</u></td></tr>
<tr><th id="10338">10338</th><td><i>/* Size of RX descriptor cache expressed as binary logarithm The actual size</i></td></tr>
<tr><th id="10339">10339</th><td><i> * equals (2 ^ RX_DESC_CACHE_SIZE)</i></td></tr>
<tr><th id="10340">10340</th><td><i> */</i></td></tr>
<tr><th id="10341">10341</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DESC_CACHE_SIZE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DESC_CACHE_SIZE_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DESC_CACHE_SIZE_OFST</dfn> 66</u></td></tr>
<tr><th id="10342">10342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DESC_CACHE_SIZE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DESC_CACHE_SIZE_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_RX_DESC_CACHE_SIZE_LEN</dfn> 1</u></td></tr>
<tr><th id="10343">10343</th><td><i>/* Size of TX descriptor cache expressed as binary logarithm The actual size</i></td></tr>
<tr><th id="10344">10344</th><td><i> * equals (2 ^ TX_DESC_CACHE_SIZE)</i></td></tr>
<tr><th id="10345">10345</th><td><i> */</i></td></tr>
<tr><th id="10346">10346</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DESC_CACHE_SIZE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DESC_CACHE_SIZE_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DESC_CACHE_SIZE_OFST</dfn> 67</u></td></tr>
<tr><th id="10347">10347</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DESC_CACHE_SIZE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DESC_CACHE_SIZE_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_TX_DESC_CACHE_SIZE_LEN</dfn> 1</u></td></tr>
<tr><th id="10348">10348</th><td><i>/* Total number of available PIO buffers */</i></td></tr>
<tr><th id="10349">10349</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_PIO_BUFFS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_PIO_BUFFS_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_PIO_BUFFS_OFST</dfn> 68</u></td></tr>
<tr><th id="10350">10350</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_PIO_BUFFS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_PIO_BUFFS_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_NUM_PIO_BUFFS_LEN</dfn> 2</u></td></tr>
<tr><th id="10351">10351</th><td><i>/* Size of a single PIO buffer */</i></td></tr>
<tr><th id="10352">10352</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SIZE_PIO_BUFF_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SIZE_PIO_BUFF_OFST">MC_CMD_GET_CAPABILITIES_V2_OUT_SIZE_PIO_BUFF_OFST</dfn> 70</u></td></tr>
<tr><th id="10353">10353</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SIZE_PIO_BUFF_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V2_OUT_SIZE_PIO_BUFF_LEN">MC_CMD_GET_CAPABILITIES_V2_OUT_SIZE_PIO_BUFF_LEN</dfn> 2</u></td></tr>
<tr><th id="10354">10354</th><td></td></tr>
<tr><th id="10355">10355</th><td><i>/* MC_CMD_GET_CAPABILITIES_V3_OUT msgresponse */</i></td></tr>
<tr><th id="10356">10356</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_LEN</dfn> 76</u></td></tr>
<tr><th id="10357">10357</th><td><i>/* First word of flags. */</i></td></tr>
<tr><th id="10358">10358</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS1_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS1_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS1_OFST</dfn> 0</u></td></tr>
<tr><th id="10359">10359</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS1_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS1_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS1_LEN</dfn> 4</u></td></tr>
<tr><th id="10360">10360</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VPORT_RECONFIGURE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VPORT_RECONFIGURE_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_VPORT_RECONFIGURE_LBN</dfn> 3</u></td></tr>
<tr><th id="10361">10361</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VPORT_RECONFIGURE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VPORT_RECONFIGURE_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_VPORT_RECONFIGURE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10362">10362</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_STRIPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_STRIPING_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_STRIPING_LBN</dfn> 4</u></td></tr>
<tr><th id="10363">10363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_STRIPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_STRIPING_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_STRIPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10364">10364</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_QUERY_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_QUERY_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_QUERY_LBN</dfn> 5</u></td></tr>
<tr><th id="10365">10365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_QUERY_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_QUERY_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_QUERY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10366">10366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_PORT_VLAN_RESTRICT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_PORT_VLAN_RESTRICT_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_PORT_VLAN_RESTRICT_LBN</dfn> 6</u></td></tr>
<tr><th id="10367">10367</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10368">10368</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_DRV_ATTACH_PREBOOT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_DRV_ATTACH_PREBOOT_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_DRV_ATTACH_PREBOOT_LBN</dfn> 7</u></td></tr>
<tr><th id="10369">10369</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_DRV_ATTACH_PREBOOT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_DRV_ATTACH_PREBOOT_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_DRV_ATTACH_PREBOOT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10370">10370</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_FORCE_EVENT_MERGING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_FORCE_EVENT_MERGING_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_FORCE_EVENT_MERGING_LBN</dfn> 8</u></td></tr>
<tr><th id="10371">10371</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_FORCE_EVENT_MERGING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_FORCE_EVENT_MERGING_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_FORCE_EVENT_MERGING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10372">10372</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SET_MAC_ENHANCED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SET_MAC_ENHANCED_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_SET_MAC_ENHANCED_LBN</dfn> 9</u></td></tr>
<tr><th id="10373">10373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SET_MAC_ENHANCED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SET_MAC_ENHANCED_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_SET_MAC_ENHANCED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10374">10374</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN</dfn> 10</u></td></tr>
<tr><th id="10375">10375</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10376">10376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN</dfn> 11</u></td></tr>
<tr><th id="10377">10377</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10378">10378</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_SECURITY_FILTERING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_SECURITY_FILTERING_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_SECURITY_FILTERING_LBN</dfn> 12</u></td></tr>
<tr><th id="10379">10379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_SECURITY_FILTERING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_SECURITY_FILTERING_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_SECURITY_FILTERING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10380">10380</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_ADDITIONAL_RSS_MODES_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_ADDITIONAL_RSS_MODES_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_ADDITIONAL_RSS_MODES_LBN</dfn> 13</u></td></tr>
<tr><th id="10381">10381</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_ADDITIONAL_RSS_MODES_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_ADDITIONAL_RSS_MODES_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_ADDITIONAL_RSS_MODES_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10382">10382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_QBB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_QBB_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_QBB_LBN</dfn> 14</u></td></tr>
<tr><th id="10383">10383</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_QBB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_QBB_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_QBB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10384">10384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN</dfn> 15</u></td></tr>
<tr><th id="10385">10385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10386">10386</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_RSS_LIMITED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_RSS_LIMITED_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_RSS_LIMITED_LBN</dfn> 16</u></td></tr>
<tr><th id="10387">10387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_RSS_LIMITED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_RSS_LIMITED_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_RSS_LIMITED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10388">10388</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_LBN</dfn> 17</u></td></tr>
<tr><th id="10389">10389</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PACKED_STREAM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10390">10390</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_INCLUDE_FCS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_INCLUDE_FCS_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_INCLUDE_FCS_LBN</dfn> 18</u></td></tr>
<tr><th id="10391">10391</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_INCLUDE_FCS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_INCLUDE_FCS_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_INCLUDE_FCS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10392">10392</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VLAN_INSERTION_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VLAN_INSERTION_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VLAN_INSERTION_LBN</dfn> 19</u></td></tr>
<tr><th id="10393">10393</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VLAN_INSERTION_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VLAN_INSERTION_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VLAN_INSERTION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10394">10394</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_VLAN_STRIPPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_VLAN_STRIPPING_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_VLAN_STRIPPING_LBN</dfn> 20</u></td></tr>
<tr><th id="10395">10395</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_VLAN_STRIPPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_VLAN_STRIPPING_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_VLAN_STRIPPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10396">10396</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_LBN</dfn> 21</u></td></tr>
<tr><th id="10397">10397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10398">10398</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_0_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_0_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_0_LBN</dfn> 22</u></td></tr>
<tr><th id="10399">10399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_0_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_0_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10400">10400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_14_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_14_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_14_LBN</dfn> 23</u></td></tr>
<tr><th id="10401">10401</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_14_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_14_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_PREFIX_LEN_14_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10402">10402</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_TIMESTAMP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_TIMESTAMP_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_TIMESTAMP_LBN</dfn> 24</u></td></tr>
<tr><th id="10403">10403</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_TIMESTAMP_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10404">10404</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_BATCHING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_BATCHING_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_BATCHING_LBN</dfn> 25</u></td></tr>
<tr><th id="10405">10405</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_BATCHING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_BATCHING_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_BATCHING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10406">10406</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCAST_FILTER_CHAINING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCAST_FILTER_CHAINING_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_MCAST_FILTER_CHAINING_LBN</dfn> 26</u></td></tr>
<tr><th id="10407">10407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCAST_FILTER_CHAINING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCAST_FILTER_CHAINING_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_MCAST_FILTER_CHAINING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10408">10408</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PM_AND_RXDP_COUNTERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PM_AND_RXDP_COUNTERS_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_PM_AND_RXDP_COUNTERS_LBN</dfn> 27</u></td></tr>
<tr><th id="10409">10409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PM_AND_RXDP_COUNTERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PM_AND_RXDP_COUNTERS_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_PM_AND_RXDP_COUNTERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10410">10410</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DISABLE_SCATTER_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DISABLE_SCATTER_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DISABLE_SCATTER_LBN</dfn> 28</u></td></tr>
<tr><th id="10411">10411</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DISABLE_SCATTER_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DISABLE_SCATTER_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DISABLE_SCATTER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10412">10412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MCAST_UDP_LOOPBACK_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MCAST_UDP_LOOPBACK_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MCAST_UDP_LOOPBACK_LBN</dfn> 29</u></td></tr>
<tr><th id="10413">10413</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10414">10414</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_LBN</dfn> 30</u></td></tr>
<tr><th id="10415">10415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_EVB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10416">10416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VXLAN_NVGRE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VXLAN_NVGRE_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_VXLAN_NVGRE_LBN</dfn> 31</u></td></tr>
<tr><th id="10417">10417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VXLAN_NVGRE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VXLAN_NVGRE_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_VXLAN_NVGRE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10418">10418</th><td><i>/* RxDPCPU firmware id. */</i></td></tr>
<tr><th id="10419">10419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DPCPU_FW_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="10420">10420</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="10421">10421</th><td><i>/* enum: Standard RXDP firmware */</i></td></tr>
<tr><th id="10422">10422</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP</dfn> 0x0</u></td></tr>
<tr><th id="10423">10423</th><td><i>/* enum: Low latency RXDP firmware */</i></td></tr>
<tr><th id="10424">10424</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="10425">10425</th><td><i>/* enum: Packed stream RXDP firmware */</i></td></tr>
<tr><th id="10426">10426</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_PACKED_STREAM</dfn> 0x2</u></td></tr>
<tr><th id="10427">10427</th><td><i>/* enum: Rules engine RXDP firmware */</i></td></tr>
<tr><th id="10428">10428</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="10429">10429</th><td><i>/* enum: DPDK RXDP firmware */</i></td></tr>
<tr><th id="10430">10430</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_DPDK">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="10431">10431</th><td><i>/* enum: BIST RXDP firmware */</i></td></tr>
<tr><th id="10432">10432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_BIST">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_BIST</dfn> 0x10a</u></td></tr>
<tr><th id="10433">10433</th><td><i>/* enum: RXDP Test firmware image 1 */</i></td></tr>
<tr><th id="10434">10434</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH</dfn> 0x101</u></td></tr>
<tr><th id="10435">10435</th><td><i>/* enum: RXDP Test firmware image 2 */</i></td></tr>
<tr><th id="10436">10436</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD</dfn> 0x102</u></td></tr>
<tr><th id="10437">10437</th><td><i>/* enum: RXDP Test firmware image 3 */</i></td></tr>
<tr><th id="10438">10438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST</dfn> 0x103</u></td></tr>
<tr><th id="10439">10439</th><td><i>/* enum: RXDP Test firmware image 4 */</i></td></tr>
<tr><th id="10440">10440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE</dfn> 0x104</u></td></tr>
<tr><th id="10441">10441</th><td><i>/* enum: RXDP Test firmware image 5 */</i></td></tr>
<tr><th id="10442">10442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_BACKPRESSURE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_BACKPRESSURE">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_BACKPRESSURE</dfn> 0x105</u></td></tr>
<tr><th id="10443">10443</th><td><i>/* enum: RXDP Test firmware image 6 */</i></td></tr>
<tr><th id="10444">10444</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_PACKET_EDITS</dfn> 0x106</u></td></tr>
<tr><th id="10445">10445</th><td><i>/* enum: RXDP Test firmware image 7 */</i></td></tr>
<tr><th id="10446">10446</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_RX_HDR_SPLIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_RX_HDR_SPLIT">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_RX_HDR_SPLIT</dfn> 0x107</u></td></tr>
<tr><th id="10447">10447</th><td><i>/* enum: RXDP Test firmware image 8 */</i></td></tr>
<tr><th id="10448">10448</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_DISABLE_DL" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_DISABLE_DL">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_DISABLE_DL</dfn> 0x108</u></td></tr>
<tr><th id="10449">10449</th><td><i>/* enum: RXDP Test firmware image 9 */</i></td></tr>
<tr><th id="10450">10450</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_DOORBELL_DELAY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_DOORBELL_DELAY">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_DOORBELL_DELAY</dfn> 0x10b</u></td></tr>
<tr><th id="10451">10451</th><td><i>/* enum: RXDP Test firmware image 10 */</i></td></tr>
<tr><th id="10452">10452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_SLOW" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_SLOW">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_TEST_FW_SLOW</dfn> 0x10c</u></td></tr>
<tr><th id="10453">10453</th><td><i>/* TxDPCPU firmware id. */</i></td></tr>
<tr><th id="10454">10454</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DPCPU_FW_ID_OFST</dfn> 6</u></td></tr>
<tr><th id="10455">10455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="10456">10456</th><td><i>/* enum: Standard TXDP firmware */</i></td></tr>
<tr><th id="10457">10457</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP">MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP</dfn> 0x0</u></td></tr>
<tr><th id="10458">10458</th><td><i>/* enum: Low latency TXDP firmware */</i></td></tr>
<tr><th id="10459">10459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="10460">10460</th><td><i>/* enum: High packet rate TXDP firmware */</i></td></tr>
<tr><th id="10461">10461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_HIGH_PACKET_RATE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_HIGH_PACKET_RATE">MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_HIGH_PACKET_RATE</dfn> 0x3</u></td></tr>
<tr><th id="10462">10462</th><td><i>/* enum: Rules engine TXDP firmware */</i></td></tr>
<tr><th id="10463">10463</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="10464">10464</th><td><i>/* enum: DPDK TXDP firmware */</i></td></tr>
<tr><th id="10465">10465</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_DPDK">MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="10466">10466</th><td><i>/* enum: BIST TXDP firmware */</i></td></tr>
<tr><th id="10467">10467</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_BIST">MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_BIST</dfn> 0x12d</u></td></tr>
<tr><th id="10468">10468</th><td><i>/* enum: TXDP Test firmware image 1 */</i></td></tr>
<tr><th id="10469">10469</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_TEST_FW_TSO_EDIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_TEST_FW_TSO_EDIT">MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_TEST_FW_TSO_EDIT</dfn> 0x101</u></td></tr>
<tr><th id="10470">10470</th><td><i>/* enum: TXDP Test firmware image 2 */</i></td></tr>
<tr><th id="10471">10471</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_TEST_FW_PACKET_EDITS</dfn> 0x102</u></td></tr>
<tr><th id="10472">10472</th><td><i>/* enum: TXDP CSR bus test firmware */</i></td></tr>
<tr><th id="10473">10473</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_TEST_FW_CSR" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_TEST_FW_CSR">MC_CMD_GET_CAPABILITIES_V3_OUT_TXDP_TEST_FW_CSR</dfn> 0x103</u></td></tr>
<tr><th id="10474">10474</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_OFST</dfn> 8</u></td></tr>
<tr><th id="10475">10475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="10476">10476</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="10477">10477</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="10478">10478</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="10479">10479</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="10480">10480</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="10481">10481</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="10482">10482</th><td><i> */</i></td></tr>
<tr><th id="10483">10483</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="10484">10484</th><td><i>/* enum: Trivial RX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="10485">10485</th><td><i> * development only)</i></td></tr>
<tr><th id="10486">10486</th><td><i> */</i></td></tr>
<tr><th id="10487">10487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="10488">10488</th><td><i>/* enum: RX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="10489">10489</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10490">10490</th><td><i> */</i></td></tr>
<tr><th id="10491">10491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="10492">10492</th><td><i>/* enum: Full featured RX PD production firmware */</i></td></tr>
<tr><th id="10493">10493</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="10494">10494</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="10495">10495</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="10496">10496</th><td><i>/* enum: siena_compat variant RX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="10497">10497</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10498">10498</th><td><i> */</i></td></tr>
<tr><th id="10499">10499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="10500">10500</th><td><i>/* enum: Low latency RX PD production firmware */</i></td></tr>
<tr><th id="10501">10501</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5</u></td></tr>
<tr><th id="10502">10502</th><td><i>/* enum: Packed stream RX PD production firmware */</i></td></tr>
<tr><th id="10503">10503</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_PACKED_STREAM</dfn> 0x6</u></td></tr>
<tr><th id="10504">10504</th><td><i>/* enum: RX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="10505">10505</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="10506">10506</th><td><i> */</i></td></tr>
<tr><th id="10507">10507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="10508">10508</th><td><i>/* enum: Rules engine RX PD production firmware */</i></td></tr>
<tr><th id="10509">10509</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="10510">10510</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="10511">10511</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="10512">10512</th><td><i>/* enum: DPDK RX PD production firmware */</i></td></tr>
<tr><th id="10513">10513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="10514">10514</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="10515">10515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="10516">10516</th><td><i>/* enum: RX PD firmware parsing but not filtering network overlay tunnel</i></td></tr>
<tr><th id="10517">10517</th><td><i> * encapsulations (Medford development only)</i></td></tr>
<tr><th id="10518">10518</th><td><i> */</i></td></tr>
<tr><th id="10519">10519</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY">MC_CMD_GET_CAPABILITIES_V3_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY</dfn> 0xf</u></td></tr>
<tr><th id="10520">10520</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_OFST</dfn> 10</u></td></tr>
<tr><th id="10521">10521</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="10522">10522</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="10523">10523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="10524">10524</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="10525">10525</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="10526">10526</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="10527">10527</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="10528">10528</th><td><i> */</i></td></tr>
<tr><th id="10529">10529</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="10530">10530</th><td><i>/* enum: Trivial TX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="10531">10531</th><td><i> * development only)</i></td></tr>
<tr><th id="10532">10532</th><td><i> */</i></td></tr>
<tr><th id="10533">10533</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="10534">10534</th><td><i>/* enum: TX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="10535">10535</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10536">10536</th><td><i> */</i></td></tr>
<tr><th id="10537">10537</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="10538">10538</th><td><i>/* enum: Full featured TX PD production firmware */</i></td></tr>
<tr><th id="10539">10539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="10540">10540</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="10541">10541</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="10542">10542</th><td><i>/* enum: siena_compat variant TX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="10543">10543</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10544">10544</th><td><i> */</i></td></tr>
<tr><th id="10545">10545</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="10546">10546</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="10547">10547</th><td><i>/* enum: TX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="10548">10548</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="10549">10549</th><td><i> */</i></td></tr>
<tr><th id="10550">10550</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="10551">10551</th><td><i>/* enum: Rules engine TX PD production firmware */</i></td></tr>
<tr><th id="10552">10552</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="10553">10553</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="10554">10554</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="10555">10555</th><td><i>/* enum: DPDK TX PD production firmware */</i></td></tr>
<tr><th id="10556">10556</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="10557">10557</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="10558">10558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_V3_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="10559">10559</th><td><i>/* Hardware capabilities of NIC */</i></td></tr>
<tr><th id="10560">10560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_HW_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_HW_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_HW_CAPABILITIES_OFST</dfn> 12</u></td></tr>
<tr><th id="10561">10561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_HW_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_HW_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_HW_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="10562">10562</th><td><i>/* Licensed capabilities */</i></td></tr>
<tr><th id="10563">10563</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_LICENSE_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_LICENSE_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_LICENSE_CAPABILITIES_OFST</dfn> 16</u></td></tr>
<tr><th id="10564">10564</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_LICENSE_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_LICENSE_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_LICENSE_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="10565">10565</th><td><i>/* Second word of flags. Not present on older firmware (check the length). */</i></td></tr>
<tr><th id="10566">10566</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS2_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS2_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS2_OFST</dfn> 20</u></td></tr>
<tr><th id="10567">10567</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS2_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS2_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_FLAGS2_LEN</dfn> 4</u></td></tr>
<tr><th id="10568">10568</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_LBN</dfn> 0</u></td></tr>
<tr><th id="10569">10569</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10570">10570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_ENCAP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_ENCAP_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_ENCAP_LBN</dfn> 1</u></td></tr>
<tr><th id="10571">10571</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_ENCAP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_ENCAP_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_ENCAP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10572">10572</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVQ_TIMER_CTRL_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVQ_TIMER_CTRL_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_EVQ_TIMER_CTRL_LBN</dfn> 2</u></td></tr>
<tr><th id="10573">10573</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVQ_TIMER_CTRL_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVQ_TIMER_CTRL_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_EVQ_TIMER_CTRL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10574">10574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVENT_CUT_THROUGH_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVENT_CUT_THROUGH_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_EVENT_CUT_THROUGH_LBN</dfn> 3</u></td></tr>
<tr><th id="10575">10575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVENT_CUT_THROUGH_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EVENT_CUT_THROUGH_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_EVENT_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10576">10576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_CUT_THROUGH_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_CUT_THROUGH_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_CUT_THROUGH_LBN</dfn> 4</u></td></tr>
<tr><th id="10577">10577</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_CUT_THROUGH_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_CUT_THROUGH_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10578">10578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VFIFO_ULL_MODE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VFIFO_ULL_MODE_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VFIFO_ULL_MODE_LBN</dfn> 5</u></td></tr>
<tr><th id="10579">10579</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VFIFO_ULL_MODE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VFIFO_ULL_MODE_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_VFIFO_ULL_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10580">10580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN</dfn> 6</u></td></tr>
<tr><th id="10581">10581</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10582">10582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_INIT_EVQ_V2_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_INIT_EVQ_V2_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_INIT_EVQ_V2_LBN</dfn> 7</u></td></tr>
<tr><th id="10583">10583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_INIT_EVQ_V2_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_INIT_EVQ_V2_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_INIT_EVQ_V2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10584">10584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_TIMESTAMPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_TIMESTAMPING_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_TIMESTAMPING_LBN</dfn> 8</u></td></tr>
<tr><th id="10585">10585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_TIMESTAMPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_TIMESTAMPING_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_MAC_TIMESTAMPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10586">10586</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TIMESTAMP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TIMESTAMP_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TIMESTAMP_LBN</dfn> 9</u></td></tr>
<tr><th id="10587">10587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TIMESTAMP_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10588">10588</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_SNIFF_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_SNIFF_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_SNIFF_LBN</dfn> 10</u></td></tr>
<tr><th id="10589">10589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_SNIFF_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_SNIFF_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10590">10590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_SNIFF_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_SNIFF_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_SNIFF_LBN</dfn> 11</u></td></tr>
<tr><th id="10591">10591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_SNIFF_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_SNIFF_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10592">10592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN</dfn> 12</u></td></tr>
<tr><th id="10593">10593</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10594">10594</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_BACKGROUND_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_BACKGROUND_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_BACKGROUND_LBN</dfn> 13</u></td></tr>
<tr><th id="10595">10595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_BACKGROUND_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_BACKGROUND_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_BACKGROUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10596">10596</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_DB_RETURN_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_DB_RETURN_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_DB_RETURN_LBN</dfn> 14</u></td></tr>
<tr><th id="10597">10597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_DB_RETURN_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_DB_RETURN_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_MCDI_DB_RETURN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10598">10598</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_CTPIO_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_CTPIO_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_CTPIO_LBN</dfn> 15</u></td></tr>
<tr><th id="10599">10599</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_CTPIO_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_CTPIO_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_CTPIO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10600">10600</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_SUPPORT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_SUPPORT_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_SUPPORT_LBN</dfn> 16</u></td></tr>
<tr><th id="10601">10601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_SUPPORT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_SUPPORT_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_SUPPORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10602">10602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_BOUND_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_BOUND_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_BOUND_LBN</dfn> 17</u></td></tr>
<tr><th id="10603">10603</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_BOUND_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_BOUND_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_TSA_BOUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10604">10604</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SF_ADAPTER_AUTHENTICATION_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SF_ADAPTER_AUTHENTICATION_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_SF_ADAPTER_AUTHENTICATION_LBN</dfn> 18</u></td></tr>
<tr><th id="10605">10605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10606">10606</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_FLAG_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_FLAG_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_FLAG_LBN</dfn> 19</u></td></tr>
<tr><th id="10607">10607</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_FLAG_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_FLAG_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_FLAG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10608">10608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_MARK_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_MARK_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_MARK_LBN</dfn> 20</u></td></tr>
<tr><th id="10609">10609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_MARK_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_MARK_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_FILTER_ACTION_MARK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10610">10610</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN</dfn> 21</u></td></tr>
<tr><th id="10611">10611</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10612">10612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN</dfn> 21</u></td></tr>
<tr><th id="10613">10613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10614">10614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_L3XUDP_SUPPORT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_L3XUDP_SUPPORT_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_L3XUDP_SUPPORT_LBN</dfn> 22</u></td></tr>
<tr><th id="10615">10615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_L3XUDP_SUPPORT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_L3XUDP_SUPPORT_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_L3XUDP_SUPPORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10616">10616</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN</dfn> 23</u></td></tr>
<tr><th id="10617">10617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10618">10618</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_SPREADING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_SPREADING_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_VI_SPREADING_LBN</dfn> 24</u></td></tr>
<tr><th id="10619">10619</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_SPREADING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_SPREADING_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_VI_SPREADING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10620">10620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_HLB_IDLE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_HLB_IDLE_LBN">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_HLB_IDLE_LBN</dfn> 25</u></td></tr>
<tr><th id="10621">10621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_HLB_IDLE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_HLB_IDLE_WIDTH">MC_CMD_GET_CAPABILITIES_V3_OUT_RXDP_HLB_IDLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10622">10622</th><td><i>/* Number of FATSOv2 contexts per datapath supported by this NIC. Not present</i></td></tr>
<tr><th id="10623">10623</th><td><i> * on older firmware (check the length).</i></td></tr>
<tr><th id="10624">10624</th><td><i> */</i></td></tr>
<tr><th id="10625">10625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_N_CONTEXTS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_N_CONTEXTS_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_N_CONTEXTS_OFST</dfn> 24</u></td></tr>
<tr><th id="10626">10626</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_N_CONTEXTS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_N_CONTEXTS_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_TSO_V2_N_CONTEXTS_LEN</dfn> 2</u></td></tr>
<tr><th id="10627">10627</th><td><i>/* One byte per PF containing the number of the external port assigned to this</i></td></tr>
<tr><th id="10628">10628</th><td><i> * PF, indexed by PF number. Special values indicate that a PF is either not</i></td></tr>
<tr><th id="10629">10629</th><td><i> * present or not assigned.</i></td></tr>
<tr><th id="10630">10630</th><td><i> */</i></td></tr>
<tr><th id="10631">10631</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST</dfn> 26</u></td></tr>
<tr><th id="10632">10632</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN</dfn> 1</u></td></tr>
<tr><th id="10633">10633</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM">MC_CMD_GET_CAPABILITIES_V3_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM</dfn> 16</u></td></tr>
<tr><th id="10634">10634</th><td><i>/* enum: The caller is not permitted to access information on this PF. */</i></td></tr>
<tr><th id="10635">10635</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_ACCESS_NOT_PERMITTED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_ACCESS_NOT_PERMITTED">MC_CMD_GET_CAPABILITIES_V3_OUT_ACCESS_NOT_PERMITTED</dfn> 0xff</u></td></tr>
<tr><th id="10636">10636</th><td><i>/* enum: PF does not exist. */</i></td></tr>
<tr><th id="10637">10637</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PF_NOT_PRESENT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PF_NOT_PRESENT">MC_CMD_GET_CAPABILITIES_V3_OUT_PF_NOT_PRESENT</dfn> 0xfe</u></td></tr>
<tr><th id="10638">10638</th><td><i>/* enum: PF does exist but is not assigned to any external port. */</i></td></tr>
<tr><th id="10639">10639</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PF_NOT_ASSIGNED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_PF_NOT_ASSIGNED">MC_CMD_GET_CAPABILITIES_V3_OUT_PF_NOT_ASSIGNED</dfn> 0xfd</u></td></tr>
<tr><th id="10640">10640</th><td><i>/* enum: This value indicates that PF is assigned, but it cannot be expressed</i></td></tr>
<tr><th id="10641">10641</th><td><i> * in this field. It is intended for a possible future situation where a more</i></td></tr>
<tr><th id="10642">10642</th><td><i> * complex scheme of PFs to ports mapping is being used. The future driver</i></td></tr>
<tr><th id="10643">10643</th><td><i> * should look for a new field supporting the new scheme. The current/old</i></td></tr>
<tr><th id="10644">10644</th><td><i> * driver should treat this value as PF_NOT_ASSIGNED.</i></td></tr>
<tr><th id="10645">10645</th><td><i> */</i></td></tr>
<tr><th id="10646">10646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_INCOMPATIBLE_ASSIGNMENT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_INCOMPATIBLE_ASSIGNMENT">MC_CMD_GET_CAPABILITIES_V3_OUT_INCOMPATIBLE_ASSIGNMENT</dfn> 0xfc</u></td></tr>
<tr><th id="10647">10647</th><td><i>/* One byte per PF containing the number of its VFs, indexed by PF number. A</i></td></tr>
<tr><th id="10648">10648</th><td><i> * special value indicates that a PF is not present.</i></td></tr>
<tr><th id="10649">10649</th><td><i> */</i></td></tr>
<tr><th id="10650">10650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VFS_PER_PF_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VFS_PER_PF_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VFS_PER_PF_OFST</dfn> 42</u></td></tr>
<tr><th id="10651">10651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VFS_PER_PF_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VFS_PER_PF_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VFS_PER_PF_LEN</dfn> 1</u></td></tr>
<tr><th id="10652">10652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VFS_PER_PF_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VFS_PER_PF_NUM">MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VFS_PER_PF_NUM</dfn> 16</u></td></tr>
<tr><th id="10653">10653</th><td><i>/* enum: The caller is not permitted to access information on this PF. */</i></td></tr>
<tr><th id="10654">10654</th><td><i>/*               MC_CMD_GET_CAPABILITIES_V3_OUT_ACCESS_NOT_PERMITTED 0xff */</i></td></tr>
<tr><th id="10655">10655</th><td><i>/* enum: PF does not exist. */</i></td></tr>
<tr><th id="10656">10656</th><td><i>/*               MC_CMD_GET_CAPABILITIES_V3_OUT_PF_NOT_PRESENT 0xfe */</i></td></tr>
<tr><th id="10657">10657</th><td><i>/* Number of VIs available for each external port */</i></td></tr>
<tr><th id="10658">10658</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VIS_PER_PORT_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VIS_PER_PORT_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VIS_PER_PORT_OFST</dfn> 58</u></td></tr>
<tr><th id="10659">10659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VIS_PER_PORT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VIS_PER_PORT_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VIS_PER_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="10660">10660</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VIS_PER_PORT_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VIS_PER_PORT_NUM">MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_VIS_PER_PORT_NUM</dfn> 4</u></td></tr>
<tr><th id="10661">10661</th><td><i>/* Size of RX descriptor cache expressed as binary logarithm The actual size</i></td></tr>
<tr><th id="10662">10662</th><td><i> * equals (2 ^ RX_DESC_CACHE_SIZE)</i></td></tr>
<tr><th id="10663">10663</th><td><i> */</i></td></tr>
<tr><th id="10664">10664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DESC_CACHE_SIZE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DESC_CACHE_SIZE_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DESC_CACHE_SIZE_OFST</dfn> 66</u></td></tr>
<tr><th id="10665">10665</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DESC_CACHE_SIZE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DESC_CACHE_SIZE_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_RX_DESC_CACHE_SIZE_LEN</dfn> 1</u></td></tr>
<tr><th id="10666">10666</th><td><i>/* Size of TX descriptor cache expressed as binary logarithm The actual size</i></td></tr>
<tr><th id="10667">10667</th><td><i> * equals (2 ^ TX_DESC_CACHE_SIZE)</i></td></tr>
<tr><th id="10668">10668</th><td><i> */</i></td></tr>
<tr><th id="10669">10669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DESC_CACHE_SIZE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DESC_CACHE_SIZE_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DESC_CACHE_SIZE_OFST</dfn> 67</u></td></tr>
<tr><th id="10670">10670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DESC_CACHE_SIZE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DESC_CACHE_SIZE_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_TX_DESC_CACHE_SIZE_LEN</dfn> 1</u></td></tr>
<tr><th id="10671">10671</th><td><i>/* Total number of available PIO buffers */</i></td></tr>
<tr><th id="10672">10672</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_PIO_BUFFS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_PIO_BUFFS_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_PIO_BUFFS_OFST</dfn> 68</u></td></tr>
<tr><th id="10673">10673</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_PIO_BUFFS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_PIO_BUFFS_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_NUM_PIO_BUFFS_LEN</dfn> 2</u></td></tr>
<tr><th id="10674">10674</th><td><i>/* Size of a single PIO buffer */</i></td></tr>
<tr><th id="10675">10675</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SIZE_PIO_BUFF_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SIZE_PIO_BUFF_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_SIZE_PIO_BUFF_OFST</dfn> 70</u></td></tr>
<tr><th id="10676">10676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SIZE_PIO_BUFF_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_SIZE_PIO_BUFF_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_SIZE_PIO_BUFF_LEN</dfn> 2</u></td></tr>
<tr><th id="10677">10677</th><td><i>/* On chips later than Medford the amount of address space assigned to each VI</i></td></tr>
<tr><th id="10678">10678</th><td><i> * is configurable. This is a global setting that the driver must query to</i></td></tr>
<tr><th id="10679">10679</th><td><i> * discover the VI to address mapping. Cut-through PIO (CTPIO) is not available</i></td></tr>
<tr><th id="10680">10680</th><td><i> * with 8k VI windows.</i></td></tr>
<tr><th id="10681">10681</th><td><i> */</i></td></tr>
<tr><th id="10682">10682</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_OFST</dfn> 72</u></td></tr>
<tr><th id="10683">10683</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_LEN</dfn> 1</u></td></tr>
<tr><th id="10684">10684</th><td><i>/* enum: Each VI occupies 8k as on Huntington and Medford. PIO is at offset 4k.</i></td></tr>
<tr><th id="10685">10685</th><td><i> * CTPIO is not mapped.</i></td></tr>
<tr><th id="10686">10686</th><td><i> */</i></td></tr>
<tr><th id="10687">10687</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_8K" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_8K">MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_8K</dfn> 0x0</u></td></tr>
<tr><th id="10688">10688</th><td><i>/* enum: Each VI occupies 16k. PIO is at offset 4k. CTPIO is at offset 12k. */</i></td></tr>
<tr><th id="10689">10689</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_16K" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_16K">MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_16K</dfn> 0x1</u></td></tr>
<tr><th id="10690">10690</th><td><i>/* enum: Each VI occupies 64k. PIO is at offset 4k. CTPIO is at offset 12k. */</i></td></tr>
<tr><th id="10691">10691</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_64K" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_64K">MC_CMD_GET_CAPABILITIES_V3_OUT_VI_WINDOW_MODE_64K</dfn> 0x2</u></td></tr>
<tr><th id="10692">10692</th><td><i>/* Number of vFIFOs per adapter that can be used for VFIFO Stuffing</i></td></tr>
<tr><th id="10693">10693</th><td><i> * (SF-115995-SW) in the present configuration of firmware and port mode.</i></td></tr>
<tr><th id="10694">10694</th><td><i> */</i></td></tr>
<tr><th id="10695">10695</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_VFIFOS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_VFIFOS_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_VFIFOS_OFST</dfn> 73</u></td></tr>
<tr><th id="10696">10696</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_VFIFOS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_VFIFOS_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_VFIFOS_LEN</dfn> 1</u></td></tr>
<tr><th id="10697">10697</th><td><i>/* Number of buffers per adapter that can be used for VFIFO Stuffing</i></td></tr>
<tr><th id="10698">10698</th><td><i> * (SF-115995-SW) in the present configuration of firmware and port mode.</i></td></tr>
<tr><th id="10699">10699</th><td><i> */</i></td></tr>
<tr><th id="10700">10700</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_OFST">MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_OFST</dfn> 74</u></td></tr>
<tr><th id="10701">10701</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_LEN">MC_CMD_GET_CAPABILITIES_V3_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_LEN</dfn> 2</u></td></tr>
<tr><th id="10702">10702</th><td></td></tr>
<tr><th id="10703">10703</th><td><i>/* MC_CMD_GET_CAPABILITIES_V4_OUT msgresponse */</i></td></tr>
<tr><th id="10704">10704</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_LEN</dfn> 78</u></td></tr>
<tr><th id="10705">10705</th><td><i>/* First word of flags. */</i></td></tr>
<tr><th id="10706">10706</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS1_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS1_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS1_OFST</dfn> 0</u></td></tr>
<tr><th id="10707">10707</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS1_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS1_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS1_LEN</dfn> 4</u></td></tr>
<tr><th id="10708">10708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VPORT_RECONFIGURE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VPORT_RECONFIGURE_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_VPORT_RECONFIGURE_LBN</dfn> 3</u></td></tr>
<tr><th id="10709">10709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VPORT_RECONFIGURE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VPORT_RECONFIGURE_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_VPORT_RECONFIGURE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10710">10710</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_STRIPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_STRIPING_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_STRIPING_LBN</dfn> 4</u></td></tr>
<tr><th id="10711">10711</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_STRIPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_STRIPING_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_STRIPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10712">10712</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_QUERY_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_QUERY_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_QUERY_LBN</dfn> 5</u></td></tr>
<tr><th id="10713">10713</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_QUERY_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_QUERY_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_QUERY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10714">10714</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_PORT_VLAN_RESTRICT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_PORT_VLAN_RESTRICT_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_PORT_VLAN_RESTRICT_LBN</dfn> 6</u></td></tr>
<tr><th id="10715">10715</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10716">10716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_DRV_ATTACH_PREBOOT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_DRV_ATTACH_PREBOOT_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_DRV_ATTACH_PREBOOT_LBN</dfn> 7</u></td></tr>
<tr><th id="10717">10717</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_DRV_ATTACH_PREBOOT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_DRV_ATTACH_PREBOOT_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_DRV_ATTACH_PREBOOT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10718">10718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_FORCE_EVENT_MERGING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_FORCE_EVENT_MERGING_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_FORCE_EVENT_MERGING_LBN</dfn> 8</u></td></tr>
<tr><th id="10719">10719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_FORCE_EVENT_MERGING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_FORCE_EVENT_MERGING_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_FORCE_EVENT_MERGING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10720">10720</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SET_MAC_ENHANCED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SET_MAC_ENHANCED_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_SET_MAC_ENHANCED_LBN</dfn> 9</u></td></tr>
<tr><th id="10721">10721</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SET_MAC_ENHANCED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SET_MAC_ENHANCED_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_SET_MAC_ENHANCED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10722">10722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN</dfn> 10</u></td></tr>
<tr><th id="10723">10723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10724">10724</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN</dfn> 11</u></td></tr>
<tr><th id="10725">10725</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10726">10726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_SECURITY_FILTERING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_SECURITY_FILTERING_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_SECURITY_FILTERING_LBN</dfn> 12</u></td></tr>
<tr><th id="10727">10727</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_SECURITY_FILTERING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_SECURITY_FILTERING_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_SECURITY_FILTERING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10728">10728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_ADDITIONAL_RSS_MODES_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_ADDITIONAL_RSS_MODES_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_ADDITIONAL_RSS_MODES_LBN</dfn> 13</u></td></tr>
<tr><th id="10729">10729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_ADDITIONAL_RSS_MODES_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_ADDITIONAL_RSS_MODES_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_ADDITIONAL_RSS_MODES_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10730">10730</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_QBB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_QBB_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_QBB_LBN</dfn> 14</u></td></tr>
<tr><th id="10731">10731</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_QBB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_QBB_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_QBB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10732">10732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN</dfn> 15</u></td></tr>
<tr><th id="10733">10733</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10734">10734</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_RSS_LIMITED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_RSS_LIMITED_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_RSS_LIMITED_LBN</dfn> 16</u></td></tr>
<tr><th id="10735">10735</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_RSS_LIMITED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_RSS_LIMITED_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_RSS_LIMITED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10736">10736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_LBN</dfn> 17</u></td></tr>
<tr><th id="10737">10737</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PACKED_STREAM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10738">10738</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_INCLUDE_FCS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_INCLUDE_FCS_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_INCLUDE_FCS_LBN</dfn> 18</u></td></tr>
<tr><th id="10739">10739</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_INCLUDE_FCS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_INCLUDE_FCS_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_INCLUDE_FCS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10740">10740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VLAN_INSERTION_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VLAN_INSERTION_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VLAN_INSERTION_LBN</dfn> 19</u></td></tr>
<tr><th id="10741">10741</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VLAN_INSERTION_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VLAN_INSERTION_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VLAN_INSERTION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10742">10742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_VLAN_STRIPPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_VLAN_STRIPPING_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_VLAN_STRIPPING_LBN</dfn> 20</u></td></tr>
<tr><th id="10743">10743</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_VLAN_STRIPPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_VLAN_STRIPPING_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_VLAN_STRIPPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10744">10744</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_LBN</dfn> 21</u></td></tr>
<tr><th id="10745">10745</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10746">10746</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_0_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_0_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_0_LBN</dfn> 22</u></td></tr>
<tr><th id="10747">10747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_0_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_0_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10748">10748</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_14_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_14_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_14_LBN</dfn> 23</u></td></tr>
<tr><th id="10749">10749</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_14_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_14_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_PREFIX_LEN_14_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10750">10750</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_TIMESTAMP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_TIMESTAMP_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_TIMESTAMP_LBN</dfn> 24</u></td></tr>
<tr><th id="10751">10751</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_TIMESTAMP_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10752">10752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_BATCHING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_BATCHING_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_BATCHING_LBN</dfn> 25</u></td></tr>
<tr><th id="10753">10753</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_BATCHING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_BATCHING_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_BATCHING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10754">10754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCAST_FILTER_CHAINING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCAST_FILTER_CHAINING_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_MCAST_FILTER_CHAINING_LBN</dfn> 26</u></td></tr>
<tr><th id="10755">10755</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCAST_FILTER_CHAINING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCAST_FILTER_CHAINING_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_MCAST_FILTER_CHAINING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10756">10756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PM_AND_RXDP_COUNTERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PM_AND_RXDP_COUNTERS_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_PM_AND_RXDP_COUNTERS_LBN</dfn> 27</u></td></tr>
<tr><th id="10757">10757</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PM_AND_RXDP_COUNTERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PM_AND_RXDP_COUNTERS_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_PM_AND_RXDP_COUNTERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10758">10758</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DISABLE_SCATTER_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DISABLE_SCATTER_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DISABLE_SCATTER_LBN</dfn> 28</u></td></tr>
<tr><th id="10759">10759</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DISABLE_SCATTER_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DISABLE_SCATTER_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DISABLE_SCATTER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10760">10760</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MCAST_UDP_LOOPBACK_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MCAST_UDP_LOOPBACK_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MCAST_UDP_LOOPBACK_LBN</dfn> 29</u></td></tr>
<tr><th id="10761">10761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10762">10762</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_LBN</dfn> 30</u></td></tr>
<tr><th id="10763">10763</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_EVB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10764">10764</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VXLAN_NVGRE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VXLAN_NVGRE_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_VXLAN_NVGRE_LBN</dfn> 31</u></td></tr>
<tr><th id="10765">10765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VXLAN_NVGRE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VXLAN_NVGRE_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_VXLAN_NVGRE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10766">10766</th><td><i>/* RxDPCPU firmware id. */</i></td></tr>
<tr><th id="10767">10767</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DPCPU_FW_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="10768">10768</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="10769">10769</th><td><i>/* enum: Standard RXDP firmware */</i></td></tr>
<tr><th id="10770">10770</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP</dfn> 0x0</u></td></tr>
<tr><th id="10771">10771</th><td><i>/* enum: Low latency RXDP firmware */</i></td></tr>
<tr><th id="10772">10772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="10773">10773</th><td><i>/* enum: Packed stream RXDP firmware */</i></td></tr>
<tr><th id="10774">10774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_PACKED_STREAM</dfn> 0x2</u></td></tr>
<tr><th id="10775">10775</th><td><i>/* enum: Rules engine RXDP firmware */</i></td></tr>
<tr><th id="10776">10776</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="10777">10777</th><td><i>/* enum: DPDK RXDP firmware */</i></td></tr>
<tr><th id="10778">10778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_DPDK">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="10779">10779</th><td><i>/* enum: BIST RXDP firmware */</i></td></tr>
<tr><th id="10780">10780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_BIST">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_BIST</dfn> 0x10a</u></td></tr>
<tr><th id="10781">10781</th><td><i>/* enum: RXDP Test firmware image 1 */</i></td></tr>
<tr><th id="10782">10782</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH</dfn> 0x101</u></td></tr>
<tr><th id="10783">10783</th><td><i>/* enum: RXDP Test firmware image 2 */</i></td></tr>
<tr><th id="10784">10784</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD</dfn> 0x102</u></td></tr>
<tr><th id="10785">10785</th><td><i>/* enum: RXDP Test firmware image 3 */</i></td></tr>
<tr><th id="10786">10786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST</dfn> 0x103</u></td></tr>
<tr><th id="10787">10787</th><td><i>/* enum: RXDP Test firmware image 4 */</i></td></tr>
<tr><th id="10788">10788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE</dfn> 0x104</u></td></tr>
<tr><th id="10789">10789</th><td><i>/* enum: RXDP Test firmware image 5 */</i></td></tr>
<tr><th id="10790">10790</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_BACKPRESSURE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_BACKPRESSURE">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_BACKPRESSURE</dfn> 0x105</u></td></tr>
<tr><th id="10791">10791</th><td><i>/* enum: RXDP Test firmware image 6 */</i></td></tr>
<tr><th id="10792">10792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_PACKET_EDITS</dfn> 0x106</u></td></tr>
<tr><th id="10793">10793</th><td><i>/* enum: RXDP Test firmware image 7 */</i></td></tr>
<tr><th id="10794">10794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_RX_HDR_SPLIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_RX_HDR_SPLIT">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_RX_HDR_SPLIT</dfn> 0x107</u></td></tr>
<tr><th id="10795">10795</th><td><i>/* enum: RXDP Test firmware image 8 */</i></td></tr>
<tr><th id="10796">10796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_DISABLE_DL" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_DISABLE_DL">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_DISABLE_DL</dfn> 0x108</u></td></tr>
<tr><th id="10797">10797</th><td><i>/* enum: RXDP Test firmware image 9 */</i></td></tr>
<tr><th id="10798">10798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_DOORBELL_DELAY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_DOORBELL_DELAY">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_DOORBELL_DELAY</dfn> 0x10b</u></td></tr>
<tr><th id="10799">10799</th><td><i>/* enum: RXDP Test firmware image 10 */</i></td></tr>
<tr><th id="10800">10800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_SLOW" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_SLOW">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_TEST_FW_SLOW</dfn> 0x10c</u></td></tr>
<tr><th id="10801">10801</th><td><i>/* TxDPCPU firmware id. */</i></td></tr>
<tr><th id="10802">10802</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DPCPU_FW_ID_OFST</dfn> 6</u></td></tr>
<tr><th id="10803">10803</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="10804">10804</th><td><i>/* enum: Standard TXDP firmware */</i></td></tr>
<tr><th id="10805">10805</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP">MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP</dfn> 0x0</u></td></tr>
<tr><th id="10806">10806</th><td><i>/* enum: Low latency TXDP firmware */</i></td></tr>
<tr><th id="10807">10807</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="10808">10808</th><td><i>/* enum: High packet rate TXDP firmware */</i></td></tr>
<tr><th id="10809">10809</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_HIGH_PACKET_RATE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_HIGH_PACKET_RATE">MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_HIGH_PACKET_RATE</dfn> 0x3</u></td></tr>
<tr><th id="10810">10810</th><td><i>/* enum: Rules engine TXDP firmware */</i></td></tr>
<tr><th id="10811">10811</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="10812">10812</th><td><i>/* enum: DPDK TXDP firmware */</i></td></tr>
<tr><th id="10813">10813</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_DPDK">MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="10814">10814</th><td><i>/* enum: BIST TXDP firmware */</i></td></tr>
<tr><th id="10815">10815</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_BIST">MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_BIST</dfn> 0x12d</u></td></tr>
<tr><th id="10816">10816</th><td><i>/* enum: TXDP Test firmware image 1 */</i></td></tr>
<tr><th id="10817">10817</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_TEST_FW_TSO_EDIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_TEST_FW_TSO_EDIT">MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_TEST_FW_TSO_EDIT</dfn> 0x101</u></td></tr>
<tr><th id="10818">10818</th><td><i>/* enum: TXDP Test firmware image 2 */</i></td></tr>
<tr><th id="10819">10819</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_TEST_FW_PACKET_EDITS</dfn> 0x102</u></td></tr>
<tr><th id="10820">10820</th><td><i>/* enum: TXDP CSR bus test firmware */</i></td></tr>
<tr><th id="10821">10821</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_TEST_FW_CSR" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_TEST_FW_CSR">MC_CMD_GET_CAPABILITIES_V4_OUT_TXDP_TEST_FW_CSR</dfn> 0x103</u></td></tr>
<tr><th id="10822">10822</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_OFST</dfn> 8</u></td></tr>
<tr><th id="10823">10823</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="10824">10824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="10825">10825</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="10826">10826</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="10827">10827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="10828">10828</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="10829">10829</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="10830">10830</th><td><i> */</i></td></tr>
<tr><th id="10831">10831</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="10832">10832</th><td><i>/* enum: Trivial RX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="10833">10833</th><td><i> * development only)</i></td></tr>
<tr><th id="10834">10834</th><td><i> */</i></td></tr>
<tr><th id="10835">10835</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="10836">10836</th><td><i>/* enum: RX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="10837">10837</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10838">10838</th><td><i> */</i></td></tr>
<tr><th id="10839">10839</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="10840">10840</th><td><i>/* enum: Full featured RX PD production firmware */</i></td></tr>
<tr><th id="10841">10841</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="10842">10842</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="10843">10843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="10844">10844</th><td><i>/* enum: siena_compat variant RX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="10845">10845</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10846">10846</th><td><i> */</i></td></tr>
<tr><th id="10847">10847</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="10848">10848</th><td><i>/* enum: Low latency RX PD production firmware */</i></td></tr>
<tr><th id="10849">10849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5</u></td></tr>
<tr><th id="10850">10850</th><td><i>/* enum: Packed stream RX PD production firmware */</i></td></tr>
<tr><th id="10851">10851</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_PACKED_STREAM</dfn> 0x6</u></td></tr>
<tr><th id="10852">10852</th><td><i>/* enum: RX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="10853">10853</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="10854">10854</th><td><i> */</i></td></tr>
<tr><th id="10855">10855</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="10856">10856</th><td><i>/* enum: Rules engine RX PD production firmware */</i></td></tr>
<tr><th id="10857">10857</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="10858">10858</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="10859">10859</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="10860">10860</th><td><i>/* enum: DPDK RX PD production firmware */</i></td></tr>
<tr><th id="10861">10861</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="10862">10862</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="10863">10863</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="10864">10864</th><td><i>/* enum: RX PD firmware parsing but not filtering network overlay tunnel</i></td></tr>
<tr><th id="10865">10865</th><td><i> * encapsulations (Medford development only)</i></td></tr>
<tr><th id="10866">10866</th><td><i> */</i></td></tr>
<tr><th id="10867">10867</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY">MC_CMD_GET_CAPABILITIES_V4_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY</dfn> 0xf</u></td></tr>
<tr><th id="10868">10868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_OFST</dfn> 10</u></td></tr>
<tr><th id="10869">10869</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="10870">10870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="10871">10871</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="10872">10872</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="10873">10873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="10874">10874</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="10875">10875</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="10876">10876</th><td><i> */</i></td></tr>
<tr><th id="10877">10877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="10878">10878</th><td><i>/* enum: Trivial TX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="10879">10879</th><td><i> * development only)</i></td></tr>
<tr><th id="10880">10880</th><td><i> */</i></td></tr>
<tr><th id="10881">10881</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="10882">10882</th><td><i>/* enum: TX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="10883">10883</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10884">10884</th><td><i> */</i></td></tr>
<tr><th id="10885">10885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="10886">10886</th><td><i>/* enum: Full featured TX PD production firmware */</i></td></tr>
<tr><th id="10887">10887</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="10888">10888</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="10889">10889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="10890">10890</th><td><i>/* enum: siena_compat variant TX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="10891">10891</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="10892">10892</th><td><i> */</i></td></tr>
<tr><th id="10893">10893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="10894">10894</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="10895">10895</th><td><i>/* enum: TX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="10896">10896</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="10897">10897</th><td><i> */</i></td></tr>
<tr><th id="10898">10898</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="10899">10899</th><td><i>/* enum: Rules engine TX PD production firmware */</i></td></tr>
<tr><th id="10900">10900</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="10901">10901</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="10902">10902</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="10903">10903</th><td><i>/* enum: DPDK TX PD production firmware */</i></td></tr>
<tr><th id="10904">10904</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="10905">10905</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="10906">10906</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_V4_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="10907">10907</th><td><i>/* Hardware capabilities of NIC */</i></td></tr>
<tr><th id="10908">10908</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_HW_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_HW_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_HW_CAPABILITIES_OFST</dfn> 12</u></td></tr>
<tr><th id="10909">10909</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_HW_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_HW_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_HW_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="10910">10910</th><td><i>/* Licensed capabilities */</i></td></tr>
<tr><th id="10911">10911</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_LICENSE_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_LICENSE_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_LICENSE_CAPABILITIES_OFST</dfn> 16</u></td></tr>
<tr><th id="10912">10912</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_LICENSE_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_LICENSE_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_LICENSE_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="10913">10913</th><td><i>/* Second word of flags. Not present on older firmware (check the length). */</i></td></tr>
<tr><th id="10914">10914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS2_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS2_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS2_OFST</dfn> 20</u></td></tr>
<tr><th id="10915">10915</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS2_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS2_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_FLAGS2_LEN</dfn> 4</u></td></tr>
<tr><th id="10916">10916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_LBN</dfn> 0</u></td></tr>
<tr><th id="10917">10917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10918">10918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_ENCAP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_ENCAP_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_ENCAP_LBN</dfn> 1</u></td></tr>
<tr><th id="10919">10919</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_ENCAP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_ENCAP_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_ENCAP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10920">10920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVQ_TIMER_CTRL_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVQ_TIMER_CTRL_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_EVQ_TIMER_CTRL_LBN</dfn> 2</u></td></tr>
<tr><th id="10921">10921</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVQ_TIMER_CTRL_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVQ_TIMER_CTRL_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_EVQ_TIMER_CTRL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10922">10922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVENT_CUT_THROUGH_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVENT_CUT_THROUGH_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_EVENT_CUT_THROUGH_LBN</dfn> 3</u></td></tr>
<tr><th id="10923">10923</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVENT_CUT_THROUGH_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EVENT_CUT_THROUGH_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_EVENT_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10924">10924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_CUT_THROUGH_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_CUT_THROUGH_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_CUT_THROUGH_LBN</dfn> 4</u></td></tr>
<tr><th id="10925">10925</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_CUT_THROUGH_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_CUT_THROUGH_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10926">10926</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VFIFO_ULL_MODE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VFIFO_ULL_MODE_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VFIFO_ULL_MODE_LBN</dfn> 5</u></td></tr>
<tr><th id="10927">10927</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VFIFO_ULL_MODE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VFIFO_ULL_MODE_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_VFIFO_ULL_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10928">10928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN</dfn> 6</u></td></tr>
<tr><th id="10929">10929</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10930">10930</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_INIT_EVQ_V2_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_INIT_EVQ_V2_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_INIT_EVQ_V2_LBN</dfn> 7</u></td></tr>
<tr><th id="10931">10931</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_INIT_EVQ_V2_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_INIT_EVQ_V2_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_INIT_EVQ_V2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10932">10932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_TIMESTAMPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_TIMESTAMPING_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_TIMESTAMPING_LBN</dfn> 8</u></td></tr>
<tr><th id="10933">10933</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_TIMESTAMPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_TIMESTAMPING_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_MAC_TIMESTAMPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10934">10934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TIMESTAMP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TIMESTAMP_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TIMESTAMP_LBN</dfn> 9</u></td></tr>
<tr><th id="10935">10935</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TIMESTAMP_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10936">10936</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_SNIFF_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_SNIFF_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_SNIFF_LBN</dfn> 10</u></td></tr>
<tr><th id="10937">10937</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_SNIFF_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_SNIFF_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10938">10938</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_SNIFF_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_SNIFF_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_SNIFF_LBN</dfn> 11</u></td></tr>
<tr><th id="10939">10939</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_SNIFF_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_SNIFF_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10940">10940</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN</dfn> 12</u></td></tr>
<tr><th id="10941">10941</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10942">10942</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_BACKGROUND_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_BACKGROUND_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_BACKGROUND_LBN</dfn> 13</u></td></tr>
<tr><th id="10943">10943</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_BACKGROUND_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_BACKGROUND_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_BACKGROUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10944">10944</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_DB_RETURN_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_DB_RETURN_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_DB_RETURN_LBN</dfn> 14</u></td></tr>
<tr><th id="10945">10945</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_DB_RETURN_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_DB_RETURN_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_MCDI_DB_RETURN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10946">10946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_CTPIO_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_CTPIO_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_CTPIO_LBN</dfn> 15</u></td></tr>
<tr><th id="10947">10947</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_CTPIO_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_CTPIO_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_CTPIO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10948">10948</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_SUPPORT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_SUPPORT_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_SUPPORT_LBN</dfn> 16</u></td></tr>
<tr><th id="10949">10949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_SUPPORT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_SUPPORT_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_SUPPORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10950">10950</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_BOUND_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_BOUND_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_BOUND_LBN</dfn> 17</u></td></tr>
<tr><th id="10951">10951</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_BOUND_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_BOUND_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_TSA_BOUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10952">10952</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SF_ADAPTER_AUTHENTICATION_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SF_ADAPTER_AUTHENTICATION_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_SF_ADAPTER_AUTHENTICATION_LBN</dfn> 18</u></td></tr>
<tr><th id="10953">10953</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10954">10954</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_FLAG_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_FLAG_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_FLAG_LBN</dfn> 19</u></td></tr>
<tr><th id="10955">10955</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_FLAG_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_FLAG_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_FLAG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10956">10956</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_MARK_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_MARK_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_MARK_LBN</dfn> 20</u></td></tr>
<tr><th id="10957">10957</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_MARK_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_MARK_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_FILTER_ACTION_MARK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10958">10958</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN</dfn> 21</u></td></tr>
<tr><th id="10959">10959</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10960">10960</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN</dfn> 21</u></td></tr>
<tr><th id="10961">10961</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10962">10962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_L3XUDP_SUPPORT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_L3XUDP_SUPPORT_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_L3XUDP_SUPPORT_LBN</dfn> 22</u></td></tr>
<tr><th id="10963">10963</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_L3XUDP_SUPPORT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_L3XUDP_SUPPORT_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_L3XUDP_SUPPORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10964">10964</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN</dfn> 23</u></td></tr>
<tr><th id="10965">10965</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10966">10966</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_SPREADING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_SPREADING_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_VI_SPREADING_LBN</dfn> 24</u></td></tr>
<tr><th id="10967">10967</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_SPREADING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_SPREADING_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_VI_SPREADING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10968">10968</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_HLB_IDLE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_HLB_IDLE_LBN">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_HLB_IDLE_LBN</dfn> 25</u></td></tr>
<tr><th id="10969">10969</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_HLB_IDLE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_HLB_IDLE_WIDTH">MC_CMD_GET_CAPABILITIES_V4_OUT_RXDP_HLB_IDLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="10970">10970</th><td><i>/* Number of FATSOv2 contexts per datapath supported by this NIC. Not present</i></td></tr>
<tr><th id="10971">10971</th><td><i> * on older firmware (check the length).</i></td></tr>
<tr><th id="10972">10972</th><td><i> */</i></td></tr>
<tr><th id="10973">10973</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_N_CONTEXTS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_N_CONTEXTS_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_N_CONTEXTS_OFST</dfn> 24</u></td></tr>
<tr><th id="10974">10974</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_N_CONTEXTS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_N_CONTEXTS_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_TSO_V2_N_CONTEXTS_LEN</dfn> 2</u></td></tr>
<tr><th id="10975">10975</th><td><i>/* One byte per PF containing the number of the external port assigned to this</i></td></tr>
<tr><th id="10976">10976</th><td><i> * PF, indexed by PF number. Special values indicate that a PF is either not</i></td></tr>
<tr><th id="10977">10977</th><td><i> * present or not assigned.</i></td></tr>
<tr><th id="10978">10978</th><td><i> */</i></td></tr>
<tr><th id="10979">10979</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST</dfn> 26</u></td></tr>
<tr><th id="10980">10980</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN</dfn> 1</u></td></tr>
<tr><th id="10981">10981</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM">MC_CMD_GET_CAPABILITIES_V4_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM</dfn> 16</u></td></tr>
<tr><th id="10982">10982</th><td><i>/* enum: The caller is not permitted to access information on this PF. */</i></td></tr>
<tr><th id="10983">10983</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_ACCESS_NOT_PERMITTED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_ACCESS_NOT_PERMITTED">MC_CMD_GET_CAPABILITIES_V4_OUT_ACCESS_NOT_PERMITTED</dfn> 0xff</u></td></tr>
<tr><th id="10984">10984</th><td><i>/* enum: PF does not exist. */</i></td></tr>
<tr><th id="10985">10985</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PF_NOT_PRESENT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PF_NOT_PRESENT">MC_CMD_GET_CAPABILITIES_V4_OUT_PF_NOT_PRESENT</dfn> 0xfe</u></td></tr>
<tr><th id="10986">10986</th><td><i>/* enum: PF does exist but is not assigned to any external port. */</i></td></tr>
<tr><th id="10987">10987</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PF_NOT_ASSIGNED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_PF_NOT_ASSIGNED">MC_CMD_GET_CAPABILITIES_V4_OUT_PF_NOT_ASSIGNED</dfn> 0xfd</u></td></tr>
<tr><th id="10988">10988</th><td><i>/* enum: This value indicates that PF is assigned, but it cannot be expressed</i></td></tr>
<tr><th id="10989">10989</th><td><i> * in this field. It is intended for a possible future situation where a more</i></td></tr>
<tr><th id="10990">10990</th><td><i> * complex scheme of PFs to ports mapping is being used. The future driver</i></td></tr>
<tr><th id="10991">10991</th><td><i> * should look for a new field supporting the new scheme. The current/old</i></td></tr>
<tr><th id="10992">10992</th><td><i> * driver should treat this value as PF_NOT_ASSIGNED.</i></td></tr>
<tr><th id="10993">10993</th><td><i> */</i></td></tr>
<tr><th id="10994">10994</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_INCOMPATIBLE_ASSIGNMENT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_INCOMPATIBLE_ASSIGNMENT">MC_CMD_GET_CAPABILITIES_V4_OUT_INCOMPATIBLE_ASSIGNMENT</dfn> 0xfc</u></td></tr>
<tr><th id="10995">10995</th><td><i>/* One byte per PF containing the number of its VFs, indexed by PF number. A</i></td></tr>
<tr><th id="10996">10996</th><td><i> * special value indicates that a PF is not present.</i></td></tr>
<tr><th id="10997">10997</th><td><i> */</i></td></tr>
<tr><th id="10998">10998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VFS_PER_PF_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VFS_PER_PF_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VFS_PER_PF_OFST</dfn> 42</u></td></tr>
<tr><th id="10999">10999</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VFS_PER_PF_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VFS_PER_PF_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VFS_PER_PF_LEN</dfn> 1</u></td></tr>
<tr><th id="11000">11000</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VFS_PER_PF_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VFS_PER_PF_NUM">MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VFS_PER_PF_NUM</dfn> 16</u></td></tr>
<tr><th id="11001">11001</th><td><i>/* enum: The caller is not permitted to access information on this PF. */</i></td></tr>
<tr><th id="11002">11002</th><td><i>/*               MC_CMD_GET_CAPABILITIES_V4_OUT_ACCESS_NOT_PERMITTED 0xff */</i></td></tr>
<tr><th id="11003">11003</th><td><i>/* enum: PF does not exist. */</i></td></tr>
<tr><th id="11004">11004</th><td><i>/*               MC_CMD_GET_CAPABILITIES_V4_OUT_PF_NOT_PRESENT 0xfe */</i></td></tr>
<tr><th id="11005">11005</th><td><i>/* Number of VIs available for each external port */</i></td></tr>
<tr><th id="11006">11006</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VIS_PER_PORT_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VIS_PER_PORT_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VIS_PER_PORT_OFST</dfn> 58</u></td></tr>
<tr><th id="11007">11007</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VIS_PER_PORT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VIS_PER_PORT_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VIS_PER_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="11008">11008</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VIS_PER_PORT_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VIS_PER_PORT_NUM">MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_VIS_PER_PORT_NUM</dfn> 4</u></td></tr>
<tr><th id="11009">11009</th><td><i>/* Size of RX descriptor cache expressed as binary logarithm The actual size</i></td></tr>
<tr><th id="11010">11010</th><td><i> * equals (2 ^ RX_DESC_CACHE_SIZE)</i></td></tr>
<tr><th id="11011">11011</th><td><i> */</i></td></tr>
<tr><th id="11012">11012</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DESC_CACHE_SIZE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DESC_CACHE_SIZE_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DESC_CACHE_SIZE_OFST</dfn> 66</u></td></tr>
<tr><th id="11013">11013</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DESC_CACHE_SIZE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DESC_CACHE_SIZE_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_RX_DESC_CACHE_SIZE_LEN</dfn> 1</u></td></tr>
<tr><th id="11014">11014</th><td><i>/* Size of TX descriptor cache expressed as binary logarithm The actual size</i></td></tr>
<tr><th id="11015">11015</th><td><i> * equals (2 ^ TX_DESC_CACHE_SIZE)</i></td></tr>
<tr><th id="11016">11016</th><td><i> */</i></td></tr>
<tr><th id="11017">11017</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DESC_CACHE_SIZE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DESC_CACHE_SIZE_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DESC_CACHE_SIZE_OFST</dfn> 67</u></td></tr>
<tr><th id="11018">11018</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DESC_CACHE_SIZE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DESC_CACHE_SIZE_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_TX_DESC_CACHE_SIZE_LEN</dfn> 1</u></td></tr>
<tr><th id="11019">11019</th><td><i>/* Total number of available PIO buffers */</i></td></tr>
<tr><th id="11020">11020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_PIO_BUFFS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_PIO_BUFFS_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_PIO_BUFFS_OFST</dfn> 68</u></td></tr>
<tr><th id="11021">11021</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_PIO_BUFFS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_PIO_BUFFS_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_NUM_PIO_BUFFS_LEN</dfn> 2</u></td></tr>
<tr><th id="11022">11022</th><td><i>/* Size of a single PIO buffer */</i></td></tr>
<tr><th id="11023">11023</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SIZE_PIO_BUFF_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SIZE_PIO_BUFF_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_SIZE_PIO_BUFF_OFST</dfn> 70</u></td></tr>
<tr><th id="11024">11024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SIZE_PIO_BUFF_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_SIZE_PIO_BUFF_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_SIZE_PIO_BUFF_LEN</dfn> 2</u></td></tr>
<tr><th id="11025">11025</th><td><i>/* On chips later than Medford the amount of address space assigned to each VI</i></td></tr>
<tr><th id="11026">11026</th><td><i> * is configurable. This is a global setting that the driver must query to</i></td></tr>
<tr><th id="11027">11027</th><td><i> * discover the VI to address mapping. Cut-through PIO (CTPIO) is not available</i></td></tr>
<tr><th id="11028">11028</th><td><i> * with 8k VI windows.</i></td></tr>
<tr><th id="11029">11029</th><td><i> */</i></td></tr>
<tr><th id="11030">11030</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_OFST</dfn> 72</u></td></tr>
<tr><th id="11031">11031</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_LEN</dfn> 1</u></td></tr>
<tr><th id="11032">11032</th><td><i>/* enum: Each VI occupies 8k as on Huntington and Medford. PIO is at offset 4k.</i></td></tr>
<tr><th id="11033">11033</th><td><i> * CTPIO is not mapped.</i></td></tr>
<tr><th id="11034">11034</th><td><i> */</i></td></tr>
<tr><th id="11035">11035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_8K" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_8K">MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_8K</dfn> 0x0</u></td></tr>
<tr><th id="11036">11036</th><td><i>/* enum: Each VI occupies 16k. PIO is at offset 4k. CTPIO is at offset 12k. */</i></td></tr>
<tr><th id="11037">11037</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_16K" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_16K">MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_16K</dfn> 0x1</u></td></tr>
<tr><th id="11038">11038</th><td><i>/* enum: Each VI occupies 64k. PIO is at offset 4k. CTPIO is at offset 12k. */</i></td></tr>
<tr><th id="11039">11039</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_64K" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_64K">MC_CMD_GET_CAPABILITIES_V4_OUT_VI_WINDOW_MODE_64K</dfn> 0x2</u></td></tr>
<tr><th id="11040">11040</th><td><i>/* Number of vFIFOs per adapter that can be used for VFIFO Stuffing</i></td></tr>
<tr><th id="11041">11041</th><td><i> * (SF-115995-SW) in the present configuration of firmware and port mode.</i></td></tr>
<tr><th id="11042">11042</th><td><i> */</i></td></tr>
<tr><th id="11043">11043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_VFIFOS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_VFIFOS_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_VFIFOS_OFST</dfn> 73</u></td></tr>
<tr><th id="11044">11044</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_VFIFOS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_VFIFOS_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_VFIFOS_LEN</dfn> 1</u></td></tr>
<tr><th id="11045">11045</th><td><i>/* Number of buffers per adapter that can be used for VFIFO Stuffing</i></td></tr>
<tr><th id="11046">11046</th><td><i> * (SF-115995-SW) in the present configuration of firmware and port mode.</i></td></tr>
<tr><th id="11047">11047</th><td><i> */</i></td></tr>
<tr><th id="11048">11048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_OFST</dfn> 74</u></td></tr>
<tr><th id="11049">11049</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_LEN</dfn> 2</u></td></tr>
<tr><th id="11050">11050</th><td><i>/* Entry count in the MAC stats array, including the final GENERATION_END</i></td></tr>
<tr><th id="11051">11051</th><td><i> * entry. For MAC stats DMA, drivers should allocate a buffer large enough to</i></td></tr>
<tr><th id="11052">11052</th><td><i> * hold at least this many 64-bit stats values, if they wish to receive all</i></td></tr>
<tr><th id="11053">11053</th><td><i> * available stats. If the buffer is shorter than MAC_STATS_NUM_STATS * 8, the</i></td></tr>
<tr><th id="11054">11054</th><td><i> * stats array returned will be truncated.</i></td></tr>
<tr><th id="11055">11055</th><td><i> */</i></td></tr>
<tr><th id="11056">11056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_NUM_STATS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_NUM_STATS_OFST">MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_NUM_STATS_OFST</dfn> 76</u></td></tr>
<tr><th id="11057">11057</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_NUM_STATS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_NUM_STATS_LEN">MC_CMD_GET_CAPABILITIES_V4_OUT_MAC_STATS_NUM_STATS_LEN</dfn> 2</u></td></tr>
<tr><th id="11058">11058</th><td></td></tr>
<tr><th id="11059">11059</th><td><i>/* MC_CMD_GET_CAPABILITIES_V5_OUT msgresponse */</i></td></tr>
<tr><th id="11060">11060</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_LEN</dfn> 84</u></td></tr>
<tr><th id="11061">11061</th><td><i>/* First word of flags. */</i></td></tr>
<tr><th id="11062">11062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS1_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS1_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS1_OFST</dfn> 0</u></td></tr>
<tr><th id="11063">11063</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS1_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS1_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS1_LEN</dfn> 4</u></td></tr>
<tr><th id="11064">11064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VPORT_RECONFIGURE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VPORT_RECONFIGURE_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_VPORT_RECONFIGURE_LBN</dfn> 3</u></td></tr>
<tr><th id="11065">11065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VPORT_RECONFIGURE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VPORT_RECONFIGURE_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_VPORT_RECONFIGURE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11066">11066</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_STRIPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_STRIPING_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_STRIPING_LBN</dfn> 4</u></td></tr>
<tr><th id="11067">11067</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_STRIPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_STRIPING_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_STRIPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11068">11068</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_QUERY_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_QUERY_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_QUERY_LBN</dfn> 5</u></td></tr>
<tr><th id="11069">11069</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_QUERY_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_QUERY_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_QUERY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11070">11070</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_PORT_VLAN_RESTRICT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_PORT_VLAN_RESTRICT_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_PORT_VLAN_RESTRICT_LBN</dfn> 6</u></td></tr>
<tr><th id="11071">11071</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_PORT_VLAN_RESTRICT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11072">11072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_DRV_ATTACH_PREBOOT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_DRV_ATTACH_PREBOOT_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_DRV_ATTACH_PREBOOT_LBN</dfn> 7</u></td></tr>
<tr><th id="11073">11073</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_DRV_ATTACH_PREBOOT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_DRV_ATTACH_PREBOOT_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_DRV_ATTACH_PREBOOT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11074">11074</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_FORCE_EVENT_MERGING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_FORCE_EVENT_MERGING_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_FORCE_EVENT_MERGING_LBN</dfn> 8</u></td></tr>
<tr><th id="11075">11075</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_FORCE_EVENT_MERGING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_FORCE_EVENT_MERGING_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_FORCE_EVENT_MERGING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11076">11076</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SET_MAC_ENHANCED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SET_MAC_ENHANCED_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_SET_MAC_ENHANCED_LBN</dfn> 9</u></td></tr>
<tr><th id="11077">11077</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SET_MAC_ENHANCED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SET_MAC_ENHANCED_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_SET_MAC_ENHANCED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11078">11078</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_LBN</dfn> 10</u></td></tr>
<tr><th id="11079">11079</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_UNKNOWN_UCAST_DST_FILTER_ALWAYS_MULTI_RECIPIENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11080">11080</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN</dfn> 11</u></td></tr>
<tr><th id="11081">11081</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_VADAPTOR_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11082">11082</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_SECURITY_FILTERING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_SECURITY_FILTERING_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_SECURITY_FILTERING_LBN</dfn> 12</u></td></tr>
<tr><th id="11083">11083</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_SECURITY_FILTERING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_SECURITY_FILTERING_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_SECURITY_FILTERING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11084">11084</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_ADDITIONAL_RSS_MODES_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_ADDITIONAL_RSS_MODES_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_ADDITIONAL_RSS_MODES_LBN</dfn> 13</u></td></tr>
<tr><th id="11085">11085</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_ADDITIONAL_RSS_MODES_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_ADDITIONAL_RSS_MODES_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_ADDITIONAL_RSS_MODES_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11086">11086</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_QBB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_QBB_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_QBB_LBN</dfn> 14</u></td></tr>
<tr><th id="11087">11087</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_QBB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_QBB_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_QBB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11088">11088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_VAR_BUFFERS_LBN</dfn> 15</u></td></tr>
<tr><th id="11089">11089</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_VAR_BUFFERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11090">11090</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_RSS_LIMITED_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_RSS_LIMITED_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_RSS_LIMITED_LBN</dfn> 16</u></td></tr>
<tr><th id="11091">11091</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_RSS_LIMITED_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_RSS_LIMITED_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_RSS_LIMITED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11092">11092</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_LBN</dfn> 17</u></td></tr>
<tr><th id="11093">11093</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PACKED_STREAM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11094">11094</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_INCLUDE_FCS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_INCLUDE_FCS_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_INCLUDE_FCS_LBN</dfn> 18</u></td></tr>
<tr><th id="11095">11095</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_INCLUDE_FCS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_INCLUDE_FCS_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_INCLUDE_FCS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11096">11096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VLAN_INSERTION_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VLAN_INSERTION_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VLAN_INSERTION_LBN</dfn> 19</u></td></tr>
<tr><th id="11097">11097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VLAN_INSERTION_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VLAN_INSERTION_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VLAN_INSERTION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11098">11098</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_VLAN_STRIPPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_VLAN_STRIPPING_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_VLAN_STRIPPING_LBN</dfn> 20</u></td></tr>
<tr><th id="11099">11099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_VLAN_STRIPPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_VLAN_STRIPPING_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_VLAN_STRIPPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11100">11100</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_LBN</dfn> 21</u></td></tr>
<tr><th id="11101">11101</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11102">11102</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_0_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_0_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_0_LBN</dfn> 22</u></td></tr>
<tr><th id="11103">11103</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_0_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_0_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_0_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11104">11104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_14_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_14_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_14_LBN</dfn> 23</u></td></tr>
<tr><th id="11105">11105</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_14_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_14_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_PREFIX_LEN_14_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11106">11106</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_TIMESTAMP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_TIMESTAMP_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_TIMESTAMP_LBN</dfn> 24</u></td></tr>
<tr><th id="11107">11107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_TIMESTAMP_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11108">11108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_BATCHING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_BATCHING_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_BATCHING_LBN</dfn> 25</u></td></tr>
<tr><th id="11109">11109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_BATCHING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_BATCHING_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_BATCHING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11110">11110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCAST_FILTER_CHAINING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCAST_FILTER_CHAINING_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_MCAST_FILTER_CHAINING_LBN</dfn> 26</u></td></tr>
<tr><th id="11111">11111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCAST_FILTER_CHAINING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCAST_FILTER_CHAINING_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_MCAST_FILTER_CHAINING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11112">11112</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PM_AND_RXDP_COUNTERS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PM_AND_RXDP_COUNTERS_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_PM_AND_RXDP_COUNTERS_LBN</dfn> 27</u></td></tr>
<tr><th id="11113">11113</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PM_AND_RXDP_COUNTERS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PM_AND_RXDP_COUNTERS_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_PM_AND_RXDP_COUNTERS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11114">11114</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DISABLE_SCATTER_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DISABLE_SCATTER_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DISABLE_SCATTER_LBN</dfn> 28</u></td></tr>
<tr><th id="11115">11115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DISABLE_SCATTER_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DISABLE_SCATTER_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DISABLE_SCATTER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11116">11116</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MCAST_UDP_LOOPBACK_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MCAST_UDP_LOOPBACK_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MCAST_UDP_LOOPBACK_LBN</dfn> 29</u></td></tr>
<tr><th id="11117">11117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MCAST_UDP_LOOPBACK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11118">11118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_LBN</dfn> 30</u></td></tr>
<tr><th id="11119">11119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_EVB_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11120">11120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VXLAN_NVGRE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VXLAN_NVGRE_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_VXLAN_NVGRE_LBN</dfn> 31</u></td></tr>
<tr><th id="11121">11121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VXLAN_NVGRE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VXLAN_NVGRE_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_VXLAN_NVGRE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11122">11122</th><td><i>/* RxDPCPU firmware id. */</i></td></tr>
<tr><th id="11123">11123</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DPCPU_FW_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="11124">11124</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="11125">11125</th><td><i>/* enum: Standard RXDP firmware */</i></td></tr>
<tr><th id="11126">11126</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP</dfn> 0x0</u></td></tr>
<tr><th id="11127">11127</th><td><i>/* enum: Low latency RXDP firmware */</i></td></tr>
<tr><th id="11128">11128</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="11129">11129</th><td><i>/* enum: Packed stream RXDP firmware */</i></td></tr>
<tr><th id="11130">11130</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_PACKED_STREAM</dfn> 0x2</u></td></tr>
<tr><th id="11131">11131</th><td><i>/* enum: Rules engine RXDP firmware */</i></td></tr>
<tr><th id="11132">11132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="11133">11133</th><td><i>/* enum: DPDK RXDP firmware */</i></td></tr>
<tr><th id="11134">11134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_DPDK">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="11135">11135</th><td><i>/* enum: BIST RXDP firmware */</i></td></tr>
<tr><th id="11136">11136</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_BIST">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_BIST</dfn> 0x10a</u></td></tr>
<tr><th id="11137">11137</th><td><i>/* enum: RXDP Test firmware image 1 */</i></td></tr>
<tr><th id="11138">11138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_TO_MC_CUT_THROUGH</dfn> 0x101</u></td></tr>
<tr><th id="11139">11139</th><td><i>/* enum: RXDP Test firmware image 2 */</i></td></tr>
<tr><th id="11140">11140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD</dfn> 0x102</u></td></tr>
<tr><th id="11141">11141</th><td><i>/* enum: RXDP Test firmware image 3 */</i></td></tr>
<tr><th id="11142">11142</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_TO_MC_STORE_FORWARD_FIRST</dfn> 0x103</u></td></tr>
<tr><th id="11143">11143</th><td><i>/* enum: RXDP Test firmware image 4 */</i></td></tr>
<tr><th id="11144">11144</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_EVERY_EVENT_BATCHABLE</dfn> 0x104</u></td></tr>
<tr><th id="11145">11145</th><td><i>/* enum: RXDP Test firmware image 5 */</i></td></tr>
<tr><th id="11146">11146</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_BACKPRESSURE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_BACKPRESSURE">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_BACKPRESSURE</dfn> 0x105</u></td></tr>
<tr><th id="11147">11147</th><td><i>/* enum: RXDP Test firmware image 6 */</i></td></tr>
<tr><th id="11148">11148</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_PACKET_EDITS</dfn> 0x106</u></td></tr>
<tr><th id="11149">11149</th><td><i>/* enum: RXDP Test firmware image 7 */</i></td></tr>
<tr><th id="11150">11150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_RX_HDR_SPLIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_RX_HDR_SPLIT">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_RX_HDR_SPLIT</dfn> 0x107</u></td></tr>
<tr><th id="11151">11151</th><td><i>/* enum: RXDP Test firmware image 8 */</i></td></tr>
<tr><th id="11152">11152</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_DISABLE_DL" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_DISABLE_DL">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_DISABLE_DL</dfn> 0x108</u></td></tr>
<tr><th id="11153">11153</th><td><i>/* enum: RXDP Test firmware image 9 */</i></td></tr>
<tr><th id="11154">11154</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_DOORBELL_DELAY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_DOORBELL_DELAY">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_DOORBELL_DELAY</dfn> 0x10b</u></td></tr>
<tr><th id="11155">11155</th><td><i>/* enum: RXDP Test firmware image 10 */</i></td></tr>
<tr><th id="11156">11156</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_SLOW" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_SLOW">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_TEST_FW_SLOW</dfn> 0x10c</u></td></tr>
<tr><th id="11157">11157</th><td><i>/* TxDPCPU firmware id. */</i></td></tr>
<tr><th id="11158">11158</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DPCPU_FW_ID_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DPCPU_FW_ID_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DPCPU_FW_ID_OFST</dfn> 6</u></td></tr>
<tr><th id="11159">11159</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DPCPU_FW_ID_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DPCPU_FW_ID_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DPCPU_FW_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="11160">11160</th><td><i>/* enum: Standard TXDP firmware */</i></td></tr>
<tr><th id="11161">11161</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP">MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP</dfn> 0x0</u></td></tr>
<tr><th id="11162">11162</th><td><i>/* enum: Low latency TXDP firmware */</i></td></tr>
<tr><th id="11163">11163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_LOW_LATENCY</dfn> 0x1</u></td></tr>
<tr><th id="11164">11164</th><td><i>/* enum: High packet rate TXDP firmware */</i></td></tr>
<tr><th id="11165">11165</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_HIGH_PACKET_RATE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_HIGH_PACKET_RATE">MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_HIGH_PACKET_RATE</dfn> 0x3</u></td></tr>
<tr><th id="11166">11166</th><td><i>/* enum: Rules engine TXDP firmware */</i></td></tr>
<tr><th id="11167">11167</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_RULES_ENGINE</dfn> 0x5</u></td></tr>
<tr><th id="11168">11168</th><td><i>/* enum: DPDK TXDP firmware */</i></td></tr>
<tr><th id="11169">11169</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_DPDK">MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_DPDK</dfn> 0x6</u></td></tr>
<tr><th id="11170">11170</th><td><i>/* enum: BIST TXDP firmware */</i></td></tr>
<tr><th id="11171">11171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_BIST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_BIST">MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_BIST</dfn> 0x12d</u></td></tr>
<tr><th id="11172">11172</th><td><i>/* enum: TXDP Test firmware image 1 */</i></td></tr>
<tr><th id="11173">11173</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_TEST_FW_TSO_EDIT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_TEST_FW_TSO_EDIT">MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_TEST_FW_TSO_EDIT</dfn> 0x101</u></td></tr>
<tr><th id="11174">11174</th><td><i>/* enum: TXDP Test firmware image 2 */</i></td></tr>
<tr><th id="11175">11175</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_TEST_FW_PACKET_EDITS" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_TEST_FW_PACKET_EDITS">MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_TEST_FW_PACKET_EDITS</dfn> 0x102</u></td></tr>
<tr><th id="11176">11176</th><td><i>/* enum: TXDP CSR bus test firmware */</i></td></tr>
<tr><th id="11177">11177</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_TEST_FW_CSR" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_TEST_FW_CSR">MC_CMD_GET_CAPABILITIES_V5_OUT_TXDP_TEST_FW_CSR</dfn> 0x103</u></td></tr>
<tr><th id="11178">11178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_OFST</dfn> 8</u></td></tr>
<tr><th id="11179">11179</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="11180">11180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="11181">11181</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="11182">11182</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="11183">11183</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="11184">11184</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="11185">11185</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="11186">11186</th><td><i> */</i></td></tr>
<tr><th id="11187">11187</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="11188">11188</th><td><i>/* enum: Trivial RX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="11189">11189</th><td><i> * development only)</i></td></tr>
<tr><th id="11190">11190</th><td><i> */</i></td></tr>
<tr><th id="11191">11191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="11192">11192</th><td><i>/* enum: RX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="11193">11193</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="11194">11194</th><td><i> */</i></td></tr>
<tr><th id="11195">11195</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="11196">11196</th><td><i>/* enum: Full featured RX PD production firmware */</i></td></tr>
<tr><th id="11197">11197</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="11198">11198</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="11199">11199</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="11200">11200</th><td><i>/* enum: siena_compat variant RX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="11201">11201</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="11202">11202</th><td><i> */</i></td></tr>
<tr><th id="11203">11203</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="11204">11204</th><td><i>/* enum: Low latency RX PD production firmware */</i></td></tr>
<tr><th id="11205">11205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5</u></td></tr>
<tr><th id="11206">11206</th><td><i>/* enum: Packed stream RX PD production firmware */</i></td></tr>
<tr><th id="11207">11207</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_PACKED_STREAM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_PACKED_STREAM">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_PACKED_STREAM</dfn> 0x6</u></td></tr>
<tr><th id="11208">11208</th><td><i>/* enum: RX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="11209">11209</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="11210">11210</th><td><i> */</i></td></tr>
<tr><th id="11211">11211</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="11212">11212</th><td><i>/* enum: Rules engine RX PD production firmware */</i></td></tr>
<tr><th id="11213">11213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="11214">11214</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="11215">11215</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="11216">11216</th><td><i>/* enum: DPDK RX PD production firmware */</i></td></tr>
<tr><th id="11217">11217</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="11218">11218</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="11219">11219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="11220">11220</th><td><i>/* enum: RX PD firmware parsing but not filtering network overlay tunnel</i></td></tr>
<tr><th id="11221">11221</th><td><i> * encapsulations (Medford development only)</i></td></tr>
<tr><th id="11222">11222</th><td><i> */</i></td></tr>
<tr><th id="11223">11223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY">MC_CMD_GET_CAPABILITIES_V5_OUT_RXPD_FW_TYPE_TESTFW_ENCAP_PARSING_ONLY</dfn> 0xf</u></td></tr>
<tr><th id="11224">11224</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_OFST</dfn> 10</u></td></tr>
<tr><th id="11225">11225</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_LEN</dfn> 2</u></td></tr>
<tr><th id="11226">11226</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_REV_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_REV_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_REV_LBN</dfn> 0</u></td></tr>
<tr><th id="11227">11227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_REV_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_REV_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_REV_WIDTH</dfn> 12</u></td></tr>
<tr><th id="11228">11228</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_TYPE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_TYPE_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_TYPE_LBN</dfn> 12</u></td></tr>
<tr><th id="11229">11229</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_TYPE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_TYPE_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_VERSION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="11230">11230</th><td><i>/* enum: reserved value - do not use (may indicate alternative interpretation</i></td></tr>
<tr><th id="11231">11231</th><td><i> * of REV field in future)</i></td></tr>
<tr><th id="11232">11232</th><td><i> */</i></td></tr>
<tr><th id="11233">11233</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_RESERVED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_RESERVED">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_RESERVED</dfn> 0x0</u></td></tr>
<tr><th id="11234">11234</th><td><i>/* enum: Trivial TX PD firmware for early Huntington development (Huntington</i></td></tr>
<tr><th id="11235">11235</th><td><i> * development only)</i></td></tr>
<tr><th id="11236">11236</th><td><i> */</i></td></tr>
<tr><th id="11237">11237</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_FIRST_PKT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_FIRST_PKT">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_FIRST_PKT</dfn> 0x1</u></td></tr>
<tr><th id="11238">11238</th><td><i>/* enum: TX PD firmware with approximately Siena-compatible behaviour</i></td></tr>
<tr><th id="11239">11239</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="11240">11240</th><td><i> */</i></td></tr>
<tr><th id="11241">11241</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_SIENA_COMPAT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_SIENA_COMPAT">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_SIENA_COMPAT</dfn> 0x2</u></td></tr>
<tr><th id="11242">11242</th><td><i>/* enum: Full featured TX PD production firmware */</i></td></tr>
<tr><th id="11243">11243</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_FULL_FEATURED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_FULL_FEATURED">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_FULL_FEATURED</dfn> 0x3</u></td></tr>
<tr><th id="11244">11244</th><td><i>/* enum: (deprecated original name for the FULL_FEATURED variant) */</i></td></tr>
<tr><th id="11245">11245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_VSWITCH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_VSWITCH">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_VSWITCH</dfn> 0x3</u></td></tr>
<tr><th id="11246">11246</th><td><i>/* enum: siena_compat variant TX PD firmware using PM rather than MAC</i></td></tr>
<tr><th id="11247">11247</th><td><i> * (Huntington development only)</i></td></tr>
<tr><th id="11248">11248</th><td><i> */</i></td></tr>
<tr><th id="11249">11249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_SIENA_COMPAT_PM</dfn> 0x4</u></td></tr>
<tr><th id="11250">11250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_LOW_LATENCY" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_LOW_LATENCY">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_LOW_LATENCY</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="11251">11251</th><td><i>/* enum: TX PD firmware handling layer 2 only for high packet rate performance</i></td></tr>
<tr><th id="11252">11252</th><td><i> * tests (Medford development only)</i></td></tr>
<tr><th id="11253">11253</th><td><i> */</i></td></tr>
<tr><th id="11254">11254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_LAYER2_PERF" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_LAYER2_PERF">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_LAYER2_PERF</dfn> 0x7</u></td></tr>
<tr><th id="11255">11255</th><td><i>/* enum: Rules engine TX PD production firmware */</i></td></tr>
<tr><th id="11256">11256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_RULES_ENGINE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_RULES_ENGINE">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_RULES_ENGINE</dfn> 0x8</u></td></tr>
<tr><th id="11257">11257</th><td><i>/* enum: Custom firmware variant (see SF-119495-PD and bug69716) */</i></td></tr>
<tr><th id="11258">11258</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_L3XUDP" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_L3XUDP">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_L3XUDP</dfn> 0x9</u></td></tr>
<tr><th id="11259">11259</th><td><i>/* enum: DPDK TX PD production firmware */</i></td></tr>
<tr><th id="11260">11260</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_DPDK" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_DPDK">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_DPDK</dfn> 0xa</u></td></tr>
<tr><th id="11261">11261</th><td><i>/* enum: RX PD firmware for GUE parsing prototype (Medford development only) */</i></td></tr>
<tr><th id="11262">11262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE">MC_CMD_GET_CAPABILITIES_V5_OUT_TXPD_FW_TYPE_TESTFW_GUE_PROTOTYPE</dfn> 0xe</u></td></tr>
<tr><th id="11263">11263</th><td><i>/* Hardware capabilities of NIC */</i></td></tr>
<tr><th id="11264">11264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_HW_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_HW_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_HW_CAPABILITIES_OFST</dfn> 12</u></td></tr>
<tr><th id="11265">11265</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_HW_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_HW_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_HW_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="11266">11266</th><td><i>/* Licensed capabilities */</i></td></tr>
<tr><th id="11267">11267</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_LICENSE_CAPABILITIES_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_LICENSE_CAPABILITIES_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_LICENSE_CAPABILITIES_OFST</dfn> 16</u></td></tr>
<tr><th id="11268">11268</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_LICENSE_CAPABILITIES_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_LICENSE_CAPABILITIES_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_LICENSE_CAPABILITIES_LEN</dfn> 4</u></td></tr>
<tr><th id="11269">11269</th><td><i>/* Second word of flags. Not present on older firmware (check the length). */</i></td></tr>
<tr><th id="11270">11270</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS2_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS2_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS2_OFST</dfn> 20</u></td></tr>
<tr><th id="11271">11271</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS2_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS2_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_FLAGS2_LEN</dfn> 4</u></td></tr>
<tr><th id="11272">11272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_LBN</dfn> 0</u></td></tr>
<tr><th id="11273">11273</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11274">11274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_ENCAP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_ENCAP_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_ENCAP_LBN</dfn> 1</u></td></tr>
<tr><th id="11275">11275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_ENCAP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_ENCAP_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_ENCAP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11276">11276</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVQ_TIMER_CTRL_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVQ_TIMER_CTRL_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_EVQ_TIMER_CTRL_LBN</dfn> 2</u></td></tr>
<tr><th id="11277">11277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVQ_TIMER_CTRL_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVQ_TIMER_CTRL_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_EVQ_TIMER_CTRL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11278">11278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVENT_CUT_THROUGH_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVENT_CUT_THROUGH_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_EVENT_CUT_THROUGH_LBN</dfn> 3</u></td></tr>
<tr><th id="11279">11279</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVENT_CUT_THROUGH_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EVENT_CUT_THROUGH_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_EVENT_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11280">11280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_CUT_THROUGH_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_CUT_THROUGH_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_CUT_THROUGH_LBN</dfn> 4</u></td></tr>
<tr><th id="11281">11281</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_CUT_THROUGH_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_CUT_THROUGH_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_CUT_THROUGH_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11282">11282</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VFIFO_ULL_MODE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VFIFO_ULL_MODE_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VFIFO_ULL_MODE_LBN</dfn> 5</u></td></tr>
<tr><th id="11283">11283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VFIFO_ULL_MODE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VFIFO_ULL_MODE_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_VFIFO_ULL_MODE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11284">11284</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_40G_TX_SIZE_BINS_LBN</dfn> 6</u></td></tr>
<tr><th id="11285">11285</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_40G_TX_SIZE_BINS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11286">11286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_INIT_EVQ_V2_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_INIT_EVQ_V2_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_INIT_EVQ_V2_LBN</dfn> 7</u></td></tr>
<tr><th id="11287">11287</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_INIT_EVQ_V2_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_INIT_EVQ_V2_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_INIT_EVQ_V2_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11288">11288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_TIMESTAMPING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_TIMESTAMPING_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_TIMESTAMPING_LBN</dfn> 8</u></td></tr>
<tr><th id="11289">11289</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_TIMESTAMPING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_TIMESTAMPING_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_MAC_TIMESTAMPING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11290">11290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TIMESTAMP_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TIMESTAMP_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TIMESTAMP_LBN</dfn> 9</u></td></tr>
<tr><th id="11291">11291</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TIMESTAMP_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TIMESTAMP_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11292">11292</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_SNIFF_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_SNIFF_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_SNIFF_LBN</dfn> 10</u></td></tr>
<tr><th id="11293">11293</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_SNIFF_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_SNIFF_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11294">11294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_SNIFF_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_SNIFF_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_SNIFF_LBN</dfn> 11</u></td></tr>
<tr><th id="11295">11295</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_SNIFF_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_SNIFF_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_SNIFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11296">11296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_LBN</dfn> 12</u></td></tr>
<tr><th id="11297">11297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_NVRAM_UPDATE_REPORT_VERIFY_RESULT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11298">11298</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_BACKGROUND_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_BACKGROUND_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_BACKGROUND_LBN</dfn> 13</u></td></tr>
<tr><th id="11299">11299</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_BACKGROUND_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_BACKGROUND_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_BACKGROUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11300">11300</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_DB_RETURN_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_DB_RETURN_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_DB_RETURN_LBN</dfn> 14</u></td></tr>
<tr><th id="11301">11301</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_DB_RETURN_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_DB_RETURN_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_MCDI_DB_RETURN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11302">11302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_CTPIO_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_CTPIO_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_CTPIO_LBN</dfn> 15</u></td></tr>
<tr><th id="11303">11303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_CTPIO_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_CTPIO_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_CTPIO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11304">11304</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_SUPPORT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_SUPPORT_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_SUPPORT_LBN</dfn> 16</u></td></tr>
<tr><th id="11305">11305</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_SUPPORT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_SUPPORT_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_SUPPORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11306">11306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_BOUND_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_BOUND_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_BOUND_LBN</dfn> 17</u></td></tr>
<tr><th id="11307">11307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_BOUND_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_BOUND_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_TSA_BOUND_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11308">11308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SF_ADAPTER_AUTHENTICATION_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SF_ADAPTER_AUTHENTICATION_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_SF_ADAPTER_AUTHENTICATION_LBN</dfn> 18</u></td></tr>
<tr><th id="11309">11309</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_SF_ADAPTER_AUTHENTICATION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11310">11310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_FLAG_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_FLAG_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_FLAG_LBN</dfn> 19</u></td></tr>
<tr><th id="11311">11311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_FLAG_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_FLAG_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_FLAG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11312">11312</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_LBN</dfn> 20</u></td></tr>
<tr><th id="11313">11313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11314">11314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_SUPER_BUFFER_LBN</dfn> 21</u></td></tr>
<tr><th id="11315">11315</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_SUPER_BUFFER_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11316">11316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_PACKED_STREAM_LBN</dfn> 21</u></td></tr>
<tr><th id="11317">11317</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_EQUAL_STRIDE_PACKED_STREAM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11318">11318</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_L3XUDP_SUPPORT_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_L3XUDP_SUPPORT_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_L3XUDP_SUPPORT_LBN</dfn> 22</u></td></tr>
<tr><th id="11319">11319</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_L3XUDP_SUPPORT_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_L3XUDP_SUPPORT_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_L3XUDP_SUPPORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11320">11320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_FW_SUBVARIANT_NO_TX_CSUM_LBN</dfn> 23</u></td></tr>
<tr><th id="11321">11321</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_FW_SUBVARIANT_NO_TX_CSUM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11322">11322</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_SPREADING_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_SPREADING_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_VI_SPREADING_LBN</dfn> 24</u></td></tr>
<tr><th id="11323">11323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_SPREADING_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_SPREADING_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_VI_SPREADING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11324">11324</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_HLB_IDLE_LBN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_HLB_IDLE_LBN">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_HLB_IDLE_LBN</dfn> 25</u></td></tr>
<tr><th id="11325">11325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_HLB_IDLE_WIDTH" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_HLB_IDLE_WIDTH">MC_CMD_GET_CAPABILITIES_V5_OUT_RXDP_HLB_IDLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11326">11326</th><td><i>/* Number of FATSOv2 contexts per datapath supported by this NIC. Not present</i></td></tr>
<tr><th id="11327">11327</th><td><i> * on older firmware (check the length).</i></td></tr>
<tr><th id="11328">11328</th><td><i> */</i></td></tr>
<tr><th id="11329">11329</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_N_CONTEXTS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_N_CONTEXTS_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_N_CONTEXTS_OFST</dfn> 24</u></td></tr>
<tr><th id="11330">11330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_N_CONTEXTS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_N_CONTEXTS_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_TSO_V2_N_CONTEXTS_LEN</dfn> 2</u></td></tr>
<tr><th id="11331">11331</th><td><i>/* One byte per PF containing the number of the external port assigned to this</i></td></tr>
<tr><th id="11332">11332</th><td><i> * PF, indexed by PF number. Special values indicate that a PF is either not</i></td></tr>
<tr><th id="11333">11333</th><td><i> * present or not assigned.</i></td></tr>
<tr><th id="11334">11334</th><td><i> */</i></td></tr>
<tr><th id="11335">11335</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_PFS_TO_PORTS_ASSIGNMENT_OFST</dfn> 26</u></td></tr>
<tr><th id="11336">11336</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_PFS_TO_PORTS_ASSIGNMENT_LEN</dfn> 1</u></td></tr>
<tr><th id="11337">11337</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM">MC_CMD_GET_CAPABILITIES_V5_OUT_PFS_TO_PORTS_ASSIGNMENT_NUM</dfn> 16</u></td></tr>
<tr><th id="11338">11338</th><td><i>/* enum: The caller is not permitted to access information on this PF. */</i></td></tr>
<tr><th id="11339">11339</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_ACCESS_NOT_PERMITTED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_ACCESS_NOT_PERMITTED">MC_CMD_GET_CAPABILITIES_V5_OUT_ACCESS_NOT_PERMITTED</dfn> 0xff</u></td></tr>
<tr><th id="11340">11340</th><td><i>/* enum: PF does not exist. */</i></td></tr>
<tr><th id="11341">11341</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PF_NOT_PRESENT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PF_NOT_PRESENT">MC_CMD_GET_CAPABILITIES_V5_OUT_PF_NOT_PRESENT</dfn> 0xfe</u></td></tr>
<tr><th id="11342">11342</th><td><i>/* enum: PF does exist but is not assigned to any external port. */</i></td></tr>
<tr><th id="11343">11343</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PF_NOT_ASSIGNED" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_PF_NOT_ASSIGNED">MC_CMD_GET_CAPABILITIES_V5_OUT_PF_NOT_ASSIGNED</dfn> 0xfd</u></td></tr>
<tr><th id="11344">11344</th><td><i>/* enum: This value indicates that PF is assigned, but it cannot be expressed</i></td></tr>
<tr><th id="11345">11345</th><td><i> * in this field. It is intended for a possible future situation where a more</i></td></tr>
<tr><th id="11346">11346</th><td><i> * complex scheme of PFs to ports mapping is being used. The future driver</i></td></tr>
<tr><th id="11347">11347</th><td><i> * should look for a new field supporting the new scheme. The current/old</i></td></tr>
<tr><th id="11348">11348</th><td><i> * driver should treat this value as PF_NOT_ASSIGNED.</i></td></tr>
<tr><th id="11349">11349</th><td><i> */</i></td></tr>
<tr><th id="11350">11350</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_INCOMPATIBLE_ASSIGNMENT" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_INCOMPATIBLE_ASSIGNMENT">MC_CMD_GET_CAPABILITIES_V5_OUT_INCOMPATIBLE_ASSIGNMENT</dfn> 0xfc</u></td></tr>
<tr><th id="11351">11351</th><td><i>/* One byte per PF containing the number of its VFs, indexed by PF number. A</i></td></tr>
<tr><th id="11352">11352</th><td><i> * special value indicates that a PF is not present.</i></td></tr>
<tr><th id="11353">11353</th><td><i> */</i></td></tr>
<tr><th id="11354">11354</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VFS_PER_PF_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VFS_PER_PF_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VFS_PER_PF_OFST</dfn> 42</u></td></tr>
<tr><th id="11355">11355</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VFS_PER_PF_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VFS_PER_PF_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VFS_PER_PF_LEN</dfn> 1</u></td></tr>
<tr><th id="11356">11356</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VFS_PER_PF_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VFS_PER_PF_NUM">MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VFS_PER_PF_NUM</dfn> 16</u></td></tr>
<tr><th id="11357">11357</th><td><i>/* enum: The caller is not permitted to access information on this PF. */</i></td></tr>
<tr><th id="11358">11358</th><td><i>/*               MC_CMD_GET_CAPABILITIES_V5_OUT_ACCESS_NOT_PERMITTED 0xff */</i></td></tr>
<tr><th id="11359">11359</th><td><i>/* enum: PF does not exist. */</i></td></tr>
<tr><th id="11360">11360</th><td><i>/*               MC_CMD_GET_CAPABILITIES_V5_OUT_PF_NOT_PRESENT 0xfe */</i></td></tr>
<tr><th id="11361">11361</th><td><i>/* Number of VIs available for each external port */</i></td></tr>
<tr><th id="11362">11362</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VIS_PER_PORT_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VIS_PER_PORT_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VIS_PER_PORT_OFST</dfn> 58</u></td></tr>
<tr><th id="11363">11363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VIS_PER_PORT_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VIS_PER_PORT_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VIS_PER_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="11364">11364</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VIS_PER_PORT_NUM" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VIS_PER_PORT_NUM">MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_VIS_PER_PORT_NUM</dfn> 4</u></td></tr>
<tr><th id="11365">11365</th><td><i>/* Size of RX descriptor cache expressed as binary logarithm The actual size</i></td></tr>
<tr><th id="11366">11366</th><td><i> * equals (2 ^ RX_DESC_CACHE_SIZE)</i></td></tr>
<tr><th id="11367">11367</th><td><i> */</i></td></tr>
<tr><th id="11368">11368</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DESC_CACHE_SIZE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DESC_CACHE_SIZE_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DESC_CACHE_SIZE_OFST</dfn> 66</u></td></tr>
<tr><th id="11369">11369</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DESC_CACHE_SIZE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DESC_CACHE_SIZE_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_RX_DESC_CACHE_SIZE_LEN</dfn> 1</u></td></tr>
<tr><th id="11370">11370</th><td><i>/* Size of TX descriptor cache expressed as binary logarithm The actual size</i></td></tr>
<tr><th id="11371">11371</th><td><i> * equals (2 ^ TX_DESC_CACHE_SIZE)</i></td></tr>
<tr><th id="11372">11372</th><td><i> */</i></td></tr>
<tr><th id="11373">11373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DESC_CACHE_SIZE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DESC_CACHE_SIZE_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DESC_CACHE_SIZE_OFST</dfn> 67</u></td></tr>
<tr><th id="11374">11374</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DESC_CACHE_SIZE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DESC_CACHE_SIZE_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_TX_DESC_CACHE_SIZE_LEN</dfn> 1</u></td></tr>
<tr><th id="11375">11375</th><td><i>/* Total number of available PIO buffers */</i></td></tr>
<tr><th id="11376">11376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_PIO_BUFFS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_PIO_BUFFS_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_PIO_BUFFS_OFST</dfn> 68</u></td></tr>
<tr><th id="11377">11377</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_PIO_BUFFS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_PIO_BUFFS_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_NUM_PIO_BUFFS_LEN</dfn> 2</u></td></tr>
<tr><th id="11378">11378</th><td><i>/* Size of a single PIO buffer */</i></td></tr>
<tr><th id="11379">11379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SIZE_PIO_BUFF_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SIZE_PIO_BUFF_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_SIZE_PIO_BUFF_OFST</dfn> 70</u></td></tr>
<tr><th id="11380">11380</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SIZE_PIO_BUFF_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_SIZE_PIO_BUFF_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_SIZE_PIO_BUFF_LEN</dfn> 2</u></td></tr>
<tr><th id="11381">11381</th><td><i>/* On chips later than Medford the amount of address space assigned to each VI</i></td></tr>
<tr><th id="11382">11382</th><td><i> * is configurable. This is a global setting that the driver must query to</i></td></tr>
<tr><th id="11383">11383</th><td><i> * discover the VI to address mapping. Cut-through PIO (CTPIO) is not available</i></td></tr>
<tr><th id="11384">11384</th><td><i> * with 8k VI windows.</i></td></tr>
<tr><th id="11385">11385</th><td><i> */</i></td></tr>
<tr><th id="11386">11386</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_OFST</dfn> 72</u></td></tr>
<tr><th id="11387">11387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_LEN</dfn> 1</u></td></tr>
<tr><th id="11388">11388</th><td><i>/* enum: Each VI occupies 8k as on Huntington and Medford. PIO is at offset 4k.</i></td></tr>
<tr><th id="11389">11389</th><td><i> * CTPIO is not mapped.</i></td></tr>
<tr><th id="11390">11390</th><td><i> */</i></td></tr>
<tr><th id="11391">11391</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_8K" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_8K">MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_8K</dfn> 0x0</u></td></tr>
<tr><th id="11392">11392</th><td><i>/* enum: Each VI occupies 16k. PIO is at offset 4k. CTPIO is at offset 12k. */</i></td></tr>
<tr><th id="11393">11393</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_16K" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_16K">MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_16K</dfn> 0x1</u></td></tr>
<tr><th id="11394">11394</th><td><i>/* enum: Each VI occupies 64k. PIO is at offset 4k. CTPIO is at offset 12k. */</i></td></tr>
<tr><th id="11395">11395</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_64K" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_64K">MC_CMD_GET_CAPABILITIES_V5_OUT_VI_WINDOW_MODE_64K</dfn> 0x2</u></td></tr>
<tr><th id="11396">11396</th><td><i>/* Number of vFIFOs per adapter that can be used for VFIFO Stuffing</i></td></tr>
<tr><th id="11397">11397</th><td><i> * (SF-115995-SW) in the present configuration of firmware and port mode.</i></td></tr>
<tr><th id="11398">11398</th><td><i> */</i></td></tr>
<tr><th id="11399">11399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_VFIFOS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_VFIFOS_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_VFIFOS_OFST</dfn> 73</u></td></tr>
<tr><th id="11400">11400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_VFIFOS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_VFIFOS_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_VFIFOS_LEN</dfn> 1</u></td></tr>
<tr><th id="11401">11401</th><td><i>/* Number of buffers per adapter that can be used for VFIFO Stuffing</i></td></tr>
<tr><th id="11402">11402</th><td><i> * (SF-115995-SW) in the present configuration of firmware and port mode.</i></td></tr>
<tr><th id="11403">11403</th><td><i> */</i></td></tr>
<tr><th id="11404">11404</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_OFST</dfn> 74</u></td></tr>
<tr><th id="11405">11405</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_VFIFO_STUFFING_NUM_CP_BUFFERS_LEN</dfn> 2</u></td></tr>
<tr><th id="11406">11406</th><td><i>/* Entry count in the MAC stats array, including the final GENERATION_END</i></td></tr>
<tr><th id="11407">11407</th><td><i> * entry. For MAC stats DMA, drivers should allocate a buffer large enough to</i></td></tr>
<tr><th id="11408">11408</th><td><i> * hold at least this many 64-bit stats values, if they wish to receive all</i></td></tr>
<tr><th id="11409">11409</th><td><i> * available stats. If the buffer is shorter than MAC_STATS_NUM_STATS * 8, the</i></td></tr>
<tr><th id="11410">11410</th><td><i> * stats array returned will be truncated.</i></td></tr>
<tr><th id="11411">11411</th><td><i> */</i></td></tr>
<tr><th id="11412">11412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_NUM_STATS_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_NUM_STATS_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_NUM_STATS_OFST</dfn> 76</u></td></tr>
<tr><th id="11413">11413</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_NUM_STATS_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_NUM_STATS_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_MAC_STATS_NUM_STATS_LEN</dfn> 2</u></td></tr>
<tr><th id="11414">11414</th><td><i>/* Maximum supported value for MC_CMD_FILTER_OP_V3/MATCH_MARK_VALUE. This field</i></td></tr>
<tr><th id="11415">11415</th><td><i> * will only be non-zero if MC_CMD_GET_CAPABILITIES/FILTER_ACTION_MARK is set.</i></td></tr>
<tr><th id="11416">11416</th><td><i> */</i></td></tr>
<tr><th id="11417">11417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_MAX_OFST" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_MAX_OFST">MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_MAX_OFST</dfn> 80</u></td></tr>
<tr><th id="11418">11418</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_MAX_LEN" data-ref="_M/MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_MAX_LEN">MC_CMD_GET_CAPABILITIES_V5_OUT_FILTER_ACTION_MARK_MAX_LEN</dfn> 4</u></td></tr>
<tr><th id="11419">11419</th><td></td></tr>
<tr><th id="11420">11420</th><td></td></tr>
<tr><th id="11421">11421</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11422">11422</th><td><i>/* MC_CMD_V2_EXTN</i></td></tr>
<tr><th id="11423">11423</th><td><i> * Encapsulation for a v2 extended command</i></td></tr>
<tr><th id="11424">11424</th><td><i> */</i></td></tr>
<tr><th id="11425">11425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN" data-ref="_M/MC_CMD_V2_EXTN">MC_CMD_V2_EXTN</dfn> 0x7f</u></td></tr>
<tr><th id="11426">11426</th><td></td></tr>
<tr><th id="11427">11427</th><td><i>/* MC_CMD_V2_EXTN_IN msgrequest */</i></td></tr>
<tr><th id="11428">11428</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_LEN" data-ref="_M/MC_CMD_V2_EXTN_IN_LEN">MC_CMD_V2_EXTN_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="11429">11429</th><td><i>/* the extended command number */</i></td></tr>
<tr><th id="11430">11430</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_EXTENDED_CMD_LBN" data-ref="_M/MC_CMD_V2_EXTN_IN_EXTENDED_CMD_LBN">MC_CMD_V2_EXTN_IN_EXTENDED_CMD_LBN</dfn> 0</u></td></tr>
<tr><th id="11431">11431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_EXTENDED_CMD_WIDTH" data-ref="_M/MC_CMD_V2_EXTN_IN_EXTENDED_CMD_WIDTH">MC_CMD_V2_EXTN_IN_EXTENDED_CMD_WIDTH</dfn> 15</u></td></tr>
<tr><th id="11432">11432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_UNUSED_LBN" data-ref="_M/MC_CMD_V2_EXTN_IN_UNUSED_LBN">MC_CMD_V2_EXTN_IN_UNUSED_LBN</dfn> 15</u></td></tr>
<tr><th id="11433">11433</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_UNUSED_WIDTH" data-ref="_M/MC_CMD_V2_EXTN_IN_UNUSED_WIDTH">MC_CMD_V2_EXTN_IN_UNUSED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11434">11434</th><td><i>/* the actual length of the encapsulated command (which is not in the v1</i></td></tr>
<tr><th id="11435">11435</th><td><i> * header)</i></td></tr>
<tr><th id="11436">11436</th><td><i> */</i></td></tr>
<tr><th id="11437">11437</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_ACTUAL_LEN_LBN" data-ref="_M/MC_CMD_V2_EXTN_IN_ACTUAL_LEN_LBN">MC_CMD_V2_EXTN_IN_ACTUAL_LEN_LBN</dfn> 16</u></td></tr>
<tr><th id="11438">11438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_ACTUAL_LEN_WIDTH" data-ref="_M/MC_CMD_V2_EXTN_IN_ACTUAL_LEN_WIDTH">MC_CMD_V2_EXTN_IN_ACTUAL_LEN_WIDTH</dfn> 10</u></td></tr>
<tr><th id="11439">11439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_UNUSED2_LBN" data-ref="_M/MC_CMD_V2_EXTN_IN_UNUSED2_LBN">MC_CMD_V2_EXTN_IN_UNUSED2_LBN</dfn> 26</u></td></tr>
<tr><th id="11440">11440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_UNUSED2_WIDTH" data-ref="_M/MC_CMD_V2_EXTN_IN_UNUSED2_WIDTH">MC_CMD_V2_EXTN_IN_UNUSED2_WIDTH</dfn> 2</u></td></tr>
<tr><th id="11441">11441</th><td><i>/* Type of command/response */</i></td></tr>
<tr><th id="11442">11442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_MESSAGE_TYPE_LBN" data-ref="_M/MC_CMD_V2_EXTN_IN_MESSAGE_TYPE_LBN">MC_CMD_V2_EXTN_IN_MESSAGE_TYPE_LBN</dfn> 28</u></td></tr>
<tr><th id="11443">11443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_MESSAGE_TYPE_WIDTH" data-ref="_M/MC_CMD_V2_EXTN_IN_MESSAGE_TYPE_WIDTH">MC_CMD_V2_EXTN_IN_MESSAGE_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="11444">11444</th><td><i>/* enum: MCDI command directed to or response originating from the MC. */</i></td></tr>
<tr><th id="11445">11445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_MCDI_MESSAGE_TYPE_MC" data-ref="_M/MC_CMD_V2_EXTN_IN_MCDI_MESSAGE_TYPE_MC">MC_CMD_V2_EXTN_IN_MCDI_MESSAGE_TYPE_MC</dfn> 0x0</u></td></tr>
<tr><th id="11446">11446</th><td><i>/* enum: MCDI command directed to a TSA controller. MCDI responses of this type</i></td></tr>
<tr><th id="11447">11447</th><td><i> * are not defined.</i></td></tr>
<tr><th id="11448">11448</th><td><i> */</i></td></tr>
<tr><th id="11449">11449</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_V2_EXTN_IN_MCDI_MESSAGE_TYPE_TSA" data-ref="_M/MC_CMD_V2_EXTN_IN_MCDI_MESSAGE_TYPE_TSA">MC_CMD_V2_EXTN_IN_MCDI_MESSAGE_TYPE_TSA</dfn> 0x1</u></td></tr>
<tr><th id="11450">11450</th><td></td></tr>
<tr><th id="11451">11451</th><td></td></tr>
<tr><th id="11452">11452</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11453">11453</th><td><i>/* MC_CMD_TCM_BUCKET_ALLOC</i></td></tr>
<tr><th id="11454">11454</th><td><i> * Allocate a pacer bucket (for qau rp or a snapper test)</i></td></tr>
<tr><th id="11455">11455</th><td><i> */</i></td></tr>
<tr><th id="11456">11456</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_ALLOC" data-ref="_M/MC_CMD_TCM_BUCKET_ALLOC">MC_CMD_TCM_BUCKET_ALLOC</dfn> 0xb2</u></td></tr>
<tr><th id="11457">11457</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb2_PRIVILEGE_CTG">MC_CMD_0xb2_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11458">11458</th><td></td></tr>
<tr><th id="11459">11459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb2_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb2_PRIVILEGE_CTG">MC_CMD_0xb2_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11460">11460</th><td></td></tr>
<tr><th id="11461">11461</th><td><i>/* MC_CMD_TCM_BUCKET_ALLOC_IN msgrequest */</i></td></tr>
<tr><th id="11462">11462</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_ALLOC_IN_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_ALLOC_IN_LEN">MC_CMD_TCM_BUCKET_ALLOC_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="11463">11463</th><td></td></tr>
<tr><th id="11464">11464</th><td><i>/* MC_CMD_TCM_BUCKET_ALLOC_OUT msgresponse */</i></td></tr>
<tr><th id="11465">11465</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_ALLOC_OUT_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_ALLOC_OUT_LEN">MC_CMD_TCM_BUCKET_ALLOC_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="11466">11466</th><td><i>/* the bucket id */</i></td></tr>
<tr><th id="11467">11467</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_ALLOC_OUT_BUCKET_OFST" data-ref="_M/MC_CMD_TCM_BUCKET_ALLOC_OUT_BUCKET_OFST">MC_CMD_TCM_BUCKET_ALLOC_OUT_BUCKET_OFST</dfn> 0</u></td></tr>
<tr><th id="11468">11468</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_ALLOC_OUT_BUCKET_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_ALLOC_OUT_BUCKET_LEN">MC_CMD_TCM_BUCKET_ALLOC_OUT_BUCKET_LEN</dfn> 4</u></td></tr>
<tr><th id="11469">11469</th><td></td></tr>
<tr><th id="11470">11470</th><td></td></tr>
<tr><th id="11471">11471</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11472">11472</th><td><i>/* MC_CMD_TCM_BUCKET_FREE</i></td></tr>
<tr><th id="11473">11473</th><td><i> * Free a pacer bucket</i></td></tr>
<tr><th id="11474">11474</th><td><i> */</i></td></tr>
<tr><th id="11475">11475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_FREE" data-ref="_M/MC_CMD_TCM_BUCKET_FREE">MC_CMD_TCM_BUCKET_FREE</dfn> 0xb3</u></td></tr>
<tr><th id="11476">11476</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb3_PRIVILEGE_CTG">MC_CMD_0xb3_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11477">11477</th><td></td></tr>
<tr><th id="11478">11478</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb3_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb3_PRIVILEGE_CTG">MC_CMD_0xb3_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11479">11479</th><td></td></tr>
<tr><th id="11480">11480</th><td><i>/* MC_CMD_TCM_BUCKET_FREE_IN msgrequest */</i></td></tr>
<tr><th id="11481">11481</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_FREE_IN_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_FREE_IN_LEN">MC_CMD_TCM_BUCKET_FREE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="11482">11482</th><td><i>/* the bucket id */</i></td></tr>
<tr><th id="11483">11483</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_FREE_IN_BUCKET_OFST" data-ref="_M/MC_CMD_TCM_BUCKET_FREE_IN_BUCKET_OFST">MC_CMD_TCM_BUCKET_FREE_IN_BUCKET_OFST</dfn> 0</u></td></tr>
<tr><th id="11484">11484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_FREE_IN_BUCKET_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_FREE_IN_BUCKET_LEN">MC_CMD_TCM_BUCKET_FREE_IN_BUCKET_LEN</dfn> 4</u></td></tr>
<tr><th id="11485">11485</th><td></td></tr>
<tr><th id="11486">11486</th><td><i>/* MC_CMD_TCM_BUCKET_FREE_OUT msgresponse */</i></td></tr>
<tr><th id="11487">11487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_FREE_OUT_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_FREE_OUT_LEN">MC_CMD_TCM_BUCKET_FREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11488">11488</th><td></td></tr>
<tr><th id="11489">11489</th><td></td></tr>
<tr><th id="11490">11490</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11491">11491</th><td><i>/* MC_CMD_TCM_BUCKET_INIT</i></td></tr>
<tr><th id="11492">11492</th><td><i> * Initialise pacer bucket with a given rate</i></td></tr>
<tr><th id="11493">11493</th><td><i> */</i></td></tr>
<tr><th id="11494">11494</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT" data-ref="_M/MC_CMD_TCM_BUCKET_INIT">MC_CMD_TCM_BUCKET_INIT</dfn> 0xb4</u></td></tr>
<tr><th id="11495">11495</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb4_PRIVILEGE_CTG">MC_CMD_0xb4_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11496">11496</th><td></td></tr>
<tr><th id="11497">11497</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb4_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb4_PRIVILEGE_CTG">MC_CMD_0xb4_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11498">11498</th><td></td></tr>
<tr><th id="11499">11499</th><td><i>/* MC_CMD_TCM_BUCKET_INIT_IN msgrequest */</i></td></tr>
<tr><th id="11500">11500</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_IN_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_IN_LEN">MC_CMD_TCM_BUCKET_INIT_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="11501">11501</th><td><i>/* the bucket id */</i></td></tr>
<tr><th id="11502">11502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_IN_BUCKET_OFST" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_IN_BUCKET_OFST">MC_CMD_TCM_BUCKET_INIT_IN_BUCKET_OFST</dfn> 0</u></td></tr>
<tr><th id="11503">11503</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_IN_BUCKET_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_IN_BUCKET_LEN">MC_CMD_TCM_BUCKET_INIT_IN_BUCKET_LEN</dfn> 4</u></td></tr>
<tr><th id="11504">11504</th><td><i>/* the rate in mbps */</i></td></tr>
<tr><th id="11505">11505</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_IN_RATE_OFST" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_IN_RATE_OFST">MC_CMD_TCM_BUCKET_INIT_IN_RATE_OFST</dfn> 4</u></td></tr>
<tr><th id="11506">11506</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_IN_RATE_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_IN_RATE_LEN">MC_CMD_TCM_BUCKET_INIT_IN_RATE_LEN</dfn> 4</u></td></tr>
<tr><th id="11507">11507</th><td></td></tr>
<tr><th id="11508">11508</th><td><i>/* MC_CMD_TCM_BUCKET_INIT_EXT_IN msgrequest */</i></td></tr>
<tr><th id="11509">11509</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_LEN">MC_CMD_TCM_BUCKET_INIT_EXT_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="11510">11510</th><td><i>/* the bucket id */</i></td></tr>
<tr><th id="11511">11511</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_BUCKET_OFST" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_BUCKET_OFST">MC_CMD_TCM_BUCKET_INIT_EXT_IN_BUCKET_OFST</dfn> 0</u></td></tr>
<tr><th id="11512">11512</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_BUCKET_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_BUCKET_LEN">MC_CMD_TCM_BUCKET_INIT_EXT_IN_BUCKET_LEN</dfn> 4</u></td></tr>
<tr><th id="11513">11513</th><td><i>/* the rate in mbps */</i></td></tr>
<tr><th id="11514">11514</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_RATE_OFST" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_RATE_OFST">MC_CMD_TCM_BUCKET_INIT_EXT_IN_RATE_OFST</dfn> 4</u></td></tr>
<tr><th id="11515">11515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_RATE_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_RATE_LEN">MC_CMD_TCM_BUCKET_INIT_EXT_IN_RATE_LEN</dfn> 4</u></td></tr>
<tr><th id="11516">11516</th><td><i>/* the desired maximum fill level */</i></td></tr>
<tr><th id="11517">11517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_MAX_FILL_OFST" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_MAX_FILL_OFST">MC_CMD_TCM_BUCKET_INIT_EXT_IN_MAX_FILL_OFST</dfn> 8</u></td></tr>
<tr><th id="11518">11518</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_MAX_FILL_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_EXT_IN_MAX_FILL_LEN">MC_CMD_TCM_BUCKET_INIT_EXT_IN_MAX_FILL_LEN</dfn> 4</u></td></tr>
<tr><th id="11519">11519</th><td></td></tr>
<tr><th id="11520">11520</th><td><i>/* MC_CMD_TCM_BUCKET_INIT_OUT msgresponse */</i></td></tr>
<tr><th id="11521">11521</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_BUCKET_INIT_OUT_LEN" data-ref="_M/MC_CMD_TCM_BUCKET_INIT_OUT_LEN">MC_CMD_TCM_BUCKET_INIT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11522">11522</th><td></td></tr>
<tr><th id="11523">11523</th><td></td></tr>
<tr><th id="11524">11524</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11525">11525</th><td><i>/* MC_CMD_TCM_TXQ_INIT</i></td></tr>
<tr><th id="11526">11526</th><td><i> * Initialise txq in pacer with given options or set options</i></td></tr>
<tr><th id="11527">11527</th><td><i> */</i></td></tr>
<tr><th id="11528">11528</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT" data-ref="_M/MC_CMD_TCM_TXQ_INIT">MC_CMD_TCM_TXQ_INIT</dfn> 0xb5</u></td></tr>
<tr><th id="11529">11529</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xb5_PRIVILEGE_CTG">MC_CMD_0xb5_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11530">11530</th><td></td></tr>
<tr><th id="11531">11531</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xb5_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xb5_PRIVILEGE_CTG">MC_CMD_0xb5_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11532">11532</th><td></td></tr>
<tr><th id="11533">11533</th><td><i>/* MC_CMD_TCM_TXQ_INIT_IN msgrequest */</i></td></tr>
<tr><th id="11534">11534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_LEN">MC_CMD_TCM_TXQ_INIT_IN_LEN</dfn> 28</u></td></tr>
<tr><th id="11535">11535</th><td><i>/* the txq id */</i></td></tr>
<tr><th id="11536">11536</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_QID_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_QID_OFST">MC_CMD_TCM_TXQ_INIT_IN_QID_OFST</dfn> 0</u></td></tr>
<tr><th id="11537">11537</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_QID_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_QID_LEN">MC_CMD_TCM_TXQ_INIT_IN_QID_LEN</dfn> 4</u></td></tr>
<tr><th id="11538">11538</th><td><i>/* the static priority associated with the txq */</i></td></tr>
<tr><th id="11539">11539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_LABEL_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_LABEL_OFST">MC_CMD_TCM_TXQ_INIT_IN_LABEL_OFST</dfn> 4</u></td></tr>
<tr><th id="11540">11540</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_LABEL_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_LABEL_LEN">MC_CMD_TCM_TXQ_INIT_IN_LABEL_LEN</dfn> 4</u></td></tr>
<tr><th id="11541">11541</th><td><i>/* bitmask of the priority queues this txq is inserted into when inserted. */</i></td></tr>
<tr><th id="11542">11542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAGS_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAGS_OFST">MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="11543">11543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAGS_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAGS_LEN">MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11544">11544</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_GUARANTEED_LBN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_GUARANTEED_LBN">MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_GUARANTEED_LBN</dfn> 0</u></td></tr>
<tr><th id="11545">11545</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_GUARANTEED_WIDTH" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_GUARANTEED_WIDTH">MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_GUARANTEED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11546">11546</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_NORMAL_LBN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_NORMAL_LBN">MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_NORMAL_LBN</dfn> 1</u></td></tr>
<tr><th id="11547">11547</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_NORMAL_WIDTH" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_NORMAL_WIDTH">MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_NORMAL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11548">11548</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_LOW_LBN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_LOW_LBN">MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_LOW_LBN</dfn> 2</u></td></tr>
<tr><th id="11549">11549</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_LOW_WIDTH" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_LOW_WIDTH">MC_CMD_TCM_TXQ_INIT_IN_PQ_FLAG_LOW_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11550">11550</th><td><i>/* the reaction point (RP) bucket */</i></td></tr>
<tr><th id="11551">11551</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_RP_BKT_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_RP_BKT_OFST">MC_CMD_TCM_TXQ_INIT_IN_RP_BKT_OFST</dfn> 12</u></td></tr>
<tr><th id="11552">11552</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_RP_BKT_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_RP_BKT_LEN">MC_CMD_TCM_TXQ_INIT_IN_RP_BKT_LEN</dfn> 4</u></td></tr>
<tr><th id="11553">11553</th><td><i>/* an already reserved bucket (typically set to bucket associated with outer</i></td></tr>
<tr><th id="11554">11554</th><td><i> * vswitch)</i></td></tr>
<tr><th id="11555">11555</th><td><i> */</i></td></tr>
<tr><th id="11556">11556</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT1_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT1_OFST">MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT1_OFST</dfn> 16</u></td></tr>
<tr><th id="11557">11557</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT1_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT1_LEN">MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT1_LEN</dfn> 4</u></td></tr>
<tr><th id="11558">11558</th><td><i>/* an already reserved bucket (typically set to bucket associated with inner</i></td></tr>
<tr><th id="11559">11559</th><td><i> * vswitch)</i></td></tr>
<tr><th id="11560">11560</th><td><i> */</i></td></tr>
<tr><th id="11561">11561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT2_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT2_OFST">MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT2_OFST</dfn> 20</u></td></tr>
<tr><th id="11562">11562</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT2_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT2_LEN">MC_CMD_TCM_TXQ_INIT_IN_MAX_BKT2_LEN</dfn> 4</u></td></tr>
<tr><th id="11563">11563</th><td><i>/* the min bucket (typically for ETS/minimum bandwidth) */</i></td></tr>
<tr><th id="11564">11564</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_MIN_BKT_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_MIN_BKT_OFST">MC_CMD_TCM_TXQ_INIT_IN_MIN_BKT_OFST</dfn> 24</u></td></tr>
<tr><th id="11565">11565</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_IN_MIN_BKT_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_IN_MIN_BKT_LEN">MC_CMD_TCM_TXQ_INIT_IN_MIN_BKT_LEN</dfn> 4</u></td></tr>
<tr><th id="11566">11566</th><td></td></tr>
<tr><th id="11567">11567</th><td><i>/* MC_CMD_TCM_TXQ_INIT_EXT_IN msgrequest */</i></td></tr>
<tr><th id="11568">11568</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LEN">MC_CMD_TCM_TXQ_INIT_EXT_IN_LEN</dfn> 32</u></td></tr>
<tr><th id="11569">11569</th><td><i>/* the txq id */</i></td></tr>
<tr><th id="11570">11570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_QID_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_QID_OFST">MC_CMD_TCM_TXQ_INIT_EXT_IN_QID_OFST</dfn> 0</u></td></tr>
<tr><th id="11571">11571</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_QID_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_QID_LEN">MC_CMD_TCM_TXQ_INIT_EXT_IN_QID_LEN</dfn> 4</u></td></tr>
<tr><th id="11572">11572</th><td><i>/* the static priority associated with the txq */</i></td></tr>
<tr><th id="11573">11573</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_NORMAL_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_NORMAL_OFST">MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_NORMAL_OFST</dfn> 4</u></td></tr>
<tr><th id="11574">11574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_NORMAL_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_NORMAL_LEN">MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_NORMAL_LEN</dfn> 4</u></td></tr>
<tr><th id="11575">11575</th><td><i>/* bitmask of the priority queues this txq is inserted into when inserted. */</i></td></tr>
<tr><th id="11576">11576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAGS_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAGS_OFST">MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="11577">11577</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAGS_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAGS_LEN">MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11578">11578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_GUARANTEED_LBN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_GUARANTEED_LBN">MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_GUARANTEED_LBN</dfn> 0</u></td></tr>
<tr><th id="11579">11579</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_GUARANTEED_WIDTH" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_GUARANTEED_WIDTH">MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_GUARANTEED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11580">11580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_NORMAL_LBN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_NORMAL_LBN">MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_NORMAL_LBN</dfn> 1</u></td></tr>
<tr><th id="11581">11581</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_NORMAL_WIDTH" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_NORMAL_WIDTH">MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_NORMAL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11582">11582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_LOW_LBN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_LOW_LBN">MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_LOW_LBN</dfn> 2</u></td></tr>
<tr><th id="11583">11583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_LOW_WIDTH" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_LOW_WIDTH">MC_CMD_TCM_TXQ_INIT_EXT_IN_PQ_FLAG_LOW_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11584">11584</th><td><i>/* the reaction point (RP) bucket */</i></td></tr>
<tr><th id="11585">11585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_RP_BKT_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_RP_BKT_OFST">MC_CMD_TCM_TXQ_INIT_EXT_IN_RP_BKT_OFST</dfn> 12</u></td></tr>
<tr><th id="11586">11586</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_RP_BKT_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_RP_BKT_LEN">MC_CMD_TCM_TXQ_INIT_EXT_IN_RP_BKT_LEN</dfn> 4</u></td></tr>
<tr><th id="11587">11587</th><td><i>/* an already reserved bucket (typically set to bucket associated with outer</i></td></tr>
<tr><th id="11588">11588</th><td><i> * vswitch)</i></td></tr>
<tr><th id="11589">11589</th><td><i> */</i></td></tr>
<tr><th id="11590">11590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT1_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT1_OFST">MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT1_OFST</dfn> 16</u></td></tr>
<tr><th id="11591">11591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT1_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT1_LEN">MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT1_LEN</dfn> 4</u></td></tr>
<tr><th id="11592">11592</th><td><i>/* an already reserved bucket (typically set to bucket associated with inner</i></td></tr>
<tr><th id="11593">11593</th><td><i> * vswitch)</i></td></tr>
<tr><th id="11594">11594</th><td><i> */</i></td></tr>
<tr><th id="11595">11595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT2_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT2_OFST">MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT2_OFST</dfn> 20</u></td></tr>
<tr><th id="11596">11596</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT2_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT2_LEN">MC_CMD_TCM_TXQ_INIT_EXT_IN_MAX_BKT2_LEN</dfn> 4</u></td></tr>
<tr><th id="11597">11597</th><td><i>/* the min bucket (typically for ETS/minimum bandwidth) */</i></td></tr>
<tr><th id="11598">11598</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MIN_BKT_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MIN_BKT_OFST">MC_CMD_TCM_TXQ_INIT_EXT_IN_MIN_BKT_OFST</dfn> 24</u></td></tr>
<tr><th id="11599">11599</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MIN_BKT_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_MIN_BKT_LEN">MC_CMD_TCM_TXQ_INIT_EXT_IN_MIN_BKT_LEN</dfn> 4</u></td></tr>
<tr><th id="11600">11600</th><td><i>/* the static priority associated with the txq */</i></td></tr>
<tr><th id="11601">11601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_GUARANTEED_OFST" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_GUARANTEED_OFST">MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_GUARANTEED_OFST</dfn> 28</u></td></tr>
<tr><th id="11602">11602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_GUARANTEED_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_GUARANTEED_LEN">MC_CMD_TCM_TXQ_INIT_EXT_IN_LABEL_GUARANTEED_LEN</dfn> 4</u></td></tr>
<tr><th id="11603">11603</th><td></td></tr>
<tr><th id="11604">11604</th><td><i>/* MC_CMD_TCM_TXQ_INIT_OUT msgresponse */</i></td></tr>
<tr><th id="11605">11605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TCM_TXQ_INIT_OUT_LEN" data-ref="_M/MC_CMD_TCM_TXQ_INIT_OUT_LEN">MC_CMD_TCM_TXQ_INIT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11606">11606</th><td></td></tr>
<tr><th id="11607">11607</th><td></td></tr>
<tr><th id="11608">11608</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11609">11609</th><td><i>/* MC_CMD_LINK_PIOBUF</i></td></tr>
<tr><th id="11610">11610</th><td><i> * Link a push I/O buffer to a TxQ</i></td></tr>
<tr><th id="11611">11611</th><td><i> */</i></td></tr>
<tr><th id="11612">11612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_PIOBUF" data-ref="_M/MC_CMD_LINK_PIOBUF">MC_CMD_LINK_PIOBUF</dfn> 0x92</u></td></tr>
<tr><th id="11613">11613</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x92_PRIVILEGE_CTG">MC_CMD_0x92_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11614">11614</th><td></td></tr>
<tr><th id="11615">11615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x92_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x92_PRIVILEGE_CTG">MC_CMD_0x92_PRIVILEGE_CTG</dfn> SRIOV_CTG_ONLOAD</u></td></tr>
<tr><th id="11616">11616</th><td></td></tr>
<tr><th id="11617">11617</th><td><i>/* MC_CMD_LINK_PIOBUF_IN msgrequest */</i></td></tr>
<tr><th id="11618">11618</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_PIOBUF_IN_LEN" data-ref="_M/MC_CMD_LINK_PIOBUF_IN_LEN">MC_CMD_LINK_PIOBUF_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="11619">11619</th><td><i>/* Handle for allocated push I/O buffer. */</i></td></tr>
<tr><th id="11620">11620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_PIOBUF_IN_PIOBUF_HANDLE_OFST" data-ref="_M/MC_CMD_LINK_PIOBUF_IN_PIOBUF_HANDLE_OFST">MC_CMD_LINK_PIOBUF_IN_PIOBUF_HANDLE_OFST</dfn> 0</u></td></tr>
<tr><th id="11621">11621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_PIOBUF_IN_PIOBUF_HANDLE_LEN" data-ref="_M/MC_CMD_LINK_PIOBUF_IN_PIOBUF_HANDLE_LEN">MC_CMD_LINK_PIOBUF_IN_PIOBUF_HANDLE_LEN</dfn> 4</u></td></tr>
<tr><th id="11622">11622</th><td><i>/* Function Local Instance (VI) number. */</i></td></tr>
<tr><th id="11623">11623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_PIOBUF_IN_TXQ_INSTANCE_OFST" data-ref="_M/MC_CMD_LINK_PIOBUF_IN_TXQ_INSTANCE_OFST">MC_CMD_LINK_PIOBUF_IN_TXQ_INSTANCE_OFST</dfn> 4</u></td></tr>
<tr><th id="11624">11624</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_PIOBUF_IN_TXQ_INSTANCE_LEN" data-ref="_M/MC_CMD_LINK_PIOBUF_IN_TXQ_INSTANCE_LEN">MC_CMD_LINK_PIOBUF_IN_TXQ_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="11625">11625</th><td></td></tr>
<tr><th id="11626">11626</th><td><i>/* MC_CMD_LINK_PIOBUF_OUT msgresponse */</i></td></tr>
<tr><th id="11627">11627</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_PIOBUF_OUT_LEN" data-ref="_M/MC_CMD_LINK_PIOBUF_OUT_LEN">MC_CMD_LINK_PIOBUF_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11628">11628</th><td></td></tr>
<tr><th id="11629">11629</th><td></td></tr>
<tr><th id="11630">11630</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11631">11631</th><td><i>/* MC_CMD_UNLINK_PIOBUF</i></td></tr>
<tr><th id="11632">11632</th><td><i> * Unlink a push I/O buffer from a TxQ</i></td></tr>
<tr><th id="11633">11633</th><td><i> */</i></td></tr>
<tr><th id="11634">11634</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UNLINK_PIOBUF" data-ref="_M/MC_CMD_UNLINK_PIOBUF">MC_CMD_UNLINK_PIOBUF</dfn> 0x93</u></td></tr>
<tr><th id="11635">11635</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x93_PRIVILEGE_CTG">MC_CMD_0x93_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11636">11636</th><td></td></tr>
<tr><th id="11637">11637</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x93_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x93_PRIVILEGE_CTG">MC_CMD_0x93_PRIVILEGE_CTG</dfn> SRIOV_CTG_ONLOAD</u></td></tr>
<tr><th id="11638">11638</th><td></td></tr>
<tr><th id="11639">11639</th><td><i>/* MC_CMD_UNLINK_PIOBUF_IN msgrequest */</i></td></tr>
<tr><th id="11640">11640</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UNLINK_PIOBUF_IN_LEN" data-ref="_M/MC_CMD_UNLINK_PIOBUF_IN_LEN">MC_CMD_UNLINK_PIOBUF_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="11641">11641</th><td><i>/* Function Local Instance (VI) number. */</i></td></tr>
<tr><th id="11642">11642</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UNLINK_PIOBUF_IN_TXQ_INSTANCE_OFST" data-ref="_M/MC_CMD_UNLINK_PIOBUF_IN_TXQ_INSTANCE_OFST">MC_CMD_UNLINK_PIOBUF_IN_TXQ_INSTANCE_OFST</dfn> 0</u></td></tr>
<tr><th id="11643">11643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UNLINK_PIOBUF_IN_TXQ_INSTANCE_LEN" data-ref="_M/MC_CMD_UNLINK_PIOBUF_IN_TXQ_INSTANCE_LEN">MC_CMD_UNLINK_PIOBUF_IN_TXQ_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="11644">11644</th><td></td></tr>
<tr><th id="11645">11645</th><td><i>/* MC_CMD_UNLINK_PIOBUF_OUT msgresponse */</i></td></tr>
<tr><th id="11646">11646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UNLINK_PIOBUF_OUT_LEN" data-ref="_M/MC_CMD_UNLINK_PIOBUF_OUT_LEN">MC_CMD_UNLINK_PIOBUF_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11647">11647</th><td></td></tr>
<tr><th id="11648">11648</th><td></td></tr>
<tr><th id="11649">11649</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11650">11650</th><td><i>/* MC_CMD_VSWITCH_ALLOC</i></td></tr>
<tr><th id="11651">11651</th><td><i> * allocate and initialise a v-switch.</i></td></tr>
<tr><th id="11652">11652</th><td><i> */</i></td></tr>
<tr><th id="11653">11653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC" data-ref="_M/MC_CMD_VSWITCH_ALLOC">MC_CMD_VSWITCH_ALLOC</dfn> 0x94</u></td></tr>
<tr><th id="11654">11654</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x94_PRIVILEGE_CTG">MC_CMD_0x94_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11655">11655</th><td></td></tr>
<tr><th id="11656">11656</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x94_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x94_PRIVILEGE_CTG">MC_CMD_0x94_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11657">11657</th><td></td></tr>
<tr><th id="11658">11658</th><td><i>/* MC_CMD_VSWITCH_ALLOC_IN msgrequest */</i></td></tr>
<tr><th id="11659">11659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_LEN" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_LEN">MC_CMD_VSWITCH_ALLOC_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="11660">11660</th><td><i>/* The port to connect to the v-switch's upstream port. */</i></td></tr>
<tr><th id="11661">11661</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_VSWITCH_ALLOC_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11662">11662</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_VSWITCH_ALLOC_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11663">11663</th><td><i>/* The type of v-switch to create. */</i></td></tr>
<tr><th id="11664">11664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_TYPE_OFST" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_TYPE_OFST">MC_CMD_VSWITCH_ALLOC_IN_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="11665">11665</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_TYPE_LEN" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_TYPE_LEN">MC_CMD_VSWITCH_ALLOC_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="11666">11666</th><td><i>/* enum: VLAN */</i></td></tr>
<tr><th id="11667">11667</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_VLAN" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_VLAN">MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_VLAN</dfn> 0x1</u></td></tr>
<tr><th id="11668">11668</th><td><i>/* enum: VEB */</i></td></tr>
<tr><th id="11669">11669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_VEB" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_VEB">MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_VEB</dfn> 0x2</u></td></tr>
<tr><th id="11670">11670</th><td><i>/* enum: VEPA (obsolete) */</i></td></tr>
<tr><th id="11671">11671</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_VEPA" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_VEPA">MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_VEPA</dfn> 0x3</u></td></tr>
<tr><th id="11672">11672</th><td><i>/* enum: MUX */</i></td></tr>
<tr><th id="11673">11673</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_MUX" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_MUX">MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_MUX</dfn> 0x4</u></td></tr>
<tr><th id="11674">11674</th><td><i>/* enum: Snapper specific; semantics TBD */</i></td></tr>
<tr><th id="11675">11675</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_TEST" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_TEST">MC_CMD_VSWITCH_ALLOC_IN_VSWITCH_TYPE_TEST</dfn> 0x5</u></td></tr>
<tr><th id="11676">11676</th><td><i>/* Flags controlling v-port creation */</i></td></tr>
<tr><th id="11677">11677</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_FLAGS_OFST" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_FLAGS_OFST">MC_CMD_VSWITCH_ALLOC_IN_FLAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="11678">11678</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_FLAGS_LEN" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_FLAGS_LEN">MC_CMD_VSWITCH_ALLOC_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11679">11679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_FLAG_AUTO_PORT_LBN" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_FLAG_AUTO_PORT_LBN">MC_CMD_VSWITCH_ALLOC_IN_FLAG_AUTO_PORT_LBN</dfn> 0</u></td></tr>
<tr><th id="11680">11680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_FLAG_AUTO_PORT_WIDTH" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_FLAG_AUTO_PORT_WIDTH">MC_CMD_VSWITCH_ALLOC_IN_FLAG_AUTO_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11681">11681</th><td><i>/* The number of VLAN tags to allow for attached v-ports. For VLAN aggregators,</i></td></tr>
<tr><th id="11682">11682</th><td><i> * this must be one or greated, and the attached v-ports must have exactly this</i></td></tr>
<tr><th id="11683">11683</th><td><i> * number of tags. For other v-switch types, this must be zero of greater, and</i></td></tr>
<tr><th id="11684">11684</th><td><i> * is an upper limit on the number of VLAN tags for attached v-ports. An error</i></td></tr>
<tr><th id="11685">11685</th><td><i> * will be returned if existing configuration means we can't support attached</i></td></tr>
<tr><th id="11686">11686</th><td><i> * v-ports with this number of tags.</i></td></tr>
<tr><th id="11687">11687</th><td><i> */</i></td></tr>
<tr><th id="11688">11688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_NUM_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_NUM_VLAN_TAGS_OFST">MC_CMD_VSWITCH_ALLOC_IN_NUM_VLAN_TAGS_OFST</dfn> 12</u></td></tr>
<tr><th id="11689">11689</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_IN_NUM_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_VSWITCH_ALLOC_IN_NUM_VLAN_TAGS_LEN">MC_CMD_VSWITCH_ALLOC_IN_NUM_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11690">11690</th><td></td></tr>
<tr><th id="11691">11691</th><td><i>/* MC_CMD_VSWITCH_ALLOC_OUT msgresponse */</i></td></tr>
<tr><th id="11692">11692</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_ALLOC_OUT_LEN" data-ref="_M/MC_CMD_VSWITCH_ALLOC_OUT_LEN">MC_CMD_VSWITCH_ALLOC_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11693">11693</th><td></td></tr>
<tr><th id="11694">11694</th><td></td></tr>
<tr><th id="11695">11695</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11696">11696</th><td><i>/* MC_CMD_VSWITCH_FREE</i></td></tr>
<tr><th id="11697">11697</th><td><i> * de-allocate a v-switch.</i></td></tr>
<tr><th id="11698">11698</th><td><i> */</i></td></tr>
<tr><th id="11699">11699</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_FREE" data-ref="_M/MC_CMD_VSWITCH_FREE">MC_CMD_VSWITCH_FREE</dfn> 0x95</u></td></tr>
<tr><th id="11700">11700</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x95_PRIVILEGE_CTG">MC_CMD_0x95_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11701">11701</th><td></td></tr>
<tr><th id="11702">11702</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x95_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x95_PRIVILEGE_CTG">MC_CMD_0x95_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11703">11703</th><td></td></tr>
<tr><th id="11704">11704</th><td><i>/* MC_CMD_VSWITCH_FREE_IN msgrequest */</i></td></tr>
<tr><th id="11705">11705</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_FREE_IN_LEN" data-ref="_M/MC_CMD_VSWITCH_FREE_IN_LEN">MC_CMD_VSWITCH_FREE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="11706">11706</th><td><i>/* The port to which the v-switch is connected. */</i></td></tr>
<tr><th id="11707">11707</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_FREE_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_VSWITCH_FREE_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_VSWITCH_FREE_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11708">11708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_FREE_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_VSWITCH_FREE_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_VSWITCH_FREE_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11709">11709</th><td></td></tr>
<tr><th id="11710">11710</th><td><i>/* MC_CMD_VSWITCH_FREE_OUT msgresponse */</i></td></tr>
<tr><th id="11711">11711</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_FREE_OUT_LEN" data-ref="_M/MC_CMD_VSWITCH_FREE_OUT_LEN">MC_CMD_VSWITCH_FREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11712">11712</th><td></td></tr>
<tr><th id="11713">11713</th><td></td></tr>
<tr><th id="11714">11714</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11715">11715</th><td><i>/* MC_CMD_VSWITCH_QUERY</i></td></tr>
<tr><th id="11716">11716</th><td><i> * read some config of v-switch. For now this command is an empty placeholder.</i></td></tr>
<tr><th id="11717">11717</th><td><i> * It may be used to check if a v-switch is connected to a given EVB port (if</i></td></tr>
<tr><th id="11718">11718</th><td><i> * not, then the command returns ENOENT).</i></td></tr>
<tr><th id="11719">11719</th><td><i> */</i></td></tr>
<tr><th id="11720">11720</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_QUERY" data-ref="_M/MC_CMD_VSWITCH_QUERY">MC_CMD_VSWITCH_QUERY</dfn> 0x63</u></td></tr>
<tr><th id="11721">11721</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x63_PRIVILEGE_CTG">MC_CMD_0x63_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11722">11722</th><td></td></tr>
<tr><th id="11723">11723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x63_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x63_PRIVILEGE_CTG">MC_CMD_0x63_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11724">11724</th><td></td></tr>
<tr><th id="11725">11725</th><td><i>/* MC_CMD_VSWITCH_QUERY_IN msgrequest */</i></td></tr>
<tr><th id="11726">11726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_QUERY_IN_LEN" data-ref="_M/MC_CMD_VSWITCH_QUERY_IN_LEN">MC_CMD_VSWITCH_QUERY_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="11727">11727</th><td><i>/* The port to which the v-switch is connected. */</i></td></tr>
<tr><th id="11728">11728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_QUERY_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_VSWITCH_QUERY_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_VSWITCH_QUERY_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11729">11729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_QUERY_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_VSWITCH_QUERY_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_VSWITCH_QUERY_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11730">11730</th><td></td></tr>
<tr><th id="11731">11731</th><td><i>/* MC_CMD_VSWITCH_QUERY_OUT msgresponse */</i></td></tr>
<tr><th id="11732">11732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VSWITCH_QUERY_OUT_LEN" data-ref="_M/MC_CMD_VSWITCH_QUERY_OUT_LEN">MC_CMD_VSWITCH_QUERY_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11733">11733</th><td></td></tr>
<tr><th id="11734">11734</th><td></td></tr>
<tr><th id="11735">11735</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11736">11736</th><td><i>/* MC_CMD_VPORT_ALLOC</i></td></tr>
<tr><th id="11737">11737</th><td><i> * allocate a v-port.</i></td></tr>
<tr><th id="11738">11738</th><td><i> */</i></td></tr>
<tr><th id="11739">11739</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC" data-ref="_M/MC_CMD_VPORT_ALLOC">MC_CMD_VPORT_ALLOC</dfn> 0x96</u></td></tr>
<tr><th id="11740">11740</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x96_PRIVILEGE_CTG">MC_CMD_0x96_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11741">11741</th><td></td></tr>
<tr><th id="11742">11742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x96_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x96_PRIVILEGE_CTG">MC_CMD_0x96_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11743">11743</th><td></td></tr>
<tr><th id="11744">11744</th><td><i>/* MC_CMD_VPORT_ALLOC_IN msgrequest */</i></td></tr>
<tr><th id="11745">11745</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_LEN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_LEN">MC_CMD_VPORT_ALLOC_IN_LEN</dfn> 20</u></td></tr>
<tr><th id="11746">11746</th><td><i>/* The port to which the v-switch is connected. */</i></td></tr>
<tr><th id="11747">11747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_VPORT_ALLOC_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11748">11748</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_VPORT_ALLOC_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11749">11749</th><td><i>/* The type of the new v-port. */</i></td></tr>
<tr><th id="11750">11750</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_TYPE_OFST" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_TYPE_OFST">MC_CMD_VPORT_ALLOC_IN_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="11751">11751</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_TYPE_LEN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_TYPE_LEN">MC_CMD_VPORT_ALLOC_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="11752">11752</th><td><i>/* enum: VLAN (obsolete) */</i></td></tr>
<tr><th id="11753">11753</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_VLAN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_VLAN">MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_VLAN</dfn> 0x1</u></td></tr>
<tr><th id="11754">11754</th><td><i>/* enum: VEB (obsolete) */</i></td></tr>
<tr><th id="11755">11755</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_VEB" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_VEB">MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_VEB</dfn> 0x2</u></td></tr>
<tr><th id="11756">11756</th><td><i>/* enum: VEPA (obsolete) */</i></td></tr>
<tr><th id="11757">11757</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_VEPA" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_VEPA">MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_VEPA</dfn> 0x3</u></td></tr>
<tr><th id="11758">11758</th><td><i>/* enum: A normal v-port receives packets which match a specified MAC and/or</i></td></tr>
<tr><th id="11759">11759</th><td><i> * VLAN.</i></td></tr>
<tr><th id="11760">11760</th><td><i> */</i></td></tr>
<tr><th id="11761">11761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_NORMAL" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_NORMAL">MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_NORMAL</dfn> 0x4</u></td></tr>
<tr><th id="11762">11762</th><td><i>/* enum: An expansion v-port packets traffic which don't match any other</i></td></tr>
<tr><th id="11763">11763</th><td><i> * v-port.</i></td></tr>
<tr><th id="11764">11764</th><td><i> */</i></td></tr>
<tr><th id="11765">11765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_EXPANSION" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_EXPANSION">MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_EXPANSION</dfn> 0x5</u></td></tr>
<tr><th id="11766">11766</th><td><i>/* enum: An test v-port receives packets which match any filters installed by</i></td></tr>
<tr><th id="11767">11767</th><td><i> * its downstream components.</i></td></tr>
<tr><th id="11768">11768</th><td><i> */</i></td></tr>
<tr><th id="11769">11769</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_TEST" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_TEST">MC_CMD_VPORT_ALLOC_IN_VPORT_TYPE_TEST</dfn> 0x6</u></td></tr>
<tr><th id="11770">11770</th><td><i>/* Flags controlling v-port creation */</i></td></tr>
<tr><th id="11771">11771</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_FLAGS_OFST" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_FLAGS_OFST">MC_CMD_VPORT_ALLOC_IN_FLAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="11772">11772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_FLAGS_LEN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_FLAGS_LEN">MC_CMD_VPORT_ALLOC_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11773">11773</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_FLAG_AUTO_PORT_LBN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_FLAG_AUTO_PORT_LBN">MC_CMD_VPORT_ALLOC_IN_FLAG_AUTO_PORT_LBN</dfn> 0</u></td></tr>
<tr><th id="11774">11774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_FLAG_AUTO_PORT_WIDTH" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_FLAG_AUTO_PORT_WIDTH">MC_CMD_VPORT_ALLOC_IN_FLAG_AUTO_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11775">11775</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_FLAG_VLAN_RESTRICT_LBN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_FLAG_VLAN_RESTRICT_LBN">MC_CMD_VPORT_ALLOC_IN_FLAG_VLAN_RESTRICT_LBN</dfn> 1</u></td></tr>
<tr><th id="11776">11776</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_FLAG_VLAN_RESTRICT_WIDTH" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_FLAG_VLAN_RESTRICT_WIDTH">MC_CMD_VPORT_ALLOC_IN_FLAG_VLAN_RESTRICT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11777">11777</th><td><i>/* The number of VLAN tags to insert/remove. An error will be returned if</i></td></tr>
<tr><th id="11778">11778</th><td><i> * incompatible with the number of VLAN tags specified for the upstream</i></td></tr>
<tr><th id="11779">11779</th><td><i> * v-switch.</i></td></tr>
<tr><th id="11780">11780</th><td><i> */</i></td></tr>
<tr><th id="11781">11781</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_NUM_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_NUM_VLAN_TAGS_OFST">MC_CMD_VPORT_ALLOC_IN_NUM_VLAN_TAGS_OFST</dfn> 12</u></td></tr>
<tr><th id="11782">11782</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_NUM_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_NUM_VLAN_TAGS_LEN">MC_CMD_VPORT_ALLOC_IN_NUM_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11783">11783</th><td><i>/* The actual VLAN tags to insert/remove */</i></td></tr>
<tr><th id="11784">11784</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAGS_OFST">MC_CMD_VPORT_ALLOC_IN_VLAN_TAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="11785">11785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAGS_LEN">MC_CMD_VPORT_ALLOC_IN_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11786">11786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_0_LBN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_0_LBN">MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_0_LBN</dfn> 0</u></td></tr>
<tr><th id="11787">11787</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_0_WIDTH" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_0_WIDTH">MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_0_WIDTH</dfn> 16</u></td></tr>
<tr><th id="11788">11788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_1_LBN" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_1_LBN">MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_1_LBN</dfn> 16</u></td></tr>
<tr><th id="11789">11789</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_1_WIDTH" data-ref="_M/MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_1_WIDTH">MC_CMD_VPORT_ALLOC_IN_VLAN_TAG_1_WIDTH</dfn> 16</u></td></tr>
<tr><th id="11790">11790</th><td></td></tr>
<tr><th id="11791">11791</th><td><i>/* MC_CMD_VPORT_ALLOC_OUT msgresponse */</i></td></tr>
<tr><th id="11792">11792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_OUT_LEN" data-ref="_M/MC_CMD_VPORT_ALLOC_OUT_LEN">MC_CMD_VPORT_ALLOC_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="11793">11793</th><td><i>/* The handle of the new v-port */</i></td></tr>
<tr><th id="11794">11794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_OUT_VPORT_ID_OFST" data-ref="_M/MC_CMD_VPORT_ALLOC_OUT_VPORT_ID_OFST">MC_CMD_VPORT_ALLOC_OUT_VPORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11795">11795</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ALLOC_OUT_VPORT_ID_LEN" data-ref="_M/MC_CMD_VPORT_ALLOC_OUT_VPORT_ID_LEN">MC_CMD_VPORT_ALLOC_OUT_VPORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11796">11796</th><td></td></tr>
<tr><th id="11797">11797</th><td></td></tr>
<tr><th id="11798">11798</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11799">11799</th><td><i>/* MC_CMD_VPORT_FREE</i></td></tr>
<tr><th id="11800">11800</th><td><i> * de-allocate a v-port.</i></td></tr>
<tr><th id="11801">11801</th><td><i> */</i></td></tr>
<tr><th id="11802">11802</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_FREE" data-ref="_M/MC_CMD_VPORT_FREE">MC_CMD_VPORT_FREE</dfn> 0x97</u></td></tr>
<tr><th id="11803">11803</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x97_PRIVILEGE_CTG">MC_CMD_0x97_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11804">11804</th><td></td></tr>
<tr><th id="11805">11805</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x97_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x97_PRIVILEGE_CTG">MC_CMD_0x97_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11806">11806</th><td></td></tr>
<tr><th id="11807">11807</th><td><i>/* MC_CMD_VPORT_FREE_IN msgrequest */</i></td></tr>
<tr><th id="11808">11808</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_FREE_IN_LEN" data-ref="_M/MC_CMD_VPORT_FREE_IN_LEN">MC_CMD_VPORT_FREE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="11809">11809</th><td><i>/* The handle of the v-port */</i></td></tr>
<tr><th id="11810">11810</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_FREE_IN_VPORT_ID_OFST" data-ref="_M/MC_CMD_VPORT_FREE_IN_VPORT_ID_OFST">MC_CMD_VPORT_FREE_IN_VPORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11811">11811</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_FREE_IN_VPORT_ID_LEN" data-ref="_M/MC_CMD_VPORT_FREE_IN_VPORT_ID_LEN">MC_CMD_VPORT_FREE_IN_VPORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11812">11812</th><td></td></tr>
<tr><th id="11813">11813</th><td><i>/* MC_CMD_VPORT_FREE_OUT msgresponse */</i></td></tr>
<tr><th id="11814">11814</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_FREE_OUT_LEN" data-ref="_M/MC_CMD_VPORT_FREE_OUT_LEN">MC_CMD_VPORT_FREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11815">11815</th><td></td></tr>
<tr><th id="11816">11816</th><td></td></tr>
<tr><th id="11817">11817</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11818">11818</th><td><i>/* MC_CMD_VADAPTOR_ALLOC</i></td></tr>
<tr><th id="11819">11819</th><td><i> * allocate a v-adaptor.</i></td></tr>
<tr><th id="11820">11820</th><td><i> */</i></td></tr>
<tr><th id="11821">11821</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC" data-ref="_M/MC_CMD_VADAPTOR_ALLOC">MC_CMD_VADAPTOR_ALLOC</dfn> 0x98</u></td></tr>
<tr><th id="11822">11822</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x98_PRIVILEGE_CTG">MC_CMD_0x98_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11823">11823</th><td></td></tr>
<tr><th id="11824">11824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x98_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x98_PRIVILEGE_CTG">MC_CMD_0x98_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11825">11825</th><td></td></tr>
<tr><th id="11826">11826</th><td><i>/* MC_CMD_VADAPTOR_ALLOC_IN msgrequest */</i></td></tr>
<tr><th id="11827">11827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_LEN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_LEN">MC_CMD_VADAPTOR_ALLOC_IN_LEN</dfn> 30</u></td></tr>
<tr><th id="11828">11828</th><td><i>/* The port to connect to the v-adaptor's port. */</i></td></tr>
<tr><th id="11829">11829</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_VADAPTOR_ALLOC_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11830">11830</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_VADAPTOR_ALLOC_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11831">11831</th><td><i>/* Flags controlling v-adaptor creation */</i></td></tr>
<tr><th id="11832">11832</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAGS_OFST" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAGS_OFST">MC_CMD_VADAPTOR_ALLOC_IN_FLAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="11833">11833</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAGS_LEN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAGS_LEN">MC_CMD_VADAPTOR_ALLOC_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11834">11834</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAG_AUTO_VADAPTOR_LBN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAG_AUTO_VADAPTOR_LBN">MC_CMD_VADAPTOR_ALLOC_IN_FLAG_AUTO_VADAPTOR_LBN</dfn> 0</u></td></tr>
<tr><th id="11835">11835</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAG_AUTO_VADAPTOR_WIDTH" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAG_AUTO_VADAPTOR_WIDTH">MC_CMD_VADAPTOR_ALLOC_IN_FLAG_AUTO_VADAPTOR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11836">11836</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAG_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAG_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN">MC_CMD_VADAPTOR_ALLOC_IN_FLAG_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_LBN</dfn> 1</u></td></tr>
<tr><th id="11837">11837</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAG_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_FLAG_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH">MC_CMD_VADAPTOR_ALLOC_IN_FLAG_PERMIT_SET_MAC_WHEN_FILTERS_INSTALLED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="11838">11838</th><td><i>/* The number of VLAN tags to strip on receive */</i></td></tr>
<tr><th id="11839">11839</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLANS_OFST" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLANS_OFST">MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLANS_OFST</dfn> 12</u></td></tr>
<tr><th id="11840">11840</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLANS_LEN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLANS_LEN">MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLANS_LEN</dfn> 4</u></td></tr>
<tr><th id="11841">11841</th><td><i>/* The number of VLAN tags to transparently insert/remove. */</i></td></tr>
<tr><th id="11842">11842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLAN_TAGS_OFST">MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLAN_TAGS_OFST</dfn> 16</u></td></tr>
<tr><th id="11843">11843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLAN_TAGS_LEN">MC_CMD_VADAPTOR_ALLOC_IN_NUM_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11844">11844</th><td><i>/* The actual VLAN tags to insert/remove */</i></td></tr>
<tr><th id="11845">11845</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAGS_OFST">MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAGS_OFST</dfn> 20</u></td></tr>
<tr><th id="11846">11846</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAGS_LEN">MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11847">11847</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_0_LBN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_0_LBN">MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_0_LBN</dfn> 0</u></td></tr>
<tr><th id="11848">11848</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_0_WIDTH" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_0_WIDTH">MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_0_WIDTH</dfn> 16</u></td></tr>
<tr><th id="11849">11849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_1_LBN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_1_LBN">MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_1_LBN</dfn> 16</u></td></tr>
<tr><th id="11850">11850</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_1_WIDTH" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_1_WIDTH">MC_CMD_VADAPTOR_ALLOC_IN_VLAN_TAG_1_WIDTH</dfn> 16</u></td></tr>
<tr><th id="11851">11851</th><td><i>/* The MAC address to assign to this v-adaptor */</i></td></tr>
<tr><th id="11852">11852</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_MACADDR_OFST" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_MACADDR_OFST">MC_CMD_VADAPTOR_ALLOC_IN_MACADDR_OFST</dfn> 24</u></td></tr>
<tr><th id="11853">11853</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_MACADDR_LEN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_MACADDR_LEN">MC_CMD_VADAPTOR_ALLOC_IN_MACADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="11854">11854</th><td><i>/* enum: Derive the MAC address from the upstream port */</i></td></tr>
<tr><th id="11855">11855</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_IN_AUTO_MAC" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_IN_AUTO_MAC">MC_CMD_VADAPTOR_ALLOC_IN_AUTO_MAC</dfn> 0x0</u></td></tr>
<tr><th id="11856">11856</th><td></td></tr>
<tr><th id="11857">11857</th><td><i>/* MC_CMD_VADAPTOR_ALLOC_OUT msgresponse */</i></td></tr>
<tr><th id="11858">11858</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_ALLOC_OUT_LEN" data-ref="_M/MC_CMD_VADAPTOR_ALLOC_OUT_LEN">MC_CMD_VADAPTOR_ALLOC_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11859">11859</th><td></td></tr>
<tr><th id="11860">11860</th><td></td></tr>
<tr><th id="11861">11861</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11862">11862</th><td><i>/* MC_CMD_VADAPTOR_FREE</i></td></tr>
<tr><th id="11863">11863</th><td><i> * de-allocate a v-adaptor.</i></td></tr>
<tr><th id="11864">11864</th><td><i> */</i></td></tr>
<tr><th id="11865">11865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_FREE" data-ref="_M/MC_CMD_VADAPTOR_FREE">MC_CMD_VADAPTOR_FREE</dfn> 0x99</u></td></tr>
<tr><th id="11866">11866</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x99_PRIVILEGE_CTG">MC_CMD_0x99_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11867">11867</th><td></td></tr>
<tr><th id="11868">11868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x99_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x99_PRIVILEGE_CTG">MC_CMD_0x99_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11869">11869</th><td></td></tr>
<tr><th id="11870">11870</th><td><i>/* MC_CMD_VADAPTOR_FREE_IN msgrequest */</i></td></tr>
<tr><th id="11871">11871</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_FREE_IN_LEN" data-ref="_M/MC_CMD_VADAPTOR_FREE_IN_LEN">MC_CMD_VADAPTOR_FREE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="11872">11872</th><td><i>/* The port to which the v-adaptor is connected. */</i></td></tr>
<tr><th id="11873">11873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_FREE_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_VADAPTOR_FREE_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_VADAPTOR_FREE_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11874">11874</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_FREE_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_VADAPTOR_FREE_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_VADAPTOR_FREE_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11875">11875</th><td></td></tr>
<tr><th id="11876">11876</th><td><i>/* MC_CMD_VADAPTOR_FREE_OUT msgresponse */</i></td></tr>
<tr><th id="11877">11877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_FREE_OUT_LEN" data-ref="_M/MC_CMD_VADAPTOR_FREE_OUT_LEN">MC_CMD_VADAPTOR_FREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11878">11878</th><td></td></tr>
<tr><th id="11879">11879</th><td></td></tr>
<tr><th id="11880">11880</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11881">11881</th><td><i>/* MC_CMD_VADAPTOR_SET_MAC</i></td></tr>
<tr><th id="11882">11882</th><td><i> * assign a new MAC address to a v-adaptor.</i></td></tr>
<tr><th id="11883">11883</th><td><i> */</i></td></tr>
<tr><th id="11884">11884</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_SET_MAC" data-ref="_M/MC_CMD_VADAPTOR_SET_MAC">MC_CMD_VADAPTOR_SET_MAC</dfn> 0x5d</u></td></tr>
<tr><th id="11885">11885</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x5d_PRIVILEGE_CTG">MC_CMD_0x5d_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11886">11886</th><td></td></tr>
<tr><th id="11887">11887</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x5d_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x5d_PRIVILEGE_CTG">MC_CMD_0x5d_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11888">11888</th><td></td></tr>
<tr><th id="11889">11889</th><td><i>/* MC_CMD_VADAPTOR_SET_MAC_IN msgrequest */</i></td></tr>
<tr><th id="11890">11890</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_SET_MAC_IN_LEN" data-ref="_M/MC_CMD_VADAPTOR_SET_MAC_IN_LEN">MC_CMD_VADAPTOR_SET_MAC_IN_LEN</dfn> 10</u></td></tr>
<tr><th id="11891">11891</th><td><i>/* The port to which the v-adaptor is connected. */</i></td></tr>
<tr><th id="11892">11892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_SET_MAC_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_VADAPTOR_SET_MAC_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_VADAPTOR_SET_MAC_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11893">11893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_SET_MAC_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_VADAPTOR_SET_MAC_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_VADAPTOR_SET_MAC_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11894">11894</th><td><i>/* The new MAC address to assign to this v-adaptor */</i></td></tr>
<tr><th id="11895">11895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_SET_MAC_IN_MACADDR_OFST" data-ref="_M/MC_CMD_VADAPTOR_SET_MAC_IN_MACADDR_OFST">MC_CMD_VADAPTOR_SET_MAC_IN_MACADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="11896">11896</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_SET_MAC_IN_MACADDR_LEN" data-ref="_M/MC_CMD_VADAPTOR_SET_MAC_IN_MACADDR_LEN">MC_CMD_VADAPTOR_SET_MAC_IN_MACADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="11897">11897</th><td></td></tr>
<tr><th id="11898">11898</th><td><i>/* MC_CMD_VADAPTOR_SET_MAC_OUT msgresponse */</i></td></tr>
<tr><th id="11899">11899</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_SET_MAC_OUT_LEN" data-ref="_M/MC_CMD_VADAPTOR_SET_MAC_OUT_LEN">MC_CMD_VADAPTOR_SET_MAC_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11900">11900</th><td></td></tr>
<tr><th id="11901">11901</th><td></td></tr>
<tr><th id="11902">11902</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11903">11903</th><td><i>/* MC_CMD_VADAPTOR_GET_MAC</i></td></tr>
<tr><th id="11904">11904</th><td><i> * read the MAC address assigned to a v-adaptor.</i></td></tr>
<tr><th id="11905">11905</th><td><i> */</i></td></tr>
<tr><th id="11906">11906</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_GET_MAC" data-ref="_M/MC_CMD_VADAPTOR_GET_MAC">MC_CMD_VADAPTOR_GET_MAC</dfn> 0x5e</u></td></tr>
<tr><th id="11907">11907</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x5e_PRIVILEGE_CTG">MC_CMD_0x5e_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11908">11908</th><td></td></tr>
<tr><th id="11909">11909</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x5e_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x5e_PRIVILEGE_CTG">MC_CMD_0x5e_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11910">11910</th><td></td></tr>
<tr><th id="11911">11911</th><td><i>/* MC_CMD_VADAPTOR_GET_MAC_IN msgrequest */</i></td></tr>
<tr><th id="11912">11912</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_GET_MAC_IN_LEN" data-ref="_M/MC_CMD_VADAPTOR_GET_MAC_IN_LEN">MC_CMD_VADAPTOR_GET_MAC_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="11913">11913</th><td><i>/* The port to which the v-adaptor is connected. */</i></td></tr>
<tr><th id="11914">11914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_GET_MAC_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_VADAPTOR_GET_MAC_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_VADAPTOR_GET_MAC_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11915">11915</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_GET_MAC_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_VADAPTOR_GET_MAC_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_VADAPTOR_GET_MAC_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11916">11916</th><td></td></tr>
<tr><th id="11917">11917</th><td><i>/* MC_CMD_VADAPTOR_GET_MAC_OUT msgresponse */</i></td></tr>
<tr><th id="11918">11918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_GET_MAC_OUT_LEN" data-ref="_M/MC_CMD_VADAPTOR_GET_MAC_OUT_LEN">MC_CMD_VADAPTOR_GET_MAC_OUT_LEN</dfn> 6</u></td></tr>
<tr><th id="11919">11919</th><td><i>/* The MAC address assigned to this v-adaptor */</i></td></tr>
<tr><th id="11920">11920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_GET_MAC_OUT_MACADDR_OFST" data-ref="_M/MC_CMD_VADAPTOR_GET_MAC_OUT_MACADDR_OFST">MC_CMD_VADAPTOR_GET_MAC_OUT_MACADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="11921">11921</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_GET_MAC_OUT_MACADDR_LEN" data-ref="_M/MC_CMD_VADAPTOR_GET_MAC_OUT_MACADDR_LEN">MC_CMD_VADAPTOR_GET_MAC_OUT_MACADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="11922">11922</th><td></td></tr>
<tr><th id="11923">11923</th><td></td></tr>
<tr><th id="11924">11924</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11925">11925</th><td><i>/* MC_CMD_VADAPTOR_QUERY</i></td></tr>
<tr><th id="11926">11926</th><td><i> * read some config of v-adaptor.</i></td></tr>
<tr><th id="11927">11927</th><td><i> */</i></td></tr>
<tr><th id="11928">11928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY" data-ref="_M/MC_CMD_VADAPTOR_QUERY">MC_CMD_VADAPTOR_QUERY</dfn> 0x61</u></td></tr>
<tr><th id="11929">11929</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x61_PRIVILEGE_CTG">MC_CMD_0x61_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11930">11930</th><td></td></tr>
<tr><th id="11931">11931</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x61_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x61_PRIVILEGE_CTG">MC_CMD_0x61_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11932">11932</th><td></td></tr>
<tr><th id="11933">11933</th><td><i>/* MC_CMD_VADAPTOR_QUERY_IN msgrequest */</i></td></tr>
<tr><th id="11934">11934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_IN_LEN" data-ref="_M/MC_CMD_VADAPTOR_QUERY_IN_LEN">MC_CMD_VADAPTOR_QUERY_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="11935">11935</th><td><i>/* The port to which the v-adaptor is connected. */</i></td></tr>
<tr><th id="11936">11936</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_VADAPTOR_QUERY_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_VADAPTOR_QUERY_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11937">11937</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_VADAPTOR_QUERY_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_VADAPTOR_QUERY_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11938">11938</th><td></td></tr>
<tr><th id="11939">11939</th><td><i>/* MC_CMD_VADAPTOR_QUERY_OUT msgresponse */</i></td></tr>
<tr><th id="11940">11940</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_OUT_LEN" data-ref="_M/MC_CMD_VADAPTOR_QUERY_OUT_LEN">MC_CMD_VADAPTOR_QUERY_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="11941">11941</th><td><i>/* The EVB port flags as defined at MC_CMD_VPORT_ALLOC. */</i></td></tr>
<tr><th id="11942">11942</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_OUT_PORT_FLAGS_OFST" data-ref="_M/MC_CMD_VADAPTOR_QUERY_OUT_PORT_FLAGS_OFST">MC_CMD_VADAPTOR_QUERY_OUT_PORT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="11943">11943</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_OUT_PORT_FLAGS_LEN" data-ref="_M/MC_CMD_VADAPTOR_QUERY_OUT_PORT_FLAGS_LEN">MC_CMD_VADAPTOR_QUERY_OUT_PORT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11944">11944</th><td><i>/* The v-adaptor flags as defined at MC_CMD_VADAPTOR_ALLOC. */</i></td></tr>
<tr><th id="11945">11945</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_OUT_VADAPTOR_FLAGS_OFST" data-ref="_M/MC_CMD_VADAPTOR_QUERY_OUT_VADAPTOR_FLAGS_OFST">MC_CMD_VADAPTOR_QUERY_OUT_VADAPTOR_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="11946">11946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_OUT_VADAPTOR_FLAGS_LEN" data-ref="_M/MC_CMD_VADAPTOR_QUERY_OUT_VADAPTOR_FLAGS_LEN">MC_CMD_VADAPTOR_QUERY_OUT_VADAPTOR_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11947">11947</th><td><i>/* The number of VLAN tags that may still be added */</i></td></tr>
<tr><th id="11948">11948</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_VADAPTOR_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_OFST">MC_CMD_VADAPTOR_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="11949">11949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VADAPTOR_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_VADAPTOR_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_LEN">MC_CMD_VADAPTOR_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="11950">11950</th><td></td></tr>
<tr><th id="11951">11951</th><td></td></tr>
<tr><th id="11952">11952</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11953">11953</th><td><i>/* MC_CMD_EVB_PORT_ASSIGN</i></td></tr>
<tr><th id="11954">11954</th><td><i> * assign a port to a PCI function.</i></td></tr>
<tr><th id="11955">11955</th><td><i> */</i></td></tr>
<tr><th id="11956">11956</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN">MC_CMD_EVB_PORT_ASSIGN</dfn> 0x9a</u></td></tr>
<tr><th id="11957">11957</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x9a_PRIVILEGE_CTG">MC_CMD_0x9a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11958">11958</th><td></td></tr>
<tr><th id="11959">11959</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x9a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x9a_PRIVILEGE_CTG">MC_CMD_0x9a_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="11960">11960</th><td></td></tr>
<tr><th id="11961">11961</th><td><i>/* MC_CMD_EVB_PORT_ASSIGN_IN msgrequest */</i></td></tr>
<tr><th id="11962">11962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_IN_LEN" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_IN_LEN">MC_CMD_EVB_PORT_ASSIGN_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="11963">11963</th><td><i>/* The port to assign. */</i></td></tr>
<tr><th id="11964">11964</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_IN_PORT_ID_OFST">MC_CMD_EVB_PORT_ASSIGN_IN_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="11965">11965</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_IN_PORT_ID_LEN">MC_CMD_EVB_PORT_ASSIGN_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="11966">11966</th><td><i>/* The target function to modify. */</i></td></tr>
<tr><th id="11967">11967</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_IN_FUNCTION_OFST" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_IN_FUNCTION_OFST">MC_CMD_EVB_PORT_ASSIGN_IN_FUNCTION_OFST</dfn> 4</u></td></tr>
<tr><th id="11968">11968</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_IN_FUNCTION_LEN" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_IN_FUNCTION_LEN">MC_CMD_EVB_PORT_ASSIGN_IN_FUNCTION_LEN</dfn> 4</u></td></tr>
<tr><th id="11969">11969</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_IN_PF_LBN" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_IN_PF_LBN">MC_CMD_EVB_PORT_ASSIGN_IN_PF_LBN</dfn> 0</u></td></tr>
<tr><th id="11970">11970</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_IN_PF_WIDTH" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_IN_PF_WIDTH">MC_CMD_EVB_PORT_ASSIGN_IN_PF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="11971">11971</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_IN_VF_LBN" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_IN_VF_LBN">MC_CMD_EVB_PORT_ASSIGN_IN_VF_LBN</dfn> 16</u></td></tr>
<tr><th id="11972">11972</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_IN_VF_WIDTH" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_IN_VF_WIDTH">MC_CMD_EVB_PORT_ASSIGN_IN_VF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="11973">11973</th><td></td></tr>
<tr><th id="11974">11974</th><td><i>/* MC_CMD_EVB_PORT_ASSIGN_OUT msgresponse */</i></td></tr>
<tr><th id="11975">11975</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_ASSIGN_OUT_LEN" data-ref="_M/MC_CMD_EVB_PORT_ASSIGN_OUT_LEN">MC_CMD_EVB_PORT_ASSIGN_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="11976">11976</th><td></td></tr>
<tr><th id="11977">11977</th><td></td></tr>
<tr><th id="11978">11978</th><td><i>/***********************************/</i></td></tr>
<tr><th id="11979">11979</th><td><i>/* MC_CMD_RDWR_A64_REGIONS</i></td></tr>
<tr><th id="11980">11980</th><td><i> * Assign the 64 bit region addresses.</i></td></tr>
<tr><th id="11981">11981</th><td><i> */</i></td></tr>
<tr><th id="11982">11982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS" data-ref="_M/MC_CMD_RDWR_A64_REGIONS">MC_CMD_RDWR_A64_REGIONS</dfn> 0x9b</u></td></tr>
<tr><th id="11983">11983</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x9b_PRIVILEGE_CTG">MC_CMD_0x9b_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="11984">11984</th><td></td></tr>
<tr><th id="11985">11985</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x9b_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x9b_PRIVILEGE_CTG">MC_CMD_0x9b_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="11986">11986</th><td></td></tr>
<tr><th id="11987">11987</th><td><i>/* MC_CMD_RDWR_A64_REGIONS_IN msgrequest */</i></td></tr>
<tr><th id="11988">11988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_LEN">MC_CMD_RDWR_A64_REGIONS_IN_LEN</dfn> 17</u></td></tr>
<tr><th id="11989">11989</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION0_OFST" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION0_OFST">MC_CMD_RDWR_A64_REGIONS_IN_REGION0_OFST</dfn> 0</u></td></tr>
<tr><th id="11990">11990</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION0_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION0_LEN">MC_CMD_RDWR_A64_REGIONS_IN_REGION0_LEN</dfn> 4</u></td></tr>
<tr><th id="11991">11991</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION1_OFST" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION1_OFST">MC_CMD_RDWR_A64_REGIONS_IN_REGION1_OFST</dfn> 4</u></td></tr>
<tr><th id="11992">11992</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION1_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION1_LEN">MC_CMD_RDWR_A64_REGIONS_IN_REGION1_LEN</dfn> 4</u></td></tr>
<tr><th id="11993">11993</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION2_OFST" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION2_OFST">MC_CMD_RDWR_A64_REGIONS_IN_REGION2_OFST</dfn> 8</u></td></tr>
<tr><th id="11994">11994</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION2_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION2_LEN">MC_CMD_RDWR_A64_REGIONS_IN_REGION2_LEN</dfn> 4</u></td></tr>
<tr><th id="11995">11995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION3_OFST" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION3_OFST">MC_CMD_RDWR_A64_REGIONS_IN_REGION3_OFST</dfn> 12</u></td></tr>
<tr><th id="11996">11996</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION3_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_REGION3_LEN">MC_CMD_RDWR_A64_REGIONS_IN_REGION3_LEN</dfn> 4</u></td></tr>
<tr><th id="11997">11997</th><td><i>/* Write enable bits 0-3, set to write, clear to read. */</i></td></tr>
<tr><th id="11998">11998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_LBN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_LBN">MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_LBN</dfn> 128</u></td></tr>
<tr><th id="11999">11999</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_WIDTH" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_WIDTH">MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12000">12000</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_BYTE_OFST" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_BYTE_OFST">MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_BYTE_OFST</dfn> 16</u></td></tr>
<tr><th id="12001">12001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_BYTE_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_BYTE_LEN">MC_CMD_RDWR_A64_REGIONS_IN_WRITE_MASK_BYTE_LEN</dfn> 1</u></td></tr>
<tr><th id="12002">12002</th><td></td></tr>
<tr><th id="12003">12003</th><td><i>/* MC_CMD_RDWR_A64_REGIONS_OUT msgresponse: This data always included</i></td></tr>
<tr><th id="12004">12004</th><td><i> * regardless of state of write bits in the request.</i></td></tr>
<tr><th id="12005">12005</th><td><i> */</i></td></tr>
<tr><th id="12006">12006</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_OUT_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_OUT_LEN">MC_CMD_RDWR_A64_REGIONS_OUT_LEN</dfn> 16</u></td></tr>
<tr><th id="12007">12007</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION0_OFST" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION0_OFST">MC_CMD_RDWR_A64_REGIONS_OUT_REGION0_OFST</dfn> 0</u></td></tr>
<tr><th id="12008">12008</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION0_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION0_LEN">MC_CMD_RDWR_A64_REGIONS_OUT_REGION0_LEN</dfn> 4</u></td></tr>
<tr><th id="12009">12009</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION1_OFST" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION1_OFST">MC_CMD_RDWR_A64_REGIONS_OUT_REGION1_OFST</dfn> 4</u></td></tr>
<tr><th id="12010">12010</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION1_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION1_LEN">MC_CMD_RDWR_A64_REGIONS_OUT_REGION1_LEN</dfn> 4</u></td></tr>
<tr><th id="12011">12011</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION2_OFST" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION2_OFST">MC_CMD_RDWR_A64_REGIONS_OUT_REGION2_OFST</dfn> 8</u></td></tr>
<tr><th id="12012">12012</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION2_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION2_LEN">MC_CMD_RDWR_A64_REGIONS_OUT_REGION2_LEN</dfn> 4</u></td></tr>
<tr><th id="12013">12013</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION3_OFST" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION3_OFST">MC_CMD_RDWR_A64_REGIONS_OUT_REGION3_OFST</dfn> 12</u></td></tr>
<tr><th id="12014">12014</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION3_LEN" data-ref="_M/MC_CMD_RDWR_A64_REGIONS_OUT_REGION3_LEN">MC_CMD_RDWR_A64_REGIONS_OUT_REGION3_LEN</dfn> 4</u></td></tr>
<tr><th id="12015">12015</th><td></td></tr>
<tr><th id="12016">12016</th><td></td></tr>
<tr><th id="12017">12017</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12018">12018</th><td><i>/* MC_CMD_ONLOAD_STACK_ALLOC</i></td></tr>
<tr><th id="12019">12019</th><td><i> * Allocate an Onload stack ID.</i></td></tr>
<tr><th id="12020">12020</th><td><i> */</i></td></tr>
<tr><th id="12021">12021</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_ALLOC" data-ref="_M/MC_CMD_ONLOAD_STACK_ALLOC">MC_CMD_ONLOAD_STACK_ALLOC</dfn> 0x9c</u></td></tr>
<tr><th id="12022">12022</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x9c_PRIVILEGE_CTG">MC_CMD_0x9c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12023">12023</th><td></td></tr>
<tr><th id="12024">12024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x9c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x9c_PRIVILEGE_CTG">MC_CMD_0x9c_PRIVILEGE_CTG</dfn> SRIOV_CTG_ONLOAD</u></td></tr>
<tr><th id="12025">12025</th><td></td></tr>
<tr><th id="12026">12026</th><td><i>/* MC_CMD_ONLOAD_STACK_ALLOC_IN msgrequest */</i></td></tr>
<tr><th id="12027">12027</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_ALLOC_IN_LEN" data-ref="_M/MC_CMD_ONLOAD_STACK_ALLOC_IN_LEN">MC_CMD_ONLOAD_STACK_ALLOC_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12028">12028</th><td><i>/* The handle of the owning upstream port */</i></td></tr>
<tr><th id="12029">12029</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_ALLOC_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_ONLOAD_STACK_ALLOC_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_ONLOAD_STACK_ALLOC_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12030">12030</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_ALLOC_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_ONLOAD_STACK_ALLOC_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_ONLOAD_STACK_ALLOC_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12031">12031</th><td></td></tr>
<tr><th id="12032">12032</th><td><i>/* MC_CMD_ONLOAD_STACK_ALLOC_OUT msgresponse */</i></td></tr>
<tr><th id="12033">12033</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_ALLOC_OUT_LEN" data-ref="_M/MC_CMD_ONLOAD_STACK_ALLOC_OUT_LEN">MC_CMD_ONLOAD_STACK_ALLOC_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="12034">12034</th><td><i>/* The handle of the new Onload stack */</i></td></tr>
<tr><th id="12035">12035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_ALLOC_OUT_ONLOAD_STACK_ID_OFST" data-ref="_M/MC_CMD_ONLOAD_STACK_ALLOC_OUT_ONLOAD_STACK_ID_OFST">MC_CMD_ONLOAD_STACK_ALLOC_OUT_ONLOAD_STACK_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12036">12036</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_ALLOC_OUT_ONLOAD_STACK_ID_LEN" data-ref="_M/MC_CMD_ONLOAD_STACK_ALLOC_OUT_ONLOAD_STACK_ID_LEN">MC_CMD_ONLOAD_STACK_ALLOC_OUT_ONLOAD_STACK_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12037">12037</th><td></td></tr>
<tr><th id="12038">12038</th><td></td></tr>
<tr><th id="12039">12039</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12040">12040</th><td><i>/* MC_CMD_ONLOAD_STACK_FREE</i></td></tr>
<tr><th id="12041">12041</th><td><i> * Free an Onload stack ID.</i></td></tr>
<tr><th id="12042">12042</th><td><i> */</i></td></tr>
<tr><th id="12043">12043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_FREE" data-ref="_M/MC_CMD_ONLOAD_STACK_FREE">MC_CMD_ONLOAD_STACK_FREE</dfn> 0x9d</u></td></tr>
<tr><th id="12044">12044</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x9d_PRIVILEGE_CTG">MC_CMD_0x9d_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12045">12045</th><td></td></tr>
<tr><th id="12046">12046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x9d_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x9d_PRIVILEGE_CTG">MC_CMD_0x9d_PRIVILEGE_CTG</dfn> SRIOV_CTG_ONLOAD</u></td></tr>
<tr><th id="12047">12047</th><td></td></tr>
<tr><th id="12048">12048</th><td><i>/* MC_CMD_ONLOAD_STACK_FREE_IN msgrequest */</i></td></tr>
<tr><th id="12049">12049</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_FREE_IN_LEN" data-ref="_M/MC_CMD_ONLOAD_STACK_FREE_IN_LEN">MC_CMD_ONLOAD_STACK_FREE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12050">12050</th><td><i>/* The handle of the Onload stack */</i></td></tr>
<tr><th id="12051">12051</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_FREE_IN_ONLOAD_STACK_ID_OFST" data-ref="_M/MC_CMD_ONLOAD_STACK_FREE_IN_ONLOAD_STACK_ID_OFST">MC_CMD_ONLOAD_STACK_FREE_IN_ONLOAD_STACK_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12052">12052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_FREE_IN_ONLOAD_STACK_ID_LEN" data-ref="_M/MC_CMD_ONLOAD_STACK_FREE_IN_ONLOAD_STACK_ID_LEN">MC_CMD_ONLOAD_STACK_FREE_IN_ONLOAD_STACK_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12053">12053</th><td></td></tr>
<tr><th id="12054">12054</th><td><i>/* MC_CMD_ONLOAD_STACK_FREE_OUT msgresponse */</i></td></tr>
<tr><th id="12055">12055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ONLOAD_STACK_FREE_OUT_LEN" data-ref="_M/MC_CMD_ONLOAD_STACK_FREE_OUT_LEN">MC_CMD_ONLOAD_STACK_FREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12056">12056</th><td></td></tr>
<tr><th id="12057">12057</th><td></td></tr>
<tr><th id="12058">12058</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12059">12059</th><td><i>/* MC_CMD_RSS_CONTEXT_ALLOC</i></td></tr>
<tr><th id="12060">12060</th><td><i> * Allocate an RSS context.</i></td></tr>
<tr><th id="12061">12061</th><td><i> */</i></td></tr>
<tr><th id="12062">12062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC">MC_CMD_RSS_CONTEXT_ALLOC</dfn> 0x9e</u></td></tr>
<tr><th id="12063">12063</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x9e_PRIVILEGE_CTG">MC_CMD_0x9e_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12064">12064</th><td></td></tr>
<tr><th id="12065">12065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x9e_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x9e_PRIVILEGE_CTG">MC_CMD_0x9e_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12066">12066</th><td></td></tr>
<tr><th id="12067">12067</th><td><i>/* MC_CMD_RSS_CONTEXT_ALLOC_IN msgrequest */</i></td></tr>
<tr><th id="12068">12068</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_LEN">MC_CMD_RSS_CONTEXT_ALLOC_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="12069">12069</th><td><i>/* The handle of the owning upstream port */</i></td></tr>
<tr><th id="12070">12070</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_RSS_CONTEXT_ALLOC_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12071">12071</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_RSS_CONTEXT_ALLOC_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12072">12072</th><td><i>/* The type of context to allocate */</i></td></tr>
<tr><th id="12073">12073</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_OFST">MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="12074">12074</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_LEN">MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="12075">12075</th><td><i>/* enum: Allocate a context for exclusive use. The key and indirection table</i></td></tr>
<tr><th id="12076">12076</th><td><i> * must be explicitly configured.</i></td></tr>
<tr><th id="12077">12077</th><td><i> */</i></td></tr>
<tr><th id="12078">12078</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_EXCLUSIVE" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_EXCLUSIVE">MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_EXCLUSIVE</dfn> 0x0</u></td></tr>
<tr><th id="12079">12079</th><td><i>/* enum: Allocate a context for shared use; this will spread across a range of</i></td></tr>
<tr><th id="12080">12080</th><td><i> * queues, but the key and indirection table are pre-configured and may not be</i></td></tr>
<tr><th id="12081">12081</th><td><i> * changed. For this mode, NUM_QUEUES must 2, 4, 8, 16, 32 or 64.</i></td></tr>
<tr><th id="12082">12082</th><td><i> */</i></td></tr>
<tr><th id="12083">12083</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_SHARED" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_SHARED">MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_SHARED</dfn> 0x1</u></td></tr>
<tr><th id="12084">12084</th><td><i>/* Number of queues spanned by this context, in the range 1-64; valid offsets</i></td></tr>
<tr><th id="12085">12085</th><td><i> * in the indirection table will be in the range 0 to NUM_QUEUES-1.</i></td></tr>
<tr><th id="12086">12086</th><td><i> */</i></td></tr>
<tr><th id="12087">12087</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_NUM_QUEUES_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_NUM_QUEUES_OFST">MC_CMD_RSS_CONTEXT_ALLOC_IN_NUM_QUEUES_OFST</dfn> 8</u></td></tr>
<tr><th id="12088">12088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_NUM_QUEUES_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_IN_NUM_QUEUES_LEN">MC_CMD_RSS_CONTEXT_ALLOC_IN_NUM_QUEUES_LEN</dfn> 4</u></td></tr>
<tr><th id="12089">12089</th><td></td></tr>
<tr><th id="12090">12090</th><td><i>/* MC_CMD_RSS_CONTEXT_ALLOC_OUT msgresponse */</i></td></tr>
<tr><th id="12091">12091</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_OUT_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_OUT_LEN">MC_CMD_RSS_CONTEXT_ALLOC_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="12092">12092</th><td><i>/* The handle of the new RSS context. This should be considered opaque to the</i></td></tr>
<tr><th id="12093">12093</th><td><i> * host, although a value of 0xFFFFFFFF is guaranteed never to be a valid</i></td></tr>
<tr><th id="12094">12094</th><td><i> * handle.</i></td></tr>
<tr><th id="12095">12095</th><td><i> */</i></td></tr>
<tr><th id="12096">12096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID_OFST">MC_CMD_RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12097">12097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID_LEN">MC_CMD_RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12098">12098</th><td><i>/* enum: guaranteed invalid RSS context handle value */</i></td></tr>
<tr><th id="12099">12099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID_INVALID" data-ref="_M/MC_CMD_RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID_INVALID">MC_CMD_RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID_INVALID</dfn> 0xffffffff</u></td></tr>
<tr><th id="12100">12100</th><td></td></tr>
<tr><th id="12101">12101</th><td></td></tr>
<tr><th id="12102">12102</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12103">12103</th><td><i>/* MC_CMD_RSS_CONTEXT_FREE</i></td></tr>
<tr><th id="12104">12104</th><td><i> * Free an RSS context.</i></td></tr>
<tr><th id="12105">12105</th><td><i> */</i></td></tr>
<tr><th id="12106">12106</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_FREE" data-ref="_M/MC_CMD_RSS_CONTEXT_FREE">MC_CMD_RSS_CONTEXT_FREE</dfn> 0x9f</u></td></tr>
<tr><th id="12107">12107</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x9f_PRIVILEGE_CTG">MC_CMD_0x9f_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12108">12108</th><td></td></tr>
<tr><th id="12109">12109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x9f_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x9f_PRIVILEGE_CTG">MC_CMD_0x9f_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12110">12110</th><td></td></tr>
<tr><th id="12111">12111</th><td><i>/* MC_CMD_RSS_CONTEXT_FREE_IN msgrequest */</i></td></tr>
<tr><th id="12112">12112</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_FREE_IN_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_FREE_IN_LEN">MC_CMD_RSS_CONTEXT_FREE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12113">12113</th><td><i>/* The handle of the RSS context */</i></td></tr>
<tr><th id="12114">12114</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_FREE_IN_RSS_CONTEXT_ID_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_FREE_IN_RSS_CONTEXT_ID_OFST">MC_CMD_RSS_CONTEXT_FREE_IN_RSS_CONTEXT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12115">12115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_FREE_IN_RSS_CONTEXT_ID_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_FREE_IN_RSS_CONTEXT_ID_LEN">MC_CMD_RSS_CONTEXT_FREE_IN_RSS_CONTEXT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12116">12116</th><td></td></tr>
<tr><th id="12117">12117</th><td><i>/* MC_CMD_RSS_CONTEXT_FREE_OUT msgresponse */</i></td></tr>
<tr><th id="12118">12118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_FREE_OUT_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_FREE_OUT_LEN">MC_CMD_RSS_CONTEXT_FREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12119">12119</th><td></td></tr>
<tr><th id="12120">12120</th><td></td></tr>
<tr><th id="12121">12121</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12122">12122</th><td><i>/* MC_CMD_RSS_CONTEXT_SET_KEY</i></td></tr>
<tr><th id="12123">12123</th><td><i> * Set the Toeplitz hash key for an RSS context.</i></td></tr>
<tr><th id="12124">12124</th><td><i> */</i></td></tr>
<tr><th id="12125">12125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_KEY" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_KEY">MC_CMD_RSS_CONTEXT_SET_KEY</dfn> 0xa0</u></td></tr>
<tr><th id="12126">12126</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa0_PRIVILEGE_CTG">MC_CMD_0xa0_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12127">12127</th><td></td></tr>
<tr><th id="12128">12128</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa0_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa0_PRIVILEGE_CTG">MC_CMD_0xa0_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12129">12129</th><td></td></tr>
<tr><th id="12130">12130</th><td><i>/* MC_CMD_RSS_CONTEXT_SET_KEY_IN msgrequest */</i></td></tr>
<tr><th id="12131">12131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_LEN">MC_CMD_RSS_CONTEXT_SET_KEY_IN_LEN</dfn> 44</u></td></tr>
<tr><th id="12132">12132</th><td><i>/* The handle of the RSS context */</i></td></tr>
<tr><th id="12133">12133</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_RSS_CONTEXT_ID_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_RSS_CONTEXT_ID_OFST">MC_CMD_RSS_CONTEXT_SET_KEY_IN_RSS_CONTEXT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12134">12134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_RSS_CONTEXT_ID_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_RSS_CONTEXT_ID_LEN">MC_CMD_RSS_CONTEXT_SET_KEY_IN_RSS_CONTEXT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12135">12135</th><td><i>/* The 40-byte Toeplitz hash key (TBD endianness issues?) */</i></td></tr>
<tr><th id="12136">12136</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY_OFST">MC_CMD_RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY_OFST</dfn> 4</u></td></tr>
<tr><th id="12137">12137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY_LEN">MC_CMD_RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY_LEN</dfn> 40</u></td></tr>
<tr><th id="12138">12138</th><td></td></tr>
<tr><th id="12139">12139</th><td><i>/* MC_CMD_RSS_CONTEXT_SET_KEY_OUT msgresponse */</i></td></tr>
<tr><th id="12140">12140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_KEY_OUT_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_KEY_OUT_LEN">MC_CMD_RSS_CONTEXT_SET_KEY_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12141">12141</th><td></td></tr>
<tr><th id="12142">12142</th><td></td></tr>
<tr><th id="12143">12143</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12144">12144</th><td><i>/* MC_CMD_RSS_CONTEXT_GET_KEY</i></td></tr>
<tr><th id="12145">12145</th><td><i> * Get the Toeplitz hash key for an RSS context.</i></td></tr>
<tr><th id="12146">12146</th><td><i> */</i></td></tr>
<tr><th id="12147">12147</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_KEY" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_KEY">MC_CMD_RSS_CONTEXT_GET_KEY</dfn> 0xa1</u></td></tr>
<tr><th id="12148">12148</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa1_PRIVILEGE_CTG">MC_CMD_0xa1_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12149">12149</th><td></td></tr>
<tr><th id="12150">12150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa1_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa1_PRIVILEGE_CTG">MC_CMD_0xa1_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12151">12151</th><td></td></tr>
<tr><th id="12152">12152</th><td><i>/* MC_CMD_RSS_CONTEXT_GET_KEY_IN msgrequest */</i></td></tr>
<tr><th id="12153">12153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_KEY_IN_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_KEY_IN_LEN">MC_CMD_RSS_CONTEXT_GET_KEY_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12154">12154</th><td><i>/* The handle of the RSS context */</i></td></tr>
<tr><th id="12155">12155</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_KEY_IN_RSS_CONTEXT_ID_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_KEY_IN_RSS_CONTEXT_ID_OFST">MC_CMD_RSS_CONTEXT_GET_KEY_IN_RSS_CONTEXT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12156">12156</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_KEY_IN_RSS_CONTEXT_ID_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_KEY_IN_RSS_CONTEXT_ID_LEN">MC_CMD_RSS_CONTEXT_GET_KEY_IN_RSS_CONTEXT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12157">12157</th><td></td></tr>
<tr><th id="12158">12158</th><td><i>/* MC_CMD_RSS_CONTEXT_GET_KEY_OUT msgresponse */</i></td></tr>
<tr><th id="12159">12159</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_KEY_OUT_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_KEY_OUT_LEN">MC_CMD_RSS_CONTEXT_GET_KEY_OUT_LEN</dfn> 44</u></td></tr>
<tr><th id="12160">12160</th><td><i>/* The 40-byte Toeplitz hash key (TBD endianness issues?) */</i></td></tr>
<tr><th id="12161">12161</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_KEY_OUT_TOEPLITZ_KEY_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_KEY_OUT_TOEPLITZ_KEY_OFST">MC_CMD_RSS_CONTEXT_GET_KEY_OUT_TOEPLITZ_KEY_OFST</dfn> 4</u></td></tr>
<tr><th id="12162">12162</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_KEY_OUT_TOEPLITZ_KEY_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_KEY_OUT_TOEPLITZ_KEY_LEN">MC_CMD_RSS_CONTEXT_GET_KEY_OUT_TOEPLITZ_KEY_LEN</dfn> 40</u></td></tr>
<tr><th id="12163">12163</th><td></td></tr>
<tr><th id="12164">12164</th><td></td></tr>
<tr><th id="12165">12165</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12166">12166</th><td><i>/* MC_CMD_RSS_CONTEXT_SET_TABLE</i></td></tr>
<tr><th id="12167">12167</th><td><i> * Set the indirection table for an RSS context.</i></td></tr>
<tr><th id="12168">12168</th><td><i> */</i></td></tr>
<tr><th id="12169">12169</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_TABLE" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_TABLE">MC_CMD_RSS_CONTEXT_SET_TABLE</dfn> 0xa2</u></td></tr>
<tr><th id="12170">12170</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa2_PRIVILEGE_CTG">MC_CMD_0xa2_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12171">12171</th><td></td></tr>
<tr><th id="12172">12172</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa2_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa2_PRIVILEGE_CTG">MC_CMD_0xa2_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12173">12173</th><td></td></tr>
<tr><th id="12174">12174</th><td><i>/* MC_CMD_RSS_CONTEXT_SET_TABLE_IN msgrequest */</i></td></tr>
<tr><th id="12175">12175</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_LEN">MC_CMD_RSS_CONTEXT_SET_TABLE_IN_LEN</dfn> 132</u></td></tr>
<tr><th id="12176">12176</th><td><i>/* The handle of the RSS context */</i></td></tr>
<tr><th id="12177">12177</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_RSS_CONTEXT_ID_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_RSS_CONTEXT_ID_OFST">MC_CMD_RSS_CONTEXT_SET_TABLE_IN_RSS_CONTEXT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12178">12178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_RSS_CONTEXT_ID_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_RSS_CONTEXT_ID_LEN">MC_CMD_RSS_CONTEXT_SET_TABLE_IN_RSS_CONTEXT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12179">12179</th><td><i>/* The 128-byte indirection table (1 byte per entry) */</i></td></tr>
<tr><th id="12180">12180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_INDIRECTION_TABLE_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_INDIRECTION_TABLE_OFST">MC_CMD_RSS_CONTEXT_SET_TABLE_IN_INDIRECTION_TABLE_OFST</dfn> 4</u></td></tr>
<tr><th id="12181">12181</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_INDIRECTION_TABLE_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_IN_INDIRECTION_TABLE_LEN">MC_CMD_RSS_CONTEXT_SET_TABLE_IN_INDIRECTION_TABLE_LEN</dfn> 128</u></td></tr>
<tr><th id="12182">12182</th><td></td></tr>
<tr><th id="12183">12183</th><td><i>/* MC_CMD_RSS_CONTEXT_SET_TABLE_OUT msgresponse */</i></td></tr>
<tr><th id="12184">12184</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_OUT_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_TABLE_OUT_LEN">MC_CMD_RSS_CONTEXT_SET_TABLE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12185">12185</th><td></td></tr>
<tr><th id="12186">12186</th><td></td></tr>
<tr><th id="12187">12187</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12188">12188</th><td><i>/* MC_CMD_RSS_CONTEXT_GET_TABLE</i></td></tr>
<tr><th id="12189">12189</th><td><i> * Get the indirection table for an RSS context.</i></td></tr>
<tr><th id="12190">12190</th><td><i> */</i></td></tr>
<tr><th id="12191">12191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_TABLE" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_TABLE">MC_CMD_RSS_CONTEXT_GET_TABLE</dfn> 0xa3</u></td></tr>
<tr><th id="12192">12192</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa3_PRIVILEGE_CTG">MC_CMD_0xa3_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12193">12193</th><td></td></tr>
<tr><th id="12194">12194</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa3_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa3_PRIVILEGE_CTG">MC_CMD_0xa3_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12195">12195</th><td></td></tr>
<tr><th id="12196">12196</th><td><i>/* MC_CMD_RSS_CONTEXT_GET_TABLE_IN msgrequest */</i></td></tr>
<tr><th id="12197">12197</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_IN_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_IN_LEN">MC_CMD_RSS_CONTEXT_GET_TABLE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12198">12198</th><td><i>/* The handle of the RSS context */</i></td></tr>
<tr><th id="12199">12199</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_IN_RSS_CONTEXT_ID_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_IN_RSS_CONTEXT_ID_OFST">MC_CMD_RSS_CONTEXT_GET_TABLE_IN_RSS_CONTEXT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12200">12200</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_IN_RSS_CONTEXT_ID_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_IN_RSS_CONTEXT_ID_LEN">MC_CMD_RSS_CONTEXT_GET_TABLE_IN_RSS_CONTEXT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12201">12201</th><td></td></tr>
<tr><th id="12202">12202</th><td><i>/* MC_CMD_RSS_CONTEXT_GET_TABLE_OUT msgresponse */</i></td></tr>
<tr><th id="12203">12203</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_OUT_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_OUT_LEN">MC_CMD_RSS_CONTEXT_GET_TABLE_OUT_LEN</dfn> 132</u></td></tr>
<tr><th id="12204">12204</th><td><i>/* The 128-byte indirection table (1 byte per entry) */</i></td></tr>
<tr><th id="12205">12205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_OUT_INDIRECTION_TABLE_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_OUT_INDIRECTION_TABLE_OFST">MC_CMD_RSS_CONTEXT_GET_TABLE_OUT_INDIRECTION_TABLE_OFST</dfn> 4</u></td></tr>
<tr><th id="12206">12206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_OUT_INDIRECTION_TABLE_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_TABLE_OUT_INDIRECTION_TABLE_LEN">MC_CMD_RSS_CONTEXT_GET_TABLE_OUT_INDIRECTION_TABLE_LEN</dfn> 128</u></td></tr>
<tr><th id="12207">12207</th><td></td></tr>
<tr><th id="12208">12208</th><td></td></tr>
<tr><th id="12209">12209</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12210">12210</th><td><i>/* MC_CMD_RSS_CONTEXT_SET_FLAGS</i></td></tr>
<tr><th id="12211">12211</th><td><i> * Set various control flags for an RSS context.</i></td></tr>
<tr><th id="12212">12212</th><td><i> */</i></td></tr>
<tr><th id="12213">12213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS">MC_CMD_RSS_CONTEXT_SET_FLAGS</dfn> 0xe1</u></td></tr>
<tr><th id="12214">12214</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xe1_PRIVILEGE_CTG">MC_CMD_0xe1_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12215">12215</th><td></td></tr>
<tr><th id="12216">12216</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xe1_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xe1_PRIVILEGE_CTG">MC_CMD_0xe1_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12217">12217</th><td></td></tr>
<tr><th id="12218">12218</th><td><i>/* MC_CMD_RSS_CONTEXT_SET_FLAGS_IN msgrequest */</i></td></tr>
<tr><th id="12219">12219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_LEN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="12220">12220</th><td><i>/* The handle of the RSS context */</i></td></tr>
<tr><th id="12221">12221</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RSS_CONTEXT_ID_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RSS_CONTEXT_ID_OFST">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RSS_CONTEXT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12222">12222</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RSS_CONTEXT_ID_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RSS_CONTEXT_ID_LEN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RSS_CONTEXT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12223">12223</th><td><i>/* Hash control flags. The _EN bits are always supported, but new modes are</i></td></tr>
<tr><th id="12224">12224</th><td><i> * available when ADDITIONAL_RSS_MODES is reported by MC_CMD_GET_CAPABILITIES:</i></td></tr>
<tr><th id="12225">12225</th><td><i> * in this case, the MODE fields may be set to non-zero values, and will take</i></td></tr>
<tr><th id="12226">12226</th><td><i> * effect regardless of the settings of the _EN flags. See the RSS_MODE</i></td></tr>
<tr><th id="12227">12227</th><td><i> * structure for the meaning of the mode bits. Drivers must check the</i></td></tr>
<tr><th id="12228">12228</th><td><i> * capability before trying to set any _MODE fields, as older firmware will</i></td></tr>
<tr><th id="12229">12229</th><td><i> * reject any attempt to set the FLAGS field to a value &gt; 0xff with EINVAL. In</i></td></tr>
<tr><th id="12230">12230</th><td><i> * the case where all the _MODE flags are zero, the _EN flags take effect,</i></td></tr>
<tr><th id="12231">12231</th><td><i> * providing backward compatibility for existing drivers. (Setting all _MODE</i></td></tr>
<tr><th id="12232">12232</th><td><i> * *and* all _EN flags to zero is valid, to disable RSS spreading for that</i></td></tr>
<tr><th id="12233">12233</th><td><i> * particular packet type.)</i></td></tr>
<tr><th id="12234">12234</th><td><i> */</i></td></tr>
<tr><th id="12235">12235</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_FLAGS_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_FLAGS_OFST">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="12236">12236</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_FLAGS_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_FLAGS_LEN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="12237">12237</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV4_EN_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV4_EN_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV4_EN_LBN</dfn> 0</u></td></tr>
<tr><th id="12238">12238</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV4_EN_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV4_EN_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV4_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12239">12239</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV4_EN_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV4_EN_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV4_EN_LBN</dfn> 1</u></td></tr>
<tr><th id="12240">12240</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV4_EN_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV4_EN_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV4_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12241">12241</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV6_EN_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV6_EN_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV6_EN_LBN</dfn> 2</u></td></tr>
<tr><th id="12242">12242</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV6_EN_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV6_EN_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV6_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12243">12243</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV6_EN_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV6_EN_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV6_EN_LBN</dfn> 3</u></td></tr>
<tr><th id="12244">12244</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV6_EN_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV6_EN_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV6_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12245">12245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RESERVED_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RESERVED_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RESERVED_LBN</dfn> 4</u></td></tr>
<tr><th id="12246">12246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RESERVED_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RESERVED_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_RESERVED_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12247">12247</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV4_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV4_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV4_RSS_MODE_LBN</dfn> 8</u></td></tr>
<tr><th id="12248">12248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV4_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV4_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV4_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12249">12249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV4_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV4_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV4_RSS_MODE_LBN</dfn> 12</u></td></tr>
<tr><th id="12250">12250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV4_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV4_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV4_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12251">12251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV4_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV4_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV4_RSS_MODE_LBN</dfn> 16</u></td></tr>
<tr><th id="12252">12252</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV4_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV4_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV4_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12253">12253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV6_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV6_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV6_RSS_MODE_LBN</dfn> 20</u></td></tr>
<tr><th id="12254">12254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV6_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV6_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV6_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12255">12255</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV6_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV6_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV6_RSS_MODE_LBN</dfn> 24</u></td></tr>
<tr><th id="12256">12256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV6_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV6_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV6_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12257">12257</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV6_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV6_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV6_RSS_MODE_LBN</dfn> 28</u></td></tr>
<tr><th id="12258">12258</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV6_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV6_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV6_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12259">12259</th><td></td></tr>
<tr><th id="12260">12260</th><td><i>/* MC_CMD_RSS_CONTEXT_SET_FLAGS_OUT msgresponse */</i></td></tr>
<tr><th id="12261">12261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_OUT_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_SET_FLAGS_OUT_LEN">MC_CMD_RSS_CONTEXT_SET_FLAGS_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12262">12262</th><td></td></tr>
<tr><th id="12263">12263</th><td></td></tr>
<tr><th id="12264">12264</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12265">12265</th><td><i>/* MC_CMD_RSS_CONTEXT_GET_FLAGS</i></td></tr>
<tr><th id="12266">12266</th><td><i> * Get various control flags for an RSS context.</i></td></tr>
<tr><th id="12267">12267</th><td><i> */</i></td></tr>
<tr><th id="12268">12268</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS">MC_CMD_RSS_CONTEXT_GET_FLAGS</dfn> 0xe2</u></td></tr>
<tr><th id="12269">12269</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xe2_PRIVILEGE_CTG">MC_CMD_0xe2_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12270">12270</th><td></td></tr>
<tr><th id="12271">12271</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xe2_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xe2_PRIVILEGE_CTG">MC_CMD_0xe2_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12272">12272</th><td></td></tr>
<tr><th id="12273">12273</th><td><i>/* MC_CMD_RSS_CONTEXT_GET_FLAGS_IN msgrequest */</i></td></tr>
<tr><th id="12274">12274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_IN_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_IN_LEN">MC_CMD_RSS_CONTEXT_GET_FLAGS_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12275">12275</th><td><i>/* The handle of the RSS context */</i></td></tr>
<tr><th id="12276">12276</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_IN_RSS_CONTEXT_ID_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_IN_RSS_CONTEXT_ID_OFST">MC_CMD_RSS_CONTEXT_GET_FLAGS_IN_RSS_CONTEXT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12277">12277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_IN_RSS_CONTEXT_ID_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_IN_RSS_CONTEXT_ID_LEN">MC_CMD_RSS_CONTEXT_GET_FLAGS_IN_RSS_CONTEXT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12278">12278</th><td></td></tr>
<tr><th id="12279">12279</th><td><i>/* MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT msgresponse */</i></td></tr>
<tr><th id="12280">12280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_LEN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="12281">12281</th><td><i>/* Hash control flags. If all _MODE bits are zero (which will always be true</i></td></tr>
<tr><th id="12282">12282</th><td><i> * for older firmware which does not report the ADDITIONAL_RSS_MODES</i></td></tr>
<tr><th id="12283">12283</th><td><i> * capability), the _EN bits report the state. If any _MODE bits are non-zero</i></td></tr>
<tr><th id="12284">12284</th><td><i> * (which will only be true when the firmware reports ADDITIONAL_RSS_MODES)</i></td></tr>
<tr><th id="12285">12285</th><td><i> * then the _EN bits should be disregarded, although the _MODE flags are</i></td></tr>
<tr><th id="12286">12286</th><td><i> * guaranteed to be consistent with the _EN flags for a freshly-allocated RSS</i></td></tr>
<tr><th id="12287">12287</th><td><i> * context and in the case where the _EN flags were used in the SET. This</i></td></tr>
<tr><th id="12288">12288</th><td><i> * provides backward compatibility: old drivers will not be attempting to</i></td></tr>
<tr><th id="12289">12289</th><td><i> * derive any meaning from the _MODE bits (and can never set them to any value</i></td></tr>
<tr><th id="12290">12290</th><td><i> * not representable by the _EN bits); new drivers can always determine the</i></td></tr>
<tr><th id="12291">12291</th><td><i> * mode by looking only at the _MODE bits; the value returned by a GET can</i></td></tr>
<tr><th id="12292">12292</th><td><i> * always be used for a SET regardless of old/new driver vs. old/new firmware.</i></td></tr>
<tr><th id="12293">12293</th><td><i> */</i></td></tr>
<tr><th id="12294">12294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_FLAGS_OFST">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="12295">12295</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_FLAGS_LEN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="12296">12296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV4_EN_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV4_EN_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV4_EN_LBN</dfn> 0</u></td></tr>
<tr><th id="12297">12297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV4_EN_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV4_EN_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV4_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12298">12298</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV4_EN_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV4_EN_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV4_EN_LBN</dfn> 1</u></td></tr>
<tr><th id="12299">12299</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV4_EN_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV4_EN_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV4_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12300">12300</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV6_EN_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV6_EN_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV6_EN_LBN</dfn> 2</u></td></tr>
<tr><th id="12301">12301</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV6_EN_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV6_EN_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_IPV6_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12302">12302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV6_EN_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV6_EN_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV6_EN_LBN</dfn> 3</u></td></tr>
<tr><th id="12303">12303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV6_EN_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV6_EN_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TOEPLITZ_TCPV6_EN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12304">12304</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_RESERVED_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_RESERVED_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_RESERVED_LBN</dfn> 4</u></td></tr>
<tr><th id="12305">12305</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_RESERVED_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_RESERVED_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_RESERVED_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12306">12306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV4_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV4_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV4_RSS_MODE_LBN</dfn> 8</u></td></tr>
<tr><th id="12307">12307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV4_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV4_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV4_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12308">12308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV4_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV4_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV4_RSS_MODE_LBN</dfn> 12</u></td></tr>
<tr><th id="12309">12309</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV4_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV4_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV4_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12310">12310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV4_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV4_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV4_RSS_MODE_LBN</dfn> 16</u></td></tr>
<tr><th id="12311">12311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV4_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV4_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV4_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12312">12312</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV6_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV6_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV6_RSS_MODE_LBN</dfn> 20</u></td></tr>
<tr><th id="12313">12313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV6_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV6_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_TCP_IPV6_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12314">12314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV6_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV6_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV6_RSS_MODE_LBN</dfn> 24</u></td></tr>
<tr><th id="12315">12315</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV6_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV6_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_UDP_IPV6_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12316">12316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV6_RSS_MODE_LBN" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV6_RSS_MODE_LBN">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV6_RSS_MODE_LBN</dfn> 28</u></td></tr>
<tr><th id="12317">12317</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV6_RSS_MODE_WIDTH" data-ref="_M/MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV6_RSS_MODE_WIDTH">MC_CMD_RSS_CONTEXT_GET_FLAGS_OUT_OTHER_IPV6_RSS_MODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="12318">12318</th><td></td></tr>
<tr><th id="12319">12319</th><td></td></tr>
<tr><th id="12320">12320</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12321">12321</th><td><i>/* MC_CMD_DOT1P_MAPPING_ALLOC</i></td></tr>
<tr><th id="12322">12322</th><td><i> * Allocate a .1p mapping.</i></td></tr>
<tr><th id="12323">12323</th><td><i> */</i></td></tr>
<tr><th id="12324">12324</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC">MC_CMD_DOT1P_MAPPING_ALLOC</dfn> 0xa4</u></td></tr>
<tr><th id="12325">12325</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa4_PRIVILEGE_CTG">MC_CMD_0xa4_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12326">12326</th><td></td></tr>
<tr><th id="12327">12327</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa4_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa4_PRIVILEGE_CTG">MC_CMD_0xa4_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="12328">12328</th><td></td></tr>
<tr><th id="12329">12329</th><td><i>/* MC_CMD_DOT1P_MAPPING_ALLOC_IN msgrequest */</i></td></tr>
<tr><th id="12330">12330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_LEN">MC_CMD_DOT1P_MAPPING_ALLOC_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="12331">12331</th><td><i>/* The handle of the owning upstream port */</i></td></tr>
<tr><th id="12332">12332</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_UPSTREAM_PORT_ID_OFST" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_UPSTREAM_PORT_ID_OFST">MC_CMD_DOT1P_MAPPING_ALLOC_IN_UPSTREAM_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12333">12333</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_UPSTREAM_PORT_ID_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_UPSTREAM_PORT_ID_LEN">MC_CMD_DOT1P_MAPPING_ALLOC_IN_UPSTREAM_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12334">12334</th><td><i>/* Number of queues spanned by this mapping, in the range 1-64; valid fixed</i></td></tr>
<tr><th id="12335">12335</th><td><i> * offsets in the mapping table will be in the range 0 to NUM_QUEUES-1, and</i></td></tr>
<tr><th id="12336">12336</th><td><i> * referenced RSS contexts must span no more than this number.</i></td></tr>
<tr><th id="12337">12337</th><td><i> */</i></td></tr>
<tr><th id="12338">12338</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_NUM_QUEUES_OFST" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_NUM_QUEUES_OFST">MC_CMD_DOT1P_MAPPING_ALLOC_IN_NUM_QUEUES_OFST</dfn> 4</u></td></tr>
<tr><th id="12339">12339</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_NUM_QUEUES_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC_IN_NUM_QUEUES_LEN">MC_CMD_DOT1P_MAPPING_ALLOC_IN_NUM_QUEUES_LEN</dfn> 4</u></td></tr>
<tr><th id="12340">12340</th><td></td></tr>
<tr><th id="12341">12341</th><td><i>/* MC_CMD_DOT1P_MAPPING_ALLOC_OUT msgresponse */</i></td></tr>
<tr><th id="12342">12342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC_OUT_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC_OUT_LEN">MC_CMD_DOT1P_MAPPING_ALLOC_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="12343">12343</th><td><i>/* The handle of the new .1p mapping. This should be considered opaque to the</i></td></tr>
<tr><th id="12344">12344</th><td><i> * host, although a value of 0xFFFFFFFF is guaranteed never to be a valid</i></td></tr>
<tr><th id="12345">12345</th><td><i> * handle.</i></td></tr>
<tr><th id="12346">12346</th><td><i> */</i></td></tr>
<tr><th id="12347">12347</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC_OUT_DOT1P_MAPPING_ID_OFST" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC_OUT_DOT1P_MAPPING_ID_OFST">MC_CMD_DOT1P_MAPPING_ALLOC_OUT_DOT1P_MAPPING_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12348">12348</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC_OUT_DOT1P_MAPPING_ID_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC_OUT_DOT1P_MAPPING_ID_LEN">MC_CMD_DOT1P_MAPPING_ALLOC_OUT_DOT1P_MAPPING_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12349">12349</th><td><i>/* enum: guaranteed invalid .1p mapping handle value */</i></td></tr>
<tr><th id="12350">12350</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_ALLOC_OUT_DOT1P_MAPPING_ID_INVALID" data-ref="_M/MC_CMD_DOT1P_MAPPING_ALLOC_OUT_DOT1P_MAPPING_ID_INVALID">MC_CMD_DOT1P_MAPPING_ALLOC_OUT_DOT1P_MAPPING_ID_INVALID</dfn> 0xffffffff</u></td></tr>
<tr><th id="12351">12351</th><td></td></tr>
<tr><th id="12352">12352</th><td></td></tr>
<tr><th id="12353">12353</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12354">12354</th><td><i>/* MC_CMD_DOT1P_MAPPING_FREE</i></td></tr>
<tr><th id="12355">12355</th><td><i> * Free a .1p mapping.</i></td></tr>
<tr><th id="12356">12356</th><td><i> */</i></td></tr>
<tr><th id="12357">12357</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_FREE" data-ref="_M/MC_CMD_DOT1P_MAPPING_FREE">MC_CMD_DOT1P_MAPPING_FREE</dfn> 0xa5</u></td></tr>
<tr><th id="12358">12358</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa5_PRIVILEGE_CTG">MC_CMD_0xa5_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12359">12359</th><td></td></tr>
<tr><th id="12360">12360</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa5_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa5_PRIVILEGE_CTG">MC_CMD_0xa5_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="12361">12361</th><td></td></tr>
<tr><th id="12362">12362</th><td><i>/* MC_CMD_DOT1P_MAPPING_FREE_IN msgrequest */</i></td></tr>
<tr><th id="12363">12363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_FREE_IN_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_FREE_IN_LEN">MC_CMD_DOT1P_MAPPING_FREE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12364">12364</th><td><i>/* The handle of the .1p mapping */</i></td></tr>
<tr><th id="12365">12365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_FREE_IN_DOT1P_MAPPING_ID_OFST" data-ref="_M/MC_CMD_DOT1P_MAPPING_FREE_IN_DOT1P_MAPPING_ID_OFST">MC_CMD_DOT1P_MAPPING_FREE_IN_DOT1P_MAPPING_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12366">12366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_FREE_IN_DOT1P_MAPPING_ID_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_FREE_IN_DOT1P_MAPPING_ID_LEN">MC_CMD_DOT1P_MAPPING_FREE_IN_DOT1P_MAPPING_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12367">12367</th><td></td></tr>
<tr><th id="12368">12368</th><td><i>/* MC_CMD_DOT1P_MAPPING_FREE_OUT msgresponse */</i></td></tr>
<tr><th id="12369">12369</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_FREE_OUT_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_FREE_OUT_LEN">MC_CMD_DOT1P_MAPPING_FREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12370">12370</th><td></td></tr>
<tr><th id="12371">12371</th><td></td></tr>
<tr><th id="12372">12372</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12373">12373</th><td><i>/* MC_CMD_DOT1P_MAPPING_SET_TABLE</i></td></tr>
<tr><th id="12374">12374</th><td><i> * Set the mapping table for a .1p mapping.</i></td></tr>
<tr><th id="12375">12375</th><td><i> */</i></td></tr>
<tr><th id="12376">12376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE" data-ref="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE">MC_CMD_DOT1P_MAPPING_SET_TABLE</dfn> 0xa6</u></td></tr>
<tr><th id="12377">12377</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa6_PRIVILEGE_CTG">MC_CMD_0xa6_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12378">12378</th><td></td></tr>
<tr><th id="12379">12379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa6_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa6_PRIVILEGE_CTG">MC_CMD_0xa6_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="12380">12380</th><td></td></tr>
<tr><th id="12381">12381</th><td><i>/* MC_CMD_DOT1P_MAPPING_SET_TABLE_IN msgrequest */</i></td></tr>
<tr><th id="12382">12382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_LEN">MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_LEN</dfn> 36</u></td></tr>
<tr><th id="12383">12383</th><td><i>/* The handle of the .1p mapping */</i></td></tr>
<tr><th id="12384">12384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_DOT1P_MAPPING_ID_OFST" data-ref="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_DOT1P_MAPPING_ID_OFST">MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_DOT1P_MAPPING_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12385">12385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_DOT1P_MAPPING_ID_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_DOT1P_MAPPING_ID_LEN">MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_DOT1P_MAPPING_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12386">12386</th><td><i>/* Per-priority mappings (1 32-bit word per entry - an offset or RSS context</i></td></tr>
<tr><th id="12387">12387</th><td><i> * handle)</i></td></tr>
<tr><th id="12388">12388</th><td><i> */</i></td></tr>
<tr><th id="12389">12389</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_MAPPING_TABLE_OFST" data-ref="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_MAPPING_TABLE_OFST">MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_MAPPING_TABLE_OFST</dfn> 4</u></td></tr>
<tr><th id="12390">12390</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_MAPPING_TABLE_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_MAPPING_TABLE_LEN">MC_CMD_DOT1P_MAPPING_SET_TABLE_IN_MAPPING_TABLE_LEN</dfn> 32</u></td></tr>
<tr><th id="12391">12391</th><td></td></tr>
<tr><th id="12392">12392</th><td><i>/* MC_CMD_DOT1P_MAPPING_SET_TABLE_OUT msgresponse */</i></td></tr>
<tr><th id="12393">12393</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_OUT_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_SET_TABLE_OUT_LEN">MC_CMD_DOT1P_MAPPING_SET_TABLE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12394">12394</th><td></td></tr>
<tr><th id="12395">12395</th><td></td></tr>
<tr><th id="12396">12396</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12397">12397</th><td><i>/* MC_CMD_DOT1P_MAPPING_GET_TABLE</i></td></tr>
<tr><th id="12398">12398</th><td><i> * Get the mapping table for a .1p mapping.</i></td></tr>
<tr><th id="12399">12399</th><td><i> */</i></td></tr>
<tr><th id="12400">12400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE" data-ref="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE">MC_CMD_DOT1P_MAPPING_GET_TABLE</dfn> 0xa7</u></td></tr>
<tr><th id="12401">12401</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa7_PRIVILEGE_CTG">MC_CMD_0xa7_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12402">12402</th><td></td></tr>
<tr><th id="12403">12403</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa7_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa7_PRIVILEGE_CTG">MC_CMD_0xa7_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="12404">12404</th><td></td></tr>
<tr><th id="12405">12405</th><td><i>/* MC_CMD_DOT1P_MAPPING_GET_TABLE_IN msgrequest */</i></td></tr>
<tr><th id="12406">12406</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_IN_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_IN_LEN">MC_CMD_DOT1P_MAPPING_GET_TABLE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12407">12407</th><td><i>/* The handle of the .1p mapping */</i></td></tr>
<tr><th id="12408">12408</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_IN_DOT1P_MAPPING_ID_OFST" data-ref="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_IN_DOT1P_MAPPING_ID_OFST">MC_CMD_DOT1P_MAPPING_GET_TABLE_IN_DOT1P_MAPPING_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12409">12409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_IN_DOT1P_MAPPING_ID_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_IN_DOT1P_MAPPING_ID_LEN">MC_CMD_DOT1P_MAPPING_GET_TABLE_IN_DOT1P_MAPPING_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12410">12410</th><td></td></tr>
<tr><th id="12411">12411</th><td><i>/* MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT msgresponse */</i></td></tr>
<tr><th id="12412">12412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT_LEN">MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT_LEN</dfn> 36</u></td></tr>
<tr><th id="12413">12413</th><td><i>/* Per-priority mappings (1 32-bit word per entry - an offset or RSS context</i></td></tr>
<tr><th id="12414">12414</th><td><i> * handle)</i></td></tr>
<tr><th id="12415">12415</th><td><i> */</i></td></tr>
<tr><th id="12416">12416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT_MAPPING_TABLE_OFST" data-ref="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT_MAPPING_TABLE_OFST">MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT_MAPPING_TABLE_OFST</dfn> 4</u></td></tr>
<tr><th id="12417">12417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT_MAPPING_TABLE_LEN" data-ref="_M/MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT_MAPPING_TABLE_LEN">MC_CMD_DOT1P_MAPPING_GET_TABLE_OUT_MAPPING_TABLE_LEN</dfn> 32</u></td></tr>
<tr><th id="12418">12418</th><td></td></tr>
<tr><th id="12419">12419</th><td></td></tr>
<tr><th id="12420">12420</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12421">12421</th><td><i>/* MC_CMD_GET_VECTOR_CFG</i></td></tr>
<tr><th id="12422">12422</th><td><i> * Get Interrupt Vector config for this PF.</i></td></tr>
<tr><th id="12423">12423</th><td><i> */</i></td></tr>
<tr><th id="12424">12424</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VECTOR_CFG" data-ref="_M/MC_CMD_GET_VECTOR_CFG">MC_CMD_GET_VECTOR_CFG</dfn> 0xbf</u></td></tr>
<tr><th id="12425">12425</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xbf_PRIVILEGE_CTG">MC_CMD_0xbf_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12426">12426</th><td></td></tr>
<tr><th id="12427">12427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xbf_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xbf_PRIVILEGE_CTG">MC_CMD_0xbf_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12428">12428</th><td></td></tr>
<tr><th id="12429">12429</th><td><i>/* MC_CMD_GET_VECTOR_CFG_IN msgrequest */</i></td></tr>
<tr><th id="12430">12430</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VECTOR_CFG_IN_LEN" data-ref="_M/MC_CMD_GET_VECTOR_CFG_IN_LEN">MC_CMD_GET_VECTOR_CFG_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="12431">12431</th><td></td></tr>
<tr><th id="12432">12432</th><td><i>/* MC_CMD_GET_VECTOR_CFG_OUT msgresponse */</i></td></tr>
<tr><th id="12433">12433</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VECTOR_CFG_OUT_LEN" data-ref="_M/MC_CMD_GET_VECTOR_CFG_OUT_LEN">MC_CMD_GET_VECTOR_CFG_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="12434">12434</th><td><i>/* Base absolute interrupt vector number. */</i></td></tr>
<tr><th id="12435">12435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VECTOR_CFG_OUT_VEC_BASE_OFST" data-ref="_M/MC_CMD_GET_VECTOR_CFG_OUT_VEC_BASE_OFST">MC_CMD_GET_VECTOR_CFG_OUT_VEC_BASE_OFST</dfn> 0</u></td></tr>
<tr><th id="12436">12436</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VECTOR_CFG_OUT_VEC_BASE_LEN" data-ref="_M/MC_CMD_GET_VECTOR_CFG_OUT_VEC_BASE_LEN">MC_CMD_GET_VECTOR_CFG_OUT_VEC_BASE_LEN</dfn> 4</u></td></tr>
<tr><th id="12437">12437</th><td><i>/* Number of interrupt vectors allocate to this PF. */</i></td></tr>
<tr><th id="12438">12438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_PF_OFST" data-ref="_M/MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_PF_OFST">MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_PF_OFST</dfn> 4</u></td></tr>
<tr><th id="12439">12439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_PF_LEN" data-ref="_M/MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_PF_LEN">MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_PF_LEN</dfn> 4</u></td></tr>
<tr><th id="12440">12440</th><td><i>/* Number of interrupt vectors to allocate per VF. */</i></td></tr>
<tr><th id="12441">12441</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_VF_OFST" data-ref="_M/MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_VF_OFST">MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_VF_OFST</dfn> 8</u></td></tr>
<tr><th id="12442">12442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_VF_LEN" data-ref="_M/MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_VF_LEN">MC_CMD_GET_VECTOR_CFG_OUT_VECS_PER_VF_LEN</dfn> 4</u></td></tr>
<tr><th id="12443">12443</th><td></td></tr>
<tr><th id="12444">12444</th><td></td></tr>
<tr><th id="12445">12445</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12446">12446</th><td><i>/* MC_CMD_SET_VECTOR_CFG</i></td></tr>
<tr><th id="12447">12447</th><td><i> * Set Interrupt Vector config for this PF.</i></td></tr>
<tr><th id="12448">12448</th><td><i> */</i></td></tr>
<tr><th id="12449">12449</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VECTOR_CFG" data-ref="_M/MC_CMD_SET_VECTOR_CFG">MC_CMD_SET_VECTOR_CFG</dfn> 0xc0</u></td></tr>
<tr><th id="12450">12450</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xc0_PRIVILEGE_CTG">MC_CMD_0xc0_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12451">12451</th><td></td></tr>
<tr><th id="12452">12452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xc0_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xc0_PRIVILEGE_CTG">MC_CMD_0xc0_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12453">12453</th><td></td></tr>
<tr><th id="12454">12454</th><td><i>/* MC_CMD_SET_VECTOR_CFG_IN msgrequest */</i></td></tr>
<tr><th id="12455">12455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VECTOR_CFG_IN_LEN" data-ref="_M/MC_CMD_SET_VECTOR_CFG_IN_LEN">MC_CMD_SET_VECTOR_CFG_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="12456">12456</th><td><i>/* Base absolute interrupt vector number, or MC_CMD_RESOURCE_INSTANCE_ANY to</i></td></tr>
<tr><th id="12457">12457</th><td><i> * let the system find a suitable base.</i></td></tr>
<tr><th id="12458">12458</th><td><i> */</i></td></tr>
<tr><th id="12459">12459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VECTOR_CFG_IN_VEC_BASE_OFST" data-ref="_M/MC_CMD_SET_VECTOR_CFG_IN_VEC_BASE_OFST">MC_CMD_SET_VECTOR_CFG_IN_VEC_BASE_OFST</dfn> 0</u></td></tr>
<tr><th id="12460">12460</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VECTOR_CFG_IN_VEC_BASE_LEN" data-ref="_M/MC_CMD_SET_VECTOR_CFG_IN_VEC_BASE_LEN">MC_CMD_SET_VECTOR_CFG_IN_VEC_BASE_LEN</dfn> 4</u></td></tr>
<tr><th id="12461">12461</th><td><i>/* Number of interrupt vectors allocate to this PF. */</i></td></tr>
<tr><th id="12462">12462</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_PF_OFST" data-ref="_M/MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_PF_OFST">MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_PF_OFST</dfn> 4</u></td></tr>
<tr><th id="12463">12463</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_PF_LEN" data-ref="_M/MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_PF_LEN">MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_PF_LEN</dfn> 4</u></td></tr>
<tr><th id="12464">12464</th><td><i>/* Number of interrupt vectors to allocate per VF. */</i></td></tr>
<tr><th id="12465">12465</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_VF_OFST" data-ref="_M/MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_VF_OFST">MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_VF_OFST</dfn> 8</u></td></tr>
<tr><th id="12466">12466</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_VF_LEN" data-ref="_M/MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_VF_LEN">MC_CMD_SET_VECTOR_CFG_IN_VECS_PER_VF_LEN</dfn> 4</u></td></tr>
<tr><th id="12467">12467</th><td></td></tr>
<tr><th id="12468">12468</th><td><i>/* MC_CMD_SET_VECTOR_CFG_OUT msgresponse */</i></td></tr>
<tr><th id="12469">12469</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_VECTOR_CFG_OUT_LEN" data-ref="_M/MC_CMD_SET_VECTOR_CFG_OUT_LEN">MC_CMD_SET_VECTOR_CFG_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12470">12470</th><td></td></tr>
<tr><th id="12471">12471</th><td></td></tr>
<tr><th id="12472">12472</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12473">12473</th><td><i>/* MC_CMD_VPORT_ADD_MAC_ADDRESS</i></td></tr>
<tr><th id="12474">12474</th><td><i> * Add a MAC address to a v-port</i></td></tr>
<tr><th id="12475">12475</th><td><i> */</i></td></tr>
<tr><th id="12476">12476</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS" data-ref="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS">MC_CMD_VPORT_ADD_MAC_ADDRESS</dfn> 0xa8</u></td></tr>
<tr><th id="12477">12477</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa8_PRIVILEGE_CTG">MC_CMD_0xa8_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12478">12478</th><td></td></tr>
<tr><th id="12479">12479</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa8_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa8_PRIVILEGE_CTG">MC_CMD_0xa8_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12480">12480</th><td></td></tr>
<tr><th id="12481">12481</th><td><i>/* MC_CMD_VPORT_ADD_MAC_ADDRESS_IN msgrequest */</i></td></tr>
<tr><th id="12482">12482</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_LEN" data-ref="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_LEN">MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_LEN</dfn> 10</u></td></tr>
<tr><th id="12483">12483</th><td><i>/* The handle of the v-port */</i></td></tr>
<tr><th id="12484">12484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_VPORT_ID_OFST" data-ref="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_VPORT_ID_OFST">MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_VPORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12485">12485</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_VPORT_ID_LEN" data-ref="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_VPORT_ID_LEN">MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_VPORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12486">12486</th><td><i>/* MAC address to add */</i></td></tr>
<tr><th id="12487">12487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_MACADDR_OFST" data-ref="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_MACADDR_OFST">MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_MACADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="12488">12488</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_MACADDR_LEN" data-ref="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_MACADDR_LEN">MC_CMD_VPORT_ADD_MAC_ADDRESS_IN_MACADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="12489">12489</th><td></td></tr>
<tr><th id="12490">12490</th><td><i>/* MC_CMD_VPORT_ADD_MAC_ADDRESS_OUT msgresponse */</i></td></tr>
<tr><th id="12491">12491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_OUT_LEN" data-ref="_M/MC_CMD_VPORT_ADD_MAC_ADDRESS_OUT_LEN">MC_CMD_VPORT_ADD_MAC_ADDRESS_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12492">12492</th><td></td></tr>
<tr><th id="12493">12493</th><td></td></tr>
<tr><th id="12494">12494</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12495">12495</th><td><i>/* MC_CMD_VPORT_DEL_MAC_ADDRESS</i></td></tr>
<tr><th id="12496">12496</th><td><i> * Delete a MAC address from a v-port</i></td></tr>
<tr><th id="12497">12497</th><td><i> */</i></td></tr>
<tr><th id="12498">12498</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS" data-ref="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS">MC_CMD_VPORT_DEL_MAC_ADDRESS</dfn> 0xa9</u></td></tr>
<tr><th id="12499">12499</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xa9_PRIVILEGE_CTG">MC_CMD_0xa9_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12500">12500</th><td></td></tr>
<tr><th id="12501">12501</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xa9_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xa9_PRIVILEGE_CTG">MC_CMD_0xa9_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12502">12502</th><td></td></tr>
<tr><th id="12503">12503</th><td><i>/* MC_CMD_VPORT_DEL_MAC_ADDRESS_IN msgrequest */</i></td></tr>
<tr><th id="12504">12504</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_LEN" data-ref="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_LEN">MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_LEN</dfn> 10</u></td></tr>
<tr><th id="12505">12505</th><td><i>/* The handle of the v-port */</i></td></tr>
<tr><th id="12506">12506</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_VPORT_ID_OFST" data-ref="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_VPORT_ID_OFST">MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_VPORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12507">12507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_VPORT_ID_LEN" data-ref="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_VPORT_ID_LEN">MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_VPORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12508">12508</th><td><i>/* MAC address to add */</i></td></tr>
<tr><th id="12509">12509</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_MACADDR_OFST" data-ref="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_MACADDR_OFST">MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_MACADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="12510">12510</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_MACADDR_LEN" data-ref="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_MACADDR_LEN">MC_CMD_VPORT_DEL_MAC_ADDRESS_IN_MACADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="12511">12511</th><td></td></tr>
<tr><th id="12512">12512</th><td><i>/* MC_CMD_VPORT_DEL_MAC_ADDRESS_OUT msgresponse */</i></td></tr>
<tr><th id="12513">12513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_OUT_LEN" data-ref="_M/MC_CMD_VPORT_DEL_MAC_ADDRESS_OUT_LEN">MC_CMD_VPORT_DEL_MAC_ADDRESS_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12514">12514</th><td></td></tr>
<tr><th id="12515">12515</th><td></td></tr>
<tr><th id="12516">12516</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12517">12517</th><td><i>/* MC_CMD_VPORT_GET_MAC_ADDRESSES</i></td></tr>
<tr><th id="12518">12518</th><td><i> * Delete a MAC address from a v-port</i></td></tr>
<tr><th id="12519">12519</th><td><i> */</i></td></tr>
<tr><th id="12520">12520</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES">MC_CMD_VPORT_GET_MAC_ADDRESSES</dfn> 0xaa</u></td></tr>
<tr><th id="12521">12521</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xaa_PRIVILEGE_CTG">MC_CMD_0xaa_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12522">12522</th><td></td></tr>
<tr><th id="12523">12523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xaa_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xaa_PRIVILEGE_CTG">MC_CMD_0xaa_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12524">12524</th><td></td></tr>
<tr><th id="12525">12525</th><td><i>/* MC_CMD_VPORT_GET_MAC_ADDRESSES_IN msgrequest */</i></td></tr>
<tr><th id="12526">12526</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_IN_LEN" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_IN_LEN">MC_CMD_VPORT_GET_MAC_ADDRESSES_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12527">12527</th><td><i>/* The handle of the v-port */</i></td></tr>
<tr><th id="12528">12528</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_IN_VPORT_ID_OFST" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_IN_VPORT_ID_OFST">MC_CMD_VPORT_GET_MAC_ADDRESSES_IN_VPORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12529">12529</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_IN_VPORT_ID_LEN" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_IN_VPORT_ID_LEN">MC_CMD_VPORT_GET_MAC_ADDRESSES_IN_VPORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12530">12530</th><td></td></tr>
<tr><th id="12531">12531</th><td><i>/* MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT msgresponse */</i></td></tr>
<tr><th id="12532">12532</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_LENMIN" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_LENMIN">MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="12533">12533</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_LENMAX" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_LENMAX">MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_LENMAX</dfn> 250</u></td></tr>
<tr><th id="12534">12534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_LEN" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_LEN">MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_LEN</dfn>(num) (4+6*(num))</u></td></tr>
<tr><th id="12535">12535</th><td><i>/* The number of MAC addresses returned */</i></td></tr>
<tr><th id="12536">12536</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_COUNT_OFST" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_COUNT_OFST">MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="12537">12537</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_COUNT_LEN" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_COUNT_LEN">MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="12538">12538</th><td><i>/* Array of MAC addresses */</i></td></tr>
<tr><th id="12539">12539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_OFST" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_OFST">MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="12540">12540</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_LEN" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_LEN">MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="12541">12541</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_MINNUM" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_MINNUM">MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_MINNUM</dfn> 0</u></td></tr>
<tr><th id="12542">12542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_MAXNUM" data-ref="_M/MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_MAXNUM">MC_CMD_VPORT_GET_MAC_ADDRESSES_OUT_MACADDR_MAXNUM</dfn> 41</u></td></tr>
<tr><th id="12543">12543</th><td></td></tr>
<tr><th id="12544">12544</th><td></td></tr>
<tr><th id="12545">12545</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12546">12546</th><td><i>/* MC_CMD_VPORT_RECONFIGURE</i></td></tr>
<tr><th id="12547">12547</th><td><i> * Replace VLAN tags and/or MAC addresses of an existing v-port. If the v-port</i></td></tr>
<tr><th id="12548">12548</th><td><i> * has already been passed to another function (v-port's user), then that</i></td></tr>
<tr><th id="12549">12549</th><td><i> * function will be reset before applying the changes.</i></td></tr>
<tr><th id="12550">12550</th><td><i> */</i></td></tr>
<tr><th id="12551">12551</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE" data-ref="_M/MC_CMD_VPORT_RECONFIGURE">MC_CMD_VPORT_RECONFIGURE</dfn> 0xeb</u></td></tr>
<tr><th id="12552">12552</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xeb_PRIVILEGE_CTG">MC_CMD_0xeb_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12553">12553</th><td></td></tr>
<tr><th id="12554">12554</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xeb_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xeb_PRIVILEGE_CTG">MC_CMD_0xeb_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12555">12555</th><td></td></tr>
<tr><th id="12556">12556</th><td><i>/* MC_CMD_VPORT_RECONFIGURE_IN msgrequest */</i></td></tr>
<tr><th id="12557">12557</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_LEN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_LEN">MC_CMD_VPORT_RECONFIGURE_IN_LEN</dfn> 44</u></td></tr>
<tr><th id="12558">12558</th><td><i>/* The handle of the v-port */</i></td></tr>
<tr><th id="12559">12559</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_VPORT_ID_OFST" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_VPORT_ID_OFST">MC_CMD_VPORT_RECONFIGURE_IN_VPORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12560">12560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_VPORT_ID_LEN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_VPORT_ID_LEN">MC_CMD_VPORT_RECONFIGURE_IN_VPORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12561">12561</th><td><i>/* Flags requesting what should be changed. */</i></td></tr>
<tr><th id="12562">12562</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_FLAGS_OFST" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_FLAGS_OFST">MC_CMD_VPORT_RECONFIGURE_IN_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="12563">12563</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_FLAGS_LEN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_FLAGS_LEN">MC_CMD_VPORT_RECONFIGURE_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="12564">12564</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_VLAN_TAGS_LBN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_VLAN_TAGS_LBN">MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_VLAN_TAGS_LBN</dfn> 0</u></td></tr>
<tr><th id="12565">12565</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_VLAN_TAGS_WIDTH" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_VLAN_TAGS_WIDTH">MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_VLAN_TAGS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12566">12566</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_MACADDRS_LBN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_MACADDRS_LBN">MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_MACADDRS_LBN</dfn> 1</u></td></tr>
<tr><th id="12567">12567</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_MACADDRS_WIDTH" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_MACADDRS_WIDTH">MC_CMD_VPORT_RECONFIGURE_IN_REPLACE_MACADDRS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12568">12568</th><td><i>/* The number of VLAN tags to insert/remove. An error will be returned if</i></td></tr>
<tr><th id="12569">12569</th><td><i> * incompatible with the number of VLAN tags specified for the upstream</i></td></tr>
<tr><th id="12570">12570</th><td><i> * v-switch.</i></td></tr>
<tr><th id="12571">12571</th><td><i> */</i></td></tr>
<tr><th id="12572">12572</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_NUM_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_NUM_VLAN_TAGS_OFST">MC_CMD_VPORT_RECONFIGURE_IN_NUM_VLAN_TAGS_OFST</dfn> 8</u></td></tr>
<tr><th id="12573">12573</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_NUM_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_NUM_VLAN_TAGS_LEN">MC_CMD_VPORT_RECONFIGURE_IN_NUM_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="12574">12574</th><td><i>/* The actual VLAN tags to insert/remove */</i></td></tr>
<tr><th id="12575">12575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAGS_OFST">MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAGS_OFST</dfn> 12</u></td></tr>
<tr><th id="12576">12576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAGS_LEN">MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="12577">12577</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_0_LBN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_0_LBN">MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_0_LBN</dfn> 0</u></td></tr>
<tr><th id="12578">12578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_0_WIDTH" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_0_WIDTH">MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_0_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12579">12579</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_1_LBN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_1_LBN">MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_1_LBN</dfn> 16</u></td></tr>
<tr><th id="12580">12580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_1_WIDTH" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_1_WIDTH">MC_CMD_VPORT_RECONFIGURE_IN_VLAN_TAG_1_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12581">12581</th><td><i>/* The number of MAC addresses to add */</i></td></tr>
<tr><th id="12582">12582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_NUM_MACADDRS_OFST" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_NUM_MACADDRS_OFST">MC_CMD_VPORT_RECONFIGURE_IN_NUM_MACADDRS_OFST</dfn> 16</u></td></tr>
<tr><th id="12583">12583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_NUM_MACADDRS_LEN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_NUM_MACADDRS_LEN">MC_CMD_VPORT_RECONFIGURE_IN_NUM_MACADDRS_LEN</dfn> 4</u></td></tr>
<tr><th id="12584">12584</th><td><i>/* MAC addresses to add */</i></td></tr>
<tr><th id="12585">12585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_MACADDRS_OFST" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_MACADDRS_OFST">MC_CMD_VPORT_RECONFIGURE_IN_MACADDRS_OFST</dfn> 20</u></td></tr>
<tr><th id="12586">12586</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_MACADDRS_LEN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_MACADDRS_LEN">MC_CMD_VPORT_RECONFIGURE_IN_MACADDRS_LEN</dfn> 6</u></td></tr>
<tr><th id="12587">12587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_IN_MACADDRS_NUM" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_IN_MACADDRS_NUM">MC_CMD_VPORT_RECONFIGURE_IN_MACADDRS_NUM</dfn> 4</u></td></tr>
<tr><th id="12588">12588</th><td></td></tr>
<tr><th id="12589">12589</th><td><i>/* MC_CMD_VPORT_RECONFIGURE_OUT msgresponse */</i></td></tr>
<tr><th id="12590">12590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_OUT_LEN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_OUT_LEN">MC_CMD_VPORT_RECONFIGURE_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="12591">12591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_OUT_FLAGS_OFST">MC_CMD_VPORT_RECONFIGURE_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="12592">12592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_OUT_FLAGS_LEN">MC_CMD_VPORT_RECONFIGURE_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="12593">12593</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_OUT_RESET_DONE_LBN" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_OUT_RESET_DONE_LBN">MC_CMD_VPORT_RECONFIGURE_OUT_RESET_DONE_LBN</dfn> 0</u></td></tr>
<tr><th id="12594">12594</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_VPORT_RECONFIGURE_OUT_RESET_DONE_WIDTH" data-ref="_M/MC_CMD_VPORT_RECONFIGURE_OUT_RESET_DONE_WIDTH">MC_CMD_VPORT_RECONFIGURE_OUT_RESET_DONE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12595">12595</th><td></td></tr>
<tr><th id="12596">12596</th><td></td></tr>
<tr><th id="12597">12597</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12598">12598</th><td><i>/* MC_CMD_EVB_PORT_QUERY</i></td></tr>
<tr><th id="12599">12599</th><td><i> * read some config of v-port.</i></td></tr>
<tr><th id="12600">12600</th><td><i> */</i></td></tr>
<tr><th id="12601">12601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_QUERY" data-ref="_M/MC_CMD_EVB_PORT_QUERY">MC_CMD_EVB_PORT_QUERY</dfn> 0x62</u></td></tr>
<tr><th id="12602">12602</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x62_PRIVILEGE_CTG">MC_CMD_0x62_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12603">12603</th><td></td></tr>
<tr><th id="12604">12604</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x62_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x62_PRIVILEGE_CTG">MC_CMD_0x62_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12605">12605</th><td></td></tr>
<tr><th id="12606">12606</th><td><i>/* MC_CMD_EVB_PORT_QUERY_IN msgrequest */</i></td></tr>
<tr><th id="12607">12607</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_QUERY_IN_LEN" data-ref="_M/MC_CMD_EVB_PORT_QUERY_IN_LEN">MC_CMD_EVB_PORT_QUERY_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12608">12608</th><td><i>/* The handle of the v-port */</i></td></tr>
<tr><th id="12609">12609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_QUERY_IN_PORT_ID_OFST" data-ref="_M/MC_CMD_EVB_PORT_QUERY_IN_PORT_ID_OFST">MC_CMD_EVB_PORT_QUERY_IN_PORT_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="12610">12610</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_QUERY_IN_PORT_ID_LEN" data-ref="_M/MC_CMD_EVB_PORT_QUERY_IN_PORT_ID_LEN">MC_CMD_EVB_PORT_QUERY_IN_PORT_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="12611">12611</th><td></td></tr>
<tr><th id="12612">12612</th><td><i>/* MC_CMD_EVB_PORT_QUERY_OUT msgresponse */</i></td></tr>
<tr><th id="12613">12613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_QUERY_OUT_LEN" data-ref="_M/MC_CMD_EVB_PORT_QUERY_OUT_LEN">MC_CMD_EVB_PORT_QUERY_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="12614">12614</th><td><i>/* The EVB port flags as defined at MC_CMD_VPORT_ALLOC. */</i></td></tr>
<tr><th id="12615">12615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_QUERY_OUT_PORT_FLAGS_OFST" data-ref="_M/MC_CMD_EVB_PORT_QUERY_OUT_PORT_FLAGS_OFST">MC_CMD_EVB_PORT_QUERY_OUT_PORT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="12616">12616</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_QUERY_OUT_PORT_FLAGS_LEN" data-ref="_M/MC_CMD_EVB_PORT_QUERY_OUT_PORT_FLAGS_LEN">MC_CMD_EVB_PORT_QUERY_OUT_PORT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="12617">12617</th><td><i>/* The number of VLAN tags that may be used on a v-adaptor connected to this</i></td></tr>
<tr><th id="12618">12618</th><td><i> * EVB port.</i></td></tr>
<tr><th id="12619">12619</th><td><i> */</i></td></tr>
<tr><th id="12620">12620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_OFST" data-ref="_M/MC_CMD_EVB_PORT_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_OFST">MC_CMD_EVB_PORT_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="12621">12621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EVB_PORT_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_LEN" data-ref="_M/MC_CMD_EVB_PORT_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_LEN">MC_CMD_EVB_PORT_QUERY_OUT_NUM_AVAILABLE_VLAN_TAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="12622">12622</th><td></td></tr>
<tr><th id="12623">12623</th><td></td></tr>
<tr><th id="12624">12624</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12625">12625</th><td><i>/* MC_CMD_DUMP_BUFTBL_ENTRIES</i></td></tr>
<tr><th id="12626">12626</th><td><i> * Dump buffer table entries, mainly for command client debug use. Dumps</i></td></tr>
<tr><th id="12627">12627</th><td><i> * absolute entries, and does not use chunk handles. All entries must be in</i></td></tr>
<tr><th id="12628">12628</th><td><i> * range, and used for q page mapping, Although the latter restriction may be</i></td></tr>
<tr><th id="12629">12629</th><td><i> * lifted in future.</i></td></tr>
<tr><th id="12630">12630</th><td><i> */</i></td></tr>
<tr><th id="12631">12631</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES">MC_CMD_DUMP_BUFTBL_ENTRIES</dfn> 0xab</u></td></tr>
<tr><th id="12632">12632</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xab_PRIVILEGE_CTG">MC_CMD_0xab_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12633">12633</th><td></td></tr>
<tr><th id="12634">12634</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xab_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xab_PRIVILEGE_CTG">MC_CMD_0xab_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="12635">12635</th><td></td></tr>
<tr><th id="12636">12636</th><td><i>/* MC_CMD_DUMP_BUFTBL_ENTRIES_IN msgrequest */</i></td></tr>
<tr><th id="12637">12637</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_LEN" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_LEN">MC_CMD_DUMP_BUFTBL_ENTRIES_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="12638">12638</th><td><i>/* Index of the first buffer table entry. */</i></td></tr>
<tr><th id="12639">12639</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_FIRSTID_OFST" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_FIRSTID_OFST">MC_CMD_DUMP_BUFTBL_ENTRIES_IN_FIRSTID_OFST</dfn> 0</u></td></tr>
<tr><th id="12640">12640</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_FIRSTID_LEN" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_FIRSTID_LEN">MC_CMD_DUMP_BUFTBL_ENTRIES_IN_FIRSTID_LEN</dfn> 4</u></td></tr>
<tr><th id="12641">12641</th><td><i>/* Number of buffer table entries to dump. */</i></td></tr>
<tr><th id="12642">12642</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_NUMENTRIES_OFST" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_NUMENTRIES_OFST">MC_CMD_DUMP_BUFTBL_ENTRIES_IN_NUMENTRIES_OFST</dfn> 4</u></td></tr>
<tr><th id="12643">12643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_NUMENTRIES_LEN" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_IN_NUMENTRIES_LEN">MC_CMD_DUMP_BUFTBL_ENTRIES_IN_NUMENTRIES_LEN</dfn> 4</u></td></tr>
<tr><th id="12644">12644</th><td></td></tr>
<tr><th id="12645">12645</th><td><i>/* MC_CMD_DUMP_BUFTBL_ENTRIES_OUT msgresponse */</i></td></tr>
<tr><th id="12646">12646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_LENMIN" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_LENMIN">MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_LENMIN</dfn> 12</u></td></tr>
<tr><th id="12647">12647</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_LENMAX" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_LENMAX">MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="12648">12648</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_LEN" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_LEN">MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_LEN</dfn>(num) (0+12*(num))</u></td></tr>
<tr><th id="12649">12649</th><td><i>/* Raw buffer table entries, layed out as BUFTBL_ENTRY. */</i></td></tr>
<tr><th id="12650">12650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_OFST" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_OFST">MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_OFST</dfn> 0</u></td></tr>
<tr><th id="12651">12651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_LEN" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_LEN">MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_LEN</dfn> 12</u></td></tr>
<tr><th id="12652">12652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_MINNUM" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_MINNUM">MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_MINNUM</dfn> 1</u></td></tr>
<tr><th id="12653">12653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_MAXNUM" data-ref="_M/MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_MAXNUM">MC_CMD_DUMP_BUFTBL_ENTRIES_OUT_ENTRY_MAXNUM</dfn> 21</u></td></tr>
<tr><th id="12654">12654</th><td></td></tr>
<tr><th id="12655">12655</th><td></td></tr>
<tr><th id="12656">12656</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12657">12657</th><td><i>/* MC_CMD_SET_RXDP_CONFIG</i></td></tr>
<tr><th id="12658">12658</th><td><i> * Set global RXDP configuration settings</i></td></tr>
<tr><th id="12659">12659</th><td><i> */</i></td></tr>
<tr><th id="12660">12660</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG" data-ref="_M/MC_CMD_SET_RXDP_CONFIG">MC_CMD_SET_RXDP_CONFIG</dfn> 0xc1</u></td></tr>
<tr><th id="12661">12661</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xc1_PRIVILEGE_CTG">MC_CMD_0xc1_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12662">12662</th><td></td></tr>
<tr><th id="12663">12663</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xc1_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xc1_PRIVILEGE_CTG">MC_CMD_0xc1_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="12664">12664</th><td></td></tr>
<tr><th id="12665">12665</th><td><i>/* MC_CMD_SET_RXDP_CONFIG_IN msgrequest */</i></td></tr>
<tr><th id="12666">12666</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_LEN" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_LEN">MC_CMD_SET_RXDP_CONFIG_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12667">12667</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_DATA_OFST" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_DATA_OFST">MC_CMD_SET_RXDP_CONFIG_IN_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="12668">12668</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_DATA_LEN" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_DATA_LEN">MC_CMD_SET_RXDP_CONFIG_IN_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="12669">12669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_DMA_LBN" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_DMA_LBN">MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_DMA_LBN</dfn> 0</u></td></tr>
<tr><th id="12670">12670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_DMA_WIDTH" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_DMA_WIDTH">MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_DMA_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12671">12671</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_LEN_LBN" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_LEN_LBN">MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_LEN_LBN</dfn> 1</u></td></tr>
<tr><th id="12672">12672</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_LEN_WIDTH" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_LEN_WIDTH">MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_LEN_WIDTH</dfn> 2</u></td></tr>
<tr><th id="12673">12673</th><td><i>/* enum: pad to 64 bytes */</i></td></tr>
<tr><th id="12674">12674</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_64" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_64">MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_64</dfn> 0x0</u></td></tr>
<tr><th id="12675">12675</th><td><i>/* enum: pad to 128 bytes (Medford only) */</i></td></tr>
<tr><th id="12676">12676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_128" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_128">MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_128</dfn> 0x1</u></td></tr>
<tr><th id="12677">12677</th><td><i>/* enum: pad to 256 bytes (Medford only) */</i></td></tr>
<tr><th id="12678">12678</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_256" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_256">MC_CMD_SET_RXDP_CONFIG_IN_PAD_HOST_256</dfn> 0x2</u></td></tr>
<tr><th id="12679">12679</th><td></td></tr>
<tr><th id="12680">12680</th><td><i>/* MC_CMD_SET_RXDP_CONFIG_OUT msgresponse */</i></td></tr>
<tr><th id="12681">12681</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_RXDP_CONFIG_OUT_LEN" data-ref="_M/MC_CMD_SET_RXDP_CONFIG_OUT_LEN">MC_CMD_SET_RXDP_CONFIG_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12682">12682</th><td></td></tr>
<tr><th id="12683">12683</th><td></td></tr>
<tr><th id="12684">12684</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12685">12685</th><td><i>/* MC_CMD_GET_RXDP_CONFIG</i></td></tr>
<tr><th id="12686">12686</th><td><i> * Get global RXDP configuration settings</i></td></tr>
<tr><th id="12687">12687</th><td><i> */</i></td></tr>
<tr><th id="12688">12688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RXDP_CONFIG" data-ref="_M/MC_CMD_GET_RXDP_CONFIG">MC_CMD_GET_RXDP_CONFIG</dfn> 0xc2</u></td></tr>
<tr><th id="12689">12689</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xc2_PRIVILEGE_CTG">MC_CMD_0xc2_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12690">12690</th><td></td></tr>
<tr><th id="12691">12691</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xc2_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xc2_PRIVILEGE_CTG">MC_CMD_0xc2_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12692">12692</th><td></td></tr>
<tr><th id="12693">12693</th><td><i>/* MC_CMD_GET_RXDP_CONFIG_IN msgrequest */</i></td></tr>
<tr><th id="12694">12694</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RXDP_CONFIG_IN_LEN" data-ref="_M/MC_CMD_GET_RXDP_CONFIG_IN_LEN">MC_CMD_GET_RXDP_CONFIG_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="12695">12695</th><td></td></tr>
<tr><th id="12696">12696</th><td><i>/* MC_CMD_GET_RXDP_CONFIG_OUT msgresponse */</i></td></tr>
<tr><th id="12697">12697</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RXDP_CONFIG_OUT_LEN" data-ref="_M/MC_CMD_GET_RXDP_CONFIG_OUT_LEN">MC_CMD_GET_RXDP_CONFIG_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="12698">12698</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RXDP_CONFIG_OUT_DATA_OFST" data-ref="_M/MC_CMD_GET_RXDP_CONFIG_OUT_DATA_OFST">MC_CMD_GET_RXDP_CONFIG_OUT_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="12699">12699</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RXDP_CONFIG_OUT_DATA_LEN" data-ref="_M/MC_CMD_GET_RXDP_CONFIG_OUT_DATA_LEN">MC_CMD_GET_RXDP_CONFIG_OUT_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="12700">12700</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_DMA_LBN" data-ref="_M/MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_DMA_LBN">MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_DMA_LBN</dfn> 0</u></td></tr>
<tr><th id="12701">12701</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_DMA_WIDTH" data-ref="_M/MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_DMA_WIDTH">MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_DMA_WIDTH</dfn> 1</u></td></tr>
<tr><th id="12702">12702</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_LEN_LBN" data-ref="_M/MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_LEN_LBN">MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_LEN_LBN</dfn> 1</u></td></tr>
<tr><th id="12703">12703</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_LEN_WIDTH" data-ref="_M/MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_LEN_WIDTH">MC_CMD_GET_RXDP_CONFIG_OUT_PAD_HOST_LEN_WIDTH</dfn> 2</u></td></tr>
<tr><th id="12704">12704</th><td><i>/*             Enum values, see field(s): */</i></td></tr>
<tr><th id="12705">12705</th><td><i>/*                MC_CMD_SET_RXDP_CONFIG/MC_CMD_SET_RXDP_CONFIG_IN/PAD_HOST_LEN */</i></td></tr>
<tr><th id="12706">12706</th><td></td></tr>
<tr><th id="12707">12707</th><td></td></tr>
<tr><th id="12708">12708</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12709">12709</th><td><i>/* MC_CMD_GET_CLOCK</i></td></tr>
<tr><th id="12710">12710</th><td><i> * Return the system and PDCPU clock frequencies.</i></td></tr>
<tr><th id="12711">12711</th><td><i> */</i></td></tr>
<tr><th id="12712">12712</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CLOCK" data-ref="_M/MC_CMD_GET_CLOCK">MC_CMD_GET_CLOCK</dfn> 0xac</u></td></tr>
<tr><th id="12713">12713</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xac_PRIVILEGE_CTG">MC_CMD_0xac_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12714">12714</th><td></td></tr>
<tr><th id="12715">12715</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xac_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xac_PRIVILEGE_CTG">MC_CMD_0xac_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12716">12716</th><td></td></tr>
<tr><th id="12717">12717</th><td><i>/* MC_CMD_GET_CLOCK_IN msgrequest */</i></td></tr>
<tr><th id="12718">12718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CLOCK_IN_LEN" data-ref="_M/MC_CMD_GET_CLOCK_IN_LEN">MC_CMD_GET_CLOCK_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="12719">12719</th><td></td></tr>
<tr><th id="12720">12720</th><td><i>/* MC_CMD_GET_CLOCK_OUT msgresponse */</i></td></tr>
<tr><th id="12721">12721</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CLOCK_OUT_LEN" data-ref="_M/MC_CMD_GET_CLOCK_OUT_LEN">MC_CMD_GET_CLOCK_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="12722">12722</th><td><i>/* System frequency, MHz */</i></td></tr>
<tr><th id="12723">12723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CLOCK_OUT_SYS_FREQ_OFST" data-ref="_M/MC_CMD_GET_CLOCK_OUT_SYS_FREQ_OFST">MC_CMD_GET_CLOCK_OUT_SYS_FREQ_OFST</dfn> 0</u></td></tr>
<tr><th id="12724">12724</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CLOCK_OUT_SYS_FREQ_LEN" data-ref="_M/MC_CMD_GET_CLOCK_OUT_SYS_FREQ_LEN">MC_CMD_GET_CLOCK_OUT_SYS_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12725">12725</th><td><i>/* DPCPU frequency, MHz */</i></td></tr>
<tr><th id="12726">12726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CLOCK_OUT_DPCPU_FREQ_OFST" data-ref="_M/MC_CMD_GET_CLOCK_OUT_DPCPU_FREQ_OFST">MC_CMD_GET_CLOCK_OUT_DPCPU_FREQ_OFST</dfn> 4</u></td></tr>
<tr><th id="12727">12727</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CLOCK_OUT_DPCPU_FREQ_LEN" data-ref="_M/MC_CMD_GET_CLOCK_OUT_DPCPU_FREQ_LEN">MC_CMD_GET_CLOCK_OUT_DPCPU_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12728">12728</th><td></td></tr>
<tr><th id="12729">12729</th><td></td></tr>
<tr><th id="12730">12730</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12731">12731</th><td><i>/* MC_CMD_SET_CLOCK</i></td></tr>
<tr><th id="12732">12732</th><td><i> * Control the system and DPCPU clock frequencies. Changes are lost reboot.</i></td></tr>
<tr><th id="12733">12733</th><td><i> */</i></td></tr>
<tr><th id="12734">12734</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK" data-ref="_M/MC_CMD_SET_CLOCK">MC_CMD_SET_CLOCK</dfn> 0xad</u></td></tr>
<tr><th id="12735">12735</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xad_PRIVILEGE_CTG">MC_CMD_0xad_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12736">12736</th><td></td></tr>
<tr><th id="12737">12737</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xad_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xad_PRIVILEGE_CTG">MC_CMD_0xad_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="12738">12738</th><td></td></tr>
<tr><th id="12739">12739</th><td><i>/* MC_CMD_SET_CLOCK_IN msgrequest */</i></td></tr>
<tr><th id="12740">12740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_LEN" data-ref="_M/MC_CMD_SET_CLOCK_IN_LEN">MC_CMD_SET_CLOCK_IN_LEN</dfn> 28</u></td></tr>
<tr><th id="12741">12741</th><td><i>/* Requested frequency in MHz for system clock domain */</i></td></tr>
<tr><th id="12742">12742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_SYS_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_IN_SYS_FREQ_OFST">MC_CMD_SET_CLOCK_IN_SYS_FREQ_OFST</dfn> 0</u></td></tr>
<tr><th id="12743">12743</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_SYS_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_IN_SYS_FREQ_LEN">MC_CMD_SET_CLOCK_IN_SYS_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12744">12744</th><td><i>/* enum: Leave the system clock domain frequency unchanged */</i></td></tr>
<tr><th id="12745">12745</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_SYS_DOMAIN_DONT_CHANGE" data-ref="_M/MC_CMD_SET_CLOCK_IN_SYS_DOMAIN_DONT_CHANGE">MC_CMD_SET_CLOCK_IN_SYS_DOMAIN_DONT_CHANGE</dfn> 0x0</u></td></tr>
<tr><th id="12746">12746</th><td><i>/* Requested frequency in MHz for inter-core clock domain */</i></td></tr>
<tr><th id="12747">12747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_ICORE_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_IN_ICORE_FREQ_OFST">MC_CMD_SET_CLOCK_IN_ICORE_FREQ_OFST</dfn> 4</u></td></tr>
<tr><th id="12748">12748</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_ICORE_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_IN_ICORE_FREQ_LEN">MC_CMD_SET_CLOCK_IN_ICORE_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12749">12749</th><td><i>/* enum: Leave the inter-core clock domain frequency unchanged */</i></td></tr>
<tr><th id="12750">12750</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_ICORE_DOMAIN_DONT_CHANGE" data-ref="_M/MC_CMD_SET_CLOCK_IN_ICORE_DOMAIN_DONT_CHANGE">MC_CMD_SET_CLOCK_IN_ICORE_DOMAIN_DONT_CHANGE</dfn> 0x0</u></td></tr>
<tr><th id="12751">12751</th><td><i>/* Requested frequency in MHz for DPCPU clock domain */</i></td></tr>
<tr><th id="12752">12752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_DPCPU_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_IN_DPCPU_FREQ_OFST">MC_CMD_SET_CLOCK_IN_DPCPU_FREQ_OFST</dfn> 8</u></td></tr>
<tr><th id="12753">12753</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_DPCPU_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_IN_DPCPU_FREQ_LEN">MC_CMD_SET_CLOCK_IN_DPCPU_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12754">12754</th><td><i>/* enum: Leave the DPCPU clock domain frequency unchanged */</i></td></tr>
<tr><th id="12755">12755</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_DPCPU_DOMAIN_DONT_CHANGE" data-ref="_M/MC_CMD_SET_CLOCK_IN_DPCPU_DOMAIN_DONT_CHANGE">MC_CMD_SET_CLOCK_IN_DPCPU_DOMAIN_DONT_CHANGE</dfn> 0x0</u></td></tr>
<tr><th id="12756">12756</th><td><i>/* Requested frequency in MHz for PCS clock domain */</i></td></tr>
<tr><th id="12757">12757</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_PCS_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_IN_PCS_FREQ_OFST">MC_CMD_SET_CLOCK_IN_PCS_FREQ_OFST</dfn> 12</u></td></tr>
<tr><th id="12758">12758</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_PCS_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_IN_PCS_FREQ_LEN">MC_CMD_SET_CLOCK_IN_PCS_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12759">12759</th><td><i>/* enum: Leave the PCS clock domain frequency unchanged */</i></td></tr>
<tr><th id="12760">12760</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_PCS_DOMAIN_DONT_CHANGE" data-ref="_M/MC_CMD_SET_CLOCK_IN_PCS_DOMAIN_DONT_CHANGE">MC_CMD_SET_CLOCK_IN_PCS_DOMAIN_DONT_CHANGE</dfn> 0x0</u></td></tr>
<tr><th id="12761">12761</th><td><i>/* Requested frequency in MHz for MC clock domain */</i></td></tr>
<tr><th id="12762">12762</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_MC_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_IN_MC_FREQ_OFST">MC_CMD_SET_CLOCK_IN_MC_FREQ_OFST</dfn> 16</u></td></tr>
<tr><th id="12763">12763</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_MC_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_IN_MC_FREQ_LEN">MC_CMD_SET_CLOCK_IN_MC_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12764">12764</th><td><i>/* enum: Leave the MC clock domain frequency unchanged */</i></td></tr>
<tr><th id="12765">12765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_MC_DOMAIN_DONT_CHANGE" data-ref="_M/MC_CMD_SET_CLOCK_IN_MC_DOMAIN_DONT_CHANGE">MC_CMD_SET_CLOCK_IN_MC_DOMAIN_DONT_CHANGE</dfn> 0x0</u></td></tr>
<tr><th id="12766">12766</th><td><i>/* Requested frequency in MHz for rmon clock domain */</i></td></tr>
<tr><th id="12767">12767</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_RMON_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_IN_RMON_FREQ_OFST">MC_CMD_SET_CLOCK_IN_RMON_FREQ_OFST</dfn> 20</u></td></tr>
<tr><th id="12768">12768</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_RMON_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_IN_RMON_FREQ_LEN">MC_CMD_SET_CLOCK_IN_RMON_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12769">12769</th><td><i>/* enum: Leave the rmon clock domain frequency unchanged */</i></td></tr>
<tr><th id="12770">12770</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_RMON_DOMAIN_DONT_CHANGE" data-ref="_M/MC_CMD_SET_CLOCK_IN_RMON_DOMAIN_DONT_CHANGE">MC_CMD_SET_CLOCK_IN_RMON_DOMAIN_DONT_CHANGE</dfn> 0x0</u></td></tr>
<tr><th id="12771">12771</th><td><i>/* Requested frequency in MHz for vswitch clock domain */</i></td></tr>
<tr><th id="12772">12772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_VSWITCH_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_IN_VSWITCH_FREQ_OFST">MC_CMD_SET_CLOCK_IN_VSWITCH_FREQ_OFST</dfn> 24</u></td></tr>
<tr><th id="12773">12773</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_VSWITCH_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_IN_VSWITCH_FREQ_LEN">MC_CMD_SET_CLOCK_IN_VSWITCH_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12774">12774</th><td><i>/* enum: Leave the vswitch clock domain frequency unchanged */</i></td></tr>
<tr><th id="12775">12775</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_IN_VSWITCH_DOMAIN_DONT_CHANGE" data-ref="_M/MC_CMD_SET_CLOCK_IN_VSWITCH_DOMAIN_DONT_CHANGE">MC_CMD_SET_CLOCK_IN_VSWITCH_DOMAIN_DONT_CHANGE</dfn> 0x0</u></td></tr>
<tr><th id="12776">12776</th><td></td></tr>
<tr><th id="12777">12777</th><td><i>/* MC_CMD_SET_CLOCK_OUT msgresponse */</i></td></tr>
<tr><th id="12778">12778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_LEN" data-ref="_M/MC_CMD_SET_CLOCK_OUT_LEN">MC_CMD_SET_CLOCK_OUT_LEN</dfn> 28</u></td></tr>
<tr><th id="12779">12779</th><td><i>/* Resulting system frequency in MHz */</i></td></tr>
<tr><th id="12780">12780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_SYS_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_OUT_SYS_FREQ_OFST">MC_CMD_SET_CLOCK_OUT_SYS_FREQ_OFST</dfn> 0</u></td></tr>
<tr><th id="12781">12781</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_SYS_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_OUT_SYS_FREQ_LEN">MC_CMD_SET_CLOCK_OUT_SYS_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12782">12782</th><td><i>/* enum: The system clock domain doesn't exist */</i></td></tr>
<tr><th id="12783">12783</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_SYS_DOMAIN_UNSUPPORTED" data-ref="_M/MC_CMD_SET_CLOCK_OUT_SYS_DOMAIN_UNSUPPORTED">MC_CMD_SET_CLOCK_OUT_SYS_DOMAIN_UNSUPPORTED</dfn> 0x0</u></td></tr>
<tr><th id="12784">12784</th><td><i>/* Resulting inter-core frequency in MHz */</i></td></tr>
<tr><th id="12785">12785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_ICORE_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_OUT_ICORE_FREQ_OFST">MC_CMD_SET_CLOCK_OUT_ICORE_FREQ_OFST</dfn> 4</u></td></tr>
<tr><th id="12786">12786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_ICORE_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_OUT_ICORE_FREQ_LEN">MC_CMD_SET_CLOCK_OUT_ICORE_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12787">12787</th><td><i>/* enum: The inter-core clock domain doesn't exist / isn't used */</i></td></tr>
<tr><th id="12788">12788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_ICORE_DOMAIN_UNSUPPORTED" data-ref="_M/MC_CMD_SET_CLOCK_OUT_ICORE_DOMAIN_UNSUPPORTED">MC_CMD_SET_CLOCK_OUT_ICORE_DOMAIN_UNSUPPORTED</dfn> 0x0</u></td></tr>
<tr><th id="12789">12789</th><td><i>/* Resulting DPCPU frequency in MHz */</i></td></tr>
<tr><th id="12790">12790</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_DPCPU_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_OUT_DPCPU_FREQ_OFST">MC_CMD_SET_CLOCK_OUT_DPCPU_FREQ_OFST</dfn> 8</u></td></tr>
<tr><th id="12791">12791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_DPCPU_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_OUT_DPCPU_FREQ_LEN">MC_CMD_SET_CLOCK_OUT_DPCPU_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12792">12792</th><td><i>/* enum: The dpcpu clock domain doesn't exist */</i></td></tr>
<tr><th id="12793">12793</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_DPCPU_DOMAIN_UNSUPPORTED" data-ref="_M/MC_CMD_SET_CLOCK_OUT_DPCPU_DOMAIN_UNSUPPORTED">MC_CMD_SET_CLOCK_OUT_DPCPU_DOMAIN_UNSUPPORTED</dfn> 0x0</u></td></tr>
<tr><th id="12794">12794</th><td><i>/* Resulting PCS frequency in MHz */</i></td></tr>
<tr><th id="12795">12795</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_PCS_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_OUT_PCS_FREQ_OFST">MC_CMD_SET_CLOCK_OUT_PCS_FREQ_OFST</dfn> 12</u></td></tr>
<tr><th id="12796">12796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_PCS_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_OUT_PCS_FREQ_LEN">MC_CMD_SET_CLOCK_OUT_PCS_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12797">12797</th><td><i>/* enum: The PCS clock domain doesn't exist / isn't controlled */</i></td></tr>
<tr><th id="12798">12798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_PCS_DOMAIN_UNSUPPORTED" data-ref="_M/MC_CMD_SET_CLOCK_OUT_PCS_DOMAIN_UNSUPPORTED">MC_CMD_SET_CLOCK_OUT_PCS_DOMAIN_UNSUPPORTED</dfn> 0x0</u></td></tr>
<tr><th id="12799">12799</th><td><i>/* Resulting MC frequency in MHz */</i></td></tr>
<tr><th id="12800">12800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_MC_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_OUT_MC_FREQ_OFST">MC_CMD_SET_CLOCK_OUT_MC_FREQ_OFST</dfn> 16</u></td></tr>
<tr><th id="12801">12801</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_MC_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_OUT_MC_FREQ_LEN">MC_CMD_SET_CLOCK_OUT_MC_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12802">12802</th><td><i>/* enum: The MC clock domain doesn't exist / isn't controlled */</i></td></tr>
<tr><th id="12803">12803</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_MC_DOMAIN_UNSUPPORTED" data-ref="_M/MC_CMD_SET_CLOCK_OUT_MC_DOMAIN_UNSUPPORTED">MC_CMD_SET_CLOCK_OUT_MC_DOMAIN_UNSUPPORTED</dfn> 0x0</u></td></tr>
<tr><th id="12804">12804</th><td><i>/* Resulting rmon frequency in MHz */</i></td></tr>
<tr><th id="12805">12805</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_RMON_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_OUT_RMON_FREQ_OFST">MC_CMD_SET_CLOCK_OUT_RMON_FREQ_OFST</dfn> 20</u></td></tr>
<tr><th id="12806">12806</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_RMON_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_OUT_RMON_FREQ_LEN">MC_CMD_SET_CLOCK_OUT_RMON_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12807">12807</th><td><i>/* enum: The rmon clock domain doesn't exist / isn't controlled */</i></td></tr>
<tr><th id="12808">12808</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_RMON_DOMAIN_UNSUPPORTED" data-ref="_M/MC_CMD_SET_CLOCK_OUT_RMON_DOMAIN_UNSUPPORTED">MC_CMD_SET_CLOCK_OUT_RMON_DOMAIN_UNSUPPORTED</dfn> 0x0</u></td></tr>
<tr><th id="12809">12809</th><td><i>/* Resulting vswitch frequency in MHz */</i></td></tr>
<tr><th id="12810">12810</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_VSWITCH_FREQ_OFST" data-ref="_M/MC_CMD_SET_CLOCK_OUT_VSWITCH_FREQ_OFST">MC_CMD_SET_CLOCK_OUT_VSWITCH_FREQ_OFST</dfn> 24</u></td></tr>
<tr><th id="12811">12811</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_VSWITCH_FREQ_LEN" data-ref="_M/MC_CMD_SET_CLOCK_OUT_VSWITCH_FREQ_LEN">MC_CMD_SET_CLOCK_OUT_VSWITCH_FREQ_LEN</dfn> 4</u></td></tr>
<tr><th id="12812">12812</th><td><i>/* enum: The vswitch clock domain doesn't exist / isn't controlled */</i></td></tr>
<tr><th id="12813">12813</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_CLOCK_OUT_VSWITCH_DOMAIN_UNSUPPORTED" data-ref="_M/MC_CMD_SET_CLOCK_OUT_VSWITCH_DOMAIN_UNSUPPORTED">MC_CMD_SET_CLOCK_OUT_VSWITCH_DOMAIN_UNSUPPORTED</dfn> 0x0</u></td></tr>
<tr><th id="12814">12814</th><td></td></tr>
<tr><th id="12815">12815</th><td></td></tr>
<tr><th id="12816">12816</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12817">12817</th><td><i>/* MC_CMD_DPCPU_RPC</i></td></tr>
<tr><th id="12818">12818</th><td><i> * Send an arbitrary DPCPU message.</i></td></tr>
<tr><th id="12819">12819</th><td><i> */</i></td></tr>
<tr><th id="12820">12820</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC" data-ref="_M/MC_CMD_DPCPU_RPC">MC_CMD_DPCPU_RPC</dfn> 0xae</u></td></tr>
<tr><th id="12821">12821</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xae_PRIVILEGE_CTG">MC_CMD_0xae_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12822">12822</th><td></td></tr>
<tr><th id="12823">12823</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xae_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xae_PRIVILEGE_CTG">MC_CMD_0xae_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="12824">12824</th><td></td></tr>
<tr><th id="12825">12825</th><td><i>/* MC_CMD_DPCPU_RPC_IN msgrequest */</i></td></tr>
<tr><th id="12826">12826</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_LEN">MC_CMD_DPCPU_RPC_IN_LEN</dfn> 36</u></td></tr>
<tr><th id="12827">12827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CPU_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CPU_OFST">MC_CMD_DPCPU_RPC_IN_CPU_OFST</dfn> 0</u></td></tr>
<tr><th id="12828">12828</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CPU_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CPU_LEN">MC_CMD_DPCPU_RPC_IN_CPU_LEN</dfn> 4</u></td></tr>
<tr><th id="12829">12829</th><td><i>/* enum: RxDPCPU0 */</i></td></tr>
<tr><th id="12830">12830</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_RX0" data-ref="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_RX0">MC_CMD_DPCPU_RPC_IN_DPCPU_RX0</dfn> 0x0</u></td></tr>
<tr><th id="12831">12831</th><td><i>/* enum: TxDPCPU0 */</i></td></tr>
<tr><th id="12832">12832</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_TX0" data-ref="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_TX0">MC_CMD_DPCPU_RPC_IN_DPCPU_TX0</dfn> 0x1</u></td></tr>
<tr><th id="12833">12833</th><td><i>/* enum: TxDPCPU1 */</i></td></tr>
<tr><th id="12834">12834</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_TX1" data-ref="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_TX1">MC_CMD_DPCPU_RPC_IN_DPCPU_TX1</dfn> 0x2</u></td></tr>
<tr><th id="12835">12835</th><td><i>/* enum: RxDPCPU1 (Medford only) */</i></td></tr>
<tr><th id="12836">12836</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_RX1" data-ref="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_RX1">MC_CMD_DPCPU_RPC_IN_DPCPU_RX1</dfn> 0x3</u></td></tr>
<tr><th id="12837">12837</th><td><i>/* enum: RxDPCPU (will be for the calling function; for now, just an alias of</i></td></tr>
<tr><th id="12838">12838</th><td><i> * DPCPU_RX0)</i></td></tr>
<tr><th id="12839">12839</th><td><i> */</i></td></tr>
<tr><th id="12840">12840</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_RX" data-ref="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_RX">MC_CMD_DPCPU_RPC_IN_DPCPU_RX</dfn> 0x80</u></td></tr>
<tr><th id="12841">12841</th><td><i>/* enum: TxDPCPU (will be for the calling function; for now, just an alias of</i></td></tr>
<tr><th id="12842">12842</th><td><i> * DPCPU_TX0)</i></td></tr>
<tr><th id="12843">12843</th><td><i> */</i></td></tr>
<tr><th id="12844">12844</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_TX" data-ref="_M/MC_CMD_DPCPU_RPC_IN_DPCPU_TX">MC_CMD_DPCPU_RPC_IN_DPCPU_TX</dfn> 0x81</u></td></tr>
<tr><th id="12845">12845</th><td><i>/* First 8 bits [39:32] of DATA are consumed by MC-DPCPU protocol and must be</i></td></tr>
<tr><th id="12846">12846</th><td><i> * initialised to zero</i></td></tr>
<tr><th id="12847">12847</th><td><i> */</i></td></tr>
<tr><th id="12848">12848</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_DATA_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_IN_DATA_OFST">MC_CMD_DPCPU_RPC_IN_DATA_OFST</dfn> 4</u></td></tr>
<tr><th id="12849">12849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_DATA_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_DATA_LEN">MC_CMD_DPCPU_RPC_IN_DATA_LEN</dfn> 32</u></td></tr>
<tr><th id="12850">12850</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_CMDNUM_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_CMDNUM_LBN">MC_CMD_DPCPU_RPC_IN_HDR_CMD_CMDNUM_LBN</dfn> 8</u></td></tr>
<tr><th id="12851">12851</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_CMDNUM_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_CMDNUM_WIDTH">MC_CMD_DPCPU_RPC_IN_HDR_CMD_CMDNUM_WIDTH</dfn> 8</u></td></tr>
<tr><th id="12852">12852</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_READ" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_READ">MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_READ</dfn> 0x6 /* enum */</u></td></tr>
<tr><th id="12853">12853</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_WRITE" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_WRITE">MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_WRITE</dfn> 0x7 /* enum */</u></td></tr>
<tr><th id="12854">12854</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_SELF_TEST" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_SELF_TEST">MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_SELF_TEST</dfn> 0xc /* enum */</u></td></tr>
<tr><th id="12855">12855</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_CSR_ACCESS" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_CSR_ACCESS">MC_CMD_DPCPU_RPC_IN_CMDNUM_TXDPCPU_CSR_ACCESS</dfn> 0xe /* enum */</u></td></tr>
<tr><th id="12856">12856</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_READ" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_READ">MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_READ</dfn> 0x46 /* enum */</u></td></tr>
<tr><th id="12857">12857</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_WRITE" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_WRITE">MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_WRITE</dfn> 0x47 /* enum */</u></td></tr>
<tr><th id="12858">12858</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_SELF_TEST" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_SELF_TEST">MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_SELF_TEST</dfn> 0x4a /* enum */</u></td></tr>
<tr><th id="12859">12859</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_CSR_ACCESS" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_CSR_ACCESS">MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_CSR_ACCESS</dfn> 0x4c /* enum */</u></td></tr>
<tr><th id="12860">12860</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_SET_MC_REPLAY_CNTXT" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_SET_MC_REPLAY_CNTXT">MC_CMD_DPCPU_RPC_IN_CMDNUM_RXDPCPU_SET_MC_REPLAY_CNTXT</dfn> 0x4d /* enum */</u></td></tr>
<tr><th id="12861">12861</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_OBJID_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_OBJID_LBN">MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_OBJID_LBN</dfn> 16</u></td></tr>
<tr><th id="12862">12862</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_OBJID_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_OBJID_WIDTH">MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_OBJID_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12863">12863</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_ADDR_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_ADDR_LBN">MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_ADDR_LBN</dfn> 16</u></td></tr>
<tr><th id="12864">12864</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_ADDR_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_ADDR_WIDTH">MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_ADDR_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12865">12865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_COUNT_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_COUNT_LBN">MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_COUNT_LBN</dfn> 48</u></td></tr>
<tr><th id="12866">12866</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_COUNT_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_COUNT_WIDTH">MC_CMD_DPCPU_RPC_IN_HDR_CMD_REQ_COUNT_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12867">12867</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_INFO_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_INFO_LBN">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_INFO_LBN</dfn> 16</u></td></tr>
<tr><th id="12868">12868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_INFO_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_INFO_WIDTH">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_INFO_WIDTH</dfn> 240</u></td></tr>
<tr><th id="12869">12869</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_LBN">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_LBN</dfn> 16</u></td></tr>
<tr><th id="12870">12870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_WIDTH">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12871">12871</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_STOP_RETURN_RESULT" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_STOP_RETURN_RESULT">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_STOP_RETURN_RESULT</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="12872">12872</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_READ" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_READ">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_READ</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="12873">12873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_WRITE" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_WRITE">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_WRITE</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="12874">12874</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_WRITE_READ" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_WRITE_READ">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_WRITE_READ</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="12875">12875</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_PIPELINED_READ" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_PIPELINED_READ">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_CMD_START_PIPELINED_READ</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="12876">12876</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_START_DELAY_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_START_DELAY_LBN">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_START_DELAY_LBN</dfn> 48</u></td></tr>
<tr><th id="12877">12877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_START_DELAY_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_START_DELAY_WIDTH">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_START_DELAY_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12878">12878</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_RPT_COUNT_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_RPT_COUNT_LBN">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_RPT_COUNT_LBN</dfn> 64</u></td></tr>
<tr><th id="12879">12879</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_RPT_COUNT_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_RPT_COUNT_WIDTH">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_RPT_COUNT_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12880">12880</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_GAP_DELAY_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_GAP_DELAY_LBN">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_GAP_DELAY_LBN</dfn> 80</u></td></tr>
<tr><th id="12881">12881</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_GAP_DELAY_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_GAP_DELAY_WIDTH">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_GAP_DELAY_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12882">12882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_LBN">MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_LBN</dfn> 16</u></td></tr>
<tr><th id="12883">12883</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_WIDTH">MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12884">12884</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_CUT_THROUGH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_CUT_THROUGH">MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_CUT_THROUGH</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="12885">12885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_STORE_FORWARD" data-ref="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_STORE_FORWARD">MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_STORE_FORWARD</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="12886">12886</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_STORE_FORWARD_FIRST" data-ref="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_STORE_FORWARD_FIRST">MC_CMD_DPCPU_RPC_IN_MC_REPLAY_MODE_STORE_FORWARD_FIRST</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="12887">12887</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_CNTXT_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_CNTXT_LBN">MC_CMD_DPCPU_RPC_IN_MC_REPLAY_CNTXT_LBN</dfn> 64</u></td></tr>
<tr><th id="12888">12888</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_CNTXT_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_IN_MC_REPLAY_CNTXT_WIDTH">MC_CMD_DPCPU_RPC_IN_MC_REPLAY_CNTXT_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12889">12889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_WDATA_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_IN_WDATA_OFST">MC_CMD_DPCPU_RPC_IN_WDATA_OFST</dfn> 12</u></td></tr>
<tr><th id="12890">12890</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_WDATA_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_WDATA_LEN">MC_CMD_DPCPU_RPC_IN_WDATA_LEN</dfn> 24</u></td></tr>
<tr><th id="12891">12891</th><td><i>/* Register data to write. Only valid in write/write-read. */</i></td></tr>
<tr><th id="12892">12892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_DATA_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_DATA_OFST">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_DATA_OFST</dfn> 16</u></td></tr>
<tr><th id="12893">12893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_DATA_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_DATA_LEN">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_DATA_LEN</dfn> 4</u></td></tr>
<tr><th id="12894">12894</th><td><i>/* Register address. */</i></td></tr>
<tr><th id="12895">12895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_ADDRESS_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_ADDRESS_OFST">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_ADDRESS_OFST</dfn> 20</u></td></tr>
<tr><th id="12896">12896</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_ADDRESS_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_ADDRESS_LEN">MC_CMD_DPCPU_RPC_IN_CSR_ACCESS_ADDRESS_LEN</dfn> 4</u></td></tr>
<tr><th id="12897">12897</th><td></td></tr>
<tr><th id="12898">12898</th><td><i>/* MC_CMD_DPCPU_RPC_OUT msgresponse */</i></td></tr>
<tr><th id="12899">12899</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_LEN">MC_CMD_DPCPU_RPC_OUT_LEN</dfn> 36</u></td></tr>
<tr><th id="12900">12900</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_RC_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_RC_OFST">MC_CMD_DPCPU_RPC_OUT_RC_OFST</dfn> 0</u></td></tr>
<tr><th id="12901">12901</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_RC_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_RC_LEN">MC_CMD_DPCPU_RPC_OUT_RC_LEN</dfn> 4</u></td></tr>
<tr><th id="12902">12902</th><td><i>/* DATA */</i></td></tr>
<tr><th id="12903">12903</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_DATA_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_DATA_OFST">MC_CMD_DPCPU_RPC_OUT_DATA_OFST</dfn> 4</u></td></tr>
<tr><th id="12904">12904</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_DATA_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_DATA_LEN">MC_CMD_DPCPU_RPC_OUT_DATA_LEN</dfn> 32</u></td></tr>
<tr><th id="12905">12905</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_HDR_CMD_RESP_ERRCODE_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_HDR_CMD_RESP_ERRCODE_LBN">MC_CMD_DPCPU_RPC_OUT_HDR_CMD_RESP_ERRCODE_LBN</dfn> 32</u></td></tr>
<tr><th id="12906">12906</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_HDR_CMD_RESP_ERRCODE_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_HDR_CMD_RESP_ERRCODE_WIDTH">MC_CMD_DPCPU_RPC_OUT_HDR_CMD_RESP_ERRCODE_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12907">12907</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_COUNT_LBN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_COUNT_LBN">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_COUNT_LBN</dfn> 48</u></td></tr>
<tr><th id="12908">12908</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_COUNT_WIDTH" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_COUNT_WIDTH">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_COUNT_WIDTH</dfn> 16</u></td></tr>
<tr><th id="12909">12909</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_RDATA_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_RDATA_OFST">MC_CMD_DPCPU_RPC_OUT_RDATA_OFST</dfn> 12</u></td></tr>
<tr><th id="12910">12910</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_RDATA_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_RDATA_LEN">MC_CMD_DPCPU_RPC_OUT_RDATA_LEN</dfn> 24</u></td></tr>
<tr><th id="12911">12911</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_1_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_1_OFST">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_1_OFST</dfn> 12</u></td></tr>
<tr><th id="12912">12912</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_1_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_1_LEN">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_1_LEN</dfn> 4</u></td></tr>
<tr><th id="12913">12913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_2_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_2_OFST">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_2_OFST</dfn> 16</u></td></tr>
<tr><th id="12914">12914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_2_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_2_LEN">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_2_LEN</dfn> 4</u></td></tr>
<tr><th id="12915">12915</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_3_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_3_OFST">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_3_OFST</dfn> 20</u></td></tr>
<tr><th id="12916">12916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_3_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_3_LEN">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_3_LEN</dfn> 4</u></td></tr>
<tr><th id="12917">12917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_4_OFST" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_4_OFST">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_4_OFST</dfn> 24</u></td></tr>
<tr><th id="12918">12918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_4_LEN" data-ref="_M/MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_4_LEN">MC_CMD_DPCPU_RPC_OUT_CSR_ACCESS_READ_VAL_4_LEN</dfn> 4</u></td></tr>
<tr><th id="12919">12919</th><td></td></tr>
<tr><th id="12920">12920</th><td></td></tr>
<tr><th id="12921">12921</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12922">12922</th><td><i>/* MC_CMD_TRIGGER_INTERRUPT</i></td></tr>
<tr><th id="12923">12923</th><td><i> * Trigger an interrupt by prodding the BIU.</i></td></tr>
<tr><th id="12924">12924</th><td><i> */</i></td></tr>
<tr><th id="12925">12925</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TRIGGER_INTERRUPT" data-ref="_M/MC_CMD_TRIGGER_INTERRUPT">MC_CMD_TRIGGER_INTERRUPT</dfn> 0xe3</u></td></tr>
<tr><th id="12926">12926</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xe3_PRIVILEGE_CTG">MC_CMD_0xe3_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12927">12927</th><td></td></tr>
<tr><th id="12928">12928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xe3_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xe3_PRIVILEGE_CTG">MC_CMD_0xe3_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="12929">12929</th><td></td></tr>
<tr><th id="12930">12930</th><td><i>/* MC_CMD_TRIGGER_INTERRUPT_IN msgrequest */</i></td></tr>
<tr><th id="12931">12931</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TRIGGER_INTERRUPT_IN_LEN" data-ref="_M/MC_CMD_TRIGGER_INTERRUPT_IN_LEN">MC_CMD_TRIGGER_INTERRUPT_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12932">12932</th><td><i>/* Interrupt level relative to base for function. */</i></td></tr>
<tr><th id="12933">12933</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TRIGGER_INTERRUPT_IN_INTR_LEVEL_OFST" data-ref="_M/MC_CMD_TRIGGER_INTERRUPT_IN_INTR_LEVEL_OFST">MC_CMD_TRIGGER_INTERRUPT_IN_INTR_LEVEL_OFST</dfn> 0</u></td></tr>
<tr><th id="12934">12934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TRIGGER_INTERRUPT_IN_INTR_LEVEL_LEN" data-ref="_M/MC_CMD_TRIGGER_INTERRUPT_IN_INTR_LEVEL_LEN">MC_CMD_TRIGGER_INTERRUPT_IN_INTR_LEVEL_LEN</dfn> 4</u></td></tr>
<tr><th id="12935">12935</th><td></td></tr>
<tr><th id="12936">12936</th><td><i>/* MC_CMD_TRIGGER_INTERRUPT_OUT msgresponse */</i></td></tr>
<tr><th id="12937">12937</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TRIGGER_INTERRUPT_OUT_LEN" data-ref="_M/MC_CMD_TRIGGER_INTERRUPT_OUT_LEN">MC_CMD_TRIGGER_INTERRUPT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12938">12938</th><td></td></tr>
<tr><th id="12939">12939</th><td></td></tr>
<tr><th id="12940">12940</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12941">12941</th><td><i>/* MC_CMD_SHMBOOT_OP</i></td></tr>
<tr><th id="12942">12942</th><td><i> * Special operations to support (for now) shmboot.</i></td></tr>
<tr><th id="12943">12943</th><td><i> */</i></td></tr>
<tr><th id="12944">12944</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMBOOT_OP" data-ref="_M/MC_CMD_SHMBOOT_OP">MC_CMD_SHMBOOT_OP</dfn> 0xe6</u></td></tr>
<tr><th id="12945">12945</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xe6_PRIVILEGE_CTG">MC_CMD_0xe6_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12946">12946</th><td></td></tr>
<tr><th id="12947">12947</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xe6_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xe6_PRIVILEGE_CTG">MC_CMD_0xe6_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="12948">12948</th><td></td></tr>
<tr><th id="12949">12949</th><td><i>/* MC_CMD_SHMBOOT_OP_IN msgrequest */</i></td></tr>
<tr><th id="12950">12950</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMBOOT_OP_IN_LEN" data-ref="_M/MC_CMD_SHMBOOT_OP_IN_LEN">MC_CMD_SHMBOOT_OP_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="12951">12951</th><td><i>/* Identifies the operation to perform */</i></td></tr>
<tr><th id="12952">12952</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMBOOT_OP_IN_SHMBOOT_OP_OFST" data-ref="_M/MC_CMD_SHMBOOT_OP_IN_SHMBOOT_OP_OFST">MC_CMD_SHMBOOT_OP_IN_SHMBOOT_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="12953">12953</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMBOOT_OP_IN_SHMBOOT_OP_LEN" data-ref="_M/MC_CMD_SHMBOOT_OP_IN_SHMBOOT_OP_LEN">MC_CMD_SHMBOOT_OP_IN_SHMBOOT_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="12954">12954</th><td><i>/* enum: Copy slave_data section to the slave core. (Greenport only) */</i></td></tr>
<tr><th id="12955">12955</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMBOOT_OP_IN_PUSH_SLAVE_DATA" data-ref="_M/MC_CMD_SHMBOOT_OP_IN_PUSH_SLAVE_DATA">MC_CMD_SHMBOOT_OP_IN_PUSH_SLAVE_DATA</dfn> 0x0</u></td></tr>
<tr><th id="12956">12956</th><td></td></tr>
<tr><th id="12957">12957</th><td><i>/* MC_CMD_SHMBOOT_OP_OUT msgresponse */</i></td></tr>
<tr><th id="12958">12958</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SHMBOOT_OP_OUT_LEN" data-ref="_M/MC_CMD_SHMBOOT_OP_OUT_LEN">MC_CMD_SHMBOOT_OP_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="12959">12959</th><td></td></tr>
<tr><th id="12960">12960</th><td></td></tr>
<tr><th id="12961">12961</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12962">12962</th><td><i>/* MC_CMD_CAP_BLK_READ</i></td></tr>
<tr><th id="12963">12963</th><td><i> * Read multiple 64bit words from capture block memory</i></td></tr>
<tr><th id="12964">12964</th><td><i> */</i></td></tr>
<tr><th id="12965">12965</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ" data-ref="_M/MC_CMD_CAP_BLK_READ">MC_CMD_CAP_BLK_READ</dfn> 0xe7</u></td></tr>
<tr><th id="12966">12966</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xe7_PRIVILEGE_CTG">MC_CMD_0xe7_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12967">12967</th><td></td></tr>
<tr><th id="12968">12968</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xe7_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xe7_PRIVILEGE_CTG">MC_CMD_0xe7_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="12969">12969</th><td></td></tr>
<tr><th id="12970">12970</th><td><i>/* MC_CMD_CAP_BLK_READ_IN msgrequest */</i></td></tr>
<tr><th id="12971">12971</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_IN_LEN" data-ref="_M/MC_CMD_CAP_BLK_READ_IN_LEN">MC_CMD_CAP_BLK_READ_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="12972">12972</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_IN_CAP_REG_OFST" data-ref="_M/MC_CMD_CAP_BLK_READ_IN_CAP_REG_OFST">MC_CMD_CAP_BLK_READ_IN_CAP_REG_OFST</dfn> 0</u></td></tr>
<tr><th id="12973">12973</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_IN_CAP_REG_LEN" data-ref="_M/MC_CMD_CAP_BLK_READ_IN_CAP_REG_LEN">MC_CMD_CAP_BLK_READ_IN_CAP_REG_LEN</dfn> 4</u></td></tr>
<tr><th id="12974">12974</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_IN_ADDR_OFST" data-ref="_M/MC_CMD_CAP_BLK_READ_IN_ADDR_OFST">MC_CMD_CAP_BLK_READ_IN_ADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="12975">12975</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_IN_ADDR_LEN" data-ref="_M/MC_CMD_CAP_BLK_READ_IN_ADDR_LEN">MC_CMD_CAP_BLK_READ_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="12976">12976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_IN_COUNT_OFST" data-ref="_M/MC_CMD_CAP_BLK_READ_IN_COUNT_OFST">MC_CMD_CAP_BLK_READ_IN_COUNT_OFST</dfn> 8</u></td></tr>
<tr><th id="12977">12977</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_IN_COUNT_LEN" data-ref="_M/MC_CMD_CAP_BLK_READ_IN_COUNT_LEN">MC_CMD_CAP_BLK_READ_IN_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="12978">12978</th><td></td></tr>
<tr><th id="12979">12979</th><td><i>/* MC_CMD_CAP_BLK_READ_OUT msgresponse */</i></td></tr>
<tr><th id="12980">12980</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_OUT_LENMIN" data-ref="_M/MC_CMD_CAP_BLK_READ_OUT_LENMIN">MC_CMD_CAP_BLK_READ_OUT_LENMIN</dfn> 8</u></td></tr>
<tr><th id="12981">12981</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_OUT_LENMAX" data-ref="_M/MC_CMD_CAP_BLK_READ_OUT_LENMAX">MC_CMD_CAP_BLK_READ_OUT_LENMAX</dfn> 248</u></td></tr>
<tr><th id="12982">12982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_OUT_LEN" data-ref="_M/MC_CMD_CAP_BLK_READ_OUT_LEN">MC_CMD_CAP_BLK_READ_OUT_LEN</dfn>(num) (0+8*(num))</u></td></tr>
<tr><th id="12983">12983</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_OFST" data-ref="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_OFST">MC_CMD_CAP_BLK_READ_OUT_BUFFER_OFST</dfn> 0</u></td></tr>
<tr><th id="12984">12984</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_LEN" data-ref="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_LEN">MC_CMD_CAP_BLK_READ_OUT_BUFFER_LEN</dfn> 8</u></td></tr>
<tr><th id="12985">12985</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_LO_OFST" data-ref="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_LO_OFST">MC_CMD_CAP_BLK_READ_OUT_BUFFER_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="12986">12986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_HI_OFST" data-ref="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_HI_OFST">MC_CMD_CAP_BLK_READ_OUT_BUFFER_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="12987">12987</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_MINNUM" data-ref="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_MINNUM">MC_CMD_CAP_BLK_READ_OUT_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="12988">12988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_MAXNUM" data-ref="_M/MC_CMD_CAP_BLK_READ_OUT_BUFFER_MAXNUM">MC_CMD_CAP_BLK_READ_OUT_BUFFER_MAXNUM</dfn> 31</u></td></tr>
<tr><th id="12989">12989</th><td></td></tr>
<tr><th id="12990">12990</th><td></td></tr>
<tr><th id="12991">12991</th><td><i>/***********************************/</i></td></tr>
<tr><th id="12992">12992</th><td><i>/* MC_CMD_DUMP_DO</i></td></tr>
<tr><th id="12993">12993</th><td><i> * Take a dump of the DUT state</i></td></tr>
<tr><th id="12994">12994</th><td><i> */</i></td></tr>
<tr><th id="12995">12995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO" data-ref="_M/MC_CMD_DUMP_DO">MC_CMD_DUMP_DO</dfn> 0xe8</u></td></tr>
<tr><th id="12996">12996</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xe8_PRIVILEGE_CTG">MC_CMD_0xe8_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="12997">12997</th><td></td></tr>
<tr><th id="12998">12998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xe8_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xe8_PRIVILEGE_CTG">MC_CMD_0xe8_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="12999">12999</th><td></td></tr>
<tr><th id="13000">13000</th><td><i>/* MC_CMD_DUMP_DO_IN msgrequest */</i></td></tr>
<tr><th id="13001">13001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_LEN">MC_CMD_DUMP_DO_IN_LEN</dfn> 52</u></td></tr>
<tr><th id="13002">13002</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_PADDING_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_PADDING_OFST">MC_CMD_DUMP_DO_IN_PADDING_OFST</dfn> 0</u></td></tr>
<tr><th id="13003">13003</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_PADDING_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_PADDING_LEN">MC_CMD_DUMP_DO_IN_PADDING_LEN</dfn> 4</u></td></tr>
<tr><th id="13004">13004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_OFST</dfn> 4</u></td></tr>
<tr><th id="13005">13005</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_LEN</dfn> 4</u></td></tr>
<tr><th id="13006">13006</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13007">13007</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_DEFAULT" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_DEFAULT">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_DEFAULT</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13008">13008</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_TYPE_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_TYPE_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_TYPE_OFST</dfn> 8</u></td></tr>
<tr><th id="13009">13009</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_TYPE_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_TYPE_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="13010">13010</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMP_LOCATION_NVRAM" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMP_LOCATION_NVRAM">MC_CMD_DUMP_DO_IN_DUMP_LOCATION_NVRAM</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13011">13011</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMP_LOCATION_HOST_MEMORY" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMP_LOCATION_HOST_MEMORY">MC_CMD_DUMP_DO_IN_DUMP_LOCATION_HOST_MEMORY</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="13012">13012</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMP_LOCATION_HOST_MEMORY_MLI" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMP_LOCATION_HOST_MEMORY_MLI">MC_CMD_DUMP_DO_IN_DUMP_LOCATION_HOST_MEMORY_MLI</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="13013">13013</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMP_LOCATION_UART" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMP_LOCATION_UART">MC_CMD_DUMP_DO_IN_DUMP_LOCATION_UART</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="13014">13014</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST</dfn> 12</u></td></tr>
<tr><th id="13015">13015</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="13016">13016</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_OFST</dfn> 16</u></td></tr>
<tr><th id="13017">13017</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="13018">13018</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_OFST</dfn> 12</u></td></tr>
<tr><th id="13019">13019</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_LEN</dfn> 4</u></td></tr>
<tr><th id="13020">13020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_OFST</dfn> 16</u></td></tr>
<tr><th id="13021">13021</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="13022">13022</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST</dfn> 12</u></td></tr>
<tr><th id="13023">13023</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN</dfn> 4</u></td></tr>
<tr><th id="13024">13024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_HOST_MEMORY_MLI_PAGE_SIZE" data-ref="_M/MC_CMD_DUMP_DO_IN_HOST_MEMORY_MLI_PAGE_SIZE">MC_CMD_DUMP_DO_IN_HOST_MEMORY_MLI_PAGE_SIZE</dfn> 0x1000 /* enum */</u></td></tr>
<tr><th id="13025">13025</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST</dfn> 16</u></td></tr>
<tr><th id="13026">13026</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="13027">13027</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST</dfn> 20</u></td></tr>
<tr><th id="13028">13028</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN</dfn> 4</u></td></tr>
<tr><th id="13029">13029</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_HOST_MEMORY_MLI_MAX_DEPTH" data-ref="_M/MC_CMD_DUMP_DO_IN_HOST_MEMORY_MLI_MAX_DEPTH">MC_CMD_DUMP_DO_IN_HOST_MEMORY_MLI_MAX_DEPTH</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="13030">13030</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_OFST</dfn> 12</u></td></tr>
<tr><th id="13031">13031</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_LEN</dfn> 4</u></td></tr>
<tr><th id="13032">13032</th><td><i>/* enum: The uart port this command was received over (if using a uart</i></td></tr>
<tr><th id="13033">13033</th><td><i> * transport)</i></td></tr>
<tr><th id="13034">13034</th><td><i> */</i></td></tr>
<tr><th id="13035">13035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_UART_PORT_SRC" data-ref="_M/MC_CMD_DUMP_DO_IN_UART_PORT_SRC">MC_CMD_DUMP_DO_IN_UART_PORT_SRC</dfn> 0xff</u></td></tr>
<tr><th id="13036">13036</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_SIZE_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_SIZE_OFST">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_SIZE_OFST</dfn> 24</u></td></tr>
<tr><th id="13037">13037</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_SIZE_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_SIZE_LEN">MC_CMD_DUMP_DO_IN_DUMPSPEC_SRC_CUSTOM_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="13038">13038</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_OFST</dfn> 28</u></td></tr>
<tr><th id="13039">13039</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_LEN</dfn> 4</u></td></tr>
<tr><th id="13040">13040</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13041">13041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_NVRAM_DUMP_PARTITION" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_NVRAM_DUMP_PARTITION">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_NVRAM_DUMP_PARTITION</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13042">13042</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_TYPE_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_TYPE_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_TYPE_OFST</dfn> 32</u></td></tr>
<tr><th id="13043">13043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_TYPE_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_TYPE_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="13044">13044</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="13045">13045</th><td><i>/*               MC_CMD_DUMP_DO_IN/DUMPSPEC_SRC_CUSTOM_TYPE */</i></td></tr>
<tr><th id="13046">13046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST</dfn> 36</u></td></tr>
<tr><th id="13047">13047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="13048">13048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_OFST</dfn> 40</u></td></tr>
<tr><th id="13049">13049</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="13050">13050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_OFST</dfn> 36</u></td></tr>
<tr><th id="13051">13051</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_LEN</dfn> 4</u></td></tr>
<tr><th id="13052">13052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_OFST</dfn> 40</u></td></tr>
<tr><th id="13053">13053</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="13054">13054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST</dfn> 36</u></td></tr>
<tr><th id="13055">13055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN</dfn> 4</u></td></tr>
<tr><th id="13056">13056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST</dfn> 40</u></td></tr>
<tr><th id="13057">13057</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="13058">13058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST</dfn> 44</u></td></tr>
<tr><th id="13059">13059</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN</dfn> 4</u></td></tr>
<tr><th id="13060">13060</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_UART_PORT_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_UART_PORT_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_UART_PORT_OFST</dfn> 36</u></td></tr>
<tr><th id="13061">13061</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_UART_PORT_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_UART_PORT_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_UART_PORT_LEN</dfn> 4</u></td></tr>
<tr><th id="13062">13062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_SIZE_OFST" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_SIZE_OFST">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_SIZE_OFST</dfn> 48</u></td></tr>
<tr><th id="13063">13063</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_SIZE_LEN" data-ref="_M/MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_SIZE_LEN">MC_CMD_DUMP_DO_IN_DUMPFILE_DST_CUSTOM_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="13064">13064</th><td></td></tr>
<tr><th id="13065">13065</th><td><i>/* MC_CMD_DUMP_DO_OUT msgresponse */</i></td></tr>
<tr><th id="13066">13066</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_OUT_LEN" data-ref="_M/MC_CMD_DUMP_DO_OUT_LEN">MC_CMD_DUMP_DO_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="13067">13067</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_OUT_DUMPFILE_SIZE_OFST" data-ref="_M/MC_CMD_DUMP_DO_OUT_DUMPFILE_SIZE_OFST">MC_CMD_DUMP_DO_OUT_DUMPFILE_SIZE_OFST</dfn> 0</u></td></tr>
<tr><th id="13068">13068</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_DO_OUT_DUMPFILE_SIZE_LEN" data-ref="_M/MC_CMD_DUMP_DO_OUT_DUMPFILE_SIZE_LEN">MC_CMD_DUMP_DO_OUT_DUMPFILE_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="13069">13069</th><td></td></tr>
<tr><th id="13070">13070</th><td></td></tr>
<tr><th id="13071">13071</th><td><i>/***********************************/</i></td></tr>
<tr><th id="13072">13072</th><td><i>/* MC_CMD_DUMP_CONFIGURE_UNSOLICITED</i></td></tr>
<tr><th id="13073">13073</th><td><i> * Configure unsolicited dumps</i></td></tr>
<tr><th id="13074">13074</th><td><i> */</i></td></tr>
<tr><th id="13075">13075</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED">MC_CMD_DUMP_CONFIGURE_UNSOLICITED</dfn> 0xe9</u></td></tr>
<tr><th id="13076">13076</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xe9_PRIVILEGE_CTG">MC_CMD_0xe9_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="13077">13077</th><td></td></tr>
<tr><th id="13078">13078</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xe9_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xe9_PRIVILEGE_CTG">MC_CMD_0xe9_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="13079">13079</th><td></td></tr>
<tr><th id="13080">13080</th><td><i>/* MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN msgrequest */</i></td></tr>
<tr><th id="13081">13081</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_LEN</dfn> 52</u></td></tr>
<tr><th id="13082">13082</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_ENABLE_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_ENABLE_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_ENABLE_OFST</dfn> 0</u></td></tr>
<tr><th id="13083">13083</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_ENABLE_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_ENABLE_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_ENABLE_LEN</dfn> 4</u></td></tr>
<tr><th id="13084">13084</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_OFST</dfn> 4</u></td></tr>
<tr><th id="13085">13085</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_LEN</dfn> 4</u></td></tr>
<tr><th id="13086">13086</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="13087">13087</th><td><i>/*               MC_CMD_DUMP_DO/MC_CMD_DUMP_DO_IN/DUMPSPEC_SRC */</i></td></tr>
<tr><th id="13088">13088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_TYPE_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_TYPE_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_TYPE_OFST</dfn> 8</u></td></tr>
<tr><th id="13089">13089</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_TYPE_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_TYPE_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="13090">13090</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="13091">13091</th><td><i>/*               MC_CMD_DUMP_DO/MC_CMD_DUMP_DO_IN/DUMPSPEC_SRC_CUSTOM_TYPE */</i></td></tr>
<tr><th id="13092">13092</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST</dfn> 12</u></td></tr>
<tr><th id="13093">13093</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="13094">13094</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_OFST</dfn> 16</u></td></tr>
<tr><th id="13095">13095</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_NVRAM_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="13096">13096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_OFST</dfn> 12</u></td></tr>
<tr><th id="13097">13097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_LO_LEN</dfn> 4</u></td></tr>
<tr><th id="13098">13098</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_OFST</dfn> 16</u></td></tr>
<tr><th id="13099">13099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_ADDR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="13100">13100</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST</dfn> 12</u></td></tr>
<tr><th id="13101">13101</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN</dfn> 4</u></td></tr>
<tr><th id="13102">13102</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST</dfn> 16</u></td></tr>
<tr><th id="13103">13103</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="13104">13104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST</dfn> 20</u></td></tr>
<tr><th id="13105">13105</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN</dfn> 4</u></td></tr>
<tr><th id="13106">13106</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_OFST</dfn> 12</u></td></tr>
<tr><th id="13107">13107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_UART_PORT_LEN</dfn> 4</u></td></tr>
<tr><th id="13108">13108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_SIZE_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_SIZE_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_SIZE_OFST</dfn> 24</u></td></tr>
<tr><th id="13109">13109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_SIZE_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_SIZE_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPSPEC_SRC_CUSTOM_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="13110">13110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_OFST</dfn> 28</u></td></tr>
<tr><th id="13111">13111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_LEN</dfn> 4</u></td></tr>
<tr><th id="13112">13112</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="13113">13113</th><td><i>/*               MC_CMD_DUMP_DO/MC_CMD_DUMP_DO_IN/DUMPFILE_DST */</i></td></tr>
<tr><th id="13114">13114</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_TYPE_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_TYPE_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_TYPE_OFST</dfn> 32</u></td></tr>
<tr><th id="13115">13115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_TYPE_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_TYPE_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="13116">13116</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="13117">13117</th><td><i>/*               MC_CMD_DUMP_DO/MC_CMD_DUMP_DO_IN/DUMPSPEC_SRC_CUSTOM_TYPE */</i></td></tr>
<tr><th id="13118">13118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_OFST</dfn> 36</u></td></tr>
<tr><th id="13119">13119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_PARTITION_TYPE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="13120">13120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_OFST</dfn> 40</u></td></tr>
<tr><th id="13121">13121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_NVRAM_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="13122">13122</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_OFST</dfn> 36</u></td></tr>
<tr><th id="13123">13123</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_LO_LEN</dfn> 4</u></td></tr>
<tr><th id="13124">13124</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_OFST</dfn> 40</u></td></tr>
<tr><th id="13125">13125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_ADDR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="13126">13126</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_OFST</dfn> 36</u></td></tr>
<tr><th id="13127">13127</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_LO_LEN</dfn> 4</u></td></tr>
<tr><th id="13128">13128</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_OFST</dfn> 40</u></td></tr>
<tr><th id="13129">13129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_ROOT_ADDR_HI_LEN</dfn> 4</u></td></tr>
<tr><th id="13130">13130</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_OFST</dfn> 44</u></td></tr>
<tr><th id="13131">13131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_HOST_MEMORY_MLI_DEPTH_LEN</dfn> 4</u></td></tr>
<tr><th id="13132">13132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_UART_PORT_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_UART_PORT_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_UART_PORT_OFST</dfn> 36</u></td></tr>
<tr><th id="13133">13133</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_UART_PORT_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_UART_PORT_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_UART_PORT_LEN</dfn> 4</u></td></tr>
<tr><th id="13134">13134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_SIZE_OFST" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_SIZE_OFST">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_SIZE_OFST</dfn> 48</u></td></tr>
<tr><th id="13135">13135</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_SIZE_LEN" data-ref="_M/MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_SIZE_LEN">MC_CMD_DUMP_CONFIGURE_UNSOLICITED_IN_DUMPFILE_DST_CUSTOM_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="13136">13136</th><td></td></tr>
<tr><th id="13137">13137</th><td></td></tr>
<tr><th id="13138">13138</th><td><i>/***********************************/</i></td></tr>
<tr><th id="13139">13139</th><td><i>/* MC_CMD_SET_PSU</i></td></tr>
<tr><th id="13140">13140</th><td><i> * Adjusts power supply parameters. This is a warranty-voiding operation.</i></td></tr>
<tr><th id="13141">13141</th><td><i> * Returns: ENOENT if the parameter or rail specified does not exist, EINVAL if</i></td></tr>
<tr><th id="13142">13142</th><td><i> * the parameter is out of range.</i></td></tr>
<tr><th id="13143">13143</th><td><i> */</i></td></tr>
<tr><th id="13144">13144</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU" data-ref="_M/MC_CMD_SET_PSU">MC_CMD_SET_PSU</dfn> 0xea</u></td></tr>
<tr><th id="13145">13145</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xea_PRIVILEGE_CTG">MC_CMD_0xea_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="13146">13146</th><td></td></tr>
<tr><th id="13147">13147</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xea_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xea_PRIVILEGE_CTG">MC_CMD_0xea_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="13148">13148</th><td></td></tr>
<tr><th id="13149">13149</th><td><i>/* MC_CMD_SET_PSU_IN msgrequest */</i></td></tr>
<tr><th id="13150">13150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_LEN" data-ref="_M/MC_CMD_SET_PSU_IN_LEN">MC_CMD_SET_PSU_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="13151">13151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_PARAM_OFST" data-ref="_M/MC_CMD_SET_PSU_IN_PARAM_OFST">MC_CMD_SET_PSU_IN_PARAM_OFST</dfn> 0</u></td></tr>
<tr><th id="13152">13152</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_PARAM_LEN" data-ref="_M/MC_CMD_SET_PSU_IN_PARAM_LEN">MC_CMD_SET_PSU_IN_PARAM_LEN</dfn> 4</u></td></tr>
<tr><th id="13153">13153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_PARAM_SUPPLY_VOLTAGE" data-ref="_M/MC_CMD_SET_PSU_IN_PARAM_SUPPLY_VOLTAGE">MC_CMD_SET_PSU_IN_PARAM_SUPPLY_VOLTAGE</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13154">13154</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_RAIL_OFST" data-ref="_M/MC_CMD_SET_PSU_IN_RAIL_OFST">MC_CMD_SET_PSU_IN_RAIL_OFST</dfn> 4</u></td></tr>
<tr><th id="13155">13155</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_RAIL_LEN" data-ref="_M/MC_CMD_SET_PSU_IN_RAIL_LEN">MC_CMD_SET_PSU_IN_RAIL_LEN</dfn> 4</u></td></tr>
<tr><th id="13156">13156</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_RAIL_0V9" data-ref="_M/MC_CMD_SET_PSU_IN_RAIL_0V9">MC_CMD_SET_PSU_IN_RAIL_0V9</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13157">13157</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_RAIL_1V2" data-ref="_M/MC_CMD_SET_PSU_IN_RAIL_1V2">MC_CMD_SET_PSU_IN_RAIL_1V2</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13158">13158</th><td><i>/* desired value, eg voltage in mV */</i></td></tr>
<tr><th id="13159">13159</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_VALUE_OFST" data-ref="_M/MC_CMD_SET_PSU_IN_VALUE_OFST">MC_CMD_SET_PSU_IN_VALUE_OFST</dfn> 8</u></td></tr>
<tr><th id="13160">13160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_IN_VALUE_LEN" data-ref="_M/MC_CMD_SET_PSU_IN_VALUE_LEN">MC_CMD_SET_PSU_IN_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="13161">13161</th><td></td></tr>
<tr><th id="13162">13162</th><td><i>/* MC_CMD_SET_PSU_OUT msgresponse */</i></td></tr>
<tr><th id="13163">13163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PSU_OUT_LEN" data-ref="_M/MC_CMD_SET_PSU_OUT_LEN">MC_CMD_SET_PSU_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13164">13164</th><td></td></tr>
<tr><th id="13165">13165</th><td></td></tr>
<tr><th id="13166">13166</th><td><i>/***********************************/</i></td></tr>
<tr><th id="13167">13167</th><td><i>/* MC_CMD_GET_FUNCTION_INFO</i></td></tr>
<tr><th id="13168">13168</th><td><i> * Get function information. PF and VF number.</i></td></tr>
<tr><th id="13169">13169</th><td><i> */</i></td></tr>
<tr><th id="13170">13170</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_FUNCTION_INFO" data-ref="_M/MC_CMD_GET_FUNCTION_INFO">MC_CMD_GET_FUNCTION_INFO</dfn> 0xec</u></td></tr>
<tr><th id="13171">13171</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xec_PRIVILEGE_CTG">MC_CMD_0xec_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="13172">13172</th><td></td></tr>
<tr><th id="13173">13173</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xec_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xec_PRIVILEGE_CTG">MC_CMD_0xec_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="13174">13174</th><td></td></tr>
<tr><th id="13175">13175</th><td><i>/* MC_CMD_GET_FUNCTION_INFO_IN msgrequest */</i></td></tr>
<tr><th id="13176">13176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_FUNCTION_INFO_IN_LEN" data-ref="_M/MC_CMD_GET_FUNCTION_INFO_IN_LEN">MC_CMD_GET_FUNCTION_INFO_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="13177">13177</th><td></td></tr>
<tr><th id="13178">13178</th><td><i>/* MC_CMD_GET_FUNCTION_INFO_OUT msgresponse */</i></td></tr>
<tr><th id="13179">13179</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_FUNCTION_INFO_OUT_LEN" data-ref="_M/MC_CMD_GET_FUNCTION_INFO_OUT_LEN">MC_CMD_GET_FUNCTION_INFO_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="13180">13180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_FUNCTION_INFO_OUT_PF_OFST" data-ref="_M/MC_CMD_GET_FUNCTION_INFO_OUT_PF_OFST">MC_CMD_GET_FUNCTION_INFO_OUT_PF_OFST</dfn> 0</u></td></tr>
<tr><th id="13181">13181</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_FUNCTION_INFO_OUT_PF_LEN" data-ref="_M/MC_CMD_GET_FUNCTION_INFO_OUT_PF_LEN">MC_CMD_GET_FUNCTION_INFO_OUT_PF_LEN</dfn> 4</u></td></tr>
<tr><th id="13182">13182</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_FUNCTION_INFO_OUT_VF_OFST" data-ref="_M/MC_CMD_GET_FUNCTION_INFO_OUT_VF_OFST">MC_CMD_GET_FUNCTION_INFO_OUT_VF_OFST</dfn> 4</u></td></tr>
<tr><th id="13183">13183</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_FUNCTION_INFO_OUT_VF_LEN" data-ref="_M/MC_CMD_GET_FUNCTION_INFO_OUT_VF_LEN">MC_CMD_GET_FUNCTION_INFO_OUT_VF_LEN</dfn> 4</u></td></tr>
<tr><th id="13184">13184</th><td></td></tr>
<tr><th id="13185">13185</th><td></td></tr>
<tr><th id="13186">13186</th><td><i>/***********************************/</i></td></tr>
<tr><th id="13187">13187</th><td><i>/* MC_CMD_ENABLE_OFFLINE_BIST</i></td></tr>
<tr><th id="13188">13188</th><td><i> * Enters offline BIST mode. All queues are torn down, chip enters quiescent</i></td></tr>
<tr><th id="13189">13189</th><td><i> * mode, calling function gets exclusive MCDI ownership. The only way out is</i></td></tr>
<tr><th id="13190">13190</th><td><i> * reboot.</i></td></tr>
<tr><th id="13191">13191</th><td><i> */</i></td></tr>
<tr><th id="13192">13192</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENABLE_OFFLINE_BIST" data-ref="_M/MC_CMD_ENABLE_OFFLINE_BIST">MC_CMD_ENABLE_OFFLINE_BIST</dfn> 0xed</u></td></tr>
<tr><th id="13193">13193</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xed_PRIVILEGE_CTG">MC_CMD_0xed_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="13194">13194</th><td></td></tr>
<tr><th id="13195">13195</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xed_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xed_PRIVILEGE_CTG">MC_CMD_0xed_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="13196">13196</th><td></td></tr>
<tr><th id="13197">13197</th><td><i>/* MC_CMD_ENABLE_OFFLINE_BIST_IN msgrequest */</i></td></tr>
<tr><th id="13198">13198</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENABLE_OFFLINE_BIST_IN_LEN" data-ref="_M/MC_CMD_ENABLE_OFFLINE_BIST_IN_LEN">MC_CMD_ENABLE_OFFLINE_BIST_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="13199">13199</th><td></td></tr>
<tr><th id="13200">13200</th><td><i>/* MC_CMD_ENABLE_OFFLINE_BIST_OUT msgresponse */</i></td></tr>
<tr><th id="13201">13201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ENABLE_OFFLINE_BIST_OUT_LEN" data-ref="_M/MC_CMD_ENABLE_OFFLINE_BIST_OUT_LEN">MC_CMD_ENABLE_OFFLINE_BIST_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13202">13202</th><td></td></tr>
<tr><th id="13203">13203</th><td></td></tr>
<tr><th id="13204">13204</th><td><i>/***********************************/</i></td></tr>
<tr><th id="13205">13205</th><td><i>/* MC_CMD_UART_SEND_DATA</i></td></tr>
<tr><th id="13206">13206</th><td><i> * Send checksummed[sic] block of data over the uart. Response is a placeholder</i></td></tr>
<tr><th id="13207">13207</th><td><i> * should we wish to make this reliable; currently requests are fire-and-</i></td></tr>
<tr><th id="13208">13208</th><td><i> * forget.</i></td></tr>
<tr><th id="13209">13209</th><td><i> */</i></td></tr>
<tr><th id="13210">13210</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA" data-ref="_M/MC_CMD_UART_SEND_DATA">MC_CMD_UART_SEND_DATA</dfn> 0xee</u></td></tr>
<tr><th id="13211">13211</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xee_PRIVILEGE_CTG">MC_CMD_0xee_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="13212">13212</th><td></td></tr>
<tr><th id="13213">13213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xee_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xee_PRIVILEGE_CTG">MC_CMD_0xee_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="13214">13214</th><td></td></tr>
<tr><th id="13215">13215</th><td><i>/* MC_CMD_UART_SEND_DATA_OUT msgrequest */</i></td></tr>
<tr><th id="13216">13216</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_LENMIN" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_LENMIN">MC_CMD_UART_SEND_DATA_OUT_LENMIN</dfn> 16</u></td></tr>
<tr><th id="13217">13217</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_LENMAX" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_LENMAX">MC_CMD_UART_SEND_DATA_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13218">13218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_LEN" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_LEN">MC_CMD_UART_SEND_DATA_OUT_LEN</dfn>(num) (16+1*(num))</u></td></tr>
<tr><th id="13219">13219</th><td><i>/* CRC32 over OFFSET, LENGTH, RESERVED, DATA */</i></td></tr>
<tr><th id="13220">13220</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_CHECKSUM_OFST" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_CHECKSUM_OFST">MC_CMD_UART_SEND_DATA_OUT_CHECKSUM_OFST</dfn> 0</u></td></tr>
<tr><th id="13221">13221</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_CHECKSUM_LEN" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_CHECKSUM_LEN">MC_CMD_UART_SEND_DATA_OUT_CHECKSUM_LEN</dfn> 4</u></td></tr>
<tr><th id="13222">13222</th><td><i>/* Offset at which to write the data */</i></td></tr>
<tr><th id="13223">13223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_OFFSET_OFST" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_OFFSET_OFST">MC_CMD_UART_SEND_DATA_OUT_OFFSET_OFST</dfn> 4</u></td></tr>
<tr><th id="13224">13224</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_OFFSET_LEN" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_OFFSET_LEN">MC_CMD_UART_SEND_DATA_OUT_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="13225">13225</th><td><i>/* Length of data */</i></td></tr>
<tr><th id="13226">13226</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_LENGTH_OFST" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_LENGTH_OFST">MC_CMD_UART_SEND_DATA_OUT_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="13227">13227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_LENGTH_LEN" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_LENGTH_LEN">MC_CMD_UART_SEND_DATA_OUT_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="13228">13228</th><td><i>/* Reserved for future use */</i></td></tr>
<tr><th id="13229">13229</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_RESERVED_OFST" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_RESERVED_OFST">MC_CMD_UART_SEND_DATA_OUT_RESERVED_OFST</dfn> 12</u></td></tr>
<tr><th id="13230">13230</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_RESERVED_LEN" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_RESERVED_LEN">MC_CMD_UART_SEND_DATA_OUT_RESERVED_LEN</dfn> 4</u></td></tr>
<tr><th id="13231">13231</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_DATA_OFST" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_DATA_OFST">MC_CMD_UART_SEND_DATA_OUT_DATA_OFST</dfn> 16</u></td></tr>
<tr><th id="13232">13232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_DATA_LEN" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_DATA_LEN">MC_CMD_UART_SEND_DATA_OUT_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="13233">13233</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_DATA_MINNUM" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_DATA_MINNUM">MC_CMD_UART_SEND_DATA_OUT_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="13234">13234</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_OUT_DATA_MAXNUM" data-ref="_M/MC_CMD_UART_SEND_DATA_OUT_DATA_MAXNUM">MC_CMD_UART_SEND_DATA_OUT_DATA_MAXNUM</dfn> 236</u></td></tr>
<tr><th id="13235">13235</th><td></td></tr>
<tr><th id="13236">13236</th><td><i>/* MC_CMD_UART_SEND_DATA_IN msgresponse */</i></td></tr>
<tr><th id="13237">13237</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_SEND_DATA_IN_LEN" data-ref="_M/MC_CMD_UART_SEND_DATA_IN_LEN">MC_CMD_UART_SEND_DATA_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="13238">13238</th><td></td></tr>
<tr><th id="13239">13239</th><td></td></tr>
<tr><th id="13240">13240</th><td><i>/***********************************/</i></td></tr>
<tr><th id="13241">13241</th><td><i>/* MC_CMD_UART_RECV_DATA</i></td></tr>
<tr><th id="13242">13242</th><td><i> * Request checksummed[sic] block of data over the uart. Only a placeholder,</i></td></tr>
<tr><th id="13243">13243</th><td><i> * subject to change and not currently implemented.</i></td></tr>
<tr><th id="13244">13244</th><td><i> */</i></td></tr>
<tr><th id="13245">13245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA" data-ref="_M/MC_CMD_UART_RECV_DATA">MC_CMD_UART_RECV_DATA</dfn> 0xef</u></td></tr>
<tr><th id="13246">13246</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xef_PRIVILEGE_CTG">MC_CMD_0xef_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="13247">13247</th><td></td></tr>
<tr><th id="13248">13248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xef_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xef_PRIVILEGE_CTG">MC_CMD_0xef_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="13249">13249</th><td></td></tr>
<tr><th id="13250">13250</th><td><i>/* MC_CMD_UART_RECV_DATA_OUT msgrequest */</i></td></tr>
<tr><th id="13251">13251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_OUT_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_OUT_LEN">MC_CMD_UART_RECV_DATA_OUT_LEN</dfn> 16</u></td></tr>
<tr><th id="13252">13252</th><td><i>/* CRC32 over OFFSET, LENGTH, RESERVED */</i></td></tr>
<tr><th id="13253">13253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_OUT_CHECKSUM_OFST" data-ref="_M/MC_CMD_UART_RECV_DATA_OUT_CHECKSUM_OFST">MC_CMD_UART_RECV_DATA_OUT_CHECKSUM_OFST</dfn> 0</u></td></tr>
<tr><th id="13254">13254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_OUT_CHECKSUM_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_OUT_CHECKSUM_LEN">MC_CMD_UART_RECV_DATA_OUT_CHECKSUM_LEN</dfn> 4</u></td></tr>
<tr><th id="13255">13255</th><td><i>/* Offset from which to read the data */</i></td></tr>
<tr><th id="13256">13256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_OUT_OFFSET_OFST" data-ref="_M/MC_CMD_UART_RECV_DATA_OUT_OFFSET_OFST">MC_CMD_UART_RECV_DATA_OUT_OFFSET_OFST</dfn> 4</u></td></tr>
<tr><th id="13257">13257</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_OUT_OFFSET_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_OUT_OFFSET_LEN">MC_CMD_UART_RECV_DATA_OUT_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="13258">13258</th><td><i>/* Length of data */</i></td></tr>
<tr><th id="13259">13259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_OUT_LENGTH_OFST" data-ref="_M/MC_CMD_UART_RECV_DATA_OUT_LENGTH_OFST">MC_CMD_UART_RECV_DATA_OUT_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="13260">13260</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_OUT_LENGTH_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_OUT_LENGTH_LEN">MC_CMD_UART_RECV_DATA_OUT_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="13261">13261</th><td><i>/* Reserved for future use */</i></td></tr>
<tr><th id="13262">13262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_OUT_RESERVED_OFST" data-ref="_M/MC_CMD_UART_RECV_DATA_OUT_RESERVED_OFST">MC_CMD_UART_RECV_DATA_OUT_RESERVED_OFST</dfn> 12</u></td></tr>
<tr><th id="13263">13263</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_OUT_RESERVED_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_OUT_RESERVED_LEN">MC_CMD_UART_RECV_DATA_OUT_RESERVED_LEN</dfn> 4</u></td></tr>
<tr><th id="13264">13264</th><td></td></tr>
<tr><th id="13265">13265</th><td><i>/* MC_CMD_UART_RECV_DATA_IN msgresponse */</i></td></tr>
<tr><th id="13266">13266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_LENMIN" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_LENMIN">MC_CMD_UART_RECV_DATA_IN_LENMIN</dfn> 16</u></td></tr>
<tr><th id="13267">13267</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_LENMAX" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_LENMAX">MC_CMD_UART_RECV_DATA_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13268">13268</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_LEN">MC_CMD_UART_RECV_DATA_IN_LEN</dfn>(num) (16+1*(num))</u></td></tr>
<tr><th id="13269">13269</th><td><i>/* CRC32 over RESERVED1, RESERVED2, RESERVED3, DATA */</i></td></tr>
<tr><th id="13270">13270</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_CHECKSUM_OFST" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_CHECKSUM_OFST">MC_CMD_UART_RECV_DATA_IN_CHECKSUM_OFST</dfn> 0</u></td></tr>
<tr><th id="13271">13271</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_CHECKSUM_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_CHECKSUM_LEN">MC_CMD_UART_RECV_DATA_IN_CHECKSUM_LEN</dfn> 4</u></td></tr>
<tr><th id="13272">13272</th><td><i>/* Offset at which to write the data */</i></td></tr>
<tr><th id="13273">13273</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED1_OFST" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED1_OFST">MC_CMD_UART_RECV_DATA_IN_RESERVED1_OFST</dfn> 4</u></td></tr>
<tr><th id="13274">13274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED1_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED1_LEN">MC_CMD_UART_RECV_DATA_IN_RESERVED1_LEN</dfn> 4</u></td></tr>
<tr><th id="13275">13275</th><td><i>/* Length of data */</i></td></tr>
<tr><th id="13276">13276</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED2_OFST" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED2_OFST">MC_CMD_UART_RECV_DATA_IN_RESERVED2_OFST</dfn> 8</u></td></tr>
<tr><th id="13277">13277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED2_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED2_LEN">MC_CMD_UART_RECV_DATA_IN_RESERVED2_LEN</dfn> 4</u></td></tr>
<tr><th id="13278">13278</th><td><i>/* Reserved for future use */</i></td></tr>
<tr><th id="13279">13279</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED3_OFST" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED3_OFST">MC_CMD_UART_RECV_DATA_IN_RESERVED3_OFST</dfn> 12</u></td></tr>
<tr><th id="13280">13280</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED3_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_RESERVED3_LEN">MC_CMD_UART_RECV_DATA_IN_RESERVED3_LEN</dfn> 4</u></td></tr>
<tr><th id="13281">13281</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_DATA_OFST" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_DATA_OFST">MC_CMD_UART_RECV_DATA_IN_DATA_OFST</dfn> 16</u></td></tr>
<tr><th id="13282">13282</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_DATA_LEN" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_DATA_LEN">MC_CMD_UART_RECV_DATA_IN_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="13283">13283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_DATA_MINNUM" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_DATA_MINNUM">MC_CMD_UART_RECV_DATA_IN_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="13284">13284</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_UART_RECV_DATA_IN_DATA_MAXNUM" data-ref="_M/MC_CMD_UART_RECV_DATA_IN_DATA_MAXNUM">MC_CMD_UART_RECV_DATA_IN_DATA_MAXNUM</dfn> 236</u></td></tr>
<tr><th id="13285">13285</th><td></td></tr>
<tr><th id="13286">13286</th><td></td></tr>
<tr><th id="13287">13287</th><td><i>/***********************************/</i></td></tr>
<tr><th id="13288">13288</th><td><i>/* MC_CMD_READ_FUSES</i></td></tr>
<tr><th id="13289">13289</th><td><i> * Read data programmed into the device One-Time-Programmable (OTP) Fuses</i></td></tr>
<tr><th id="13290">13290</th><td><i> */</i></td></tr>
<tr><th id="13291">13291</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES" data-ref="_M/MC_CMD_READ_FUSES">MC_CMD_READ_FUSES</dfn> 0xf0</u></td></tr>
<tr><th id="13292">13292</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf0_PRIVILEGE_CTG">MC_CMD_0xf0_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="13293">13293</th><td></td></tr>
<tr><th id="13294">13294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf0_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf0_PRIVILEGE_CTG">MC_CMD_0xf0_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="13295">13295</th><td></td></tr>
<tr><th id="13296">13296</th><td><i>/* MC_CMD_READ_FUSES_IN msgrequest */</i></td></tr>
<tr><th id="13297">13297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_IN_LEN" data-ref="_M/MC_CMD_READ_FUSES_IN_LEN">MC_CMD_READ_FUSES_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="13298">13298</th><td><i>/* Offset in OTP to read */</i></td></tr>
<tr><th id="13299">13299</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_IN_OFFSET_OFST" data-ref="_M/MC_CMD_READ_FUSES_IN_OFFSET_OFST">MC_CMD_READ_FUSES_IN_OFFSET_OFST</dfn> 0</u></td></tr>
<tr><th id="13300">13300</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_IN_OFFSET_LEN" data-ref="_M/MC_CMD_READ_FUSES_IN_OFFSET_LEN">MC_CMD_READ_FUSES_IN_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="13301">13301</th><td><i>/* Length of data to read in bytes */</i></td></tr>
<tr><th id="13302">13302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_IN_LENGTH_OFST" data-ref="_M/MC_CMD_READ_FUSES_IN_LENGTH_OFST">MC_CMD_READ_FUSES_IN_LENGTH_OFST</dfn> 4</u></td></tr>
<tr><th id="13303">13303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_IN_LENGTH_LEN" data-ref="_M/MC_CMD_READ_FUSES_IN_LENGTH_LEN">MC_CMD_READ_FUSES_IN_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="13304">13304</th><td></td></tr>
<tr><th id="13305">13305</th><td><i>/* MC_CMD_READ_FUSES_OUT msgresponse */</i></td></tr>
<tr><th id="13306">13306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_OUT_LENMIN" data-ref="_M/MC_CMD_READ_FUSES_OUT_LENMIN">MC_CMD_READ_FUSES_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="13307">13307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_OUT_LENMAX" data-ref="_M/MC_CMD_READ_FUSES_OUT_LENMAX">MC_CMD_READ_FUSES_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13308">13308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_OUT_LEN" data-ref="_M/MC_CMD_READ_FUSES_OUT_LEN">MC_CMD_READ_FUSES_OUT_LEN</dfn>(num) (4+1*(num))</u></td></tr>
<tr><th id="13309">13309</th><td><i>/* Length of returned OTP data in bytes */</i></td></tr>
<tr><th id="13310">13310</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_OUT_LENGTH_OFST" data-ref="_M/MC_CMD_READ_FUSES_OUT_LENGTH_OFST">MC_CMD_READ_FUSES_OUT_LENGTH_OFST</dfn> 0</u></td></tr>
<tr><th id="13311">13311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_OUT_LENGTH_LEN" data-ref="_M/MC_CMD_READ_FUSES_OUT_LENGTH_LEN">MC_CMD_READ_FUSES_OUT_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="13312">13312</th><td><i>/* Returned data */</i></td></tr>
<tr><th id="13313">13313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_OUT_DATA_OFST" data-ref="_M/MC_CMD_READ_FUSES_OUT_DATA_OFST">MC_CMD_READ_FUSES_OUT_DATA_OFST</dfn> 4</u></td></tr>
<tr><th id="13314">13314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_OUT_DATA_LEN" data-ref="_M/MC_CMD_READ_FUSES_OUT_DATA_LEN">MC_CMD_READ_FUSES_OUT_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="13315">13315</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_OUT_DATA_MINNUM" data-ref="_M/MC_CMD_READ_FUSES_OUT_DATA_MINNUM">MC_CMD_READ_FUSES_OUT_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="13316">13316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_FUSES_OUT_DATA_MAXNUM" data-ref="_M/MC_CMD_READ_FUSES_OUT_DATA_MAXNUM">MC_CMD_READ_FUSES_OUT_DATA_MAXNUM</dfn> 248</u></td></tr>
<tr><th id="13317">13317</th><td></td></tr>
<tr><th id="13318">13318</th><td></td></tr>
<tr><th id="13319">13319</th><td><i>/***********************************/</i></td></tr>
<tr><th id="13320">13320</th><td><i>/* MC_CMD_KR_TUNE</i></td></tr>
<tr><th id="13321">13321</th><td><i> * Get or set KR Serdes RXEQ and TX Driver settings</i></td></tr>
<tr><th id="13322">13322</th><td><i> */</i></td></tr>
<tr><th id="13323">13323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE" data-ref="_M/MC_CMD_KR_TUNE">MC_CMD_KR_TUNE</dfn> 0xf1</u></td></tr>
<tr><th id="13324">13324</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf1_PRIVILEGE_CTG">MC_CMD_0xf1_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="13325">13325</th><td></td></tr>
<tr><th id="13326">13326</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf1_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf1_PRIVILEGE_CTG">MC_CMD_0xf1_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="13327">13327</th><td></td></tr>
<tr><th id="13328">13328</th><td><i>/* MC_CMD_KR_TUNE_IN msgrequest */</i></td></tr>
<tr><th id="13329">13329</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_LENMIN" data-ref="_M/MC_CMD_KR_TUNE_IN_LENMIN">MC_CMD_KR_TUNE_IN_LENMIN</dfn> 4</u></td></tr>
<tr><th id="13330">13330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_LENMAX" data-ref="_M/MC_CMD_KR_TUNE_IN_LENMAX">MC_CMD_KR_TUNE_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13331">13331</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_IN_LEN">MC_CMD_KR_TUNE_IN_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="13332">13332</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13333">13333</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13334">13334</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13335">13335</th><td><i>/* enum: Get current RXEQ settings */</i></td></tr>
<tr><th id="13336">13336</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_RXEQ_GET" data-ref="_M/MC_CMD_KR_TUNE_IN_RXEQ_GET">MC_CMD_KR_TUNE_IN_RXEQ_GET</dfn> 0x0</u></td></tr>
<tr><th id="13337">13337</th><td><i>/* enum: Override RXEQ settings */</i></td></tr>
<tr><th id="13338">13338</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_RXEQ_SET" data-ref="_M/MC_CMD_KR_TUNE_IN_RXEQ_SET">MC_CMD_KR_TUNE_IN_RXEQ_SET</dfn> 0x1</u></td></tr>
<tr><th id="13339">13339</th><td><i>/* enum: Get current TX Driver settings */</i></td></tr>
<tr><th id="13340">13340</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_TXEQ_GET" data-ref="_M/MC_CMD_KR_TUNE_IN_TXEQ_GET">MC_CMD_KR_TUNE_IN_TXEQ_GET</dfn> 0x2</u></td></tr>
<tr><th id="13341">13341</th><td><i>/* enum: Override TX Driver settings */</i></td></tr>
<tr><th id="13342">13342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_TXEQ_SET" data-ref="_M/MC_CMD_KR_TUNE_IN_TXEQ_SET">MC_CMD_KR_TUNE_IN_TXEQ_SET</dfn> 0x3</u></td></tr>
<tr><th id="13343">13343</th><td><i>/* enum: Force KR Serdes reset / recalibration */</i></td></tr>
<tr><th id="13344">13344</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_RECAL" data-ref="_M/MC_CMD_KR_TUNE_IN_RECAL">MC_CMD_KR_TUNE_IN_RECAL</dfn> 0x4</u></td></tr>
<tr><th id="13345">13345</th><td><i>/* enum: Start KR Serdes Eye diagram plot on a given lane. Lane must have valid</i></td></tr>
<tr><th id="13346">13346</th><td><i> * signal.</i></td></tr>
<tr><th id="13347">13347</th><td><i> */</i></td></tr>
<tr><th id="13348">13348</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_START_EYE_PLOT" data-ref="_M/MC_CMD_KR_TUNE_IN_START_EYE_PLOT">MC_CMD_KR_TUNE_IN_START_EYE_PLOT</dfn> 0x5</u></td></tr>
<tr><th id="13349">13349</th><td><i>/* enum: Poll KR Serdes Eye diagram plot. Returns one row of BER data. The</i></td></tr>
<tr><th id="13350">13350</th><td><i> * caller should call this command repeatedly after starting eye plot, until no</i></td></tr>
<tr><th id="13351">13351</th><td><i> * more data is returned.</i></td></tr>
<tr><th id="13352">13352</th><td><i> */</i></td></tr>
<tr><th id="13353">13353</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_POLL_EYE_PLOT" data-ref="_M/MC_CMD_KR_TUNE_IN_POLL_EYE_PLOT">MC_CMD_KR_TUNE_IN_POLL_EYE_PLOT</dfn> 0x6</u></td></tr>
<tr><th id="13354">13354</th><td><i>/* enum: Read Figure Of Merit (eye quality, higher is better). */</i></td></tr>
<tr><th id="13355">13355</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_READ_FOM" data-ref="_M/MC_CMD_KR_TUNE_IN_READ_FOM">MC_CMD_KR_TUNE_IN_READ_FOM</dfn> 0x7</u></td></tr>
<tr><th id="13356">13356</th><td><i>/* enum: Start/stop link training frames */</i></td></tr>
<tr><th id="13357">13357</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_LINK_TRAIN_RUN" data-ref="_M/MC_CMD_KR_TUNE_IN_LINK_TRAIN_RUN">MC_CMD_KR_TUNE_IN_LINK_TRAIN_RUN</dfn> 0x8</u></td></tr>
<tr><th id="13358">13358</th><td><i>/* enum: Issue KR link training command (control training coefficients) */</i></td></tr>
<tr><th id="13359">13359</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_LINK_TRAIN_CMD" data-ref="_M/MC_CMD_KR_TUNE_IN_LINK_TRAIN_CMD">MC_CMD_KR_TUNE_IN_LINK_TRAIN_CMD</dfn> 0x9</u></td></tr>
<tr><th id="13360">13360</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13361">13361</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13362">13362</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13363">13363</th><td><i>/* Arguments specific to the operation */</i></td></tr>
<tr><th id="13364">13364</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_OFST" data-ref="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_OFST">MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_OFST</dfn> 4</u></td></tr>
<tr><th id="13365">13365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_LEN" data-ref="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_LEN">MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_LEN</dfn> 4</u></td></tr>
<tr><th id="13366">13366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_MINNUM" data-ref="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_MINNUM">MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_MINNUM</dfn> 0</u></td></tr>
<tr><th id="13367">13367</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_MAXNUM" data-ref="_M/MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_MAXNUM">MC_CMD_KR_TUNE_IN_KR_TUNE_ARGS_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="13368">13368</th><td></td></tr>
<tr><th id="13369">13369</th><td><i>/* MC_CMD_KR_TUNE_OUT msgresponse */</i></td></tr>
<tr><th id="13370">13370</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_OUT_LEN">MC_CMD_KR_TUNE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13371">13371</th><td></td></tr>
<tr><th id="13372">13372</th><td><i>/* MC_CMD_KR_TUNE_RXEQ_GET_IN msgrequest */</i></td></tr>
<tr><th id="13373">13373</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_LEN">MC_CMD_KR_TUNE_RXEQ_GET_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="13374">13374</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13375">13375</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13376">13376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13377">13377</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13378">13378</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13379">13379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_RXEQ_GET_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13380">13380</th><td></td></tr>
<tr><th id="13381">13381</th><td><i>/* MC_CMD_KR_TUNE_RXEQ_GET_OUT msgresponse */</i></td></tr>
<tr><th id="13382">13382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LENMIN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LENMIN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="13383">13383</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LENMAX" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LENMAX">MC_CMD_KR_TUNE_RXEQ_GET_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13384">13384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LEN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="13385">13385</th><td><i>/* RXEQ Parameter */</i></td></tr>
<tr><th id="13386">13386</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_OFST" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_OFST">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_OFST</dfn> 0</u></td></tr>
<tr><th id="13387">13387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_LEN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_LEN</dfn> 4</u></td></tr>
<tr><th id="13388">13388</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_MINNUM" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_MINNUM">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_MINNUM</dfn> 1</u></td></tr>
<tr><th id="13389">13389</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_MAXNUM" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_MAXNUM">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="13390">13390</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_ID_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_ID_LBN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="13391">13391</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_ID_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_ID_WIDTH">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13392">13392</th><td><i>/* enum: Attenuation (0-15, Huntington) */</i></td></tr>
<tr><th id="13393">13393</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_ATT" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_ATT">MC_CMD_KR_TUNE_RXEQ_GET_OUT_ATT</dfn> 0x0</u></td></tr>
<tr><th id="13394">13394</th><td><i>/* enum: CTLE Boost (0-15, Huntington) */</i></td></tr>
<tr><th id="13395">13395</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_BOOST" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_BOOST">MC_CMD_KR_TUNE_RXEQ_GET_OUT_BOOST</dfn> 0x1</u></td></tr>
<tr><th id="13396">13396</th><td><i>/* enum: Edge DFE Tap1 (Huntington - 0 - max negative, 64 - zero, 127 - max</i></td></tr>
<tr><th id="13397">13397</th><td><i> * positive, Medford - 0-31)</i></td></tr>
<tr><th id="13398">13398</th><td><i> */</i></td></tr>
<tr><th id="13399">13399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP1" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP1">MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP1</dfn> 0x2</u></td></tr>
<tr><th id="13400">13400</th><td><i>/* enum: Edge DFE Tap2 (Huntington - 0 - max negative, 32 - zero, 63 - max</i></td></tr>
<tr><th id="13401">13401</th><td><i> * positive, Medford - 0-31)</i></td></tr>
<tr><th id="13402">13402</th><td><i> */</i></td></tr>
<tr><th id="13403">13403</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP2" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP2">MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP2</dfn> 0x3</u></td></tr>
<tr><th id="13404">13404</th><td><i>/* enum: Edge DFE Tap3 (Huntington - 0 - max negative, 32 - zero, 63 - max</i></td></tr>
<tr><th id="13405">13405</th><td><i> * positive, Medford - 0-16)</i></td></tr>
<tr><th id="13406">13406</th><td><i> */</i></td></tr>
<tr><th id="13407">13407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP3" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP3">MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP3</dfn> 0x4</u></td></tr>
<tr><th id="13408">13408</th><td><i>/* enum: Edge DFE Tap4 (Huntington - 0 - max negative, 32 - zero, 63 - max</i></td></tr>
<tr><th id="13409">13409</th><td><i> * positive, Medford - 0-16)</i></td></tr>
<tr><th id="13410">13410</th><td><i> */</i></td></tr>
<tr><th id="13411">13411</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP4" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP4">MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP4</dfn> 0x5</u></td></tr>
<tr><th id="13412">13412</th><td><i>/* enum: Edge DFE Tap5 (Huntington - 0 - max negative, 32 - zero, 63 - max</i></td></tr>
<tr><th id="13413">13413</th><td><i> * positive, Medford - 0-16)</i></td></tr>
<tr><th id="13414">13414</th><td><i> */</i></td></tr>
<tr><th id="13415">13415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP5" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP5">MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_TAP5</dfn> 0x6</u></td></tr>
<tr><th id="13416">13416</th><td><i>/* enum: Edge DFE DLEV (0-128 for Medford) */</i></td></tr>
<tr><th id="13417">13417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_DLEV" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_DLEV">MC_CMD_KR_TUNE_RXEQ_GET_OUT_EDFE_DLEV</dfn> 0x7</u></td></tr>
<tr><th id="13418">13418</th><td><i>/* enum: Variable Gain Amplifier (0-15, Medford) */</i></td></tr>
<tr><th id="13419">13419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_VGA" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_VGA">MC_CMD_KR_TUNE_RXEQ_GET_OUT_VGA</dfn> 0x8</u></td></tr>
<tr><th id="13420">13420</th><td><i>/* enum: CTLE EQ Capacitor (0-15, Medford) */</i></td></tr>
<tr><th id="13421">13421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_EQC" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_EQC">MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_EQC</dfn> 0x9</u></td></tr>
<tr><th id="13422">13422</th><td><i>/* enum: CTLE EQ Resistor (0-7, Medford) */</i></td></tr>
<tr><th id="13423">13423</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_EQRES" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_EQRES">MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_EQRES</dfn> 0xa</u></td></tr>
<tr><th id="13424">13424</th><td><i>/* enum: CTLE gain (0-31, Medford2) */</i></td></tr>
<tr><th id="13425">13425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_GAIN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_GAIN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_GAIN</dfn> 0xb</u></td></tr>
<tr><th id="13426">13426</th><td><i>/* enum: CTLE pole (0-31, Medford2) */</i></td></tr>
<tr><th id="13427">13427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_POLE" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_POLE">MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_POLE</dfn> 0xc</u></td></tr>
<tr><th id="13428">13428</th><td><i>/* enum: CTLE peaking (0-31, Medford2) */</i></td></tr>
<tr><th id="13429">13429</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_PEAK" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_PEAK">MC_CMD_KR_TUNE_RXEQ_GET_OUT_CTLE_PEAK</dfn> 0xd</u></td></tr>
<tr><th id="13430">13430</th><td><i>/* enum: DFE Tap1 - even path (Medford2 - 6 bit signed (-29 - +29)) */</i></td></tr>
<tr><th id="13431">13431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP1_EVEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP1_EVEN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP1_EVEN</dfn> 0xe</u></td></tr>
<tr><th id="13432">13432</th><td><i>/* enum: DFE Tap1 - odd path (Medford2 - 6 bit signed (-29 - +29)) */</i></td></tr>
<tr><th id="13433">13433</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP1_ODD" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP1_ODD">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP1_ODD</dfn> 0xf</u></td></tr>
<tr><th id="13434">13434</th><td><i>/* enum: DFE Tap2 (Medford2 - 6 bit signed (-20 - +20)) */</i></td></tr>
<tr><th id="13435">13435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP2" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP2">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP2</dfn> 0x10</u></td></tr>
<tr><th id="13436">13436</th><td><i>/* enum: DFE Tap3 (Medford2 - 6 bit signed (-20 - +20)) */</i></td></tr>
<tr><th id="13437">13437</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP3" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP3">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP3</dfn> 0x11</u></td></tr>
<tr><th id="13438">13438</th><td><i>/* enum: DFE Tap4 (Medford2 - 6 bit signed (-20 - +20)) */</i></td></tr>
<tr><th id="13439">13439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP4" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP4">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP4</dfn> 0x12</u></td></tr>
<tr><th id="13440">13440</th><td><i>/* enum: DFE Tap5 (Medford2 - 6 bit signed (-24 - +24)) */</i></td></tr>
<tr><th id="13441">13441</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP5" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP5">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP5</dfn> 0x13</u></td></tr>
<tr><th id="13442">13442</th><td><i>/* enum: DFE Tap6 (Medford2 - 6 bit signed (-24 - +24)) */</i></td></tr>
<tr><th id="13443">13443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP6" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP6">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP6</dfn> 0x14</u></td></tr>
<tr><th id="13444">13444</th><td><i>/* enum: DFE Tap7 (Medford2 - 6 bit signed (-24 - +24)) */</i></td></tr>
<tr><th id="13445">13445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP7" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP7">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP7</dfn> 0x15</u></td></tr>
<tr><th id="13446">13446</th><td><i>/* enum: DFE Tap8 (Medford2 - 6 bit signed (-24 - +24)) */</i></td></tr>
<tr><th id="13447">13447</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP8" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP8">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP8</dfn> 0x16</u></td></tr>
<tr><th id="13448">13448</th><td><i>/* enum: DFE Tap9 (Medford2 - 6 bit signed (-24 - +24)) */</i></td></tr>
<tr><th id="13449">13449</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP9" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP9">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP9</dfn> 0x17</u></td></tr>
<tr><th id="13450">13450</th><td><i>/* enum: DFE Tap10 (Medford2 - 6 bit signed (-24 - +24)) */</i></td></tr>
<tr><th id="13451">13451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP10" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP10">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP10</dfn> 0x18</u></td></tr>
<tr><th id="13452">13452</th><td><i>/* enum: DFE Tap11 (Medford2 - 6 bit signed (-24 - +24)) */</i></td></tr>
<tr><th id="13453">13453</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP11" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP11">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP11</dfn> 0x19</u></td></tr>
<tr><th id="13454">13454</th><td><i>/* enum: DFE Tap12 (Medford2 - 6 bit signed (-24 - +24)) */</i></td></tr>
<tr><th id="13455">13455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP12" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP12">MC_CMD_KR_TUNE_RXEQ_GET_OUT_DFE_TAP12</dfn> 0x1a</u></td></tr>
<tr><th id="13456">13456</th><td><i>/* enum: I/Q clk offset (Medford2 - 4 bit signed (-5 - +5))) */</i></td></tr>
<tr><th id="13457">13457</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_IQ_OFF" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_IQ_OFF">MC_CMD_KR_TUNE_RXEQ_GET_OUT_IQ_OFF</dfn> 0x1b</u></td></tr>
<tr><th id="13458">13458</th><td><i>/* enum: Negative h1 polarity data sampler offset calibration code, even path</i></td></tr>
<tr><th id="13459">13459</th><td><i> * (Medford2 - 6 bit signed (-29 - +29)))</i></td></tr>
<tr><th id="13460">13460</th><td><i> */</i></td></tr>
<tr><th id="13461">13461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1N_OFF_EVEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1N_OFF_EVEN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1N_OFF_EVEN</dfn> 0x1c</u></td></tr>
<tr><th id="13462">13462</th><td><i>/* enum: Negative h1 polarity data sampler offset calibration code, odd path</i></td></tr>
<tr><th id="13463">13463</th><td><i> * (Medford2 - 6 bit signed (-29 - +29)))</i></td></tr>
<tr><th id="13464">13464</th><td><i> */</i></td></tr>
<tr><th id="13465">13465</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1N_OFF_ODD" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1N_OFF_ODD">MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1N_OFF_ODD</dfn> 0x1d</u></td></tr>
<tr><th id="13466">13466</th><td><i>/* enum: Positive h1 polarity data sampler offset calibration code, even path</i></td></tr>
<tr><th id="13467">13467</th><td><i> * (Medford2 - 6 bit signed (-29 - +29)))</i></td></tr>
<tr><th id="13468">13468</th><td><i> */</i></td></tr>
<tr><th id="13469">13469</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1P_OFF_EVEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1P_OFF_EVEN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1P_OFF_EVEN</dfn> 0x1e</u></td></tr>
<tr><th id="13470">13470</th><td><i>/* enum: Positive h1 polarity data sampler offset calibration code, odd path</i></td></tr>
<tr><th id="13471">13471</th><td><i> * (Medford2 - 6 bit signed (-29 - +29)))</i></td></tr>
<tr><th id="13472">13472</th><td><i> */</i></td></tr>
<tr><th id="13473">13473</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1P_OFF_ODD" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1P_OFF_ODD">MC_CMD_KR_TUNE_RXEQ_GET_OUT_H1P_OFF_ODD</dfn> 0x1f</u></td></tr>
<tr><th id="13474">13474</th><td><i>/* enum: CDR calibration loop code (Medford2) */</i></td></tr>
<tr><th id="13475">13475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CDR_PVT" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CDR_PVT">MC_CMD_KR_TUNE_RXEQ_GET_OUT_CDR_PVT</dfn> 0x20</u></td></tr>
<tr><th id="13476">13476</th><td><i>/* enum: CDR integral loop code (Medford2) */</i></td></tr>
<tr><th id="13477">13477</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CDR_INTEG" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_CDR_INTEG">MC_CMD_KR_TUNE_RXEQ_GET_OUT_CDR_INTEG</dfn> 0x21</u></td></tr>
<tr><th id="13478">13478</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_LANE_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_LANE_LBN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_LANE_LBN</dfn> 8</u></td></tr>
<tr><th id="13479">13479</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_LANE_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_LANE_WIDTH">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_LANE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="13480">13480</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_0" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_0">MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_0</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13481">13481</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_1" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_1">MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_1</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13482">13482</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_2" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_2">MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_2</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="13483">13483</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_3" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_3">MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_3</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="13484">13484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_ALL" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_ALL">MC_CMD_KR_TUNE_RXEQ_GET_OUT_LANE_ALL</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="13485">13485</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_LBN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_LBN</dfn> 11</u></td></tr>
<tr><th id="13486">13486</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_WIDTH">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="13487">13487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_RESERVED_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_RESERVED_LBN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_RESERVED_LBN</dfn> 12</u></td></tr>
<tr><th id="13488">13488</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_RESERVED_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_RESERVED_WIDTH">MC_CMD_KR_TUNE_RXEQ_GET_OUT_RESERVED_WIDTH</dfn> 4</u></td></tr>
<tr><th id="13489">13489</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_INITIAL_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_INITIAL_LBN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_INITIAL_LBN</dfn> 16</u></td></tr>
<tr><th id="13490">13490</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_INITIAL_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_INITIAL_WIDTH">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_INITIAL_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13491">13491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_LBN">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_LBN</dfn> 24</u></td></tr>
<tr><th id="13492">13492</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_WIDTH">MC_CMD_KR_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13493">13493</th><td></td></tr>
<tr><th id="13494">13494</th><td><i>/* MC_CMD_KR_TUNE_RXEQ_SET_IN msgrequest */</i></td></tr>
<tr><th id="13495">13495</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_LENMIN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_LENMIN">MC_CMD_KR_TUNE_RXEQ_SET_IN_LENMIN</dfn> 8</u></td></tr>
<tr><th id="13496">13496</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_LENMAX" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_LENMAX">MC_CMD_KR_TUNE_RXEQ_SET_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13497">13497</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_LEN">MC_CMD_KR_TUNE_RXEQ_SET_IN_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="13498">13498</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13499">13499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13500">13500</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13501">13501</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13502">13502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13503">13503</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_RXEQ_SET_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13504">13504</th><td><i>/* RXEQ Parameter */</i></td></tr>
<tr><th id="13505">13505</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_OFST" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_OFST">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_OFST</dfn> 4</u></td></tr>
<tr><th id="13506">13506</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_LEN">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_LEN</dfn> 4</u></td></tr>
<tr><th id="13507">13507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_MINNUM" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_MINNUM">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_MINNUM</dfn> 1</u></td></tr>
<tr><th id="13508">13508</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_MAXNUM" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_MAXNUM">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="13509">13509</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_ID_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_ID_LBN">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="13510">13510</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_ID_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_ID_WIDTH">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13511">13511</th><td><i>/*             Enum values, see field(s): */</i></td></tr>
<tr><th id="13512">13512</th><td><i>/*                MC_CMD_KR_TUNE_RXEQ_GET_OUT/PARAM_ID */</i></td></tr>
<tr><th id="13513">13513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_LANE_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_LANE_LBN">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_LANE_LBN</dfn> 8</u></td></tr>
<tr><th id="13514">13514</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_LANE_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_LANE_WIDTH">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_LANE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="13515">13515</th><td><i>/*             Enum values, see field(s): */</i></td></tr>
<tr><th id="13516">13516</th><td><i>/*                MC_CMD_KR_TUNE_RXEQ_GET_OUT/PARAM_LANE */</i></td></tr>
<tr><th id="13517">13517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_LBN">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_LBN</dfn> 11</u></td></tr>
<tr><th id="13518">13518</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_WIDTH">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="13519">13519</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED_LBN">MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED_LBN</dfn> 12</u></td></tr>
<tr><th id="13520">13520</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED_WIDTH">MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED_WIDTH</dfn> 4</u></td></tr>
<tr><th id="13521">13521</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_INITIAL_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_INITIAL_LBN">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_INITIAL_LBN</dfn> 16</u></td></tr>
<tr><th id="13522">13522</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_INITIAL_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_INITIAL_WIDTH">MC_CMD_KR_TUNE_RXEQ_SET_IN_PARAM_INITIAL_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13523">13523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED2_LBN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED2_LBN">MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED2_LBN</dfn> 24</u></td></tr>
<tr><th id="13524">13524</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED2_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED2_WIDTH">MC_CMD_KR_TUNE_RXEQ_SET_IN_RESERVED2_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13525">13525</th><td></td></tr>
<tr><th id="13526">13526</th><td><i>/* MC_CMD_KR_TUNE_RXEQ_SET_OUT msgresponse */</i></td></tr>
<tr><th id="13527">13527</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RXEQ_SET_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_RXEQ_SET_OUT_LEN">MC_CMD_KR_TUNE_RXEQ_SET_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13528">13528</th><td></td></tr>
<tr><th id="13529">13529</th><td><i>/* MC_CMD_KR_TUNE_TXEQ_GET_IN msgrequest */</i></td></tr>
<tr><th id="13530">13530</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_LEN">MC_CMD_KR_TUNE_TXEQ_GET_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="13531">13531</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13532">13532</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13533">13533</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13534">13534</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13535">13535</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13536">13536</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_TXEQ_GET_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13537">13537</th><td></td></tr>
<tr><th id="13538">13538</th><td><i>/* MC_CMD_KR_TUNE_TXEQ_GET_OUT msgresponse */</i></td></tr>
<tr><th id="13539">13539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LENMIN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LENMIN">MC_CMD_KR_TUNE_TXEQ_GET_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="13540">13540</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LENMAX" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LENMAX">MC_CMD_KR_TUNE_TXEQ_GET_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13541">13541</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LEN">MC_CMD_KR_TUNE_TXEQ_GET_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="13542">13542</th><td><i>/* TXEQ Parameter */</i></td></tr>
<tr><th id="13543">13543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_OFST" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_OFST">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_OFST</dfn> 0</u></td></tr>
<tr><th id="13544">13544</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_LEN">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_LEN</dfn> 4</u></td></tr>
<tr><th id="13545">13545</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_MINNUM" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_MINNUM">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_MINNUM</dfn> 1</u></td></tr>
<tr><th id="13546">13546</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_MAXNUM" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_MAXNUM">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="13547">13547</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_ID_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_ID_LBN">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="13548">13548</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_ID_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_ID_WIDTH">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13549">13549</th><td><i>/* enum: TX Amplitude (Huntington, Medford, Medford2) */</i></td></tr>
<tr><th id="13550">13550</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_LEV" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_LEV">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_LEV</dfn> 0x0</u></td></tr>
<tr><th id="13551">13551</th><td><i>/* enum: De-Emphasis Tap1 Magnitude (0-7) (Huntington) */</i></td></tr>
<tr><th id="13552">13552</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_MODE" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_MODE">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_MODE</dfn> 0x1</u></td></tr>
<tr><th id="13553">13553</th><td><i>/* enum: De-Emphasis Tap1 Fine */</i></td></tr>
<tr><th id="13554">13554</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_DTLEV" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_DTLEV">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_DTLEV</dfn> 0x2</u></td></tr>
<tr><th id="13555">13555</th><td><i>/* enum: De-Emphasis Tap2 Magnitude (0-6) (Huntington) */</i></td></tr>
<tr><th id="13556">13556</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_D2" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_D2">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_D2</dfn> 0x3</u></td></tr>
<tr><th id="13557">13557</th><td><i>/* enum: De-Emphasis Tap2 Fine (Huntington) */</i></td></tr>
<tr><th id="13558">13558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_D2TLEV" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_D2TLEV">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_D2TLEV</dfn> 0x4</u></td></tr>
<tr><th id="13559">13559</th><td><i>/* enum: Pre-Emphasis Magnitude (Huntington) */</i></td></tr>
<tr><th id="13560">13560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_E" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_E">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_E</dfn> 0x5</u></td></tr>
<tr><th id="13561">13561</th><td><i>/* enum: Pre-Emphasis Fine (Huntington) */</i></td></tr>
<tr><th id="13562">13562</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_ETLEV" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_ETLEV">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_ETLEV</dfn> 0x6</u></td></tr>
<tr><th id="13563">13563</th><td><i>/* enum: TX Slew Rate Coarse control (Huntington) */</i></td></tr>
<tr><th id="13564">13564</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_PREDRV_DLY" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_PREDRV_DLY">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_PREDRV_DLY</dfn> 0x7</u></td></tr>
<tr><th id="13565">13565</th><td><i>/* enum: TX Slew Rate Fine control (Huntington) */</i></td></tr>
<tr><th id="13566">13566</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_SR_SET" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_SR_SET">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_SR_SET</dfn> 0x8</u></td></tr>
<tr><th id="13567">13567</th><td><i>/* enum: TX Termination Impedance control (Huntington) */</i></td></tr>
<tr><th id="13568">13568</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_RT_SET" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_RT_SET">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_RT_SET</dfn> 0x9</u></td></tr>
<tr><th id="13569">13569</th><td><i>/* enum: TX Amplitude Fine control (Medford) */</i></td></tr>
<tr><th id="13570">13570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_LEV_FINE" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_LEV_FINE">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TX_LEV_FINE</dfn> 0xa</u></td></tr>
<tr><th id="13571">13571</th><td><i>/* enum: Pre-shoot Tap (Medford, Medford2) */</i></td></tr>
<tr><th id="13572">13572</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TAP_ADV" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TAP_ADV">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TAP_ADV</dfn> 0xb</u></td></tr>
<tr><th id="13573">13573</th><td><i>/* enum: De-emphasis Tap (Medford, Medford2) */</i></td></tr>
<tr><th id="13574">13574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TAP_DLY" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_TAP_DLY">MC_CMD_KR_TUNE_TXEQ_GET_OUT_TAP_DLY</dfn> 0xc</u></td></tr>
<tr><th id="13575">13575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_LANE_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_LANE_LBN">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_LANE_LBN</dfn> 8</u></td></tr>
<tr><th id="13576">13576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_LANE_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_LANE_WIDTH">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_LANE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="13577">13577</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_0" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_0">MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_0</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13578">13578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_1" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_1">MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_1</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13579">13579</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_2" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_2">MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_2</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="13580">13580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_3" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_3">MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_3</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="13581">13581</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_ALL" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_ALL">MC_CMD_KR_TUNE_TXEQ_GET_OUT_LANE_ALL</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="13582">13582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED_LBN">MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED_LBN</dfn> 11</u></td></tr>
<tr><th id="13583">13583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED_WIDTH">MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED_WIDTH</dfn> 5</u></td></tr>
<tr><th id="13584">13584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_INITIAL_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_INITIAL_LBN">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_INITIAL_LBN</dfn> 16</u></td></tr>
<tr><th id="13585">13585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_INITIAL_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_INITIAL_WIDTH">MC_CMD_KR_TUNE_TXEQ_GET_OUT_PARAM_INITIAL_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13586">13586</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED2_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED2_LBN">MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED2_LBN</dfn> 24</u></td></tr>
<tr><th id="13587">13587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED2_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED2_WIDTH">MC_CMD_KR_TUNE_TXEQ_GET_OUT_RESERVED2_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13588">13588</th><td></td></tr>
<tr><th id="13589">13589</th><td><i>/* MC_CMD_KR_TUNE_TXEQ_SET_IN msgrequest */</i></td></tr>
<tr><th id="13590">13590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_LENMIN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_LENMIN">MC_CMD_KR_TUNE_TXEQ_SET_IN_LENMIN</dfn> 8</u></td></tr>
<tr><th id="13591">13591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_LENMAX" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_LENMAX">MC_CMD_KR_TUNE_TXEQ_SET_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13592">13592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_LEN">MC_CMD_KR_TUNE_TXEQ_SET_IN_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="13593">13593</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13594">13594</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13595">13595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13596">13596</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13597">13597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13598">13598</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_TXEQ_SET_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13599">13599</th><td><i>/* TXEQ Parameter */</i></td></tr>
<tr><th id="13600">13600</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_OFST" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_OFST">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_OFST</dfn> 4</u></td></tr>
<tr><th id="13601">13601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_LEN">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_LEN</dfn> 4</u></td></tr>
<tr><th id="13602">13602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_MINNUM" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_MINNUM">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_MINNUM</dfn> 1</u></td></tr>
<tr><th id="13603">13603</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_MAXNUM" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_MAXNUM">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="13604">13604</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_ID_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_ID_LBN">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="13605">13605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_ID_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_ID_WIDTH">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13606">13606</th><td><i>/*             Enum values, see field(s): */</i></td></tr>
<tr><th id="13607">13607</th><td><i>/*                MC_CMD_KR_TUNE_TXEQ_GET_OUT/PARAM_ID */</i></td></tr>
<tr><th id="13608">13608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_LANE_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_LANE_LBN">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_LANE_LBN</dfn> 8</u></td></tr>
<tr><th id="13609">13609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_LANE_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_LANE_WIDTH">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_LANE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="13610">13610</th><td><i>/*             Enum values, see field(s): */</i></td></tr>
<tr><th id="13611">13611</th><td><i>/*                MC_CMD_KR_TUNE_TXEQ_GET_OUT/PARAM_LANE */</i></td></tr>
<tr><th id="13612">13612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED_LBN">MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED_LBN</dfn> 11</u></td></tr>
<tr><th id="13613">13613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED_WIDTH">MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED_WIDTH</dfn> 5</u></td></tr>
<tr><th id="13614">13614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_INITIAL_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_INITIAL_LBN">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_INITIAL_LBN</dfn> 16</u></td></tr>
<tr><th id="13615">13615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_INITIAL_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_INITIAL_WIDTH">MC_CMD_KR_TUNE_TXEQ_SET_IN_PARAM_INITIAL_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13616">13616</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED2_LBN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED2_LBN">MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED2_LBN</dfn> 24</u></td></tr>
<tr><th id="13617">13617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED2_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED2_WIDTH">MC_CMD_KR_TUNE_TXEQ_SET_IN_RESERVED2_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13618">13618</th><td></td></tr>
<tr><th id="13619">13619</th><td><i>/* MC_CMD_KR_TUNE_TXEQ_SET_OUT msgresponse */</i></td></tr>
<tr><th id="13620">13620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_TXEQ_SET_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_TXEQ_SET_OUT_LEN">MC_CMD_KR_TUNE_TXEQ_SET_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13621">13621</th><td></td></tr>
<tr><th id="13622">13622</th><td><i>/* MC_CMD_KR_TUNE_RECAL_IN msgrequest */</i></td></tr>
<tr><th id="13623">13623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RECAL_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_RECAL_IN_LEN">MC_CMD_KR_TUNE_RECAL_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="13624">13624</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13625">13625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13626">13626</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13627">13627</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13628">13628</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13629">13629</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_RECAL_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13630">13630</th><td></td></tr>
<tr><th id="13631">13631</th><td><i>/* MC_CMD_KR_TUNE_RECAL_OUT msgresponse */</i></td></tr>
<tr><th id="13632">13632</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_RECAL_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_RECAL_OUT_LEN">MC_CMD_KR_TUNE_RECAL_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13633">13633</th><td></td></tr>
<tr><th id="13634">13634</th><td><i>/* MC_CMD_KR_TUNE_START_EYE_PLOT_IN msgrequest */</i></td></tr>
<tr><th id="13635">13635</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="13636">13636</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13637">13637</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13638">13638</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13639">13639</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13640">13640</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13641">13641</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13642">13642</th><td><i>/* Port-relative lane to scan eye on */</i></td></tr>
<tr><th id="13643">13643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_LANE_OFST" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_LANE_OFST">MC_CMD_KR_TUNE_START_EYE_PLOT_IN_LANE_OFST</dfn> 4</u></td></tr>
<tr><th id="13644">13644</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_LANE_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_IN_LANE_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_IN_LANE_LEN</dfn> 4</u></td></tr>
<tr><th id="13645">13645</th><td></td></tr>
<tr><th id="13646">13646</th><td><i>/* MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN msgrequest */</i></td></tr>
<tr><th id="13647">13647</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="13648">13648</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13649">13649</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13650">13650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13651">13651</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13652">13652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13653">13653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13654">13654</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_OFST" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_OFST">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_OFST</dfn> 4</u></td></tr>
<tr><th id="13655">13655</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_LEN</dfn> 4</u></td></tr>
<tr><th id="13656">13656</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_NUM_LBN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_NUM_LBN">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_NUM_LBN</dfn> 0</u></td></tr>
<tr><th id="13657">13657</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_NUM_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_NUM_WIDTH">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_NUM_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13658">13658</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_ABS_REL_LBN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_ABS_REL_LBN">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_ABS_REL_LBN</dfn> 31</u></td></tr>
<tr><th id="13659">13659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_ABS_REL_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_ABS_REL_WIDTH">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_LANE_ABS_REL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="13660">13660</th><td><i>/* Scan duration / cycle count */</i></td></tr>
<tr><th id="13661">13661</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_BER_OFST" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_BER_OFST">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_BER_OFST</dfn> 8</u></td></tr>
<tr><th id="13662">13662</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_BER_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_BER_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_V2_IN_BER_LEN</dfn> 4</u></td></tr>
<tr><th id="13663">13663</th><td></td></tr>
<tr><th id="13664">13664</th><td><i>/* MC_CMD_KR_TUNE_START_EYE_PLOT_OUT msgresponse */</i></td></tr>
<tr><th id="13665">13665</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_START_EYE_PLOT_OUT_LEN">MC_CMD_KR_TUNE_START_EYE_PLOT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13666">13666</th><td></td></tr>
<tr><th id="13667">13667</th><td><i>/* MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN msgrequest */</i></td></tr>
<tr><th id="13668">13668</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_LEN">MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="13669">13669</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13670">13670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13671">13671</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13672">13672</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13673">13673</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13674">13674</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_POLL_EYE_PLOT_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13675">13675</th><td></td></tr>
<tr><th id="13676">13676</th><td><i>/* MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT msgresponse */</i></td></tr>
<tr><th id="13677">13677</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_LENMIN" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_LENMIN">MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_LENMIN</dfn> 0</u></td></tr>
<tr><th id="13678">13678</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_LENMAX" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_LENMAX">MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13679">13679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_LEN">MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_LEN</dfn>(num) (0+2*(num))</u></td></tr>
<tr><th id="13680">13680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_OFST" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_OFST">MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_OFST</dfn> 0</u></td></tr>
<tr><th id="13681">13681</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_LEN" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_LEN">MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_LEN</dfn> 2</u></td></tr>
<tr><th id="13682">13682</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MINNUM" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MINNUM">MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MINNUM</dfn> 0</u></td></tr>
<tr><th id="13683">13683</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MAXNUM" data-ref="_M/MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MAXNUM">MC_CMD_KR_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MAXNUM</dfn> 126</u></td></tr>
<tr><th id="13684">13684</th><td></td></tr>
<tr><th id="13685">13685</th><td><i>/* MC_CMD_KR_TUNE_READ_FOM_IN msgrequest */</i></td></tr>
<tr><th id="13686">13686</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LEN">MC_CMD_KR_TUNE_READ_FOM_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="13687">13687</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13688">13688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13689">13689</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13690">13690</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13691">13691</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13692">13692</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_READ_FOM_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13693">13693</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_OFST" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_OFST">MC_CMD_KR_TUNE_READ_FOM_IN_LANE_OFST</dfn> 4</u></td></tr>
<tr><th id="13694">13694</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_LEN" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_LEN">MC_CMD_KR_TUNE_READ_FOM_IN_LANE_LEN</dfn> 4</u></td></tr>
<tr><th id="13695">13695</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_NUM_LBN" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_NUM_LBN">MC_CMD_KR_TUNE_READ_FOM_IN_LANE_NUM_LBN</dfn> 0</u></td></tr>
<tr><th id="13696">13696</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_NUM_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_NUM_WIDTH">MC_CMD_KR_TUNE_READ_FOM_IN_LANE_NUM_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13697">13697</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_ABS_REL_LBN" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_ABS_REL_LBN">MC_CMD_KR_TUNE_READ_FOM_IN_LANE_ABS_REL_LBN</dfn> 31</u></td></tr>
<tr><th id="13698">13698</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_ABS_REL_WIDTH" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_IN_LANE_ABS_REL_WIDTH">MC_CMD_KR_TUNE_READ_FOM_IN_LANE_ABS_REL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="13699">13699</th><td></td></tr>
<tr><th id="13700">13700</th><td><i>/* MC_CMD_KR_TUNE_READ_FOM_OUT msgresponse */</i></td></tr>
<tr><th id="13701">13701</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_OUT_LEN">MC_CMD_KR_TUNE_READ_FOM_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="13702">13702</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_OUT_FOM_OFST" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_OUT_FOM_OFST">MC_CMD_KR_TUNE_READ_FOM_OUT_FOM_OFST</dfn> 0</u></td></tr>
<tr><th id="13703">13703</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_READ_FOM_OUT_FOM_LEN" data-ref="_M/MC_CMD_KR_TUNE_READ_FOM_OUT_FOM_LEN">MC_CMD_KR_TUNE_READ_FOM_OUT_FOM_LEN</dfn> 4</u></td></tr>
<tr><th id="13704">13704</th><td></td></tr>
<tr><th id="13705">13705</th><td><i>/* MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN msgrequest */</i></td></tr>
<tr><th id="13706">13706</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="13707">13707</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13708">13708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13709">13709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13710">13710</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13711">13711</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13712">13712</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13713">13713</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_RUN_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_RUN_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_RUN_OFST</dfn> 4</u></td></tr>
<tr><th id="13714">13714</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_RUN_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_RUN_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_RUN_LEN</dfn> 4</u></td></tr>
<tr><th id="13715">13715</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_STOP" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_STOP">MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_STOP</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13716">13716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_START" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_START">MC_CMD_KR_TUNE_LINK_TRAIN_RUN_IN_START</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13717">13717</th><td></td></tr>
<tr><th id="13718">13718</th><td><i>/* MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN msgrequest */</i></td></tr>
<tr><th id="13719">13719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_LEN</dfn> 28</u></td></tr>
<tr><th id="13720">13720</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13721">13721</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_OP_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_OP_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13722">13722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_OP_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_OP_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13723">13723</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13724">13724</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_RSVD_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13725">13725</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_RSVD_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_KR_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13726">13726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_LANE_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_LANE_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_LANE_OFST</dfn> 4</u></td></tr>
<tr><th id="13727">13727</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_LANE_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_LANE_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_LANE_LEN</dfn> 4</u></td></tr>
<tr><th id="13728">13728</th><td><i>/* Set INITIALIZE state */</i></td></tr>
<tr><th id="13729">13729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_INITIALIZE_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_INITIALIZE_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_INITIALIZE_OFST</dfn> 8</u></td></tr>
<tr><th id="13730">13730</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_INITIALIZE_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_INITIALIZE_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_INITIALIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="13731">13731</th><td><i>/* Set PRESET state */</i></td></tr>
<tr><th id="13732">13732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_PRESET_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_PRESET_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_PRESET_OFST</dfn> 12</u></td></tr>
<tr><th id="13733">13733</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_PRESET_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_PRESET_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_PRESET_LEN</dfn> 4</u></td></tr>
<tr><th id="13734">13734</th><td><i>/* C(-1) request */</i></td></tr>
<tr><th id="13735">13735</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CM1_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CM1_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CM1_OFST</dfn> 16</u></td></tr>
<tr><th id="13736">13736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CM1_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CM1_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CM1_LEN</dfn> 4</u></td></tr>
<tr><th id="13737">13737</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_REQ_HOLD" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_REQ_HOLD">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_REQ_HOLD</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13738">13738</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_REQ_INCREMENT" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_REQ_INCREMENT">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_REQ_INCREMENT</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13739">13739</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_REQ_DECREMENT" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_REQ_DECREMENT">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_REQ_DECREMENT</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="13740">13740</th><td><i>/* C(0) request */</i></td></tr>
<tr><th id="13741">13741</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_C0_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_C0_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_C0_OFST</dfn> 20</u></td></tr>
<tr><th id="13742">13742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_C0_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_C0_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_C0_LEN</dfn> 4</u></td></tr>
<tr><th id="13743">13743</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="13744">13744</th><td><i>/*               MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN/CM1 */</i></td></tr>
<tr><th id="13745">13745</th><td><i>/* C(+1) request */</i></td></tr>
<tr><th id="13746">13746</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CP1_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CP1_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CP1_OFST</dfn> 24</u></td></tr>
<tr><th id="13747">13747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CP1_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CP1_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN_CP1_LEN</dfn> 4</u></td></tr>
<tr><th id="13748">13748</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="13749">13749</th><td><i>/*               MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN/CM1 */</i></td></tr>
<tr><th id="13750">13750</th><td></td></tr>
<tr><th id="13751">13751</th><td><i>/* MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT msgresponse */</i></td></tr>
<tr><th id="13752">13752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_LEN</dfn> 24</u></td></tr>
<tr><th id="13753">13753</th><td><i>/* C(-1) status */</i></td></tr>
<tr><th id="13754">13754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_STATUS_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_STATUS_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_STATUS_OFST</dfn> 0</u></td></tr>
<tr><th id="13755">13755</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_STATUS_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_STATUS_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="13756">13756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_NOT_UPDATED" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_NOT_UPDATED">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_NOT_UPDATED</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13757">13757</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_UPDATED" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_UPDATED">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_UPDATED</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13758">13758</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_MINIMUM" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_MINIMUM">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_MINIMUM</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="13759">13759</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_MAXIMUM" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_MAXIMUM">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_STATUS_MAXIMUM</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="13760">13760</th><td><i>/* C(0) status */</i></td></tr>
<tr><th id="13761">13761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_STATUS_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_STATUS_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_STATUS_OFST</dfn> 4</u></td></tr>
<tr><th id="13762">13762</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_STATUS_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_STATUS_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="13763">13763</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="13764">13764</th><td><i>/*               MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN/CM1 */</i></td></tr>
<tr><th id="13765">13765</th><td><i>/* C(+1) status */</i></td></tr>
<tr><th id="13766">13766</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_STATUS_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_STATUS_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_STATUS_OFST</dfn> 8</u></td></tr>
<tr><th id="13767">13767</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_STATUS_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_STATUS_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="13768">13768</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="13769">13769</th><td><i>/*               MC_CMD_KR_TUNE_LINK_TRAIN_CMD_IN/CM1 */</i></td></tr>
<tr><th id="13770">13770</th><td><i>/* C(-1) value */</i></td></tr>
<tr><th id="13771">13771</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_VALUE_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_VALUE_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_VALUE_OFST</dfn> 12</u></td></tr>
<tr><th id="13772">13772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_VALUE_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_VALUE_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CM1_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="13773">13773</th><td><i>/* C(0) value */</i></td></tr>
<tr><th id="13774">13774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_VALUE_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_VALUE_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_VALUE_OFST</dfn> 16</u></td></tr>
<tr><th id="13775">13775</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_VALUE_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_VALUE_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_C0_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="13776">13776</th><td><i>/* C(+1) status */</i></td></tr>
<tr><th id="13777">13777</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_VALUE_OFST" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_VALUE_OFST">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_VALUE_OFST</dfn> 20</u></td></tr>
<tr><th id="13778">13778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_VALUE_LEN" data-ref="_M/MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_VALUE_LEN">MC_CMD_KR_TUNE_LINK_TRAIN_CMD_OUT_CP1_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="13779">13779</th><td></td></tr>
<tr><th id="13780">13780</th><td></td></tr>
<tr><th id="13781">13781</th><td><i>/***********************************/</i></td></tr>
<tr><th id="13782">13782</th><td><i>/* MC_CMD_PCIE_TUNE</i></td></tr>
<tr><th id="13783">13783</th><td><i> * Get or set PCIE Serdes RXEQ and TX Driver settings</i></td></tr>
<tr><th id="13784">13784</th><td><i> */</i></td></tr>
<tr><th id="13785">13785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE" data-ref="_M/MC_CMD_PCIE_TUNE">MC_CMD_PCIE_TUNE</dfn> 0xf2</u></td></tr>
<tr><th id="13786">13786</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf2_PRIVILEGE_CTG">MC_CMD_0xf2_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="13787">13787</th><td></td></tr>
<tr><th id="13788">13788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf2_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf2_PRIVILEGE_CTG">MC_CMD_0xf2_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="13789">13789</th><td></td></tr>
<tr><th id="13790">13790</th><td><i>/* MC_CMD_PCIE_TUNE_IN msgrequest */</i></td></tr>
<tr><th id="13791">13791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_LENMIN" data-ref="_M/MC_CMD_PCIE_TUNE_IN_LENMIN">MC_CMD_PCIE_TUNE_IN_LENMIN</dfn> 4</u></td></tr>
<tr><th id="13792">13792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_LENMAX" data-ref="_M/MC_CMD_PCIE_TUNE_IN_LENMAX">MC_CMD_PCIE_TUNE_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13793">13793</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_IN_LEN">MC_CMD_PCIE_TUNE_IN_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="13794">13794</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13795">13795</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_OP_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_OP_OFST">MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13796">13796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_OP_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_OP_LEN">MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13797">13797</th><td><i>/* enum: Get current RXEQ settings */</i></td></tr>
<tr><th id="13798">13798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_RXEQ_GET" data-ref="_M/MC_CMD_PCIE_TUNE_IN_RXEQ_GET">MC_CMD_PCIE_TUNE_IN_RXEQ_GET</dfn> 0x0</u></td></tr>
<tr><th id="13799">13799</th><td><i>/* enum: Override RXEQ settings */</i></td></tr>
<tr><th id="13800">13800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_RXEQ_SET" data-ref="_M/MC_CMD_PCIE_TUNE_IN_RXEQ_SET">MC_CMD_PCIE_TUNE_IN_RXEQ_SET</dfn> 0x1</u></td></tr>
<tr><th id="13801">13801</th><td><i>/* enum: Get current TX Driver settings */</i></td></tr>
<tr><th id="13802">13802</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_TXEQ_GET" data-ref="_M/MC_CMD_PCIE_TUNE_IN_TXEQ_GET">MC_CMD_PCIE_TUNE_IN_TXEQ_GET</dfn> 0x2</u></td></tr>
<tr><th id="13803">13803</th><td><i>/* enum: Override TX Driver settings */</i></td></tr>
<tr><th id="13804">13804</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_TXEQ_SET" data-ref="_M/MC_CMD_PCIE_TUNE_IN_TXEQ_SET">MC_CMD_PCIE_TUNE_IN_TXEQ_SET</dfn> 0x3</u></td></tr>
<tr><th id="13805">13805</th><td><i>/* enum: Start PCIe Serdes Eye diagram plot on a given lane. */</i></td></tr>
<tr><th id="13806">13806</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_START_EYE_PLOT" data-ref="_M/MC_CMD_PCIE_TUNE_IN_START_EYE_PLOT">MC_CMD_PCIE_TUNE_IN_START_EYE_PLOT</dfn> 0x5</u></td></tr>
<tr><th id="13807">13807</th><td><i>/* enum: Poll PCIe Serdes Eye diagram plot. Returns one row of BER data. The</i></td></tr>
<tr><th id="13808">13808</th><td><i> * caller should call this command repeatedly after starting eye plot, until no</i></td></tr>
<tr><th id="13809">13809</th><td><i> * more data is returned.</i></td></tr>
<tr><th id="13810">13810</th><td><i> */</i></td></tr>
<tr><th id="13811">13811</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_POLL_EYE_PLOT" data-ref="_M/MC_CMD_PCIE_TUNE_IN_POLL_EYE_PLOT">MC_CMD_PCIE_TUNE_IN_POLL_EYE_PLOT</dfn> 0x6</u></td></tr>
<tr><th id="13812">13812</th><td><i>/* enum: Enable the SERDES BIST and set it to generate a 200MHz square wave */</i></td></tr>
<tr><th id="13813">13813</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_BIST_SQUARE_WAVE" data-ref="_M/MC_CMD_PCIE_TUNE_IN_BIST_SQUARE_WAVE">MC_CMD_PCIE_TUNE_IN_BIST_SQUARE_WAVE</dfn> 0x7</u></td></tr>
<tr><th id="13814">13814</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13815">13815</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_RSVD_OFST">MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13816">13816</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_RSVD_LEN">MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13817">13817</th><td><i>/* Arguments specific to the operation */</i></td></tr>
<tr><th id="13818">13818</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_OFST">MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_OFST</dfn> 4</u></td></tr>
<tr><th id="13819">13819</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_LEN">MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_LEN</dfn> 4</u></td></tr>
<tr><th id="13820">13820</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_MINNUM" data-ref="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_MINNUM">MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_MINNUM</dfn> 0</u></td></tr>
<tr><th id="13821">13821</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_MAXNUM" data-ref="_M/MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_MAXNUM">MC_CMD_PCIE_TUNE_IN_PCIE_TUNE_ARGS_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="13822">13822</th><td></td></tr>
<tr><th id="13823">13823</th><td><i>/* MC_CMD_PCIE_TUNE_OUT msgresponse */</i></td></tr>
<tr><th id="13824">13824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_OUT_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_OUT_LEN">MC_CMD_PCIE_TUNE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13825">13825</th><td></td></tr>
<tr><th id="13826">13826</th><td><i>/* MC_CMD_PCIE_TUNE_RXEQ_GET_IN msgrequest */</i></td></tr>
<tr><th id="13827">13827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_LEN">MC_CMD_PCIE_TUNE_RXEQ_GET_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="13828">13828</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13829">13829</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_OP_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_OP_OFST">MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13830">13830</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_OP_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_OP_LEN">MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13831">13831</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13832">13832</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_RSVD_OFST">MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13833">13833</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_RSVD_LEN">MC_CMD_PCIE_TUNE_RXEQ_GET_IN_PCIE_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13834">13834</th><td></td></tr>
<tr><th id="13835">13835</th><td><i>/* MC_CMD_PCIE_TUNE_RXEQ_GET_OUT msgresponse */</i></td></tr>
<tr><th id="13836">13836</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LENMIN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LENMIN">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="13837">13837</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LENMAX" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LENMAX">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13838">13838</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LEN">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="13839">13839</th><td><i>/* RXEQ Parameter */</i></td></tr>
<tr><th id="13840">13840</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_OFST">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_OFST</dfn> 0</u></td></tr>
<tr><th id="13841">13841</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_LEN">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_LEN</dfn> 4</u></td></tr>
<tr><th id="13842">13842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_MINNUM" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_MINNUM">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_MINNUM</dfn> 1</u></td></tr>
<tr><th id="13843">13843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_MAXNUM" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_MAXNUM">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="13844">13844</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_ID_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_ID_LBN">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="13845">13845</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_ID_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_ID_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13846">13846</th><td><i>/* enum: Attenuation (0-15) */</i></td></tr>
<tr><th id="13847">13847</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_ATT" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_ATT">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_ATT</dfn> 0x0</u></td></tr>
<tr><th id="13848">13848</th><td><i>/* enum: CTLE Boost (0-15) */</i></td></tr>
<tr><th id="13849">13849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_BOOST" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_BOOST">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_BOOST</dfn> 0x1</u></td></tr>
<tr><th id="13850">13850</th><td><i>/* enum: DFE Tap1 (0 - max negative, 64 - zero, 127 - max positive) */</i></td></tr>
<tr><th id="13851">13851</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP1" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP1">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP1</dfn> 0x2</u></td></tr>
<tr><th id="13852">13852</th><td><i>/* enum: DFE Tap2 (0 - max negative, 32 - zero, 63 - max positive) */</i></td></tr>
<tr><th id="13853">13853</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP2" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP2">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP2</dfn> 0x3</u></td></tr>
<tr><th id="13854">13854</th><td><i>/* enum: DFE Tap3 (0 - max negative, 32 - zero, 63 - max positive) */</i></td></tr>
<tr><th id="13855">13855</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP3" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP3">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP3</dfn> 0x4</u></td></tr>
<tr><th id="13856">13856</th><td><i>/* enum: DFE Tap4 (0 - max negative, 32 - zero, 63 - max positive) */</i></td></tr>
<tr><th id="13857">13857</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP4" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP4">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP4</dfn> 0x5</u></td></tr>
<tr><th id="13858">13858</th><td><i>/* enum: DFE Tap5 (0 - max negative, 32 - zero, 63 - max positive) */</i></td></tr>
<tr><th id="13859">13859</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP5" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP5">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_TAP5</dfn> 0x6</u></td></tr>
<tr><th id="13860">13860</th><td><i>/* enum: DFE DLev */</i></td></tr>
<tr><th id="13861">13861</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_DLEV" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_DLEV">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_DFE_DLEV</dfn> 0x7</u></td></tr>
<tr><th id="13862">13862</th><td><i>/* enum: Figure of Merit */</i></td></tr>
<tr><th id="13863">13863</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_FOM" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_FOM">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_FOM</dfn> 0x8</u></td></tr>
<tr><th id="13864">13864</th><td><i>/* enum: CTLE EQ Capacitor (HF Gain) */</i></td></tr>
<tr><th id="13865">13865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_CTLE_EQC" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_CTLE_EQC">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_CTLE_EQC</dfn> 0x9</u></td></tr>
<tr><th id="13866">13866</th><td><i>/* enum: CTLE EQ Resistor (DC Gain) */</i></td></tr>
<tr><th id="13867">13867</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_CTLE_EQRES" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_CTLE_EQRES">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_CTLE_EQRES</dfn> 0xa</u></td></tr>
<tr><th id="13868">13868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_LANE_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_LANE_LBN">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_LANE_LBN</dfn> 8</u></td></tr>
<tr><th id="13869">13869</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_LANE_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_LANE_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_LANE_WIDTH</dfn> 5</u></td></tr>
<tr><th id="13870">13870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_0" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_0">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_0</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="13871">13871</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_1" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_1">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_1</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="13872">13872</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_2" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_2">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_2</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="13873">13873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_3" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_3">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_3</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="13874">13874</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_4" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_4">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_4</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="13875">13875</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_5" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_5">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_5</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="13876">13876</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_6" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_6">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_6</dfn> 0x6 /* enum */</u></td></tr>
<tr><th id="13877">13877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_7" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_7">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_7</dfn> 0x7 /* enum */</u></td></tr>
<tr><th id="13878">13878</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_8" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_8">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_8</dfn> 0x8 /* enum */</u></td></tr>
<tr><th id="13879">13879</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_9" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_9">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_9</dfn> 0x9 /* enum */</u></td></tr>
<tr><th id="13880">13880</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_10" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_10">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_10</dfn> 0xa /* enum */</u></td></tr>
<tr><th id="13881">13881</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_11" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_11">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_11</dfn> 0xb /* enum */</u></td></tr>
<tr><th id="13882">13882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_12" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_12">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_12</dfn> 0xc /* enum */</u></td></tr>
<tr><th id="13883">13883</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_13" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_13">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_13</dfn> 0xd /* enum */</u></td></tr>
<tr><th id="13884">13884</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_14" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_14">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_14</dfn> 0xe /* enum */</u></td></tr>
<tr><th id="13885">13885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_15" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_15">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_15</dfn> 0xf /* enum */</u></td></tr>
<tr><th id="13886">13886</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_ALL" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_ALL">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_LANE_ALL</dfn> 0x10 /* enum */</u></td></tr>
<tr><th id="13887">13887</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_LBN">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_LBN</dfn> 13</u></td></tr>
<tr><th id="13888">13888</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_AUTOCAL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="13889">13889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_RESERVED_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_RESERVED_LBN">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_RESERVED_LBN</dfn> 14</u></td></tr>
<tr><th id="13890">13890</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_RESERVED_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_RESERVED_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_RESERVED_WIDTH</dfn> 10</u></td></tr>
<tr><th id="13891">13891</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_LBN">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_LBN</dfn> 24</u></td></tr>
<tr><th id="13892">13892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_GET_OUT_PARAM_CURRENT_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13893">13893</th><td></td></tr>
<tr><th id="13894">13894</th><td><i>/* MC_CMD_PCIE_TUNE_RXEQ_SET_IN msgrequest */</i></td></tr>
<tr><th id="13895">13895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_LENMIN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_LENMIN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_LENMIN</dfn> 8</u></td></tr>
<tr><th id="13896">13896</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_LENMAX" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_LENMAX">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13897">13897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_LEN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="13898">13898</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13899">13899</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_OP_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_OP_OFST">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13900">13900</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_OP_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_OP_LEN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13901">13901</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13902">13902</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_RSVD_OFST">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13903">13903</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_RSVD_LEN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PCIE_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13904">13904</th><td><i>/* RXEQ Parameter */</i></td></tr>
<tr><th id="13905">13905</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_OFST">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_OFST</dfn> 4</u></td></tr>
<tr><th id="13906">13906</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_LEN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_LEN</dfn> 4</u></td></tr>
<tr><th id="13907">13907</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_MINNUM" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_MINNUM">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_MINNUM</dfn> 1</u></td></tr>
<tr><th id="13908">13908</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_MAXNUM" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_MAXNUM">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="13909">13909</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_ID_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_ID_LBN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="13910">13910</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_ID_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_ID_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13911">13911</th><td><i>/*             Enum values, see field(s): */</i></td></tr>
<tr><th id="13912">13912</th><td><i>/*                MC_CMD_PCIE_TUNE_RXEQ_GET_OUT/PARAM_ID */</i></td></tr>
<tr><th id="13913">13913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_LANE_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_LANE_LBN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_LANE_LBN</dfn> 8</u></td></tr>
<tr><th id="13914">13914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_LANE_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_LANE_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_LANE_WIDTH</dfn> 5</u></td></tr>
<tr><th id="13915">13915</th><td><i>/*             Enum values, see field(s): */</i></td></tr>
<tr><th id="13916">13916</th><td><i>/*                MC_CMD_PCIE_TUNE_RXEQ_GET_OUT/PARAM_LANE */</i></td></tr>
<tr><th id="13917">13917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_LBN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_LBN</dfn> 13</u></td></tr>
<tr><th id="13918">13918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_AUTOCAL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="13919">13919</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED_LBN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED_LBN</dfn> 14</u></td></tr>
<tr><th id="13920">13920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED_WIDTH</dfn> 2</u></td></tr>
<tr><th id="13921">13921</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_INITIAL_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_INITIAL_LBN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_INITIAL_LBN</dfn> 16</u></td></tr>
<tr><th id="13922">13922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_INITIAL_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_INITIAL_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_PARAM_INITIAL_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13923">13923</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED2_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED2_LBN">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED2_LBN</dfn> 24</u></td></tr>
<tr><th id="13924">13924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED2_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED2_WIDTH">MC_CMD_PCIE_TUNE_RXEQ_SET_IN_RESERVED2_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13925">13925</th><td></td></tr>
<tr><th id="13926">13926</th><td><i>/* MC_CMD_PCIE_TUNE_RXEQ_SET_OUT msgresponse */</i></td></tr>
<tr><th id="13927">13927</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_OUT_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_RXEQ_SET_OUT_LEN">MC_CMD_PCIE_TUNE_RXEQ_SET_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13928">13928</th><td></td></tr>
<tr><th id="13929">13929</th><td><i>/* MC_CMD_PCIE_TUNE_TXEQ_GET_IN msgrequest */</i></td></tr>
<tr><th id="13930">13930</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_LEN">MC_CMD_PCIE_TUNE_TXEQ_GET_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="13931">13931</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13932">13932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_OP_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_OP_OFST">MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13933">13933</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_OP_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_OP_LEN">MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13934">13934</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13935">13935</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_RSVD_OFST">MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13936">13936</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_RSVD_LEN">MC_CMD_PCIE_TUNE_TXEQ_GET_IN_PCIE_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13937">13937</th><td></td></tr>
<tr><th id="13938">13938</th><td><i>/* MC_CMD_PCIE_TUNE_TXEQ_GET_OUT msgresponse */</i></td></tr>
<tr><th id="13939">13939</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_LENMIN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_LENMIN">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="13940">13940</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_LENMAX" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_LENMAX">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13941">13941</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_LEN">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="13942">13942</th><td><i>/* RXEQ Parameter */</i></td></tr>
<tr><th id="13943">13943</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_OFST">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_OFST</dfn> 0</u></td></tr>
<tr><th id="13944">13944</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_LEN">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_LEN</dfn> 4</u></td></tr>
<tr><th id="13945">13945</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_MINNUM" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_MINNUM">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_MINNUM</dfn> 1</u></td></tr>
<tr><th id="13946">13946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_MAXNUM" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_MAXNUM">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="13947">13947</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_ID_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_ID_LBN">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="13948">13948</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_ID_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_ID_WIDTH">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_ID_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13949">13949</th><td><i>/* enum: TxMargin (PIPE) */</i></td></tr>
<tr><th id="13950">13950</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_TXMARGIN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_TXMARGIN">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_TXMARGIN</dfn> 0x0</u></td></tr>
<tr><th id="13951">13951</th><td><i>/* enum: TxSwing (PIPE) */</i></td></tr>
<tr><th id="13952">13952</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_TXSWING" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_TXSWING">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_TXSWING</dfn> 0x1</u></td></tr>
<tr><th id="13953">13953</th><td><i>/* enum: De-emphasis coefficient C(-1) (PIPE) */</i></td></tr>
<tr><th id="13954">13954</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_CM1" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_CM1">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_CM1</dfn> 0x2</u></td></tr>
<tr><th id="13955">13955</th><td><i>/* enum: De-emphasis coefficient C(0) (PIPE) */</i></td></tr>
<tr><th id="13956">13956</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_C0" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_C0">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_C0</dfn> 0x3</u></td></tr>
<tr><th id="13957">13957</th><td><i>/* enum: De-emphasis coefficient C(+1) (PIPE) */</i></td></tr>
<tr><th id="13958">13958</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_CP1" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_CP1">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_CP1</dfn> 0x4</u></td></tr>
<tr><th id="13959">13959</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_LANE_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_LANE_LBN">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_LANE_LBN</dfn> 8</u></td></tr>
<tr><th id="13960">13960</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_LANE_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_LANE_WIDTH">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_LANE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="13961">13961</th><td><i>/*             Enum values, see field(s): */</i></td></tr>
<tr><th id="13962">13962</th><td><i>/*                MC_CMD_PCIE_TUNE_RXEQ_GET_OUT/PARAM_LANE */</i></td></tr>
<tr><th id="13963">13963</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_RESERVED_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_RESERVED_LBN">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_RESERVED_LBN</dfn> 12</u></td></tr>
<tr><th id="13964">13964</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_RESERVED_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_RESERVED_WIDTH">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_RESERVED_WIDTH</dfn> 12</u></td></tr>
<tr><th id="13965">13965</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_CURRENT_LBN" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_CURRENT_LBN">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_CURRENT_LBN</dfn> 24</u></td></tr>
<tr><th id="13966">13966</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_CURRENT_WIDTH" data-ref="_M/MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_CURRENT_WIDTH">MC_CMD_PCIE_TUNE_TXEQ_GET_OUT_PARAM_CURRENT_WIDTH</dfn> 8</u></td></tr>
<tr><th id="13967">13967</th><td></td></tr>
<tr><th id="13968">13968</th><td><i>/* MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN msgrequest */</i></td></tr>
<tr><th id="13969">13969</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_LEN">MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="13970">13970</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13971">13971</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_OP_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_OP_OFST">MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13972">13972</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_OP_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_OP_LEN">MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13973">13973</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13974">13974</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_RSVD_OFST">MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13975">13975</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_RSVD_LEN">MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_PCIE_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13976">13976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_LANE_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_LANE_OFST">MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_LANE_OFST</dfn> 4</u></td></tr>
<tr><th id="13977">13977</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_LANE_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_LANE_LEN">MC_CMD_PCIE_TUNE_START_EYE_PLOT_IN_LANE_LEN</dfn> 4</u></td></tr>
<tr><th id="13978">13978</th><td></td></tr>
<tr><th id="13979">13979</th><td><i>/* MC_CMD_PCIE_TUNE_START_EYE_PLOT_OUT msgresponse */</i></td></tr>
<tr><th id="13980">13980</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_OUT_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_START_EYE_PLOT_OUT_LEN">MC_CMD_PCIE_TUNE_START_EYE_PLOT_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="13981">13981</th><td></td></tr>
<tr><th id="13982">13982</th><td><i>/* MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN msgrequest */</i></td></tr>
<tr><th id="13983">13983</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_LEN">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="13984">13984</th><td><i>/* Requested operation */</i></td></tr>
<tr><th id="13985">13985</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_OP_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_OP_OFST">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="13986">13986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_OP_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_OP_LEN">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_OP_LEN</dfn> 1</u></td></tr>
<tr><th id="13987">13987</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="13988">13988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_RSVD_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_RSVD_OFST">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_RSVD_OFST</dfn> 1</u></td></tr>
<tr><th id="13989">13989</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_RSVD_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_RSVD_LEN">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_IN_PCIE_TUNE_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="13990">13990</th><td></td></tr>
<tr><th id="13991">13991</th><td><i>/* MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT msgresponse */</i></td></tr>
<tr><th id="13992">13992</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_LENMIN" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_LENMIN">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_LENMIN</dfn> 0</u></td></tr>
<tr><th id="13993">13993</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_LENMAX" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_LENMAX">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="13994">13994</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_LEN">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_LEN</dfn>(num) (0+2*(num))</u></td></tr>
<tr><th id="13995">13995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_OFST" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_OFST">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_OFST</dfn> 0</u></td></tr>
<tr><th id="13996">13996</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_LEN">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_LEN</dfn> 2</u></td></tr>
<tr><th id="13997">13997</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MINNUM" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MINNUM">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MINNUM</dfn> 0</u></td></tr>
<tr><th id="13998">13998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MAXNUM" data-ref="_M/MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MAXNUM">MC_CMD_PCIE_TUNE_POLL_EYE_PLOT_OUT_SAMPLES_MAXNUM</dfn> 126</u></td></tr>
<tr><th id="13999">13999</th><td></td></tr>
<tr><th id="14000">14000</th><td><i>/* MC_CMD_PCIE_TUNE_BIST_SQUARE_WAVE_IN msgrequest */</i></td></tr>
<tr><th id="14001">14001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_BIST_SQUARE_WAVE_IN_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_BIST_SQUARE_WAVE_IN_LEN">MC_CMD_PCIE_TUNE_BIST_SQUARE_WAVE_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="14002">14002</th><td></td></tr>
<tr><th id="14003">14003</th><td><i>/* MC_CMD_PCIE_TUNE_BIST_SQUARE_WAVE_OUT msgrequest */</i></td></tr>
<tr><th id="14004">14004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PCIE_TUNE_BIST_SQUARE_WAVE_OUT_LEN" data-ref="_M/MC_CMD_PCIE_TUNE_BIST_SQUARE_WAVE_OUT_LEN">MC_CMD_PCIE_TUNE_BIST_SQUARE_WAVE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="14005">14005</th><td></td></tr>
<tr><th id="14006">14006</th><td></td></tr>
<tr><th id="14007">14007</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14008">14008</th><td><i>/* MC_CMD_LICENSING</i></td></tr>
<tr><th id="14009">14009</th><td><i> * Operations on the NVRAM_PARTITION_TYPE_LICENSE application license partition</i></td></tr>
<tr><th id="14010">14010</th><td><i> * - not used for V3 licensing</i></td></tr>
<tr><th id="14011">14011</th><td><i> */</i></td></tr>
<tr><th id="14012">14012</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING" data-ref="_M/MC_CMD_LICENSING">MC_CMD_LICENSING</dfn> 0xf3</u></td></tr>
<tr><th id="14013">14013</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf3_PRIVILEGE_CTG">MC_CMD_0xf3_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14014">14014</th><td></td></tr>
<tr><th id="14015">14015</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf3_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf3_PRIVILEGE_CTG">MC_CMD_0xf3_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14016">14016</th><td></td></tr>
<tr><th id="14017">14017</th><td><i>/* MC_CMD_LICENSING_IN msgrequest */</i></td></tr>
<tr><th id="14018">14018</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_IN_LEN" data-ref="_M/MC_CMD_LICENSING_IN_LEN">MC_CMD_LICENSING_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="14019">14019</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="14020">14020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_IN_OP_OFST" data-ref="_M/MC_CMD_LICENSING_IN_OP_OFST">MC_CMD_LICENSING_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="14021">14021</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_IN_OP_LEN" data-ref="_M/MC_CMD_LICENSING_IN_OP_LEN">MC_CMD_LICENSING_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="14022">14022</th><td><i>/* enum: re-read and apply licenses after a license key partition update; note</i></td></tr>
<tr><th id="14023">14023</th><td><i> * that this operation returns a zero-length response</i></td></tr>
<tr><th id="14024">14024</th><td><i> */</i></td></tr>
<tr><th id="14025">14025</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_IN_OP_UPDATE_LICENSE" data-ref="_M/MC_CMD_LICENSING_IN_OP_UPDATE_LICENSE">MC_CMD_LICENSING_IN_OP_UPDATE_LICENSE</dfn> 0x0</u></td></tr>
<tr><th id="14026">14026</th><td><i>/* enum: report counts of installed licenses */</i></td></tr>
<tr><th id="14027">14027</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_IN_OP_GET_KEY_STATS" data-ref="_M/MC_CMD_LICENSING_IN_OP_GET_KEY_STATS">MC_CMD_LICENSING_IN_OP_GET_KEY_STATS</dfn> 0x1</u></td></tr>
<tr><th id="14028">14028</th><td></td></tr>
<tr><th id="14029">14029</th><td><i>/* MC_CMD_LICENSING_OUT msgresponse */</i></td></tr>
<tr><th id="14030">14030</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_LEN" data-ref="_M/MC_CMD_LICENSING_OUT_LEN">MC_CMD_LICENSING_OUT_LEN</dfn> 28</u></td></tr>
<tr><th id="14031">14031</th><td><i>/* count of application keys which are valid */</i></td></tr>
<tr><th id="14032">14032</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_VALID_APP_KEYS_OFST" data-ref="_M/MC_CMD_LICENSING_OUT_VALID_APP_KEYS_OFST">MC_CMD_LICENSING_OUT_VALID_APP_KEYS_OFST</dfn> 0</u></td></tr>
<tr><th id="14033">14033</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_VALID_APP_KEYS_LEN" data-ref="_M/MC_CMD_LICENSING_OUT_VALID_APP_KEYS_LEN">MC_CMD_LICENSING_OUT_VALID_APP_KEYS_LEN</dfn> 4</u></td></tr>
<tr><th id="14034">14034</th><td><i>/* sum of UNVERIFIABLE_APP_KEYS + WRONG_NODE_APP_KEYS (for compatibility with</i></td></tr>
<tr><th id="14035">14035</th><td><i> * MC_CMD_FC_OP_LICENSE)</i></td></tr>
<tr><th id="14036">14036</th><td><i> */</i></td></tr>
<tr><th id="14037">14037</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_INVALID_APP_KEYS_OFST" data-ref="_M/MC_CMD_LICENSING_OUT_INVALID_APP_KEYS_OFST">MC_CMD_LICENSING_OUT_INVALID_APP_KEYS_OFST</dfn> 4</u></td></tr>
<tr><th id="14038">14038</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_INVALID_APP_KEYS_LEN" data-ref="_M/MC_CMD_LICENSING_OUT_INVALID_APP_KEYS_LEN">MC_CMD_LICENSING_OUT_INVALID_APP_KEYS_LEN</dfn> 4</u></td></tr>
<tr><th id="14039">14039</th><td><i>/* count of application keys which are invalid due to being blacklisted */</i></td></tr>
<tr><th id="14040">14040</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_BLACKLISTED_APP_KEYS_OFST" data-ref="_M/MC_CMD_LICENSING_OUT_BLACKLISTED_APP_KEYS_OFST">MC_CMD_LICENSING_OUT_BLACKLISTED_APP_KEYS_OFST</dfn> 8</u></td></tr>
<tr><th id="14041">14041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_BLACKLISTED_APP_KEYS_LEN" data-ref="_M/MC_CMD_LICENSING_OUT_BLACKLISTED_APP_KEYS_LEN">MC_CMD_LICENSING_OUT_BLACKLISTED_APP_KEYS_LEN</dfn> 4</u></td></tr>
<tr><th id="14042">14042</th><td><i>/* count of application keys which are invalid due to being unverifiable */</i></td></tr>
<tr><th id="14043">14043</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_UNVERIFIABLE_APP_KEYS_OFST" data-ref="_M/MC_CMD_LICENSING_OUT_UNVERIFIABLE_APP_KEYS_OFST">MC_CMD_LICENSING_OUT_UNVERIFIABLE_APP_KEYS_OFST</dfn> 12</u></td></tr>
<tr><th id="14044">14044</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_UNVERIFIABLE_APP_KEYS_LEN" data-ref="_M/MC_CMD_LICENSING_OUT_UNVERIFIABLE_APP_KEYS_LEN">MC_CMD_LICENSING_OUT_UNVERIFIABLE_APP_KEYS_LEN</dfn> 4</u></td></tr>
<tr><th id="14045">14045</th><td><i>/* count of application keys which are invalid due to being for the wrong node</i></td></tr>
<tr><th id="14046">14046</th><td><i> */</i></td></tr>
<tr><th id="14047">14047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_WRONG_NODE_APP_KEYS_OFST" data-ref="_M/MC_CMD_LICENSING_OUT_WRONG_NODE_APP_KEYS_OFST">MC_CMD_LICENSING_OUT_WRONG_NODE_APP_KEYS_OFST</dfn> 16</u></td></tr>
<tr><th id="14048">14048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_WRONG_NODE_APP_KEYS_LEN" data-ref="_M/MC_CMD_LICENSING_OUT_WRONG_NODE_APP_KEYS_LEN">MC_CMD_LICENSING_OUT_WRONG_NODE_APP_KEYS_LEN</dfn> 4</u></td></tr>
<tr><th id="14049">14049</th><td><i>/* licensing state (for diagnostics; the exact meaning of the bits in this</i></td></tr>
<tr><th id="14050">14050</th><td><i> * field are private to the firmware)</i></td></tr>
<tr><th id="14051">14051</th><td><i> */</i></td></tr>
<tr><th id="14052">14052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_LICENSING_STATE_OFST" data-ref="_M/MC_CMD_LICENSING_OUT_LICENSING_STATE_OFST">MC_CMD_LICENSING_OUT_LICENSING_STATE_OFST</dfn> 20</u></td></tr>
<tr><th id="14053">14053</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_LICENSING_STATE_LEN" data-ref="_M/MC_CMD_LICENSING_OUT_LICENSING_STATE_LEN">MC_CMD_LICENSING_OUT_LICENSING_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="14054">14054</th><td><i>/* licensing subsystem self-test report (for manftest) */</i></td></tr>
<tr><th id="14055">14055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_LICENSING_SELF_TEST_OFST" data-ref="_M/MC_CMD_LICENSING_OUT_LICENSING_SELF_TEST_OFST">MC_CMD_LICENSING_OUT_LICENSING_SELF_TEST_OFST</dfn> 24</u></td></tr>
<tr><th id="14056">14056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_LICENSING_SELF_TEST_LEN" data-ref="_M/MC_CMD_LICENSING_OUT_LICENSING_SELF_TEST_LEN">MC_CMD_LICENSING_OUT_LICENSING_SELF_TEST_LEN</dfn> 4</u></td></tr>
<tr><th id="14057">14057</th><td><i>/* enum: licensing subsystem self-test failed */</i></td></tr>
<tr><th id="14058">14058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_SELF_TEST_FAIL" data-ref="_M/MC_CMD_LICENSING_OUT_SELF_TEST_FAIL">MC_CMD_LICENSING_OUT_SELF_TEST_FAIL</dfn> 0x0</u></td></tr>
<tr><th id="14059">14059</th><td><i>/* enum: licensing subsystem self-test passed */</i></td></tr>
<tr><th id="14060">14060</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_OUT_SELF_TEST_PASS" data-ref="_M/MC_CMD_LICENSING_OUT_SELF_TEST_PASS">MC_CMD_LICENSING_OUT_SELF_TEST_PASS</dfn> 0x1</u></td></tr>
<tr><th id="14061">14061</th><td></td></tr>
<tr><th id="14062">14062</th><td></td></tr>
<tr><th id="14063">14063</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14064">14064</th><td><i>/* MC_CMD_LICENSING_V3</i></td></tr>
<tr><th id="14065">14065</th><td><i> * Operations on the NVRAM_PARTITION_TYPE_LICENSE application license partition</i></td></tr>
<tr><th id="14066">14066</th><td><i> * - V3 licensing (Medford)</i></td></tr>
<tr><th id="14067">14067</th><td><i> */</i></td></tr>
<tr><th id="14068">14068</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3" data-ref="_M/MC_CMD_LICENSING_V3">MC_CMD_LICENSING_V3</dfn> 0xd0</u></td></tr>
<tr><th id="14069">14069</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xd0_PRIVILEGE_CTG">MC_CMD_0xd0_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14070">14070</th><td></td></tr>
<tr><th id="14071">14071</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xd0_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xd0_PRIVILEGE_CTG">MC_CMD_0xd0_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14072">14072</th><td></td></tr>
<tr><th id="14073">14073</th><td><i>/* MC_CMD_LICENSING_V3_IN msgrequest */</i></td></tr>
<tr><th id="14074">14074</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_IN_LEN" data-ref="_M/MC_CMD_LICENSING_V3_IN_LEN">MC_CMD_LICENSING_V3_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="14075">14075</th><td><i>/* identifies the type of operation requested */</i></td></tr>
<tr><th id="14076">14076</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_IN_OP_OFST" data-ref="_M/MC_CMD_LICENSING_V3_IN_OP_OFST">MC_CMD_LICENSING_V3_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="14077">14077</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_IN_OP_LEN" data-ref="_M/MC_CMD_LICENSING_V3_IN_OP_LEN">MC_CMD_LICENSING_V3_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="14078">14078</th><td><i>/* enum: re-read and apply licenses after a license key partition update; note</i></td></tr>
<tr><th id="14079">14079</th><td><i> * that this operation returns a zero-length response</i></td></tr>
<tr><th id="14080">14080</th><td><i> */</i></td></tr>
<tr><th id="14081">14081</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_IN_OP_UPDATE_LICENSE" data-ref="_M/MC_CMD_LICENSING_V3_IN_OP_UPDATE_LICENSE">MC_CMD_LICENSING_V3_IN_OP_UPDATE_LICENSE</dfn> 0x0</u></td></tr>
<tr><th id="14082">14082</th><td><i>/* enum: report counts of installed licenses Returns EAGAIN if license</i></td></tr>
<tr><th id="14083">14083</th><td><i> * processing (updating) has been started but not yet completed.</i></td></tr>
<tr><th id="14084">14084</th><td><i> */</i></td></tr>
<tr><th id="14085">14085</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_IN_OP_REPORT_LICENSE" data-ref="_M/MC_CMD_LICENSING_V3_IN_OP_REPORT_LICENSE">MC_CMD_LICENSING_V3_IN_OP_REPORT_LICENSE</dfn> 0x1</u></td></tr>
<tr><th id="14086">14086</th><td></td></tr>
<tr><th id="14087">14087</th><td><i>/* MC_CMD_LICENSING_V3_OUT msgresponse */</i></td></tr>
<tr><th id="14088">14088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LEN">MC_CMD_LICENSING_V3_OUT_LEN</dfn> 88</u></td></tr>
<tr><th id="14089">14089</th><td><i>/* count of keys which are valid */</i></td></tr>
<tr><th id="14090">14090</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_VALID_KEYS_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_VALID_KEYS_OFST">MC_CMD_LICENSING_V3_OUT_VALID_KEYS_OFST</dfn> 0</u></td></tr>
<tr><th id="14091">14091</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_VALID_KEYS_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_VALID_KEYS_LEN">MC_CMD_LICENSING_V3_OUT_VALID_KEYS_LEN</dfn> 4</u></td></tr>
<tr><th id="14092">14092</th><td><i>/* sum of UNVERIFIABLE_KEYS + WRONG_NODE_KEYS (for compatibility with</i></td></tr>
<tr><th id="14093">14093</th><td><i> * MC_CMD_FC_OP_LICENSE)</i></td></tr>
<tr><th id="14094">14094</th><td><i> */</i></td></tr>
<tr><th id="14095">14095</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_INVALID_KEYS_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_INVALID_KEYS_OFST">MC_CMD_LICENSING_V3_OUT_INVALID_KEYS_OFST</dfn> 4</u></td></tr>
<tr><th id="14096">14096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_INVALID_KEYS_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_INVALID_KEYS_LEN">MC_CMD_LICENSING_V3_OUT_INVALID_KEYS_LEN</dfn> 4</u></td></tr>
<tr><th id="14097">14097</th><td><i>/* count of keys which are invalid due to being unverifiable */</i></td></tr>
<tr><th id="14098">14098</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_UNVERIFIABLE_KEYS_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_UNVERIFIABLE_KEYS_OFST">MC_CMD_LICENSING_V3_OUT_UNVERIFIABLE_KEYS_OFST</dfn> 8</u></td></tr>
<tr><th id="14099">14099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_UNVERIFIABLE_KEYS_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_UNVERIFIABLE_KEYS_LEN">MC_CMD_LICENSING_V3_OUT_UNVERIFIABLE_KEYS_LEN</dfn> 4</u></td></tr>
<tr><th id="14100">14100</th><td><i>/* count of keys which are invalid due to being for the wrong node */</i></td></tr>
<tr><th id="14101">14101</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_WRONG_NODE_KEYS_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_WRONG_NODE_KEYS_OFST">MC_CMD_LICENSING_V3_OUT_WRONG_NODE_KEYS_OFST</dfn> 12</u></td></tr>
<tr><th id="14102">14102</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_WRONG_NODE_KEYS_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_WRONG_NODE_KEYS_LEN">MC_CMD_LICENSING_V3_OUT_WRONG_NODE_KEYS_LEN</dfn> 4</u></td></tr>
<tr><th id="14103">14103</th><td><i>/* licensing state (for diagnostics; the exact meaning of the bits in this</i></td></tr>
<tr><th id="14104">14104</th><td><i> * field are private to the firmware)</i></td></tr>
<tr><th id="14105">14105</th><td><i> */</i></td></tr>
<tr><th id="14106">14106</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSING_STATE_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSING_STATE_OFST">MC_CMD_LICENSING_V3_OUT_LICENSING_STATE_OFST</dfn> 16</u></td></tr>
<tr><th id="14107">14107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSING_STATE_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSING_STATE_LEN">MC_CMD_LICENSING_V3_OUT_LICENSING_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="14108">14108</th><td><i>/* licensing subsystem self-test report (for manftest) */</i></td></tr>
<tr><th id="14109">14109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSING_SELF_TEST_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSING_SELF_TEST_OFST">MC_CMD_LICENSING_V3_OUT_LICENSING_SELF_TEST_OFST</dfn> 20</u></td></tr>
<tr><th id="14110">14110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSING_SELF_TEST_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSING_SELF_TEST_LEN">MC_CMD_LICENSING_V3_OUT_LICENSING_SELF_TEST_LEN</dfn> 4</u></td></tr>
<tr><th id="14111">14111</th><td><i>/* enum: licensing subsystem self-test failed */</i></td></tr>
<tr><th id="14112">14112</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_SELF_TEST_FAIL" data-ref="_M/MC_CMD_LICENSING_V3_OUT_SELF_TEST_FAIL">MC_CMD_LICENSING_V3_OUT_SELF_TEST_FAIL</dfn> 0x0</u></td></tr>
<tr><th id="14113">14113</th><td><i>/* enum: licensing subsystem self-test passed */</i></td></tr>
<tr><th id="14114">14114</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_SELF_TEST_PASS" data-ref="_M/MC_CMD_LICENSING_V3_OUT_SELF_TEST_PASS">MC_CMD_LICENSING_V3_OUT_SELF_TEST_PASS</dfn> 0x1</u></td></tr>
<tr><th id="14115">14115</th><td><i>/* bitmask of licensed applications */</i></td></tr>
<tr><th id="14116">14116</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_OFST">MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_OFST</dfn> 24</u></td></tr>
<tr><th id="14117">14117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_LEN">MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_LEN</dfn> 8</u></td></tr>
<tr><th id="14118">14118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_LO_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_LO_OFST">MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_LO_OFST</dfn> 24</u></td></tr>
<tr><th id="14119">14119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_HI_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_HI_OFST">MC_CMD_LICENSING_V3_OUT_LICENSED_APPS_HI_OFST</dfn> 28</u></td></tr>
<tr><th id="14120">14120</th><td><i>/* reserved for future use */</i></td></tr>
<tr><th id="14121">14121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_RESERVED_0_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_RESERVED_0_OFST">MC_CMD_LICENSING_V3_OUT_RESERVED_0_OFST</dfn> 32</u></td></tr>
<tr><th id="14122">14122</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_RESERVED_0_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_RESERVED_0_LEN">MC_CMD_LICENSING_V3_OUT_RESERVED_0_LEN</dfn> 24</u></td></tr>
<tr><th id="14123">14123</th><td><i>/* bitmask of licensed features */</i></td></tr>
<tr><th id="14124">14124</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_OFST">MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_OFST</dfn> 56</u></td></tr>
<tr><th id="14125">14125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_LEN">MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_LEN</dfn> 8</u></td></tr>
<tr><th id="14126">14126</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_LO_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_LO_OFST">MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_LO_OFST</dfn> 56</u></td></tr>
<tr><th id="14127">14127</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_HI_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_HI_OFST">MC_CMD_LICENSING_V3_OUT_LICENSED_FEATURES_HI_OFST</dfn> 60</u></td></tr>
<tr><th id="14128">14128</th><td><i>/* reserved for future use */</i></td></tr>
<tr><th id="14129">14129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_RESERVED_1_OFST" data-ref="_M/MC_CMD_LICENSING_V3_OUT_RESERVED_1_OFST">MC_CMD_LICENSING_V3_OUT_RESERVED_1_OFST</dfn> 64</u></td></tr>
<tr><th id="14130">14130</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_OUT_RESERVED_1_LEN" data-ref="_M/MC_CMD_LICENSING_V3_OUT_RESERVED_1_LEN">MC_CMD_LICENSING_V3_OUT_RESERVED_1_LEN</dfn> 24</u></td></tr>
<tr><th id="14131">14131</th><td></td></tr>
<tr><th id="14132">14132</th><td></td></tr>
<tr><th id="14133">14133</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14134">14134</th><td><i>/* MC_CMD_LICENSING_GET_ID_V3</i></td></tr>
<tr><th id="14135">14135</th><td><i> * Get ID and type from the NVRAM_PARTITION_TYPE_LICENSE application license</i></td></tr>
<tr><th id="14136">14136</th><td><i> * partition - V3 licensing (Medford)</i></td></tr>
<tr><th id="14137">14137</th><td><i> */</i></td></tr>
<tr><th id="14138">14138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3">MC_CMD_LICENSING_GET_ID_V3</dfn> 0xd1</u></td></tr>
<tr><th id="14139">14139</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xd1_PRIVILEGE_CTG">MC_CMD_0xd1_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14140">14140</th><td></td></tr>
<tr><th id="14141">14141</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xd1_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xd1_PRIVILEGE_CTG">MC_CMD_0xd1_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14142">14142</th><td></td></tr>
<tr><th id="14143">14143</th><td><i>/* MC_CMD_LICENSING_GET_ID_V3_IN msgrequest */</i></td></tr>
<tr><th id="14144">14144</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_IN_LEN" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_IN_LEN">MC_CMD_LICENSING_GET_ID_V3_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="14145">14145</th><td></td></tr>
<tr><th id="14146">14146</th><td><i>/* MC_CMD_LICENSING_GET_ID_V3_OUT msgresponse */</i></td></tr>
<tr><th id="14147">14147</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LENMIN" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LENMIN">MC_CMD_LICENSING_GET_ID_V3_OUT_LENMIN</dfn> 8</u></td></tr>
<tr><th id="14148">14148</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LENMAX" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LENMAX">MC_CMD_LICENSING_GET_ID_V3_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="14149">14149</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LEN" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LEN">MC_CMD_LICENSING_GET_ID_V3_OUT_LEN</dfn>(num) (8+1*(num))</u></td></tr>
<tr><th id="14150">14150</th><td><i>/* type of license (eg 3) */</i></td></tr>
<tr><th id="14151">14151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_TYPE_OFST" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_TYPE_OFST">MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="14152">14152</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_TYPE_LEN" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_TYPE_LEN">MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="14153">14153</th><td><i>/* length of the license ID (in bytes) */</i></td></tr>
<tr><th id="14154">14154</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_LENGTH_OFST" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_LENGTH_OFST">MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_LENGTH_OFST</dfn> 4</u></td></tr>
<tr><th id="14155">14155</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_LENGTH_LEN" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_LENGTH_LEN">MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="14156">14156</th><td><i>/* the unique license ID of the adapter */</i></td></tr>
<tr><th id="14157">14157</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_OFST" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_OFST">MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_OFST</dfn> 8</u></td></tr>
<tr><th id="14158">14158</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_LEN" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_LEN">MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_LEN</dfn> 1</u></td></tr>
<tr><th id="14159">14159</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_MINNUM" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_MINNUM">MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_MINNUM</dfn> 0</u></td></tr>
<tr><th id="14160">14160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_MAXNUM" data-ref="_M/MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_MAXNUM">MC_CMD_LICENSING_GET_ID_V3_OUT_LICENSE_ID_MAXNUM</dfn> 244</u></td></tr>
<tr><th id="14161">14161</th><td></td></tr>
<tr><th id="14162">14162</th><td></td></tr>
<tr><th id="14163">14163</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14164">14164</th><td><i>/* MC_CMD_MC2MC_PROXY</i></td></tr>
<tr><th id="14165">14165</th><td><i> * Execute an arbitrary MCDI command on the slave MC of a dual-core device.</i></td></tr>
<tr><th id="14166">14166</th><td><i> * This will fail on a single-core system.</i></td></tr>
<tr><th id="14167">14167</th><td><i> */</i></td></tr>
<tr><th id="14168">14168</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MC2MC_PROXY" data-ref="_M/MC_CMD_MC2MC_PROXY">MC_CMD_MC2MC_PROXY</dfn> 0xf4</u></td></tr>
<tr><th id="14169">14169</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf4_PRIVILEGE_CTG">MC_CMD_0xf4_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14170">14170</th><td></td></tr>
<tr><th id="14171">14171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf4_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf4_PRIVILEGE_CTG">MC_CMD_0xf4_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14172">14172</th><td></td></tr>
<tr><th id="14173">14173</th><td><i>/* MC_CMD_MC2MC_PROXY_IN msgrequest */</i></td></tr>
<tr><th id="14174">14174</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MC2MC_PROXY_IN_LEN" data-ref="_M/MC_CMD_MC2MC_PROXY_IN_LEN">MC_CMD_MC2MC_PROXY_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="14175">14175</th><td></td></tr>
<tr><th id="14176">14176</th><td><i>/* MC_CMD_MC2MC_PROXY_OUT msgresponse */</i></td></tr>
<tr><th id="14177">14177</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MC2MC_PROXY_OUT_LEN" data-ref="_M/MC_CMD_MC2MC_PROXY_OUT_LEN">MC_CMD_MC2MC_PROXY_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="14178">14178</th><td></td></tr>
<tr><th id="14179">14179</th><td></td></tr>
<tr><th id="14180">14180</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14181">14181</th><td><i>/* MC_CMD_GET_LICENSED_APP_STATE</i></td></tr>
<tr><th id="14182">14182</th><td><i> * Query the state of an individual licensed application. (Note that the actual</i></td></tr>
<tr><th id="14183">14183</th><td><i> * state may be invalidated by the MC_CMD_LICENSING OP_UPDATE_LICENSE operation</i></td></tr>
<tr><th id="14184">14184</th><td><i> * or a reboot of the MC.) Not used for V3 licensing</i></td></tr>
<tr><th id="14185">14185</th><td><i> */</i></td></tr>
<tr><th id="14186">14186</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_APP_STATE" data-ref="_M/MC_CMD_GET_LICENSED_APP_STATE">MC_CMD_GET_LICENSED_APP_STATE</dfn> 0xf5</u></td></tr>
<tr><th id="14187">14187</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf5_PRIVILEGE_CTG">MC_CMD_0xf5_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14188">14188</th><td></td></tr>
<tr><th id="14189">14189</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf5_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf5_PRIVILEGE_CTG">MC_CMD_0xf5_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14190">14190</th><td></td></tr>
<tr><th id="14191">14191</th><td><i>/* MC_CMD_GET_LICENSED_APP_STATE_IN msgrequest */</i></td></tr>
<tr><th id="14192">14192</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_APP_STATE_IN_LEN" data-ref="_M/MC_CMD_GET_LICENSED_APP_STATE_IN_LEN">MC_CMD_GET_LICENSED_APP_STATE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="14193">14193</th><td><i>/* application ID to query (LICENSED_APP_ID_xxx) */</i></td></tr>
<tr><th id="14194">14194</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_APP_STATE_IN_APP_ID_OFST" data-ref="_M/MC_CMD_GET_LICENSED_APP_STATE_IN_APP_ID_OFST">MC_CMD_GET_LICENSED_APP_STATE_IN_APP_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="14195">14195</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_APP_STATE_IN_APP_ID_LEN" data-ref="_M/MC_CMD_GET_LICENSED_APP_STATE_IN_APP_ID_LEN">MC_CMD_GET_LICENSED_APP_STATE_IN_APP_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="14196">14196</th><td></td></tr>
<tr><th id="14197">14197</th><td><i>/* MC_CMD_GET_LICENSED_APP_STATE_OUT msgresponse */</i></td></tr>
<tr><th id="14198">14198</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_LEN" data-ref="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_LEN">MC_CMD_GET_LICENSED_APP_STATE_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="14199">14199</th><td><i>/* state of this application */</i></td></tr>
<tr><th id="14200">14200</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_STATE_OFST" data-ref="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_STATE_OFST">MC_CMD_GET_LICENSED_APP_STATE_OUT_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="14201">14201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_STATE_LEN" data-ref="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_STATE_LEN">MC_CMD_GET_LICENSED_APP_STATE_OUT_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="14202">14202</th><td><i>/* enum: no (or invalid) license is present for the application */</i></td></tr>
<tr><th id="14203">14203</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_NOT_LICENSED" data-ref="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_NOT_LICENSED">MC_CMD_GET_LICENSED_APP_STATE_OUT_NOT_LICENSED</dfn> 0x0</u></td></tr>
<tr><th id="14204">14204</th><td><i>/* enum: a valid license is present for the application */</i></td></tr>
<tr><th id="14205">14205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_LICENSED" data-ref="_M/MC_CMD_GET_LICENSED_APP_STATE_OUT_LICENSED">MC_CMD_GET_LICENSED_APP_STATE_OUT_LICENSED</dfn> 0x1</u></td></tr>
<tr><th id="14206">14206</th><td></td></tr>
<tr><th id="14207">14207</th><td></td></tr>
<tr><th id="14208">14208</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14209">14209</th><td><i>/* MC_CMD_GET_LICENSED_V3_APP_STATE</i></td></tr>
<tr><th id="14210">14210</th><td><i> * Query the state of an individual licensed application. (Note that the actual</i></td></tr>
<tr><th id="14211">14211</th><td><i> * state may be invalidated by the MC_CMD_LICENSING_V3 OP_UPDATE_LICENSE</i></td></tr>
<tr><th id="14212">14212</th><td><i> * operation or a reboot of the MC.) Used for V3 licensing (Medford)</i></td></tr>
<tr><th id="14213">14213</th><td><i> */</i></td></tr>
<tr><th id="14214">14214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE">MC_CMD_GET_LICENSED_V3_APP_STATE</dfn> 0xd2</u></td></tr>
<tr><th id="14215">14215</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xd2_PRIVILEGE_CTG">MC_CMD_0xd2_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14216">14216</th><td></td></tr>
<tr><th id="14217">14217</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xd2_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xd2_PRIVILEGE_CTG">MC_CMD_0xd2_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14218">14218</th><td></td></tr>
<tr><th id="14219">14219</th><td><i>/* MC_CMD_GET_LICENSED_V3_APP_STATE_IN msgrequest */</i></td></tr>
<tr><th id="14220">14220</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_LEN" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_LEN">MC_CMD_GET_LICENSED_V3_APP_STATE_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="14221">14221</th><td><i>/* application ID to query (LICENSED_V3_APPS_xxx) expressed as a single bit</i></td></tr>
<tr><th id="14222">14222</th><td><i> * mask</i></td></tr>
<tr><th id="14223">14223</th><td><i> */</i></td></tr>
<tr><th id="14224">14224</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_OFST">MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="14225">14225</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_LEN" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_LEN">MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_LEN</dfn> 8</u></td></tr>
<tr><th id="14226">14226</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_LO_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_LO_OFST">MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="14227">14227</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_HI_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_HI_OFST">MC_CMD_GET_LICENSED_V3_APP_STATE_IN_APP_ID_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="14228">14228</th><td></td></tr>
<tr><th id="14229">14229</th><td><i>/* MC_CMD_GET_LICENSED_V3_APP_STATE_OUT msgresponse */</i></td></tr>
<tr><th id="14230">14230</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_LEN" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_LEN">MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="14231">14231</th><td><i>/* state of this application */</i></td></tr>
<tr><th id="14232">14232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_STATE_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_STATE_OFST">MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="14233">14233</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_STATE_LEN" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_STATE_LEN">MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="14234">14234</th><td><i>/* enum: no (or invalid) license is present for the application */</i></td></tr>
<tr><th id="14235">14235</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_NOT_LICENSED" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_NOT_LICENSED">MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_NOT_LICENSED</dfn> 0x0</u></td></tr>
<tr><th id="14236">14236</th><td><i>/* enum: a valid license is present for the application */</i></td></tr>
<tr><th id="14237">14237</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_LICENSED" data-ref="_M/MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_LICENSED">MC_CMD_GET_LICENSED_V3_APP_STATE_OUT_LICENSED</dfn> 0x1</u></td></tr>
<tr><th id="14238">14238</th><td></td></tr>
<tr><th id="14239">14239</th><td></td></tr>
<tr><th id="14240">14240</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14241">14241</th><td><i>/* MC_CMD_GET_LICENSED_V3_FEATURE_STATES</i></td></tr>
<tr><th id="14242">14242</th><td><i> * Query the state of an one or more licensed features. (Note that the actual</i></td></tr>
<tr><th id="14243">14243</th><td><i> * state may be invalidated by the MC_CMD_LICENSING_V3 OP_UPDATE_LICENSE</i></td></tr>
<tr><th id="14244">14244</th><td><i> * operation or a reboot of the MC.) Used for V3 licensing (Medford)</i></td></tr>
<tr><th id="14245">14245</th><td><i> */</i></td></tr>
<tr><th id="14246">14246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES">MC_CMD_GET_LICENSED_V3_FEATURE_STATES</dfn> 0xd3</u></td></tr>
<tr><th id="14247">14247</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xd3_PRIVILEGE_CTG">MC_CMD_0xd3_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14248">14248</th><td></td></tr>
<tr><th id="14249">14249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xd3_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xd3_PRIVILEGE_CTG">MC_CMD_0xd3_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14250">14250</th><td></td></tr>
<tr><th id="14251">14251</th><td><i>/* MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN msgrequest */</i></td></tr>
<tr><th id="14252">14252</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_LEN" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_LEN">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="14253">14253</th><td><i>/* features to query (LICENSED_V3_FEATURES_xxx) expressed as a mask with one or</i></td></tr>
<tr><th id="14254">14254</th><td><i> * more bits set</i></td></tr>
<tr><th id="14255">14255</th><td><i> */</i></td></tr>
<tr><th id="14256">14256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_OFST">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_OFST</dfn> 0</u></td></tr>
<tr><th id="14257">14257</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_LEN" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_LEN">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_LEN</dfn> 8</u></td></tr>
<tr><th id="14258">14258</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_LO_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_LO_OFST">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="14259">14259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_HI_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_HI_OFST">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_IN_FEATURES_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="14260">14260</th><td></td></tr>
<tr><th id="14261">14261</th><td><i>/* MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT msgresponse */</i></td></tr>
<tr><th id="14262">14262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_LEN" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_LEN">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="14263">14263</th><td><i>/* states of these features - bit set for licensed, clear for not licensed */</i></td></tr>
<tr><th id="14264">14264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_OFST">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_OFST</dfn> 0</u></td></tr>
<tr><th id="14265">14265</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_LEN" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_LEN">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_LEN</dfn> 8</u></td></tr>
<tr><th id="14266">14266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_LO_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_LO_OFST">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="14267">14267</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_HI_OFST" data-ref="_M/MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_HI_OFST">MC_CMD_GET_LICENSED_V3_FEATURE_STATES_OUT_STATES_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="14268">14268</th><td></td></tr>
<tr><th id="14269">14269</th><td></td></tr>
<tr><th id="14270">14270</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14271">14271</th><td><i>/* MC_CMD_LICENSED_APP_OP</i></td></tr>
<tr><th id="14272">14272</th><td><i> * Perform an action for an individual licensed application - not used for V3</i></td></tr>
<tr><th id="14273">14273</th><td><i> * licensing.</i></td></tr>
<tr><th id="14274">14274</th><td><i> */</i></td></tr>
<tr><th id="14275">14275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP" data-ref="_M/MC_CMD_LICENSED_APP_OP">MC_CMD_LICENSED_APP_OP</dfn> 0xf6</u></td></tr>
<tr><th id="14276">14276</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf6_PRIVILEGE_CTG">MC_CMD_0xf6_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14277">14277</th><td></td></tr>
<tr><th id="14278">14278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf6_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf6_PRIVILEGE_CTG">MC_CMD_0xf6_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14279">14279</th><td></td></tr>
<tr><th id="14280">14280</th><td><i>/* MC_CMD_LICENSED_APP_OP_IN msgrequest */</i></td></tr>
<tr><th id="14281">14281</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_LENMIN" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_LENMIN">MC_CMD_LICENSED_APP_OP_IN_LENMIN</dfn> 8</u></td></tr>
<tr><th id="14282">14282</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_LENMAX" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_LENMAX">MC_CMD_LICENSED_APP_OP_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="14283">14283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_LEN">MC_CMD_LICENSED_APP_OP_IN_LEN</dfn>(num) (8+4*(num))</u></td></tr>
<tr><th id="14284">14284</th><td><i>/* application ID */</i></td></tr>
<tr><th id="14285">14285</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_APP_ID_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_APP_ID_OFST">MC_CMD_LICENSED_APP_OP_IN_APP_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="14286">14286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_APP_ID_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_APP_ID_LEN">MC_CMD_LICENSED_APP_OP_IN_APP_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="14287">14287</th><td><i>/* the type of operation requested */</i></td></tr>
<tr><th id="14288">14288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_OP_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_OP_OFST">MC_CMD_LICENSED_APP_OP_IN_OP_OFST</dfn> 4</u></td></tr>
<tr><th id="14289">14289</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_OP_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_OP_LEN">MC_CMD_LICENSED_APP_OP_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="14290">14290</th><td><i>/* enum: validate application */</i></td></tr>
<tr><th id="14291">14291</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_OP_VALIDATE" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_OP_VALIDATE">MC_CMD_LICENSED_APP_OP_IN_OP_VALIDATE</dfn> 0x0</u></td></tr>
<tr><th id="14292">14292</th><td><i>/* enum: mask application */</i></td></tr>
<tr><th id="14293">14293</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_OP_MASK" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_OP_MASK">MC_CMD_LICENSED_APP_OP_IN_OP_MASK</dfn> 0x1</u></td></tr>
<tr><th id="14294">14294</th><td><i>/* arguments specific to this particular operation */</i></td></tr>
<tr><th id="14295">14295</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_ARGS_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_ARGS_OFST">MC_CMD_LICENSED_APP_OP_IN_ARGS_OFST</dfn> 8</u></td></tr>
<tr><th id="14296">14296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_ARGS_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_ARGS_LEN">MC_CMD_LICENSED_APP_OP_IN_ARGS_LEN</dfn> 4</u></td></tr>
<tr><th id="14297">14297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_ARGS_MINNUM" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_ARGS_MINNUM">MC_CMD_LICENSED_APP_OP_IN_ARGS_MINNUM</dfn> 0</u></td></tr>
<tr><th id="14298">14298</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_IN_ARGS_MAXNUM" data-ref="_M/MC_CMD_LICENSED_APP_OP_IN_ARGS_MAXNUM">MC_CMD_LICENSED_APP_OP_IN_ARGS_MAXNUM</dfn> 61</u></td></tr>
<tr><th id="14299">14299</th><td></td></tr>
<tr><th id="14300">14300</th><td><i>/* MC_CMD_LICENSED_APP_OP_OUT msgresponse */</i></td></tr>
<tr><th id="14301">14301</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_OUT_LENMIN" data-ref="_M/MC_CMD_LICENSED_APP_OP_OUT_LENMIN">MC_CMD_LICENSED_APP_OP_OUT_LENMIN</dfn> 0</u></td></tr>
<tr><th id="14302">14302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_OUT_LENMAX" data-ref="_M/MC_CMD_LICENSED_APP_OP_OUT_LENMAX">MC_CMD_LICENSED_APP_OP_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="14303">14303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_OUT_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_OUT_LEN">MC_CMD_LICENSED_APP_OP_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="14304">14304</th><td><i>/* result specific to this particular operation */</i></td></tr>
<tr><th id="14305">14305</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_OUT_RESULT_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_OUT_RESULT_OFST">MC_CMD_LICENSED_APP_OP_OUT_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="14306">14306</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_OUT_RESULT_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_OUT_RESULT_LEN">MC_CMD_LICENSED_APP_OP_OUT_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="14307">14307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_OUT_RESULT_MINNUM" data-ref="_M/MC_CMD_LICENSED_APP_OP_OUT_RESULT_MINNUM">MC_CMD_LICENSED_APP_OP_OUT_RESULT_MINNUM</dfn> 0</u></td></tr>
<tr><th id="14308">14308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_OUT_RESULT_MAXNUM" data-ref="_M/MC_CMD_LICENSED_APP_OP_OUT_RESULT_MAXNUM">MC_CMD_LICENSED_APP_OP_OUT_RESULT_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="14309">14309</th><td></td></tr>
<tr><th id="14310">14310</th><td><i>/* MC_CMD_LICENSED_APP_OP_VALIDATE_IN msgrequest */</i></td></tr>
<tr><th id="14311">14311</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_LEN">MC_CMD_LICENSED_APP_OP_VALIDATE_IN_LEN</dfn> 72</u></td></tr>
<tr><th id="14312">14312</th><td><i>/* application ID */</i></td></tr>
<tr><th id="14313">14313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_APP_ID_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_APP_ID_OFST">MC_CMD_LICENSED_APP_OP_VALIDATE_IN_APP_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="14314">14314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_APP_ID_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_APP_ID_LEN">MC_CMD_LICENSED_APP_OP_VALIDATE_IN_APP_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="14315">14315</th><td><i>/* the type of operation requested */</i></td></tr>
<tr><th id="14316">14316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_OP_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_OP_OFST">MC_CMD_LICENSED_APP_OP_VALIDATE_IN_OP_OFST</dfn> 4</u></td></tr>
<tr><th id="14317">14317</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_OP_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_OP_LEN">MC_CMD_LICENSED_APP_OP_VALIDATE_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="14318">14318</th><td><i>/* validation challenge */</i></td></tr>
<tr><th id="14319">14319</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_CHALLENGE_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_CHALLENGE_OFST">MC_CMD_LICENSED_APP_OP_VALIDATE_IN_CHALLENGE_OFST</dfn> 8</u></td></tr>
<tr><th id="14320">14320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_CHALLENGE_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_IN_CHALLENGE_LEN">MC_CMD_LICENSED_APP_OP_VALIDATE_IN_CHALLENGE_LEN</dfn> 64</u></td></tr>
<tr><th id="14321">14321</th><td></td></tr>
<tr><th id="14322">14322</th><td><i>/* MC_CMD_LICENSED_APP_OP_VALIDATE_OUT msgresponse */</i></td></tr>
<tr><th id="14323">14323</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_LEN">MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_LEN</dfn> 68</u></td></tr>
<tr><th id="14324">14324</th><td><i>/* feature expiry (time_t) */</i></td></tr>
<tr><th id="14325">14325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_EXPIRY_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_EXPIRY_OFST">MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_EXPIRY_OFST</dfn> 0</u></td></tr>
<tr><th id="14326">14326</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_EXPIRY_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_EXPIRY_LEN">MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_EXPIRY_LEN</dfn> 4</u></td></tr>
<tr><th id="14327">14327</th><td><i>/* validation response */</i></td></tr>
<tr><th id="14328">14328</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_RESPONSE_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_RESPONSE_OFST">MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_RESPONSE_OFST</dfn> 4</u></td></tr>
<tr><th id="14329">14329</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_RESPONSE_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_RESPONSE_LEN">MC_CMD_LICENSED_APP_OP_VALIDATE_OUT_RESPONSE_LEN</dfn> 64</u></td></tr>
<tr><th id="14330">14330</th><td></td></tr>
<tr><th id="14331">14331</th><td><i>/* MC_CMD_LICENSED_APP_OP_MASK_IN msgrequest */</i></td></tr>
<tr><th id="14332">14332</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_LEN">MC_CMD_LICENSED_APP_OP_MASK_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="14333">14333</th><td><i>/* application ID */</i></td></tr>
<tr><th id="14334">14334</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_APP_ID_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_APP_ID_OFST">MC_CMD_LICENSED_APP_OP_MASK_IN_APP_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="14335">14335</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_APP_ID_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_APP_ID_LEN">MC_CMD_LICENSED_APP_OP_MASK_IN_APP_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="14336">14336</th><td><i>/* the type of operation requested */</i></td></tr>
<tr><th id="14337">14337</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_OP_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_OP_OFST">MC_CMD_LICENSED_APP_OP_MASK_IN_OP_OFST</dfn> 4</u></td></tr>
<tr><th id="14338">14338</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_OP_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_OP_LEN">MC_CMD_LICENSED_APP_OP_MASK_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="14339">14339</th><td><i>/* flag */</i></td></tr>
<tr><th id="14340">14340</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_FLAG_OFST" data-ref="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_FLAG_OFST">MC_CMD_LICENSED_APP_OP_MASK_IN_FLAG_OFST</dfn> 8</u></td></tr>
<tr><th id="14341">14341</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_FLAG_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_MASK_IN_FLAG_LEN">MC_CMD_LICENSED_APP_OP_MASK_IN_FLAG_LEN</dfn> 4</u></td></tr>
<tr><th id="14342">14342</th><td></td></tr>
<tr><th id="14343">14343</th><td><i>/* MC_CMD_LICENSED_APP_OP_MASK_OUT msgresponse */</i></td></tr>
<tr><th id="14344">14344</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_APP_OP_MASK_OUT_LEN" data-ref="_M/MC_CMD_LICENSED_APP_OP_MASK_OUT_LEN">MC_CMD_LICENSED_APP_OP_MASK_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="14345">14345</th><td></td></tr>
<tr><th id="14346">14346</th><td></td></tr>
<tr><th id="14347">14347</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14348">14348</th><td><i>/* MC_CMD_LICENSED_V3_VALIDATE_APP</i></td></tr>
<tr><th id="14349">14349</th><td><i> * Perform validation for an individual licensed application - V3 licensing</i></td></tr>
<tr><th id="14350">14350</th><td><i> * (Medford)</i></td></tr>
<tr><th id="14351">14351</th><td><i> */</i></td></tr>
<tr><th id="14352">14352</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP">MC_CMD_LICENSED_V3_VALIDATE_APP</dfn> 0xd4</u></td></tr>
<tr><th id="14353">14353</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xd4_PRIVILEGE_CTG">MC_CMD_0xd4_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14354">14354</th><td></td></tr>
<tr><th id="14355">14355</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xd4_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xd4_PRIVILEGE_CTG">MC_CMD_0xd4_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14356">14356</th><td></td></tr>
<tr><th id="14357">14357</th><td><i>/* MC_CMD_LICENSED_V3_VALIDATE_APP_IN msgrequest */</i></td></tr>
<tr><th id="14358">14358</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_LEN" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_LEN">MC_CMD_LICENSED_V3_VALIDATE_APP_IN_LEN</dfn> 56</u></td></tr>
<tr><th id="14359">14359</th><td><i>/* challenge for validation (384 bits) */</i></td></tr>
<tr><th id="14360">14360</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_CHALLENGE_OFST" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_CHALLENGE_OFST">MC_CMD_LICENSED_V3_VALIDATE_APP_IN_CHALLENGE_OFST</dfn> 0</u></td></tr>
<tr><th id="14361">14361</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_CHALLENGE_LEN" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_CHALLENGE_LEN">MC_CMD_LICENSED_V3_VALIDATE_APP_IN_CHALLENGE_LEN</dfn> 48</u></td></tr>
<tr><th id="14362">14362</th><td><i>/* application ID expressed as a single bit mask */</i></td></tr>
<tr><th id="14363">14363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_OFST" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_OFST">MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_OFST</dfn> 48</u></td></tr>
<tr><th id="14364">14364</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_LEN" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_LEN">MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_LEN</dfn> 8</u></td></tr>
<tr><th id="14365">14365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_LO_OFST" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_LO_OFST">MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_LO_OFST</dfn> 48</u></td></tr>
<tr><th id="14366">14366</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_HI_OFST" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_HI_OFST">MC_CMD_LICENSED_V3_VALIDATE_APP_IN_APP_ID_HI_OFST</dfn> 52</u></td></tr>
<tr><th id="14367">14367</th><td></td></tr>
<tr><th id="14368">14368</th><td><i>/* MC_CMD_LICENSED_V3_VALIDATE_APP_OUT msgresponse */</i></td></tr>
<tr><th id="14369">14369</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_LEN" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_LEN">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_LEN</dfn> 116</u></td></tr>
<tr><th id="14370">14370</th><td><i>/* validation response to challenge in the form of ECDSA signature consisting</i></td></tr>
<tr><th id="14371">14371</th><td><i> * of two 384-bit integers, r and s, in big-endian order. The signature signs a</i></td></tr>
<tr><th id="14372">14372</th><td><i> * SHA-384 digest of a message constructed from the concatenation of the input</i></td></tr>
<tr><th id="14373">14373</th><td><i> * message and the remaining fields of this output message, e.g. challenge[48</i></td></tr>
<tr><th id="14374">14374</th><td><i> * bytes] ... expiry_time[4 bytes] ...</i></td></tr>
<tr><th id="14375">14375</th><td><i> */</i></td></tr>
<tr><th id="14376">14376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_RESPONSE_OFST" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_RESPONSE_OFST">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_RESPONSE_OFST</dfn> 0</u></td></tr>
<tr><th id="14377">14377</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_RESPONSE_LEN" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_RESPONSE_LEN">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_RESPONSE_LEN</dfn> 96</u></td></tr>
<tr><th id="14378">14378</th><td><i>/* application expiry time */</i></td></tr>
<tr><th id="14379">14379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_TIME_OFST" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_TIME_OFST">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_TIME_OFST</dfn> 96</u></td></tr>
<tr><th id="14380">14380</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_TIME_LEN" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_TIME_LEN">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_TIME_LEN</dfn> 4</u></td></tr>
<tr><th id="14381">14381</th><td><i>/* application expiry units */</i></td></tr>
<tr><th id="14382">14382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNITS_OFST" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNITS_OFST">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNITS_OFST</dfn> 100</u></td></tr>
<tr><th id="14383">14383</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNITS_LEN" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNITS_LEN">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNITS_LEN</dfn> 4</u></td></tr>
<tr><th id="14384">14384</th><td><i>/* enum: expiry units are accounting units */</i></td></tr>
<tr><th id="14385">14385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNIT_ACC" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNIT_ACC">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNIT_ACC</dfn> 0x0</u></td></tr>
<tr><th id="14386">14386</th><td><i>/* enum: expiry units are calendar days */</i></td></tr>
<tr><th id="14387">14387</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNIT_DAYS" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNIT_DAYS">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_EXPIRY_UNIT_DAYS</dfn> 0x1</u></td></tr>
<tr><th id="14388">14388</th><td><i>/* base MAC address of the NIC stored in NVRAM (note that this is a constant</i></td></tr>
<tr><th id="14389">14389</th><td><i> * value for a given NIC regardless which function is calling, effectively this</i></td></tr>
<tr><th id="14390">14390</th><td><i> * is PF0 base MAC address)</i></td></tr>
<tr><th id="14391">14391</th><td><i> */</i></td></tr>
<tr><th id="14392">14392</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_BASE_MACADDR_OFST" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_BASE_MACADDR_OFST">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_BASE_MACADDR_OFST</dfn> 104</u></td></tr>
<tr><th id="14393">14393</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_BASE_MACADDR_LEN" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_BASE_MACADDR_LEN">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_BASE_MACADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="14394">14394</th><td><i>/* MAC address of v-adaptor associated with the client. If no such v-adapator</i></td></tr>
<tr><th id="14395">14395</th><td><i> * exists, then the field is filled with 0xFF.</i></td></tr>
<tr><th id="14396">14396</th><td><i> */</i></td></tr>
<tr><th id="14397">14397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_VADAPTOR_MACADDR_OFST" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_VADAPTOR_MACADDR_OFST">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_VADAPTOR_MACADDR_OFST</dfn> 110</u></td></tr>
<tr><th id="14398">14398</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_VADAPTOR_MACADDR_LEN" data-ref="_M/MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_VADAPTOR_MACADDR_LEN">MC_CMD_LICENSED_V3_VALIDATE_APP_OUT_VADAPTOR_MACADDR_LEN</dfn> 6</u></td></tr>
<tr><th id="14399">14399</th><td></td></tr>
<tr><th id="14400">14400</th><td></td></tr>
<tr><th id="14401">14401</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14402">14402</th><td><i>/* MC_CMD_LICENSED_V3_MASK_FEATURES</i></td></tr>
<tr><th id="14403">14403</th><td><i> * Mask features - V3 licensing (Medford)</i></td></tr>
<tr><th id="14404">14404</th><td><i> */</i></td></tr>
<tr><th id="14405">14405</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES">MC_CMD_LICENSED_V3_MASK_FEATURES</dfn> 0xd5</u></td></tr>
<tr><th id="14406">14406</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xd5_PRIVILEGE_CTG">MC_CMD_0xd5_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14407">14407</th><td></td></tr>
<tr><th id="14408">14408</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xd5_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xd5_PRIVILEGE_CTG">MC_CMD_0xd5_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="14409">14409</th><td></td></tr>
<tr><th id="14410">14410</th><td><i>/* MC_CMD_LICENSED_V3_MASK_FEATURES_IN msgrequest */</i></td></tr>
<tr><th id="14411">14411</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_LEN" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_LEN">MC_CMD_LICENSED_V3_MASK_FEATURES_IN_LEN</dfn> 12</u></td></tr>
<tr><th id="14412">14412</th><td><i>/* mask to be applied to features to be changed */</i></td></tr>
<tr><th id="14413">14413</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_OFST" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_OFST">MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="14414">14414</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_LEN" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_LEN">MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_LEN</dfn> 8</u></td></tr>
<tr><th id="14415">14415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_LO_OFST" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_LO_OFST">MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="14416">14416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_HI_OFST" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_HI_OFST">MC_CMD_LICENSED_V3_MASK_FEATURES_IN_MASK_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="14417">14417</th><td><i>/* whether to turn on or turn off the masked features */</i></td></tr>
<tr><th id="14418">14418</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_FLAG_OFST" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_FLAG_OFST">MC_CMD_LICENSED_V3_MASK_FEATURES_IN_FLAG_OFST</dfn> 8</u></td></tr>
<tr><th id="14419">14419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_FLAG_LEN" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_FLAG_LEN">MC_CMD_LICENSED_V3_MASK_FEATURES_IN_FLAG_LEN</dfn> 4</u></td></tr>
<tr><th id="14420">14420</th><td><i>/* enum: turn the features off */</i></td></tr>
<tr><th id="14421">14421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_OFF" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_OFF">MC_CMD_LICENSED_V3_MASK_FEATURES_IN_OFF</dfn> 0x0</u></td></tr>
<tr><th id="14422">14422</th><td><i>/* enum: turn the features back on */</i></td></tr>
<tr><th id="14423">14423</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_ON" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_IN_ON">MC_CMD_LICENSED_V3_MASK_FEATURES_IN_ON</dfn> 0x1</u></td></tr>
<tr><th id="14424">14424</th><td></td></tr>
<tr><th id="14425">14425</th><td><i>/* MC_CMD_LICENSED_V3_MASK_FEATURES_OUT msgresponse */</i></td></tr>
<tr><th id="14426">14426</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_OUT_LEN" data-ref="_M/MC_CMD_LICENSED_V3_MASK_FEATURES_OUT_LEN">MC_CMD_LICENSED_V3_MASK_FEATURES_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="14427">14427</th><td></td></tr>
<tr><th id="14428">14428</th><td></td></tr>
<tr><th id="14429">14429</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14430">14430</th><td><i>/* MC_CMD_LICENSING_V3_TEMPORARY</i></td></tr>
<tr><th id="14431">14431</th><td><i> * Perform operations to support installation of a single temporary license in</i></td></tr>
<tr><th id="14432">14432</th><td><i> * the adapter, in addition to those found in the licensing partition. See</i></td></tr>
<tr><th id="14433">14433</th><td><i> * SF-116124-SW for an overview of how this could be used. The license is</i></td></tr>
<tr><th id="14434">14434</th><td><i> * stored in MC persistent data and so will survive a MC reboot, but will be</i></td></tr>
<tr><th id="14435">14435</th><td><i> * erased when the adapter is power cycled</i></td></tr>
<tr><th id="14436">14436</th><td><i> */</i></td></tr>
<tr><th id="14437">14437</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY">MC_CMD_LICENSING_V3_TEMPORARY</dfn> 0xd6</u></td></tr>
<tr><th id="14438">14438</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xd6_PRIVILEGE_CTG">MC_CMD_0xd6_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14439">14439</th><td></td></tr>
<tr><th id="14440">14440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xd6_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xd6_PRIVILEGE_CTG">MC_CMD_0xd6_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="14441">14441</th><td></td></tr>
<tr><th id="14442">14442</th><td><i>/* MC_CMD_LICENSING_V3_TEMPORARY_IN msgrequest */</i></td></tr>
<tr><th id="14443">14443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_LEN">MC_CMD_LICENSING_V3_TEMPORARY_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="14444">14444</th><td><i>/* operation code */</i></td></tr>
<tr><th id="14445">14445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_OP_OFST" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_OP_OFST">MC_CMD_LICENSING_V3_TEMPORARY_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="14446">14446</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_OP_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_OP_LEN">MC_CMD_LICENSING_V3_TEMPORARY_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="14447">14447</th><td><i>/* enum: install a new license, overwriting any existing temporary license.</i></td></tr>
<tr><th id="14448">14448</th><td><i> * This is an asynchronous operation owing to the time taken to validate an</i></td></tr>
<tr><th id="14449">14449</th><td><i> * ECDSA license</i></td></tr>
<tr><th id="14450">14450</th><td><i> */</i></td></tr>
<tr><th id="14451">14451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_SET" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_SET">MC_CMD_LICENSING_V3_TEMPORARY_SET</dfn> 0x0</u></td></tr>
<tr><th id="14452">14452</th><td><i>/* enum: clear the license immediately rather than waiting for the next power</i></td></tr>
<tr><th id="14453">14453</th><td><i> * cycle</i></td></tr>
<tr><th id="14454">14454</th><td><i> */</i></td></tr>
<tr><th id="14455">14455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_CLEAR" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_CLEAR">MC_CMD_LICENSING_V3_TEMPORARY_CLEAR</dfn> 0x1</u></td></tr>
<tr><th id="14456">14456</th><td><i>/* enum: get the status of the asynchronous MC_CMD_LICENSING_V3_TEMPORARY_SET</i></td></tr>
<tr><th id="14457">14457</th><td><i> * operation</i></td></tr>
<tr><th id="14458">14458</th><td><i> */</i></td></tr>
<tr><th id="14459">14459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_STATUS" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_STATUS">MC_CMD_LICENSING_V3_TEMPORARY_STATUS</dfn> 0x2</u></td></tr>
<tr><th id="14460">14460</th><td></td></tr>
<tr><th id="14461">14461</th><td><i>/* MC_CMD_LICENSING_V3_TEMPORARY_IN_SET msgrequest */</i></td></tr>
<tr><th id="14462">14462</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_LEN">MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_LEN</dfn> 164</u></td></tr>
<tr><th id="14463">14463</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_OP_OFST" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_OP_OFST">MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="14464">14464</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_OP_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_OP_LEN">MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="14465">14465</th><td><i>/* ECDSA license and signature */</i></td></tr>
<tr><th id="14466">14466</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_LICENSE_OFST" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_LICENSE_OFST">MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_LICENSE_OFST</dfn> 4</u></td></tr>
<tr><th id="14467">14467</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_LICENSE_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_LICENSE_LEN">MC_CMD_LICENSING_V3_TEMPORARY_IN_SET_LICENSE_LEN</dfn> 160</u></td></tr>
<tr><th id="14468">14468</th><td></td></tr>
<tr><th id="14469">14469</th><td><i>/* MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR msgrequest */</i></td></tr>
<tr><th id="14470">14470</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR_LEN">MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR_LEN</dfn> 4</u></td></tr>
<tr><th id="14471">14471</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR_OP_OFST" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR_OP_OFST">MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="14472">14472</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR_OP_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR_OP_LEN">MC_CMD_LICENSING_V3_TEMPORARY_IN_CLEAR_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="14473">14473</th><td></td></tr>
<tr><th id="14474">14474</th><td><i>/* MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS msgrequest */</i></td></tr>
<tr><th id="14475">14475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS_LEN">MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="14476">14476</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS_OP_OFST" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS_OP_OFST">MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="14477">14477</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS_OP_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS_OP_LEN">MC_CMD_LICENSING_V3_TEMPORARY_IN_STATUS_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="14478">14478</th><td></td></tr>
<tr><th id="14479">14479</th><td><i>/* MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS msgresponse */</i></td></tr>
<tr><th id="14480">14480</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LEN">MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LEN</dfn> 12</u></td></tr>
<tr><th id="14481">14481</th><td><i>/* status code */</i></td></tr>
<tr><th id="14482">14482</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_STATUS_OFST" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_STATUS_OFST">MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_STATUS_OFST</dfn> 0</u></td></tr>
<tr><th id="14483">14483</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_STATUS_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_STATUS_LEN">MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_STATUS_LEN</dfn> 4</u></td></tr>
<tr><th id="14484">14484</th><td><i>/* enum: finished validating and installing license */</i></td></tr>
<tr><th id="14485">14485</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_STATUS_OK" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_STATUS_OK">MC_CMD_LICENSING_V3_TEMPORARY_STATUS_OK</dfn> 0x0</u></td></tr>
<tr><th id="14486">14486</th><td><i>/* enum: license validation and installation in progress */</i></td></tr>
<tr><th id="14487">14487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_STATUS_IN_PROGRESS" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_STATUS_IN_PROGRESS">MC_CMD_LICENSING_V3_TEMPORARY_STATUS_IN_PROGRESS</dfn> 0x1</u></td></tr>
<tr><th id="14488">14488</th><td><i>/* enum: licensing error. More specific error messages are not provided to</i></td></tr>
<tr><th id="14489">14489</th><td><i> * avoid exposing details of the licensing system to the client</i></td></tr>
<tr><th id="14490">14490</th><td><i> */</i></td></tr>
<tr><th id="14491">14491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_STATUS_ERROR" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_STATUS_ERROR">MC_CMD_LICENSING_V3_TEMPORARY_STATUS_ERROR</dfn> 0x2</u></td></tr>
<tr><th id="14492">14492</th><td><i>/* bitmask of licensed features */</i></td></tr>
<tr><th id="14493">14493</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_OFST" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_OFST">MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_OFST</dfn> 4</u></td></tr>
<tr><th id="14494">14494</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_LEN" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_LEN">MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_LEN</dfn> 8</u></td></tr>
<tr><th id="14495">14495</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_LO_OFST" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_LO_OFST">MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_LO_OFST</dfn> 4</u></td></tr>
<tr><th id="14496">14496</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_HI_OFST" data-ref="_M/MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_HI_OFST">MC_CMD_LICENSING_V3_TEMPORARY_OUT_STATUS_LICENSED_FEATURES_HI_OFST</dfn> 8</u></td></tr>
<tr><th id="14497">14497</th><td></td></tr>
<tr><th id="14498">14498</th><td></td></tr>
<tr><th id="14499">14499</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14500">14500</th><td><i>/* MC_CMD_SET_PORT_SNIFF_CONFIG</i></td></tr>
<tr><th id="14501">14501</th><td><i> * Configure RX port sniffing for the physical port associated with the calling</i></td></tr>
<tr><th id="14502">14502</th><td><i> * function. Only a privileged function may change the port sniffing</i></td></tr>
<tr><th id="14503">14503</th><td><i> * configuration. A copy of all traffic delivered to the host (non-promiscuous</i></td></tr>
<tr><th id="14504">14504</th><td><i> * mode) or all traffic arriving at the port (promiscuous mode) may be</i></td></tr>
<tr><th id="14505">14505</th><td><i> * delivered to a specific queue, or a set of queues with RSS.</i></td></tr>
<tr><th id="14506">14506</th><td><i> */</i></td></tr>
<tr><th id="14507">14507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG">MC_CMD_SET_PORT_SNIFF_CONFIG</dfn> 0xf7</u></td></tr>
<tr><th id="14508">14508</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf7_PRIVILEGE_CTG">MC_CMD_0xf7_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14509">14509</th><td></td></tr>
<tr><th id="14510">14510</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf7_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf7_PRIVILEGE_CTG">MC_CMD_0xf7_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="14511">14511</th><td></td></tr>
<tr><th id="14512">14512</th><td><i>/* MC_CMD_SET_PORT_SNIFF_CONFIG_IN msgrequest */</i></td></tr>
<tr><th id="14513">14513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_LEN" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_LEN">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="14514">14514</th><td><i>/* configuration flags */</i></td></tr>
<tr><th id="14515">14515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_FLAGS_OFST" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_FLAGS_OFST">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="14516">14516</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_FLAGS_LEN" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_FLAGS_LEN">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="14517">14517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_ENABLE_LBN" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_ENABLE_LBN">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_ENABLE_LBN</dfn> 0</u></td></tr>
<tr><th id="14518">14518</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_ENABLE_WIDTH" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_ENABLE_WIDTH">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_ENABLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="14519">14519</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_PROMISCUOUS_LBN" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_PROMISCUOUS_LBN">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_PROMISCUOUS_LBN</dfn> 1</u></td></tr>
<tr><th id="14520">14520</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_PROMISCUOUS_WIDTH" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_PROMISCUOUS_WIDTH">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_PROMISCUOUS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="14521">14521</th><td><i>/* receive queue handle (for RSS mode, this is the base queue) */</i></td></tr>
<tr><th id="14522">14522</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_QUEUE_OFST" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_QUEUE_OFST">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_QUEUE_OFST</dfn> 4</u></td></tr>
<tr><th id="14523">14523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_QUEUE_LEN" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_QUEUE_LEN">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="14524">14524</th><td><i>/* receive mode */</i></td></tr>
<tr><th id="14525">14525</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_OFST" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_OFST">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_OFST</dfn> 8</u></td></tr>
<tr><th id="14526">14526</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_LEN" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_LEN">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="14527">14527</th><td><i>/* enum: receive to just the specified queue */</i></td></tr>
<tr><th id="14528">14528</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_SIMPLE" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_SIMPLE">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_SIMPLE</dfn> 0x0</u></td></tr>
<tr><th id="14529">14529</th><td><i>/* enum: receive to multiple queues using RSS context */</i></td></tr>
<tr><th id="14530">14530</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_RSS" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_RSS">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_MODE_RSS</dfn> 0x1</u></td></tr>
<tr><th id="14531">14531</th><td><i>/* RSS context (for RX_MODE_RSS) as returned by MC_CMD_RSS_CONTEXT_ALLOC. Note</i></td></tr>
<tr><th id="14532">14532</th><td><i> * that these handles should be considered opaque to the host, although a value</i></td></tr>
<tr><th id="14533">14533</th><td><i> * of 0xFFFFFFFF is guaranteed never to be a valid handle.</i></td></tr>
<tr><th id="14534">14534</th><td><i> */</i></td></tr>
<tr><th id="14535">14535</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_OFST" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_OFST">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_OFST</dfn> 12</u></td></tr>
<tr><th id="14536">14536</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_LEN" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_LEN">MC_CMD_SET_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_LEN</dfn> 4</u></td></tr>
<tr><th id="14537">14537</th><td></td></tr>
<tr><th id="14538">14538</th><td><i>/* MC_CMD_SET_PORT_SNIFF_CONFIG_OUT msgresponse */</i></td></tr>
<tr><th id="14539">14539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_OUT_LEN" data-ref="_M/MC_CMD_SET_PORT_SNIFF_CONFIG_OUT_LEN">MC_CMD_SET_PORT_SNIFF_CONFIG_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="14540">14540</th><td></td></tr>
<tr><th id="14541">14541</th><td></td></tr>
<tr><th id="14542">14542</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14543">14543</th><td><i>/* MC_CMD_GET_PORT_SNIFF_CONFIG</i></td></tr>
<tr><th id="14544">14544</th><td><i> * Obtain the current RX port sniffing configuration for the physical port</i></td></tr>
<tr><th id="14545">14545</th><td><i> * associated with the calling function. Only a privileged function may read</i></td></tr>
<tr><th id="14546">14546</th><td><i> * the configuration.</i></td></tr>
<tr><th id="14547">14547</th><td><i> */</i></td></tr>
<tr><th id="14548">14548</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG">MC_CMD_GET_PORT_SNIFF_CONFIG</dfn> 0xf8</u></td></tr>
<tr><th id="14549">14549</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf8_PRIVILEGE_CTG">MC_CMD_0xf8_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14550">14550</th><td></td></tr>
<tr><th id="14551">14551</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf8_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf8_PRIVILEGE_CTG">MC_CMD_0xf8_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14552">14552</th><td></td></tr>
<tr><th id="14553">14553</th><td><i>/* MC_CMD_GET_PORT_SNIFF_CONFIG_IN msgrequest */</i></td></tr>
<tr><th id="14554">14554</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_IN_LEN" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_IN_LEN">MC_CMD_GET_PORT_SNIFF_CONFIG_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="14555">14555</th><td></td></tr>
<tr><th id="14556">14556</th><td><i>/* MC_CMD_GET_PORT_SNIFF_CONFIG_OUT msgresponse */</i></td></tr>
<tr><th id="14557">14557</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_LEN" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_LEN">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_LEN</dfn> 16</u></td></tr>
<tr><th id="14558">14558</th><td><i>/* configuration flags */</i></td></tr>
<tr><th id="14559">14559</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_FLAGS_OFST">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="14560">14560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_FLAGS_LEN">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="14561">14561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_ENABLE_LBN" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_ENABLE_LBN">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_ENABLE_LBN</dfn> 0</u></td></tr>
<tr><th id="14562">14562</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_ENABLE_WIDTH" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_ENABLE_WIDTH">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_ENABLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="14563">14563</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_PROMISCUOUS_LBN" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_PROMISCUOUS_LBN">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_PROMISCUOUS_LBN</dfn> 1</u></td></tr>
<tr><th id="14564">14564</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_PROMISCUOUS_WIDTH" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_PROMISCUOUS_WIDTH">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_PROMISCUOUS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="14565">14565</th><td><i>/* receiving queue handle (for RSS mode, this is the base queue) */</i></td></tr>
<tr><th id="14566">14566</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_OFST" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_OFST">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_OFST</dfn> 4</u></td></tr>
<tr><th id="14567">14567</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_LEN" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_LEN">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="14568">14568</th><td><i>/* receive mode */</i></td></tr>
<tr><th id="14569">14569</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_OFST" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_OFST">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_OFST</dfn> 8</u></td></tr>
<tr><th id="14570">14570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_LEN" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_LEN">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="14571">14571</th><td><i>/* enum: receiving to just the specified queue */</i></td></tr>
<tr><th id="14572">14572</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_SIMPLE" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_SIMPLE">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_SIMPLE</dfn> 0x0</u></td></tr>
<tr><th id="14573">14573</th><td><i>/* enum: receiving to multiple queues using RSS context */</i></td></tr>
<tr><th id="14574">14574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_RSS" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_RSS">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_MODE_RSS</dfn> 0x1</u></td></tr>
<tr><th id="14575">14575</th><td><i>/* RSS context (for RX_MODE_RSS) */</i></td></tr>
<tr><th id="14576">14576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_OFST" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_OFST">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_OFST</dfn> 12</u></td></tr>
<tr><th id="14577">14577</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_LEN" data-ref="_M/MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_LEN">MC_CMD_GET_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_LEN</dfn> 4</u></td></tr>
<tr><th id="14578">14578</th><td></td></tr>
<tr><th id="14579">14579</th><td></td></tr>
<tr><th id="14580">14580</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14581">14581</th><td><i>/* MC_CMD_SET_PARSER_DISP_CONFIG</i></td></tr>
<tr><th id="14582">14582</th><td><i> * Change configuration related to the parser-dispatcher subsystem.</i></td></tr>
<tr><th id="14583">14583</th><td><i> */</i></td></tr>
<tr><th id="14584">14584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG">MC_CMD_SET_PARSER_DISP_CONFIG</dfn> 0xf9</u></td></tr>
<tr><th id="14585">14585</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xf9_PRIVILEGE_CTG">MC_CMD_0xf9_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14586">14586</th><td></td></tr>
<tr><th id="14587">14587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xf9_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xf9_PRIVILEGE_CTG">MC_CMD_0xf9_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14588">14588</th><td></td></tr>
<tr><th id="14589">14589</th><td><i>/* MC_CMD_SET_PARSER_DISP_CONFIG_IN msgrequest */</i></td></tr>
<tr><th id="14590">14590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_LENMIN" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_LENMIN">MC_CMD_SET_PARSER_DISP_CONFIG_IN_LENMIN</dfn> 12</u></td></tr>
<tr><th id="14591">14591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_LENMAX" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_LENMAX">MC_CMD_SET_PARSER_DISP_CONFIG_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="14592">14592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_LEN" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_LEN">MC_CMD_SET_PARSER_DISP_CONFIG_IN_LEN</dfn>(num) (8+4*(num))</u></td></tr>
<tr><th id="14593">14593</th><td><i>/* the type of configuration setting to change */</i></td></tr>
<tr><th id="14594">14594</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_TYPE_OFST" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_TYPE_OFST">MC_CMD_SET_PARSER_DISP_CONFIG_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="14595">14595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_TYPE_LEN" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_TYPE_LEN">MC_CMD_SET_PARSER_DISP_CONFIG_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="14596">14596</th><td><i>/* enum: Per-TXQ enable for multicast UDP destination lookup for possible</i></td></tr>
<tr><th id="14597">14597</th><td><i> * internal loopback. (ENTITY is a queue handle, VALUE is a single boolean.)</i></td></tr>
<tr><th id="14598">14598</th><td><i> */</i></td></tr>
<tr><th id="14599">14599</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_TXQ_MCAST_UDP_DST_LOOKUP_EN" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_TXQ_MCAST_UDP_DST_LOOKUP_EN">MC_CMD_SET_PARSER_DISP_CONFIG_IN_TXQ_MCAST_UDP_DST_LOOKUP_EN</dfn> 0x0</u></td></tr>
<tr><th id="14600">14600</th><td><i>/* enum: Per-v-adaptor enable for suppression of self-transmissions on the</i></td></tr>
<tr><th id="14601">14601</th><td><i> * internal loopback path. (ENTITY is an EVB_PORT_ID, VALUE is a single</i></td></tr>
<tr><th id="14602">14602</th><td><i> * boolean.)</i></td></tr>
<tr><th id="14603">14603</th><td><i> */</i></td></tr>
<tr><th id="14604">14604</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VADAPTOR_SUPPRESS_SELF_TX" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VADAPTOR_SUPPRESS_SELF_TX">MC_CMD_SET_PARSER_DISP_CONFIG_IN_VADAPTOR_SUPPRESS_SELF_TX</dfn> 0x1</u></td></tr>
<tr><th id="14605">14605</th><td><i>/* handle for the entity to update: queue handle, EVB port ID, etc. depending</i></td></tr>
<tr><th id="14606">14606</th><td><i> * on the type of configuration setting being changed</i></td></tr>
<tr><th id="14607">14607</th><td><i> */</i></td></tr>
<tr><th id="14608">14608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_ENTITY_OFST" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_ENTITY_OFST">MC_CMD_SET_PARSER_DISP_CONFIG_IN_ENTITY_OFST</dfn> 4</u></td></tr>
<tr><th id="14609">14609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_ENTITY_LEN" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_ENTITY_LEN">MC_CMD_SET_PARSER_DISP_CONFIG_IN_ENTITY_LEN</dfn> 4</u></td></tr>
<tr><th id="14610">14610</th><td><i>/* new value: the details depend on the type of configuration setting being</i></td></tr>
<tr><th id="14611">14611</th><td><i> * changed</i></td></tr>
<tr><th id="14612">14612</th><td><i> */</i></td></tr>
<tr><th id="14613">14613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_OFST" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_OFST">MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_OFST</dfn> 8</u></td></tr>
<tr><th id="14614">14614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_LEN" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_LEN">MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="14615">14615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_MINNUM" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_MINNUM">MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_MINNUM</dfn> 1</u></td></tr>
<tr><th id="14616">14616</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_MAXNUM" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_MAXNUM">MC_CMD_SET_PARSER_DISP_CONFIG_IN_VALUE_MAXNUM</dfn> 61</u></td></tr>
<tr><th id="14617">14617</th><td></td></tr>
<tr><th id="14618">14618</th><td><i>/* MC_CMD_SET_PARSER_DISP_CONFIG_OUT msgresponse */</i></td></tr>
<tr><th id="14619">14619</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_PARSER_DISP_CONFIG_OUT_LEN" data-ref="_M/MC_CMD_SET_PARSER_DISP_CONFIG_OUT_LEN">MC_CMD_SET_PARSER_DISP_CONFIG_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="14620">14620</th><td></td></tr>
<tr><th id="14621">14621</th><td></td></tr>
<tr><th id="14622">14622</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14623">14623</th><td><i>/* MC_CMD_GET_PARSER_DISP_CONFIG</i></td></tr>
<tr><th id="14624">14624</th><td><i> * Read configuration related to the parser-dispatcher subsystem.</i></td></tr>
<tr><th id="14625">14625</th><td><i> */</i></td></tr>
<tr><th id="14626">14626</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG">MC_CMD_GET_PARSER_DISP_CONFIG</dfn> 0xfa</u></td></tr>
<tr><th id="14627">14627</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xfa_PRIVILEGE_CTG">MC_CMD_0xfa_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14628">14628</th><td></td></tr>
<tr><th id="14629">14629</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xfa_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xfa_PRIVILEGE_CTG">MC_CMD_0xfa_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14630">14630</th><td></td></tr>
<tr><th id="14631">14631</th><td><i>/* MC_CMD_GET_PARSER_DISP_CONFIG_IN msgrequest */</i></td></tr>
<tr><th id="14632">14632</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_LEN">MC_CMD_GET_PARSER_DISP_CONFIG_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="14633">14633</th><td><i>/* the type of configuration setting to read */</i></td></tr>
<tr><th id="14634">14634</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_TYPE_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_TYPE_OFST">MC_CMD_GET_PARSER_DISP_CONFIG_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="14635">14635</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_TYPE_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_TYPE_LEN">MC_CMD_GET_PARSER_DISP_CONFIG_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="14636">14636</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="14637">14637</th><td><i>/*               MC_CMD_SET_PARSER_DISP_CONFIG/MC_CMD_SET_PARSER_DISP_CONFIG_IN/TYPE */</i></td></tr>
<tr><th id="14638">14638</th><td><i>/* handle for the entity to query: queue handle, EVB port ID, etc. depending on</i></td></tr>
<tr><th id="14639">14639</th><td><i> * the type of configuration setting being read</i></td></tr>
<tr><th id="14640">14640</th><td><i> */</i></td></tr>
<tr><th id="14641">14641</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_ENTITY_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_ENTITY_OFST">MC_CMD_GET_PARSER_DISP_CONFIG_IN_ENTITY_OFST</dfn> 4</u></td></tr>
<tr><th id="14642">14642</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_ENTITY_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_IN_ENTITY_LEN">MC_CMD_GET_PARSER_DISP_CONFIG_IN_ENTITY_LEN</dfn> 4</u></td></tr>
<tr><th id="14643">14643</th><td></td></tr>
<tr><th id="14644">14644</th><td><i>/* MC_CMD_GET_PARSER_DISP_CONFIG_OUT msgresponse */</i></td></tr>
<tr><th id="14645">14645</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_LENMIN" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_LENMIN">MC_CMD_GET_PARSER_DISP_CONFIG_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="14646">14646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_LENMAX" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_LENMAX">MC_CMD_GET_PARSER_DISP_CONFIG_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="14647">14647</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_LEN">MC_CMD_GET_PARSER_DISP_CONFIG_OUT_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="14648">14648</th><td><i>/* current value: the details depend on the type of configuration setting being</i></td></tr>
<tr><th id="14649">14649</th><td><i> * read</i></td></tr>
<tr><th id="14650">14650</th><td><i> */</i></td></tr>
<tr><th id="14651">14651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_OFST" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_OFST">MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="14652">14652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_LEN" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_LEN">MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="14653">14653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_MINNUM" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_MINNUM">MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_MINNUM</dfn> 1</u></td></tr>
<tr><th id="14654">14654</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_MAXNUM" data-ref="_M/MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_MAXNUM">MC_CMD_GET_PARSER_DISP_CONFIG_OUT_VALUE_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="14655">14655</th><td></td></tr>
<tr><th id="14656">14656</th><td></td></tr>
<tr><th id="14657">14657</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14658">14658</th><td><i>/* MC_CMD_SET_TX_PORT_SNIFF_CONFIG</i></td></tr>
<tr><th id="14659">14659</th><td><i> * Configure TX port sniffing for the physical port associated with the calling</i></td></tr>
<tr><th id="14660">14660</th><td><i> * function. Only a privileged function may change the port sniffing</i></td></tr>
<tr><th id="14661">14661</th><td><i> * configuration. A copy of all traffic transmitted through the port may be</i></td></tr>
<tr><th id="14662">14662</th><td><i> * delivered to a specific queue, or a set of queues with RSS. Note that these</i></td></tr>
<tr><th id="14663">14663</th><td><i> * packets are delivered with transmit timestamps in the packet prefix, not</i></td></tr>
<tr><th id="14664">14664</th><td><i> * receive timestamps, so it is likely that the queue(s) will need to be</i></td></tr>
<tr><th id="14665">14665</th><td><i> * dedicated as TX sniff receivers.</i></td></tr>
<tr><th id="14666">14666</th><td><i> */</i></td></tr>
<tr><th id="14667">14667</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG">MC_CMD_SET_TX_PORT_SNIFF_CONFIG</dfn> 0xfb</u></td></tr>
<tr><th id="14668">14668</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xfb_PRIVILEGE_CTG">MC_CMD_0xfb_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14669">14669</th><td></td></tr>
<tr><th id="14670">14670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xfb_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xfb_PRIVILEGE_CTG">MC_CMD_0xfb_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="14671">14671</th><td></td></tr>
<tr><th id="14672">14672</th><td><i>/* MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN msgrequest */</i></td></tr>
<tr><th id="14673">14673</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_LEN" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_LEN">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="14674">14674</th><td><i>/* configuration flags */</i></td></tr>
<tr><th id="14675">14675</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_FLAGS_OFST" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_FLAGS_OFST">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="14676">14676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_FLAGS_LEN" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_FLAGS_LEN">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="14677">14677</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_ENABLE_LBN" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_ENABLE_LBN">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_ENABLE_LBN</dfn> 0</u></td></tr>
<tr><th id="14678">14678</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_ENABLE_WIDTH" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_ENABLE_WIDTH">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_ENABLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="14679">14679</th><td><i>/* receive queue handle (for RSS mode, this is the base queue) */</i></td></tr>
<tr><th id="14680">14680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_QUEUE_OFST" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_QUEUE_OFST">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_QUEUE_OFST</dfn> 4</u></td></tr>
<tr><th id="14681">14681</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_QUEUE_LEN" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_QUEUE_LEN">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="14682">14682</th><td><i>/* receive mode */</i></td></tr>
<tr><th id="14683">14683</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_OFST" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_OFST">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_OFST</dfn> 8</u></td></tr>
<tr><th id="14684">14684</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_LEN" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_LEN">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="14685">14685</th><td><i>/* enum: receive to just the specified queue */</i></td></tr>
<tr><th id="14686">14686</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_SIMPLE" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_SIMPLE">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_SIMPLE</dfn> 0x0</u></td></tr>
<tr><th id="14687">14687</th><td><i>/* enum: receive to multiple queues using RSS context */</i></td></tr>
<tr><th id="14688">14688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_RSS" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_RSS">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_MODE_RSS</dfn> 0x1</u></td></tr>
<tr><th id="14689">14689</th><td><i>/* RSS context (for RX_MODE_RSS) as returned by MC_CMD_RSS_CONTEXT_ALLOC. Note</i></td></tr>
<tr><th id="14690">14690</th><td><i> * that these handles should be considered opaque to the host, although a value</i></td></tr>
<tr><th id="14691">14691</th><td><i> * of 0xFFFFFFFF is guaranteed never to be a valid handle.</i></td></tr>
<tr><th id="14692">14692</th><td><i> */</i></td></tr>
<tr><th id="14693">14693</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_OFST" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_OFST">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_OFST</dfn> 12</u></td></tr>
<tr><th id="14694">14694</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_LEN" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_LEN">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_IN_RX_CONTEXT_LEN</dfn> 4</u></td></tr>
<tr><th id="14695">14695</th><td></td></tr>
<tr><th id="14696">14696</th><td><i>/* MC_CMD_SET_TX_PORT_SNIFF_CONFIG_OUT msgresponse */</i></td></tr>
<tr><th id="14697">14697</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_OUT_LEN" data-ref="_M/MC_CMD_SET_TX_PORT_SNIFF_CONFIG_OUT_LEN">MC_CMD_SET_TX_PORT_SNIFF_CONFIG_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="14698">14698</th><td></td></tr>
<tr><th id="14699">14699</th><td></td></tr>
<tr><th id="14700">14700</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14701">14701</th><td><i>/* MC_CMD_GET_TX_PORT_SNIFF_CONFIG</i></td></tr>
<tr><th id="14702">14702</th><td><i> * Obtain the current TX port sniffing configuration for the physical port</i></td></tr>
<tr><th id="14703">14703</th><td><i> * associated with the calling function. Only a privileged function may read</i></td></tr>
<tr><th id="14704">14704</th><td><i> * the configuration.</i></td></tr>
<tr><th id="14705">14705</th><td><i> */</i></td></tr>
<tr><th id="14706">14706</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG">MC_CMD_GET_TX_PORT_SNIFF_CONFIG</dfn> 0xfc</u></td></tr>
<tr><th id="14707">14707</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xfc_PRIVILEGE_CTG">MC_CMD_0xfc_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14708">14708</th><td></td></tr>
<tr><th id="14709">14709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xfc_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xfc_PRIVILEGE_CTG">MC_CMD_0xfc_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14710">14710</th><td></td></tr>
<tr><th id="14711">14711</th><td><i>/* MC_CMD_GET_TX_PORT_SNIFF_CONFIG_IN msgrequest */</i></td></tr>
<tr><th id="14712">14712</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_IN_LEN" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_IN_LEN">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="14713">14713</th><td></td></tr>
<tr><th id="14714">14714</th><td><i>/* MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT msgresponse */</i></td></tr>
<tr><th id="14715">14715</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_LEN" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_LEN">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_LEN</dfn> 16</u></td></tr>
<tr><th id="14716">14716</th><td><i>/* configuration flags */</i></td></tr>
<tr><th id="14717">14717</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_FLAGS_OFST">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="14718">14718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_FLAGS_LEN">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="14719">14719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_ENABLE_LBN" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_ENABLE_LBN">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_ENABLE_LBN</dfn> 0</u></td></tr>
<tr><th id="14720">14720</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_ENABLE_WIDTH" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_ENABLE_WIDTH">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_ENABLE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="14721">14721</th><td><i>/* receiving queue handle (for RSS mode, this is the base queue) */</i></td></tr>
<tr><th id="14722">14722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_OFST" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_OFST">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_OFST</dfn> 4</u></td></tr>
<tr><th id="14723">14723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_LEN" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_LEN">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="14724">14724</th><td><i>/* receive mode */</i></td></tr>
<tr><th id="14725">14725</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_OFST" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_OFST">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_OFST</dfn> 8</u></td></tr>
<tr><th id="14726">14726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_LEN" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_LEN">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="14727">14727</th><td><i>/* enum: receiving to just the specified queue */</i></td></tr>
<tr><th id="14728">14728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_SIMPLE" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_SIMPLE">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_SIMPLE</dfn> 0x0</u></td></tr>
<tr><th id="14729">14729</th><td><i>/* enum: receiving to multiple queues using RSS context */</i></td></tr>
<tr><th id="14730">14730</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_RSS" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_RSS">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_MODE_RSS</dfn> 0x1</u></td></tr>
<tr><th id="14731">14731</th><td><i>/* RSS context (for RX_MODE_RSS) */</i></td></tr>
<tr><th id="14732">14732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_OFST" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_OFST">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_OFST</dfn> 12</u></td></tr>
<tr><th id="14733">14733</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_LEN" data-ref="_M/MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_LEN">MC_CMD_GET_TX_PORT_SNIFF_CONFIG_OUT_RX_CONTEXT_LEN</dfn> 4</u></td></tr>
<tr><th id="14734">14734</th><td></td></tr>
<tr><th id="14735">14735</th><td></td></tr>
<tr><th id="14736">14736</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14737">14737</th><td><i>/* MC_CMD_RMON_STATS_RX_ERRORS</i></td></tr>
<tr><th id="14738">14738</th><td><i> * Per queue rx error stats.</i></td></tr>
<tr><th id="14739">14739</th><td><i> */</i></td></tr>
<tr><th id="14740">14740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS">MC_CMD_RMON_STATS_RX_ERRORS</dfn> 0xfe</u></td></tr>
<tr><th id="14741">14741</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xfe_PRIVILEGE_CTG">MC_CMD_0xfe_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14742">14742</th><td></td></tr>
<tr><th id="14743">14743</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xfe_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xfe_PRIVILEGE_CTG">MC_CMD_0xfe_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14744">14744</th><td></td></tr>
<tr><th id="14745">14745</th><td><i>/* MC_CMD_RMON_STATS_RX_ERRORS_IN msgrequest */</i></td></tr>
<tr><th id="14746">14746</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_LEN" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_LEN">MC_CMD_RMON_STATS_RX_ERRORS_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="14747">14747</th><td><i>/* The rx queue to get stats for. */</i></td></tr>
<tr><th id="14748">14748</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_RX_QUEUE_OFST" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_RX_QUEUE_OFST">MC_CMD_RMON_STATS_RX_ERRORS_IN_RX_QUEUE_OFST</dfn> 0</u></td></tr>
<tr><th id="14749">14749</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_RX_QUEUE_LEN" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_RX_QUEUE_LEN">MC_CMD_RMON_STATS_RX_ERRORS_IN_RX_QUEUE_LEN</dfn> 4</u></td></tr>
<tr><th id="14750">14750</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_FLAGS_OFST" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_FLAGS_OFST">MC_CMD_RMON_STATS_RX_ERRORS_IN_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="14751">14751</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_FLAGS_LEN" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_FLAGS_LEN">MC_CMD_RMON_STATS_RX_ERRORS_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="14752">14752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_RST_LBN" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_RST_LBN">MC_CMD_RMON_STATS_RX_ERRORS_IN_RST_LBN</dfn> 0</u></td></tr>
<tr><th id="14753">14753</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_RST_WIDTH" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_IN_RST_WIDTH">MC_CMD_RMON_STATS_RX_ERRORS_IN_RST_WIDTH</dfn> 1</u></td></tr>
<tr><th id="14754">14754</th><td></td></tr>
<tr><th id="14755">14755</th><td><i>/* MC_CMD_RMON_STATS_RX_ERRORS_OUT msgresponse */</i></td></tr>
<tr><th id="14756">14756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_LEN" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_LEN">MC_CMD_RMON_STATS_RX_ERRORS_OUT_LEN</dfn> 16</u></td></tr>
<tr><th id="14757">14757</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_CRC_ERRORS_OFST" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_CRC_ERRORS_OFST">MC_CMD_RMON_STATS_RX_ERRORS_OUT_CRC_ERRORS_OFST</dfn> 0</u></td></tr>
<tr><th id="14758">14758</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_CRC_ERRORS_LEN" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_CRC_ERRORS_LEN">MC_CMD_RMON_STATS_RX_ERRORS_OUT_CRC_ERRORS_LEN</dfn> 4</u></td></tr>
<tr><th id="14759">14759</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_TRUNC_ERRORS_OFST" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_TRUNC_ERRORS_OFST">MC_CMD_RMON_STATS_RX_ERRORS_OUT_TRUNC_ERRORS_OFST</dfn> 4</u></td></tr>
<tr><th id="14760">14760</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_TRUNC_ERRORS_LEN" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_TRUNC_ERRORS_LEN">MC_CMD_RMON_STATS_RX_ERRORS_OUT_TRUNC_ERRORS_LEN</dfn> 4</u></td></tr>
<tr><th id="14761">14761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_NO_DESC_DROPS_OFST" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_NO_DESC_DROPS_OFST">MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_NO_DESC_DROPS_OFST</dfn> 8</u></td></tr>
<tr><th id="14762">14762</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_NO_DESC_DROPS_LEN" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_NO_DESC_DROPS_LEN">MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_NO_DESC_DROPS_LEN</dfn> 4</u></td></tr>
<tr><th id="14763">14763</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_ABORT_OFST" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_ABORT_OFST">MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_ABORT_OFST</dfn> 12</u></td></tr>
<tr><th id="14764">14764</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_ABORT_LEN" data-ref="_M/MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_ABORT_LEN">MC_CMD_RMON_STATS_RX_ERRORS_OUT_RX_ABORT_LEN</dfn> 4</u></td></tr>
<tr><th id="14765">14765</th><td></td></tr>
<tr><th id="14766">14766</th><td></td></tr>
<tr><th id="14767">14767</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14768">14768</th><td><i>/* MC_CMD_GET_PCIE_RESOURCE_INFO</i></td></tr>
<tr><th id="14769">14769</th><td><i> * Find out about available PCIE resources</i></td></tr>
<tr><th id="14770">14770</th><td><i> */</i></td></tr>
<tr><th id="14771">14771</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO">MC_CMD_GET_PCIE_RESOURCE_INFO</dfn> 0xfd</u></td></tr>
<tr><th id="14772">14772</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xfd_PRIVILEGE_CTG">MC_CMD_0xfd_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14773">14773</th><td></td></tr>
<tr><th id="14774">14774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xfd_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xfd_PRIVILEGE_CTG">MC_CMD_0xfd_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14775">14775</th><td></td></tr>
<tr><th id="14776">14776</th><td><i>/* MC_CMD_GET_PCIE_RESOURCE_INFO_IN msgrequest */</i></td></tr>
<tr><th id="14777">14777</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_IN_LEN" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_IN_LEN">MC_CMD_GET_PCIE_RESOURCE_INFO_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="14778">14778</th><td></td></tr>
<tr><th id="14779">14779</th><td><i>/* MC_CMD_GET_PCIE_RESOURCE_INFO_OUT msgresponse */</i></td></tr>
<tr><th id="14780">14780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_LEN" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_LEN">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_LEN</dfn> 28</u></td></tr>
<tr><th id="14781">14781</th><td><i>/* The maximum number of PFs the device can expose */</i></td></tr>
<tr><th id="14782">14782</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PFS_OFST" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PFS_OFST">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PFS_OFST</dfn> 0</u></td></tr>
<tr><th id="14783">14783</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PFS_LEN" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PFS_LEN">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PFS_LEN</dfn> 4</u></td></tr>
<tr><th id="14784">14784</th><td><i>/* The maximum number of VFs the device can expose in total */</i></td></tr>
<tr><th id="14785">14785</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VFS_OFST" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VFS_OFST">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VFS_OFST</dfn> 4</u></td></tr>
<tr><th id="14786">14786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VFS_LEN" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VFS_LEN">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VFS_LEN</dfn> 4</u></td></tr>
<tr><th id="14787">14787</th><td><i>/* The maximum number of MSI-X vectors the device can provide in total */</i></td></tr>
<tr><th id="14788">14788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VECTORS_OFST" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VECTORS_OFST">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VECTORS_OFST</dfn> 8</u></td></tr>
<tr><th id="14789">14789</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VECTORS_LEN" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VECTORS_LEN">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VECTORS_LEN</dfn> 4</u></td></tr>
<tr><th id="14790">14790</th><td><i>/* the number of MSI-X vectors the device will allocate by default to each PF</i></td></tr>
<tr><th id="14791">14791</th><td><i> */</i></td></tr>
<tr><th id="14792">14792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_PF_VECTORS_OFST" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_PF_VECTORS_OFST">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_PF_VECTORS_OFST</dfn> 12</u></td></tr>
<tr><th id="14793">14793</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_PF_VECTORS_LEN" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_PF_VECTORS_LEN">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_PF_VECTORS_LEN</dfn> 4</u></td></tr>
<tr><th id="14794">14794</th><td><i>/* the number of MSI-X vectors the device will allocate by default to each VF</i></td></tr>
<tr><th id="14795">14795</th><td><i> */</i></td></tr>
<tr><th id="14796">14796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_VF_VECTORS_OFST" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_VF_VECTORS_OFST">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_VF_VECTORS_OFST</dfn> 16</u></td></tr>
<tr><th id="14797">14797</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_VF_VECTORS_LEN" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_VF_VECTORS_LEN">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_DEFAULT_VF_VECTORS_LEN</dfn> 4</u></td></tr>
<tr><th id="14798">14798</th><td><i>/* the maximum number of MSI-X vectors the device can allocate to any one PF */</i></td></tr>
<tr><th id="14799">14799</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PF_VECTORS_OFST" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PF_VECTORS_OFST">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PF_VECTORS_OFST</dfn> 20</u></td></tr>
<tr><th id="14800">14800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PF_VECTORS_LEN" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PF_VECTORS_LEN">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_PF_VECTORS_LEN</dfn> 4</u></td></tr>
<tr><th id="14801">14801</th><td><i>/* the maximum number of MSI-X vectors the device can allocate to any one VF */</i></td></tr>
<tr><th id="14802">14802</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VF_VECTORS_OFST" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VF_VECTORS_OFST">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VF_VECTORS_OFST</dfn> 24</u></td></tr>
<tr><th id="14803">14803</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VF_VECTORS_LEN" data-ref="_M/MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VF_VECTORS_LEN">MC_CMD_GET_PCIE_RESOURCE_INFO_OUT_MAX_VF_VECTORS_LEN</dfn> 4</u></td></tr>
<tr><th id="14804">14804</th><td></td></tr>
<tr><th id="14805">14805</th><td></td></tr>
<tr><th id="14806">14806</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14807">14807</th><td><i>/* MC_CMD_GET_PORT_MODES</i></td></tr>
<tr><th id="14808">14808</th><td><i> * Find out about available port modes</i></td></tr>
<tr><th id="14809">14809</th><td><i> */</i></td></tr>
<tr><th id="14810">14810</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_MODES" data-ref="_M/MC_CMD_GET_PORT_MODES">MC_CMD_GET_PORT_MODES</dfn> 0xff</u></td></tr>
<tr><th id="14811">14811</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0xff_PRIVILEGE_CTG">MC_CMD_0xff_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14812">14812</th><td></td></tr>
<tr><th id="14813">14813</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0xff_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0xff_PRIVILEGE_CTG">MC_CMD_0xff_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14814">14814</th><td></td></tr>
<tr><th id="14815">14815</th><td><i>/* MC_CMD_GET_PORT_MODES_IN msgrequest */</i></td></tr>
<tr><th id="14816">14816</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_MODES_IN_LEN" data-ref="_M/MC_CMD_GET_PORT_MODES_IN_LEN">MC_CMD_GET_PORT_MODES_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="14817">14817</th><td></td></tr>
<tr><th id="14818">14818</th><td><i>/* MC_CMD_GET_PORT_MODES_OUT msgresponse */</i></td></tr>
<tr><th id="14819">14819</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_MODES_OUT_LEN" data-ref="_M/MC_CMD_GET_PORT_MODES_OUT_LEN">MC_CMD_GET_PORT_MODES_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="14820">14820</th><td><i>/* Bitmask of port modes available on the board (indexed by TLV_PORT_MODE_*) */</i></td></tr>
<tr><th id="14821">14821</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_MODES_OUT_MODES_OFST" data-ref="_M/MC_CMD_GET_PORT_MODES_OUT_MODES_OFST">MC_CMD_GET_PORT_MODES_OUT_MODES_OFST</dfn> 0</u></td></tr>
<tr><th id="14822">14822</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_MODES_OUT_MODES_LEN" data-ref="_M/MC_CMD_GET_PORT_MODES_OUT_MODES_LEN">MC_CMD_GET_PORT_MODES_OUT_MODES_LEN</dfn> 4</u></td></tr>
<tr><th id="14823">14823</th><td><i>/* Default (canonical) board mode */</i></td></tr>
<tr><th id="14824">14824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_MODES_OUT_DEFAULT_MODE_OFST" data-ref="_M/MC_CMD_GET_PORT_MODES_OUT_DEFAULT_MODE_OFST">MC_CMD_GET_PORT_MODES_OUT_DEFAULT_MODE_OFST</dfn> 4</u></td></tr>
<tr><th id="14825">14825</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_MODES_OUT_DEFAULT_MODE_LEN" data-ref="_M/MC_CMD_GET_PORT_MODES_OUT_DEFAULT_MODE_LEN">MC_CMD_GET_PORT_MODES_OUT_DEFAULT_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="14826">14826</th><td><i>/* Current board mode */</i></td></tr>
<tr><th id="14827">14827</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_MODES_OUT_CURRENT_MODE_OFST" data-ref="_M/MC_CMD_GET_PORT_MODES_OUT_CURRENT_MODE_OFST">MC_CMD_GET_PORT_MODES_OUT_CURRENT_MODE_OFST</dfn> 8</u></td></tr>
<tr><th id="14828">14828</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_PORT_MODES_OUT_CURRENT_MODE_LEN" data-ref="_M/MC_CMD_GET_PORT_MODES_OUT_CURRENT_MODE_LEN">MC_CMD_GET_PORT_MODES_OUT_CURRENT_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="14829">14829</th><td></td></tr>
<tr><th id="14830">14830</th><td></td></tr>
<tr><th id="14831">14831</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14832">14832</th><td><i>/* MC_CMD_READ_ATB</i></td></tr>
<tr><th id="14833">14833</th><td><i> * Sample voltages on the ATB</i></td></tr>
<tr><th id="14834">14834</th><td><i> */</i></td></tr>
<tr><th id="14835">14835</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB" data-ref="_M/MC_CMD_READ_ATB">MC_CMD_READ_ATB</dfn> 0x100</u></td></tr>
<tr><th id="14836">14836</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x100_PRIVILEGE_CTG">MC_CMD_0x100_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14837">14837</th><td></td></tr>
<tr><th id="14838">14838</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x100_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x100_PRIVILEGE_CTG">MC_CMD_0x100_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="14839">14839</th><td></td></tr>
<tr><th id="14840">14840</th><td><i>/* MC_CMD_READ_ATB_IN msgrequest */</i></td></tr>
<tr><th id="14841">14841</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_LEN" data-ref="_M/MC_CMD_READ_ATB_IN_LEN">MC_CMD_READ_ATB_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="14842">14842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_SIGNAL_BUS_OFST" data-ref="_M/MC_CMD_READ_ATB_IN_SIGNAL_BUS_OFST">MC_CMD_READ_ATB_IN_SIGNAL_BUS_OFST</dfn> 0</u></td></tr>
<tr><th id="14843">14843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_SIGNAL_BUS_LEN" data-ref="_M/MC_CMD_READ_ATB_IN_SIGNAL_BUS_LEN">MC_CMD_READ_ATB_IN_SIGNAL_BUS_LEN</dfn> 4</u></td></tr>
<tr><th id="14844">14844</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_BUS_CCOM" data-ref="_M/MC_CMD_READ_ATB_IN_BUS_CCOM">MC_CMD_READ_ATB_IN_BUS_CCOM</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="14845">14845</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_BUS_CKR" data-ref="_M/MC_CMD_READ_ATB_IN_BUS_CKR">MC_CMD_READ_ATB_IN_BUS_CKR</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="14846">14846</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_BUS_CPCIE" data-ref="_M/MC_CMD_READ_ATB_IN_BUS_CPCIE">MC_CMD_READ_ATB_IN_BUS_CPCIE</dfn> 0x8 /* enum */</u></td></tr>
<tr><th id="14847">14847</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_SIGNAL_EN_BITNO_OFST" data-ref="_M/MC_CMD_READ_ATB_IN_SIGNAL_EN_BITNO_OFST">MC_CMD_READ_ATB_IN_SIGNAL_EN_BITNO_OFST</dfn> 4</u></td></tr>
<tr><th id="14848">14848</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_SIGNAL_EN_BITNO_LEN" data-ref="_M/MC_CMD_READ_ATB_IN_SIGNAL_EN_BITNO_LEN">MC_CMD_READ_ATB_IN_SIGNAL_EN_BITNO_LEN</dfn> 4</u></td></tr>
<tr><th id="14849">14849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_SIGNAL_SEL_OFST" data-ref="_M/MC_CMD_READ_ATB_IN_SIGNAL_SEL_OFST">MC_CMD_READ_ATB_IN_SIGNAL_SEL_OFST</dfn> 8</u></td></tr>
<tr><th id="14850">14850</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_SIGNAL_SEL_LEN" data-ref="_M/MC_CMD_READ_ATB_IN_SIGNAL_SEL_LEN">MC_CMD_READ_ATB_IN_SIGNAL_SEL_LEN</dfn> 4</u></td></tr>
<tr><th id="14851">14851</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_SETTLING_TIME_US_OFST" data-ref="_M/MC_CMD_READ_ATB_IN_SETTLING_TIME_US_OFST">MC_CMD_READ_ATB_IN_SETTLING_TIME_US_OFST</dfn> 12</u></td></tr>
<tr><th id="14852">14852</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_IN_SETTLING_TIME_US_LEN" data-ref="_M/MC_CMD_READ_ATB_IN_SETTLING_TIME_US_LEN">MC_CMD_READ_ATB_IN_SETTLING_TIME_US_LEN</dfn> 4</u></td></tr>
<tr><th id="14853">14853</th><td></td></tr>
<tr><th id="14854">14854</th><td><i>/* MC_CMD_READ_ATB_OUT msgresponse */</i></td></tr>
<tr><th id="14855">14855</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_OUT_LEN" data-ref="_M/MC_CMD_READ_ATB_OUT_LEN">MC_CMD_READ_ATB_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="14856">14856</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_OUT_SAMPLE_MV_OFST" data-ref="_M/MC_CMD_READ_ATB_OUT_SAMPLE_MV_OFST">MC_CMD_READ_ATB_OUT_SAMPLE_MV_OFST</dfn> 0</u></td></tr>
<tr><th id="14857">14857</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_READ_ATB_OUT_SAMPLE_MV_LEN" data-ref="_M/MC_CMD_READ_ATB_OUT_SAMPLE_MV_LEN">MC_CMD_READ_ATB_OUT_SAMPLE_MV_LEN</dfn> 4</u></td></tr>
<tr><th id="14858">14858</th><td></td></tr>
<tr><th id="14859">14859</th><td></td></tr>
<tr><th id="14860">14860</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14861">14861</th><td><i>/* MC_CMD_GET_WORKAROUNDS</i></td></tr>
<tr><th id="14862">14862</th><td><i> * Read the list of all implemented and all currently enabled workarounds. The</i></td></tr>
<tr><th id="14863">14863</th><td><i> * enums here must correspond with those in MC_CMD_WORKAROUND.</i></td></tr>
<tr><th id="14864">14864</th><td><i> */</i></td></tr>
<tr><th id="14865">14865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS" data-ref="_M/MC_CMD_GET_WORKAROUNDS">MC_CMD_GET_WORKAROUNDS</dfn> 0x59</u></td></tr>
<tr><th id="14866">14866</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x59_PRIVILEGE_CTG">MC_CMD_0x59_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14867">14867</th><td></td></tr>
<tr><th id="14868">14868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x59_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x59_PRIVILEGE_CTG">MC_CMD_0x59_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14869">14869</th><td></td></tr>
<tr><th id="14870">14870</th><td><i>/* MC_CMD_GET_WORKAROUNDS_OUT msgresponse */</i></td></tr>
<tr><th id="14871">14871</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_LEN" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_LEN">MC_CMD_GET_WORKAROUNDS_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="14872">14872</th><td><i>/* Each workaround is represented by a single bit according to the enums below.</i></td></tr>
<tr><th id="14873">14873</th><td><i> */</i></td></tr>
<tr><th id="14874">14874</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_IMPLEMENTED_OFST" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_IMPLEMENTED_OFST">MC_CMD_GET_WORKAROUNDS_OUT_IMPLEMENTED_OFST</dfn> 0</u></td></tr>
<tr><th id="14875">14875</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_IMPLEMENTED_LEN" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_IMPLEMENTED_LEN">MC_CMD_GET_WORKAROUNDS_OUT_IMPLEMENTED_LEN</dfn> 4</u></td></tr>
<tr><th id="14876">14876</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_ENABLED_OFST" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_ENABLED_OFST">MC_CMD_GET_WORKAROUNDS_OUT_ENABLED_OFST</dfn> 4</u></td></tr>
<tr><th id="14877">14877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_ENABLED_LEN" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_ENABLED_LEN">MC_CMD_GET_WORKAROUNDS_OUT_ENABLED_LEN</dfn> 4</u></td></tr>
<tr><th id="14878">14878</th><td><i>/* enum: Bug 17230 work around. */</i></td></tr>
<tr><th id="14879">14879</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG17230" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG17230">MC_CMD_GET_WORKAROUNDS_OUT_BUG17230</dfn> 0x2</u></td></tr>
<tr><th id="14880">14880</th><td><i>/* enum: Bug 35388 work around (unsafe EVQ writes). */</i></td></tr>
<tr><th id="14881">14881</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG35388" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG35388">MC_CMD_GET_WORKAROUNDS_OUT_BUG35388</dfn> 0x4</u></td></tr>
<tr><th id="14882">14882</th><td><i>/* enum: Bug35017 workaround (A64 tables must be identity map) */</i></td></tr>
<tr><th id="14883">14883</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG35017" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG35017">MC_CMD_GET_WORKAROUNDS_OUT_BUG35017</dfn> 0x8</u></td></tr>
<tr><th id="14884">14884</th><td><i>/* enum: Bug 41750 present (MC_CMD_TRIGGER_INTERRUPT won't work) */</i></td></tr>
<tr><th id="14885">14885</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG41750" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG41750">MC_CMD_GET_WORKAROUNDS_OUT_BUG41750</dfn> 0x10</u></td></tr>
<tr><th id="14886">14886</th><td><i>/* enum: Bug 42008 present (Interrupts can overtake associated events). Caution</i></td></tr>
<tr><th id="14887">14887</th><td><i> * - before adding code that queries this workaround, remember that there's</i></td></tr>
<tr><th id="14888">14888</th><td><i> * released Monza firmware that doesn't understand MC_CMD_WORKAROUND_BUG42008,</i></td></tr>
<tr><th id="14889">14889</th><td><i> * and will hence (incorrectly) report that the bug doesn't exist.</i></td></tr>
<tr><th id="14890">14890</th><td><i> */</i></td></tr>
<tr><th id="14891">14891</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG42008" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG42008">MC_CMD_GET_WORKAROUNDS_OUT_BUG42008</dfn> 0x20</u></td></tr>
<tr><th id="14892">14892</th><td><i>/* enum: Bug 26807 features present in firmware (multicast filter chaining) */</i></td></tr>
<tr><th id="14893">14893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG26807" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG26807">MC_CMD_GET_WORKAROUNDS_OUT_BUG26807</dfn> 0x40</u></td></tr>
<tr><th id="14894">14894</th><td><i>/* enum: Bug 61265 work around (broken EVQ TMR writes). */</i></td></tr>
<tr><th id="14895">14895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG61265" data-ref="_M/MC_CMD_GET_WORKAROUNDS_OUT_BUG61265">MC_CMD_GET_WORKAROUNDS_OUT_BUG61265</dfn> 0x80</u></td></tr>
<tr><th id="14896">14896</th><td></td></tr>
<tr><th id="14897">14897</th><td></td></tr>
<tr><th id="14898">14898</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14899">14899</th><td><i>/* MC_CMD_PRIVILEGE_MASK</i></td></tr>
<tr><th id="14900">14900</th><td><i> * Read/set privileges of an arbitrary PCIe function</i></td></tr>
<tr><th id="14901">14901</th><td><i> */</i></td></tr>
<tr><th id="14902">14902</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK" data-ref="_M/MC_CMD_PRIVILEGE_MASK">MC_CMD_PRIVILEGE_MASK</dfn> 0x5a</u></td></tr>
<tr><th id="14903">14903</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x5a_PRIVILEGE_CTG">MC_CMD_0x5a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14904">14904</th><td></td></tr>
<tr><th id="14905">14905</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x5a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x5a_PRIVILEGE_CTG">MC_CMD_0x5a_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14906">14906</th><td></td></tr>
<tr><th id="14907">14907</th><td><i>/* MC_CMD_PRIVILEGE_MASK_IN msgrequest */</i></td></tr>
<tr><th id="14908">14908</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_LEN">MC_CMD_PRIVILEGE_MASK_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="14909">14909</th><td><i>/* The target function to have its mask read or set e.g. PF 0 = 0xFFFF0000, VF</i></td></tr>
<tr><th id="14910">14910</th><td><i> * 1,3 = 0x00030001</i></td></tr>
<tr><th id="14911">14911</th><td><i> */</i></td></tr>
<tr><th id="14912">14912</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_OFST" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_OFST">MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_OFST</dfn> 0</u></td></tr>
<tr><th id="14913">14913</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_LEN">MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_LEN</dfn> 4</u></td></tr>
<tr><th id="14914">14914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_PF_LBN" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_PF_LBN">MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_PF_LBN</dfn> 0</u></td></tr>
<tr><th id="14915">14915</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_PF_WIDTH" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_PF_WIDTH">MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_PF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="14916">14916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_VF_LBN" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_VF_LBN">MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_VF_LBN</dfn> 16</u></td></tr>
<tr><th id="14917">14917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_VF_WIDTH" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_VF_WIDTH">MC_CMD_PRIVILEGE_MASK_IN_FUNCTION_VF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="14918">14918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_VF_NULL" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_VF_NULL">MC_CMD_PRIVILEGE_MASK_IN_VF_NULL</dfn> 0xffff /* enum */</u></td></tr>
<tr><th id="14919">14919</th><td><i>/* New privilege mask to be set. The mask will only be changed if the MSB is</i></td></tr>
<tr><th id="14920">14920</th><td><i> * set to 1.</i></td></tr>
<tr><th id="14921">14921</th><td><i> */</i></td></tr>
<tr><th id="14922">14922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_NEW_MASK_OFST" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_NEW_MASK_OFST">MC_CMD_PRIVILEGE_MASK_IN_NEW_MASK_OFST</dfn> 4</u></td></tr>
<tr><th id="14923">14923</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_NEW_MASK_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_NEW_MASK_LEN">MC_CMD_PRIVILEGE_MASK_IN_NEW_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="14924">14924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_ADMIN" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_ADMIN">MC_CMD_PRIVILEGE_MASK_IN_GRP_ADMIN</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="14925">14925</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_LINK" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_LINK">MC_CMD_PRIVILEGE_MASK_IN_GRP_LINK</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="14926">14926</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_ONLOAD" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_ONLOAD">MC_CMD_PRIVILEGE_MASK_IN_GRP_ONLOAD</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="14927">14927</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_PTP" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_PTP">MC_CMD_PRIVILEGE_MASK_IN_GRP_PTP</dfn> 0x8 /* enum */</u></td></tr>
<tr><th id="14928">14928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_INSECURE_FILTERS" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_INSECURE_FILTERS">MC_CMD_PRIVILEGE_MASK_IN_GRP_INSECURE_FILTERS</dfn> 0x10 /* enum */</u></td></tr>
<tr><th id="14929">14929</th><td><i>/* enum: Deprecated. Equivalent to MAC_SPOOFING_TX combined with CHANGE_MAC. */</i></td></tr>
<tr><th id="14930">14930</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_MAC_SPOOFING" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_MAC_SPOOFING">MC_CMD_PRIVILEGE_MASK_IN_GRP_MAC_SPOOFING</dfn> 0x20</u></td></tr>
<tr><th id="14931">14931</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_UNICAST" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_UNICAST">MC_CMD_PRIVILEGE_MASK_IN_GRP_UNICAST</dfn> 0x40 /* enum */</u></td></tr>
<tr><th id="14932">14932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_MULTICAST" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_MULTICAST">MC_CMD_PRIVILEGE_MASK_IN_GRP_MULTICAST</dfn> 0x80 /* enum */</u></td></tr>
<tr><th id="14933">14933</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_BROADCAST" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_BROADCAST">MC_CMD_PRIVILEGE_MASK_IN_GRP_BROADCAST</dfn> 0x100 /* enum */</u></td></tr>
<tr><th id="14934">14934</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_ALL_MULTICAST" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_ALL_MULTICAST">MC_CMD_PRIVILEGE_MASK_IN_GRP_ALL_MULTICAST</dfn> 0x200 /* enum */</u></td></tr>
<tr><th id="14935">14935</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_PROMISCUOUS" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_PROMISCUOUS">MC_CMD_PRIVILEGE_MASK_IN_GRP_PROMISCUOUS</dfn> 0x400 /* enum */</u></td></tr>
<tr><th id="14936">14936</th><td><i>/* enum: Allows to set the TX packets' source MAC address to any arbitrary MAC</i></td></tr>
<tr><th id="14937">14937</th><td><i> * adress.</i></td></tr>
<tr><th id="14938">14938</th><td><i> */</i></td></tr>
<tr><th id="14939">14939</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_MAC_SPOOFING_TX" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_MAC_SPOOFING_TX">MC_CMD_PRIVILEGE_MASK_IN_GRP_MAC_SPOOFING_TX</dfn> 0x800</u></td></tr>
<tr><th id="14940">14940</th><td><i>/* enum: Privilege that allows a Function to change the MAC address configured</i></td></tr>
<tr><th id="14941">14941</th><td><i> * in its associated vAdapter/vPort.</i></td></tr>
<tr><th id="14942">14942</th><td><i> */</i></td></tr>
<tr><th id="14943">14943</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_CHANGE_MAC" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_CHANGE_MAC">MC_CMD_PRIVILEGE_MASK_IN_GRP_CHANGE_MAC</dfn> 0x1000</u></td></tr>
<tr><th id="14944">14944</th><td><i>/* enum: Privilege that allows a Function to install filters that specify VLANs</i></td></tr>
<tr><th id="14945">14945</th><td><i> * that are not in the permit list for the associated vPort. This privilege is</i></td></tr>
<tr><th id="14946">14946</th><td><i> * primarily to support ESX where vPorts are created that restrict traffic to</i></td></tr>
<tr><th id="14947">14947</th><td><i> * only a set of permitted VLANs. See the vPort flag FLAG_VLAN_RESTRICT.</i></td></tr>
<tr><th id="14948">14948</th><td><i> */</i></td></tr>
<tr><th id="14949">14949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_UNRESTRICTED_VLAN" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_UNRESTRICTED_VLAN">MC_CMD_PRIVILEGE_MASK_IN_GRP_UNRESTRICTED_VLAN</dfn> 0x2000</u></td></tr>
<tr><th id="14950">14950</th><td><i>/* enum: Privilege for insecure commands. Commands that belong to this group</i></td></tr>
<tr><th id="14951">14951</th><td><i> * are not permitted on secure adapters regardless of the privilege mask.</i></td></tr>
<tr><th id="14952">14952</th><td><i> */</i></td></tr>
<tr><th id="14953">14953</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_INSECURE" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_INSECURE">MC_CMD_PRIVILEGE_MASK_IN_GRP_INSECURE</dfn> 0x4000</u></td></tr>
<tr><th id="14954">14954</th><td><i>/* enum: Trusted Server Adapter (TSA) / ServerLock. Privilege for</i></td></tr>
<tr><th id="14955">14955</th><td><i> * administrator-level operations that are not allowed from the local host once</i></td></tr>
<tr><th id="14956">14956</th><td><i> * an adapter has Bound to a remote ServerLock Controller (see doxbox</i></td></tr>
<tr><th id="14957">14957</th><td><i> * SF-117064-DG for background).</i></td></tr>
<tr><th id="14958">14958</th><td><i> */</i></td></tr>
<tr><th id="14959">14959</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_ADMIN_TSA_UNBOUND" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_GRP_ADMIN_TSA_UNBOUND">MC_CMD_PRIVILEGE_MASK_IN_GRP_ADMIN_TSA_UNBOUND</dfn> 0x8000</u></td></tr>
<tr><th id="14960">14960</th><td><i>/* enum: Set this bit to indicate that a new privilege mask is to be set,</i></td></tr>
<tr><th id="14961">14961</th><td><i> * otherwise the command will only read the existing mask.</i></td></tr>
<tr><th id="14962">14962</th><td><i> */</i></td></tr>
<tr><th id="14963">14963</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_IN_DO_CHANGE" data-ref="_M/MC_CMD_PRIVILEGE_MASK_IN_DO_CHANGE">MC_CMD_PRIVILEGE_MASK_IN_DO_CHANGE</dfn> 0x80000000</u></td></tr>
<tr><th id="14964">14964</th><td></td></tr>
<tr><th id="14965">14965</th><td><i>/* MC_CMD_PRIVILEGE_MASK_OUT msgresponse */</i></td></tr>
<tr><th id="14966">14966</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_OUT_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MASK_OUT_LEN">MC_CMD_PRIVILEGE_MASK_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="14967">14967</th><td><i>/* For an admin function, always all the privileges are reported. */</i></td></tr>
<tr><th id="14968">14968</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_OUT_OLD_MASK_OFST" data-ref="_M/MC_CMD_PRIVILEGE_MASK_OUT_OLD_MASK_OFST">MC_CMD_PRIVILEGE_MASK_OUT_OLD_MASK_OFST</dfn> 0</u></td></tr>
<tr><th id="14969">14969</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MASK_OUT_OLD_MASK_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MASK_OUT_OLD_MASK_LEN">MC_CMD_PRIVILEGE_MASK_OUT_OLD_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="14970">14970</th><td></td></tr>
<tr><th id="14971">14971</th><td></td></tr>
<tr><th id="14972">14972</th><td><i>/***********************************/</i></td></tr>
<tr><th id="14973">14973</th><td><i>/* MC_CMD_LINK_STATE_MODE</i></td></tr>
<tr><th id="14974">14974</th><td><i> * Read/set link state mode of a VF</i></td></tr>
<tr><th id="14975">14975</th><td><i> */</i></td></tr>
<tr><th id="14976">14976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE" data-ref="_M/MC_CMD_LINK_STATE_MODE">MC_CMD_LINK_STATE_MODE</dfn> 0x5c</u></td></tr>
<tr><th id="14977">14977</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x5c_PRIVILEGE_CTG">MC_CMD_0x5c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="14978">14978</th><td></td></tr>
<tr><th id="14979">14979</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x5c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x5c_PRIVILEGE_CTG">MC_CMD_0x5c_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="14980">14980</th><td></td></tr>
<tr><th id="14981">14981</th><td><i>/* MC_CMD_LINK_STATE_MODE_IN msgrequest */</i></td></tr>
<tr><th id="14982">14982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_LEN" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_LEN">MC_CMD_LINK_STATE_MODE_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="14983">14983</th><td><i>/* The target function to have its link state mode read or set, must be a VF</i></td></tr>
<tr><th id="14984">14984</th><td><i> * e.g. VF 1,3 = 0x00030001</i></td></tr>
<tr><th id="14985">14985</th><td><i> */</i></td></tr>
<tr><th id="14986">14986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_OFST" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_OFST">MC_CMD_LINK_STATE_MODE_IN_FUNCTION_OFST</dfn> 0</u></td></tr>
<tr><th id="14987">14987</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_LEN" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_LEN">MC_CMD_LINK_STATE_MODE_IN_FUNCTION_LEN</dfn> 4</u></td></tr>
<tr><th id="14988">14988</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_PF_LBN" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_PF_LBN">MC_CMD_LINK_STATE_MODE_IN_FUNCTION_PF_LBN</dfn> 0</u></td></tr>
<tr><th id="14989">14989</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_PF_WIDTH" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_PF_WIDTH">MC_CMD_LINK_STATE_MODE_IN_FUNCTION_PF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="14990">14990</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_VF_LBN" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_VF_LBN">MC_CMD_LINK_STATE_MODE_IN_FUNCTION_VF_LBN</dfn> 16</u></td></tr>
<tr><th id="14991">14991</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_VF_WIDTH" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_FUNCTION_VF_WIDTH">MC_CMD_LINK_STATE_MODE_IN_FUNCTION_VF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="14992">14992</th><td><i>/* New link state mode to be set */</i></td></tr>
<tr><th id="14993">14993</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_NEW_MODE_OFST" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_NEW_MODE_OFST">MC_CMD_LINK_STATE_MODE_IN_NEW_MODE_OFST</dfn> 4</u></td></tr>
<tr><th id="14994">14994</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_NEW_MODE_LEN" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_NEW_MODE_LEN">MC_CMD_LINK_STATE_MODE_IN_NEW_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="14995">14995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_LINK_STATE_AUTO" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_LINK_STATE_AUTO">MC_CMD_LINK_STATE_MODE_IN_LINK_STATE_AUTO</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="14996">14996</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_LINK_STATE_UP" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_LINK_STATE_UP">MC_CMD_LINK_STATE_MODE_IN_LINK_STATE_UP</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="14997">14997</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_LINK_STATE_DOWN" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_LINK_STATE_DOWN">MC_CMD_LINK_STATE_MODE_IN_LINK_STATE_DOWN</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="14998">14998</th><td><i>/* enum: Use this value to just read the existing setting without modifying it.</i></td></tr>
<tr><th id="14999">14999</th><td><i> */</i></td></tr>
<tr><th id="15000">15000</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_IN_DO_NOT_CHANGE" data-ref="_M/MC_CMD_LINK_STATE_MODE_IN_DO_NOT_CHANGE">MC_CMD_LINK_STATE_MODE_IN_DO_NOT_CHANGE</dfn> 0xffffffff</u></td></tr>
<tr><th id="15001">15001</th><td></td></tr>
<tr><th id="15002">15002</th><td><i>/* MC_CMD_LINK_STATE_MODE_OUT msgresponse */</i></td></tr>
<tr><th id="15003">15003</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_OUT_LEN" data-ref="_M/MC_CMD_LINK_STATE_MODE_OUT_LEN">MC_CMD_LINK_STATE_MODE_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="15004">15004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_OUT_OLD_MODE_OFST" data-ref="_M/MC_CMD_LINK_STATE_MODE_OUT_OLD_MODE_OFST">MC_CMD_LINK_STATE_MODE_OUT_OLD_MODE_OFST</dfn> 0</u></td></tr>
<tr><th id="15005">15005</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LINK_STATE_MODE_OUT_OLD_MODE_LEN" data-ref="_M/MC_CMD_LINK_STATE_MODE_OUT_OLD_MODE_LEN">MC_CMD_LINK_STATE_MODE_OUT_OLD_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="15006">15006</th><td></td></tr>
<tr><th id="15007">15007</th><td></td></tr>
<tr><th id="15008">15008</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15009">15009</th><td><i>/* MC_CMD_GET_SNAPSHOT_LENGTH</i></td></tr>
<tr><th id="15010">15010</th><td><i> * Obtain the current range of allowable values for the SNAPSHOT_LENGTH</i></td></tr>
<tr><th id="15011">15011</th><td><i> * parameter to MC_CMD_INIT_RXQ.</i></td></tr>
<tr><th id="15012">15012</th><td><i> */</i></td></tr>
<tr><th id="15013">15013</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SNAPSHOT_LENGTH" data-ref="_M/MC_CMD_GET_SNAPSHOT_LENGTH">MC_CMD_GET_SNAPSHOT_LENGTH</dfn> 0x101</u></td></tr>
<tr><th id="15014">15014</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x101_PRIVILEGE_CTG">MC_CMD_0x101_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15015">15015</th><td></td></tr>
<tr><th id="15016">15016</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x101_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x101_PRIVILEGE_CTG">MC_CMD_0x101_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="15017">15017</th><td></td></tr>
<tr><th id="15018">15018</th><td><i>/* MC_CMD_GET_SNAPSHOT_LENGTH_IN msgrequest */</i></td></tr>
<tr><th id="15019">15019</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SNAPSHOT_LENGTH_IN_LEN" data-ref="_M/MC_CMD_GET_SNAPSHOT_LENGTH_IN_LEN">MC_CMD_GET_SNAPSHOT_LENGTH_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="15020">15020</th><td></td></tr>
<tr><th id="15021">15021</th><td><i>/* MC_CMD_GET_SNAPSHOT_LENGTH_OUT msgresponse */</i></td></tr>
<tr><th id="15022">15022</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_LEN" data-ref="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_LEN">MC_CMD_GET_SNAPSHOT_LENGTH_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="15023">15023</th><td><i>/* Minimum acceptable snapshot length. */</i></td></tr>
<tr><th id="15024">15024</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MIN_OFST" data-ref="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MIN_OFST">MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MIN_OFST</dfn> 0</u></td></tr>
<tr><th id="15025">15025</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MIN_LEN" data-ref="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MIN_LEN">MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MIN_LEN</dfn> 4</u></td></tr>
<tr><th id="15026">15026</th><td><i>/* Maximum acceptable snapshot length. */</i></td></tr>
<tr><th id="15027">15027</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MAX_OFST" data-ref="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MAX_OFST">MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MAX_OFST</dfn> 4</u></td></tr>
<tr><th id="15028">15028</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MAX_LEN" data-ref="_M/MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MAX_LEN">MC_CMD_GET_SNAPSHOT_LENGTH_OUT_RX_SNAPLEN_MAX_LEN</dfn> 4</u></td></tr>
<tr><th id="15029">15029</th><td></td></tr>
<tr><th id="15030">15030</th><td></td></tr>
<tr><th id="15031">15031</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15032">15032</th><td><i>/* MC_CMD_FUSE_DIAGS</i></td></tr>
<tr><th id="15033">15033</th><td><i> * Additional fuse diagnostics</i></td></tr>
<tr><th id="15034">15034</th><td><i> */</i></td></tr>
<tr><th id="15035">15035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS" data-ref="_M/MC_CMD_FUSE_DIAGS">MC_CMD_FUSE_DIAGS</dfn> 0x102</u></td></tr>
<tr><th id="15036">15036</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x102_PRIVILEGE_CTG">MC_CMD_0x102_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15037">15037</th><td></td></tr>
<tr><th id="15038">15038</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x102_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x102_PRIVILEGE_CTG">MC_CMD_0x102_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="15039">15039</th><td></td></tr>
<tr><th id="15040">15040</th><td><i>/* MC_CMD_FUSE_DIAGS_IN msgrequest */</i></td></tr>
<tr><th id="15041">15041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_IN_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_IN_LEN">MC_CMD_FUSE_DIAGS_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="15042">15042</th><td></td></tr>
<tr><th id="15043">15043</th><td><i>/* MC_CMD_FUSE_DIAGS_OUT msgresponse */</i></td></tr>
<tr><th id="15044">15044</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_LEN">MC_CMD_FUSE_DIAGS_OUT_LEN</dfn> 48</u></td></tr>
<tr><th id="15045">15045</th><td><i>/* Total number of mismatched bits between pairs in area 0 */</i></td></tr>
<tr><th id="15046">15046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_MISMATCH_BITS_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_MISMATCH_BITS_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA0_MISMATCH_BITS_OFST</dfn> 0</u></td></tr>
<tr><th id="15047">15047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_MISMATCH_BITS_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_MISMATCH_BITS_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA0_MISMATCH_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="15048">15048</th><td><i>/* Total number of unexpectedly clear (set in B but not A) bits in area 0 */</i></td></tr>
<tr><th id="15049">15049</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_A_BAD_BITS_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_A_BAD_BITS_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_A_BAD_BITS_OFST</dfn> 4</u></td></tr>
<tr><th id="15050">15050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_A_BAD_BITS_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_A_BAD_BITS_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_A_BAD_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="15051">15051</th><td><i>/* Total number of unexpectedly clear (set in A but not B) bits in area 0 */</i></td></tr>
<tr><th id="15052">15052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_B_BAD_BITS_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_B_BAD_BITS_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_B_BAD_BITS_OFST</dfn> 8</u></td></tr>
<tr><th id="15053">15053</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_B_BAD_BITS_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_B_BAD_BITS_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA0_PAIR_B_BAD_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="15054">15054</th><td><i>/* Checksum of data after logical OR of pairs in area 0 */</i></td></tr>
<tr><th id="15055">15055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_CHECKSUM_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_CHECKSUM_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA0_CHECKSUM_OFST</dfn> 12</u></td></tr>
<tr><th id="15056">15056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_CHECKSUM_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA0_CHECKSUM_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA0_CHECKSUM_LEN</dfn> 4</u></td></tr>
<tr><th id="15057">15057</th><td><i>/* Total number of mismatched bits between pairs in area 1 */</i></td></tr>
<tr><th id="15058">15058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_MISMATCH_BITS_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_MISMATCH_BITS_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA1_MISMATCH_BITS_OFST</dfn> 16</u></td></tr>
<tr><th id="15059">15059</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_MISMATCH_BITS_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_MISMATCH_BITS_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA1_MISMATCH_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="15060">15060</th><td><i>/* Total number of unexpectedly clear (set in B but not A) bits in area 1 */</i></td></tr>
<tr><th id="15061">15061</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_A_BAD_BITS_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_A_BAD_BITS_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_A_BAD_BITS_OFST</dfn> 20</u></td></tr>
<tr><th id="15062">15062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_A_BAD_BITS_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_A_BAD_BITS_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_A_BAD_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="15063">15063</th><td><i>/* Total number of unexpectedly clear (set in A but not B) bits in area 1 */</i></td></tr>
<tr><th id="15064">15064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_B_BAD_BITS_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_B_BAD_BITS_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_B_BAD_BITS_OFST</dfn> 24</u></td></tr>
<tr><th id="15065">15065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_B_BAD_BITS_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_B_BAD_BITS_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA1_PAIR_B_BAD_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="15066">15066</th><td><i>/* Checksum of data after logical OR of pairs in area 1 */</i></td></tr>
<tr><th id="15067">15067</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_CHECKSUM_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_CHECKSUM_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA1_CHECKSUM_OFST</dfn> 28</u></td></tr>
<tr><th id="15068">15068</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_CHECKSUM_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA1_CHECKSUM_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA1_CHECKSUM_LEN</dfn> 4</u></td></tr>
<tr><th id="15069">15069</th><td><i>/* Total number of mismatched bits between pairs in area 2 */</i></td></tr>
<tr><th id="15070">15070</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_MISMATCH_BITS_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_MISMATCH_BITS_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA2_MISMATCH_BITS_OFST</dfn> 32</u></td></tr>
<tr><th id="15071">15071</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_MISMATCH_BITS_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_MISMATCH_BITS_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA2_MISMATCH_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="15072">15072</th><td><i>/* Total number of unexpectedly clear (set in B but not A) bits in area 2 */</i></td></tr>
<tr><th id="15073">15073</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_A_BAD_BITS_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_A_BAD_BITS_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_A_BAD_BITS_OFST</dfn> 36</u></td></tr>
<tr><th id="15074">15074</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_A_BAD_BITS_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_A_BAD_BITS_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_A_BAD_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="15075">15075</th><td><i>/* Total number of unexpectedly clear (set in A but not B) bits in area 2 */</i></td></tr>
<tr><th id="15076">15076</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_B_BAD_BITS_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_B_BAD_BITS_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_B_BAD_BITS_OFST</dfn> 40</u></td></tr>
<tr><th id="15077">15077</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_B_BAD_BITS_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_B_BAD_BITS_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA2_PAIR_B_BAD_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="15078">15078</th><td><i>/* Checksum of data after logical OR of pairs in area 2 */</i></td></tr>
<tr><th id="15079">15079</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_CHECKSUM_OFST" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_CHECKSUM_OFST">MC_CMD_FUSE_DIAGS_OUT_AREA2_CHECKSUM_OFST</dfn> 44</u></td></tr>
<tr><th id="15080">15080</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_CHECKSUM_LEN" data-ref="_M/MC_CMD_FUSE_DIAGS_OUT_AREA2_CHECKSUM_LEN">MC_CMD_FUSE_DIAGS_OUT_AREA2_CHECKSUM_LEN</dfn> 4</u></td></tr>
<tr><th id="15081">15081</th><td></td></tr>
<tr><th id="15082">15082</th><td></td></tr>
<tr><th id="15083">15083</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15084">15084</th><td><i>/* MC_CMD_PRIVILEGE_MODIFY</i></td></tr>
<tr><th id="15085">15085</th><td><i> * Modify the privileges of a set of PCIe functions. Note that this operation</i></td></tr>
<tr><th id="15086">15086</th><td><i> * only effects non-admin functions unless the admin privilege itself is</i></td></tr>
<tr><th id="15087">15087</th><td><i> * included in one of the masks provided.</i></td></tr>
<tr><th id="15088">15088</th><td><i> */</i></td></tr>
<tr><th id="15089">15089</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY">MC_CMD_PRIVILEGE_MODIFY</dfn> 0x60</u></td></tr>
<tr><th id="15090">15090</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x60_PRIVILEGE_CTG">MC_CMD_0x60_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15091">15091</th><td></td></tr>
<tr><th id="15092">15092</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x60_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x60_PRIVILEGE_CTG">MC_CMD_0x60_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="15093">15093</th><td></td></tr>
<tr><th id="15094">15094</th><td><i>/* MC_CMD_PRIVILEGE_MODIFY_IN msgrequest */</i></td></tr>
<tr><th id="15095">15095</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_LEN">MC_CMD_PRIVILEGE_MODIFY_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="15096">15096</th><td><i>/* The groups of functions to have their privilege masks modified. */</i></td></tr>
<tr><th id="15097">15097</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FN_GROUP_OFST" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FN_GROUP_OFST">MC_CMD_PRIVILEGE_MODIFY_IN_FN_GROUP_OFST</dfn> 0</u></td></tr>
<tr><th id="15098">15098</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FN_GROUP_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FN_GROUP_LEN">MC_CMD_PRIVILEGE_MODIFY_IN_FN_GROUP_LEN</dfn> 4</u></td></tr>
<tr><th id="15099">15099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_NONE" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_NONE">MC_CMD_PRIVILEGE_MODIFY_IN_NONE</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="15100">15100</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_ALL" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_ALL">MC_CMD_PRIVILEGE_MODIFY_IN_ALL</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="15101">15101</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_PFS_ONLY" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_PFS_ONLY">MC_CMD_PRIVILEGE_MODIFY_IN_PFS_ONLY</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="15102">15102</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_VFS_ONLY" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_VFS_ONLY">MC_CMD_PRIVILEGE_MODIFY_IN_VFS_ONLY</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="15103">15103</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_VFS_OF_PF" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_VFS_OF_PF">MC_CMD_PRIVILEGE_MODIFY_IN_VFS_OF_PF</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="15104">15104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_ONE" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_ONE">MC_CMD_PRIVILEGE_MODIFY_IN_ONE</dfn> 0x5 /* enum */</u></td></tr>
<tr><th id="15105">15105</th><td><i>/* For VFS_OF_PF specify the PF, for ONE specify the target function */</i></td></tr>
<tr><th id="15106">15106</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_OFST" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_OFST">MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_OFST</dfn> 4</u></td></tr>
<tr><th id="15107">15107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_LEN">MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_LEN</dfn> 4</u></td></tr>
<tr><th id="15108">15108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_PF_LBN" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_PF_LBN">MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_PF_LBN</dfn> 0</u></td></tr>
<tr><th id="15109">15109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_PF_WIDTH" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_PF_WIDTH">MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_PF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="15110">15110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_VF_LBN" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_VF_LBN">MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_VF_LBN</dfn> 16</u></td></tr>
<tr><th id="15111">15111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_VF_WIDTH" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_VF_WIDTH">MC_CMD_PRIVILEGE_MODIFY_IN_FUNCTION_VF_WIDTH</dfn> 16</u></td></tr>
<tr><th id="15112">15112</th><td><i>/* Privileges to be added to the target functions. For privilege definitions</i></td></tr>
<tr><th id="15113">15113</th><td><i> * refer to the command MC_CMD_PRIVILEGE_MASK</i></td></tr>
<tr><th id="15114">15114</th><td><i> */</i></td></tr>
<tr><th id="15115">15115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_ADD_MASK_OFST" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_ADD_MASK_OFST">MC_CMD_PRIVILEGE_MODIFY_IN_ADD_MASK_OFST</dfn> 8</u></td></tr>
<tr><th id="15116">15116</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_ADD_MASK_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_ADD_MASK_LEN">MC_CMD_PRIVILEGE_MODIFY_IN_ADD_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="15117">15117</th><td><i>/* Privileges to be removed from the target functions. For privilege</i></td></tr>
<tr><th id="15118">15118</th><td><i> * definitions refer to the command MC_CMD_PRIVILEGE_MASK</i></td></tr>
<tr><th id="15119">15119</th><td><i> */</i></td></tr>
<tr><th id="15120">15120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_REMOVE_MASK_OFST" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_REMOVE_MASK_OFST">MC_CMD_PRIVILEGE_MODIFY_IN_REMOVE_MASK_OFST</dfn> 12</u></td></tr>
<tr><th id="15121">15121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_IN_REMOVE_MASK_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_IN_REMOVE_MASK_LEN">MC_CMD_PRIVILEGE_MODIFY_IN_REMOVE_MASK_LEN</dfn> 4</u></td></tr>
<tr><th id="15122">15122</th><td></td></tr>
<tr><th id="15123">15123</th><td><i>/* MC_CMD_PRIVILEGE_MODIFY_OUT msgresponse */</i></td></tr>
<tr><th id="15124">15124</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PRIVILEGE_MODIFY_OUT_LEN" data-ref="_M/MC_CMD_PRIVILEGE_MODIFY_OUT_LEN">MC_CMD_PRIVILEGE_MODIFY_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15125">15125</th><td></td></tr>
<tr><th id="15126">15126</th><td></td></tr>
<tr><th id="15127">15127</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15128">15128</th><td><i>/* MC_CMD_XPM_READ_BYTES</i></td></tr>
<tr><th id="15129">15129</th><td><i> * Read XPM memory</i></td></tr>
<tr><th id="15130">15130</th><td><i> */</i></td></tr>
<tr><th id="15131">15131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES" data-ref="_M/MC_CMD_XPM_READ_BYTES">MC_CMD_XPM_READ_BYTES</dfn> 0x103</u></td></tr>
<tr><th id="15132">15132</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x103_PRIVILEGE_CTG">MC_CMD_0x103_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15133">15133</th><td></td></tr>
<tr><th id="15134">15134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x103_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x103_PRIVILEGE_CTG">MC_CMD_0x103_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="15135">15135</th><td></td></tr>
<tr><th id="15136">15136</th><td><i>/* MC_CMD_XPM_READ_BYTES_IN msgrequest */</i></td></tr>
<tr><th id="15137">15137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_IN_LEN" data-ref="_M/MC_CMD_XPM_READ_BYTES_IN_LEN">MC_CMD_XPM_READ_BYTES_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="15138">15138</th><td><i>/* Start address (byte) */</i></td></tr>
<tr><th id="15139">15139</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_IN_ADDR_OFST" data-ref="_M/MC_CMD_XPM_READ_BYTES_IN_ADDR_OFST">MC_CMD_XPM_READ_BYTES_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="15140">15140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_IN_ADDR_LEN" data-ref="_M/MC_CMD_XPM_READ_BYTES_IN_ADDR_LEN">MC_CMD_XPM_READ_BYTES_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="15141">15141</th><td><i>/* Count (bytes) */</i></td></tr>
<tr><th id="15142">15142</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_IN_COUNT_OFST" data-ref="_M/MC_CMD_XPM_READ_BYTES_IN_COUNT_OFST">MC_CMD_XPM_READ_BYTES_IN_COUNT_OFST</dfn> 4</u></td></tr>
<tr><th id="15143">15143</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_IN_COUNT_LEN" data-ref="_M/MC_CMD_XPM_READ_BYTES_IN_COUNT_LEN">MC_CMD_XPM_READ_BYTES_IN_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="15144">15144</th><td></td></tr>
<tr><th id="15145">15145</th><td><i>/* MC_CMD_XPM_READ_BYTES_OUT msgresponse */</i></td></tr>
<tr><th id="15146">15146</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_OUT_LENMIN" data-ref="_M/MC_CMD_XPM_READ_BYTES_OUT_LENMIN">MC_CMD_XPM_READ_BYTES_OUT_LENMIN</dfn> 0</u></td></tr>
<tr><th id="15147">15147</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_OUT_LENMAX" data-ref="_M/MC_CMD_XPM_READ_BYTES_OUT_LENMAX">MC_CMD_XPM_READ_BYTES_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="15148">15148</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_OUT_LEN" data-ref="_M/MC_CMD_XPM_READ_BYTES_OUT_LEN">MC_CMD_XPM_READ_BYTES_OUT_LEN</dfn>(num) (0+1*(num))</u></td></tr>
<tr><th id="15149">15149</th><td><i>/* Data */</i></td></tr>
<tr><th id="15150">15150</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_OUT_DATA_OFST" data-ref="_M/MC_CMD_XPM_READ_BYTES_OUT_DATA_OFST">MC_CMD_XPM_READ_BYTES_OUT_DATA_OFST</dfn> 0</u></td></tr>
<tr><th id="15151">15151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_OUT_DATA_LEN" data-ref="_M/MC_CMD_XPM_READ_BYTES_OUT_DATA_LEN">MC_CMD_XPM_READ_BYTES_OUT_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="15152">15152</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_OUT_DATA_MINNUM" data-ref="_M/MC_CMD_XPM_READ_BYTES_OUT_DATA_MINNUM">MC_CMD_XPM_READ_BYTES_OUT_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="15153">15153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_BYTES_OUT_DATA_MAXNUM" data-ref="_M/MC_CMD_XPM_READ_BYTES_OUT_DATA_MAXNUM">MC_CMD_XPM_READ_BYTES_OUT_DATA_MAXNUM</dfn> 252</u></td></tr>
<tr><th id="15154">15154</th><td></td></tr>
<tr><th id="15155">15155</th><td></td></tr>
<tr><th id="15156">15156</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15157">15157</th><td><i>/* MC_CMD_XPM_WRITE_BYTES</i></td></tr>
<tr><th id="15158">15158</th><td><i> * Write XPM memory</i></td></tr>
<tr><th id="15159">15159</th><td><i> */</i></td></tr>
<tr><th id="15160">15160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES" data-ref="_M/MC_CMD_XPM_WRITE_BYTES">MC_CMD_XPM_WRITE_BYTES</dfn> 0x104</u></td></tr>
<tr><th id="15161">15161</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x104_PRIVILEGE_CTG">MC_CMD_0x104_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15162">15162</th><td></td></tr>
<tr><th id="15163">15163</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x104_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x104_PRIVILEGE_CTG">MC_CMD_0x104_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="15164">15164</th><td></td></tr>
<tr><th id="15165">15165</th><td><i>/* MC_CMD_XPM_WRITE_BYTES_IN msgrequest */</i></td></tr>
<tr><th id="15166">15166</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_LENMIN" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_LENMIN">MC_CMD_XPM_WRITE_BYTES_IN_LENMIN</dfn> 8</u></td></tr>
<tr><th id="15167">15167</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_LENMAX" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_LENMAX">MC_CMD_XPM_WRITE_BYTES_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="15168">15168</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_LEN" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_LEN">MC_CMD_XPM_WRITE_BYTES_IN_LEN</dfn>(num) (8+1*(num))</u></td></tr>
<tr><th id="15169">15169</th><td><i>/* Start address (byte) */</i></td></tr>
<tr><th id="15170">15170</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_ADDR_OFST" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_ADDR_OFST">MC_CMD_XPM_WRITE_BYTES_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="15171">15171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_ADDR_LEN" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_ADDR_LEN">MC_CMD_XPM_WRITE_BYTES_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="15172">15172</th><td><i>/* Count (bytes) */</i></td></tr>
<tr><th id="15173">15173</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_COUNT_OFST" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_COUNT_OFST">MC_CMD_XPM_WRITE_BYTES_IN_COUNT_OFST</dfn> 4</u></td></tr>
<tr><th id="15174">15174</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_COUNT_LEN" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_COUNT_LEN">MC_CMD_XPM_WRITE_BYTES_IN_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="15175">15175</th><td><i>/* Data */</i></td></tr>
<tr><th id="15176">15176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_DATA_OFST" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_DATA_OFST">MC_CMD_XPM_WRITE_BYTES_IN_DATA_OFST</dfn> 8</u></td></tr>
<tr><th id="15177">15177</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_DATA_LEN" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_DATA_LEN">MC_CMD_XPM_WRITE_BYTES_IN_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="15178">15178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_DATA_MINNUM" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_DATA_MINNUM">MC_CMD_XPM_WRITE_BYTES_IN_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="15179">15179</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_IN_DATA_MAXNUM" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_IN_DATA_MAXNUM">MC_CMD_XPM_WRITE_BYTES_IN_DATA_MAXNUM</dfn> 244</u></td></tr>
<tr><th id="15180">15180</th><td></td></tr>
<tr><th id="15181">15181</th><td><i>/* MC_CMD_XPM_WRITE_BYTES_OUT msgresponse */</i></td></tr>
<tr><th id="15182">15182</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_BYTES_OUT_LEN" data-ref="_M/MC_CMD_XPM_WRITE_BYTES_OUT_LEN">MC_CMD_XPM_WRITE_BYTES_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15183">15183</th><td></td></tr>
<tr><th id="15184">15184</th><td></td></tr>
<tr><th id="15185">15185</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15186">15186</th><td><i>/* MC_CMD_XPM_READ_SECTOR</i></td></tr>
<tr><th id="15187">15187</th><td><i> * Read XPM sector</i></td></tr>
<tr><th id="15188">15188</th><td><i> */</i></td></tr>
<tr><th id="15189">15189</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR" data-ref="_M/MC_CMD_XPM_READ_SECTOR">MC_CMD_XPM_READ_SECTOR</dfn> 0x105</u></td></tr>
<tr><th id="15190">15190</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x105_PRIVILEGE_CTG">MC_CMD_0x105_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15191">15191</th><td></td></tr>
<tr><th id="15192">15192</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x105_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x105_PRIVILEGE_CTG">MC_CMD_0x105_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="15193">15193</th><td></td></tr>
<tr><th id="15194">15194</th><td><i>/* MC_CMD_XPM_READ_SECTOR_IN msgrequest */</i></td></tr>
<tr><th id="15195">15195</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_IN_LEN" data-ref="_M/MC_CMD_XPM_READ_SECTOR_IN_LEN">MC_CMD_XPM_READ_SECTOR_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="15196">15196</th><td><i>/* Sector index */</i></td></tr>
<tr><th id="15197">15197</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_IN_INDEX_OFST" data-ref="_M/MC_CMD_XPM_READ_SECTOR_IN_INDEX_OFST">MC_CMD_XPM_READ_SECTOR_IN_INDEX_OFST</dfn> 0</u></td></tr>
<tr><th id="15198">15198</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_IN_INDEX_LEN" data-ref="_M/MC_CMD_XPM_READ_SECTOR_IN_INDEX_LEN">MC_CMD_XPM_READ_SECTOR_IN_INDEX_LEN</dfn> 4</u></td></tr>
<tr><th id="15199">15199</th><td><i>/* Sector size */</i></td></tr>
<tr><th id="15200">15200</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_IN_SIZE_OFST" data-ref="_M/MC_CMD_XPM_READ_SECTOR_IN_SIZE_OFST">MC_CMD_XPM_READ_SECTOR_IN_SIZE_OFST</dfn> 4</u></td></tr>
<tr><th id="15201">15201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_IN_SIZE_LEN" data-ref="_M/MC_CMD_XPM_READ_SECTOR_IN_SIZE_LEN">MC_CMD_XPM_READ_SECTOR_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="15202">15202</th><td></td></tr>
<tr><th id="15203">15203</th><td><i>/* MC_CMD_XPM_READ_SECTOR_OUT msgresponse */</i></td></tr>
<tr><th id="15204">15204</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_LENMIN" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_LENMIN">MC_CMD_XPM_READ_SECTOR_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="15205">15205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_LENMAX" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_LENMAX">MC_CMD_XPM_READ_SECTOR_OUT_LENMAX</dfn> 36</u></td></tr>
<tr><th id="15206">15206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_LEN" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_LEN">MC_CMD_XPM_READ_SECTOR_OUT_LEN</dfn>(num) (4+1*(num))</u></td></tr>
<tr><th id="15207">15207</th><td><i>/* Sector type */</i></td></tr>
<tr><th id="15208">15208</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_TYPE_OFST" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_TYPE_OFST">MC_CMD_XPM_READ_SECTOR_OUT_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="15209">15209</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_TYPE_LEN" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_TYPE_LEN">MC_CMD_XPM_READ_SECTOR_OUT_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="15210">15210</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_BLANK" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_BLANK">MC_CMD_XPM_READ_SECTOR_OUT_BLANK</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="15211">15211</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_CRYPTO_KEY_128" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_CRYPTO_KEY_128">MC_CMD_XPM_READ_SECTOR_OUT_CRYPTO_KEY_128</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="15212">15212</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_CRYPTO_KEY_256" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_CRYPTO_KEY_256">MC_CMD_XPM_READ_SECTOR_OUT_CRYPTO_KEY_256</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="15213">15213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_CRYPTO_DATA" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_CRYPTO_DATA">MC_CMD_XPM_READ_SECTOR_OUT_CRYPTO_DATA</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="15214">15214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_INVALID" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_INVALID">MC_CMD_XPM_READ_SECTOR_OUT_INVALID</dfn> 0xff /* enum */</u></td></tr>
<tr><th id="15215">15215</th><td><i>/* Sector data */</i></td></tr>
<tr><th id="15216">15216</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_DATA_OFST" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_DATA_OFST">MC_CMD_XPM_READ_SECTOR_OUT_DATA_OFST</dfn> 4</u></td></tr>
<tr><th id="15217">15217</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_DATA_LEN" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_DATA_LEN">MC_CMD_XPM_READ_SECTOR_OUT_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="15218">15218</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_DATA_MINNUM" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_DATA_MINNUM">MC_CMD_XPM_READ_SECTOR_OUT_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="15219">15219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_READ_SECTOR_OUT_DATA_MAXNUM" data-ref="_M/MC_CMD_XPM_READ_SECTOR_OUT_DATA_MAXNUM">MC_CMD_XPM_READ_SECTOR_OUT_DATA_MAXNUM</dfn> 32</u></td></tr>
<tr><th id="15220">15220</th><td></td></tr>
<tr><th id="15221">15221</th><td></td></tr>
<tr><th id="15222">15222</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15223">15223</th><td><i>/* MC_CMD_XPM_WRITE_SECTOR</i></td></tr>
<tr><th id="15224">15224</th><td><i> * Write XPM sector</i></td></tr>
<tr><th id="15225">15225</th><td><i> */</i></td></tr>
<tr><th id="15226">15226</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR">MC_CMD_XPM_WRITE_SECTOR</dfn> 0x106</u></td></tr>
<tr><th id="15227">15227</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x106_PRIVILEGE_CTG">MC_CMD_0x106_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15228">15228</th><td></td></tr>
<tr><th id="15229">15229</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x106_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x106_PRIVILEGE_CTG">MC_CMD_0x106_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="15230">15230</th><td></td></tr>
<tr><th id="15231">15231</th><td><i>/* MC_CMD_XPM_WRITE_SECTOR_IN msgrequest */</i></td></tr>
<tr><th id="15232">15232</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_LENMIN" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_LENMIN">MC_CMD_XPM_WRITE_SECTOR_IN_LENMIN</dfn> 12</u></td></tr>
<tr><th id="15233">15233</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_LENMAX" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_LENMAX">MC_CMD_XPM_WRITE_SECTOR_IN_LENMAX</dfn> 44</u></td></tr>
<tr><th id="15234">15234</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_LEN" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_LEN">MC_CMD_XPM_WRITE_SECTOR_IN_LEN</dfn>(num) (12+1*(num))</u></td></tr>
<tr><th id="15235">15235</th><td><i>/* If writing fails due to an uncorrectable error, try up to RETRIES following</i></td></tr>
<tr><th id="15236">15236</th><td><i> * sectors (or until no more space available). If 0, only one write attempt is</i></td></tr>
<tr><th id="15237">15237</th><td><i> * made. Note that uncorrectable errors are unlikely, thanks to XPM self-repair</i></td></tr>
<tr><th id="15238">15238</th><td><i> * mechanism.</i></td></tr>
<tr><th id="15239">15239</th><td><i> */</i></td></tr>
<tr><th id="15240">15240</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_RETRIES_OFST" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_RETRIES_OFST">MC_CMD_XPM_WRITE_SECTOR_IN_RETRIES_OFST</dfn> 0</u></td></tr>
<tr><th id="15241">15241</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_RETRIES_LEN" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_RETRIES_LEN">MC_CMD_XPM_WRITE_SECTOR_IN_RETRIES_LEN</dfn> 1</u></td></tr>
<tr><th id="15242">15242</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_RESERVED_OFST" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_RESERVED_OFST">MC_CMD_XPM_WRITE_SECTOR_IN_RESERVED_OFST</dfn> 1</u></td></tr>
<tr><th id="15243">15243</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_RESERVED_LEN" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_RESERVED_LEN">MC_CMD_XPM_WRITE_SECTOR_IN_RESERVED_LEN</dfn> 3</u></td></tr>
<tr><th id="15244">15244</th><td><i>/* Sector type */</i></td></tr>
<tr><th id="15245">15245</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_TYPE_OFST" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_TYPE_OFST">MC_CMD_XPM_WRITE_SECTOR_IN_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="15246">15246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_TYPE_LEN" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_TYPE_LEN">MC_CMD_XPM_WRITE_SECTOR_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="15247">15247</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="15248">15248</th><td><i>/*               MC_CMD_XPM_READ_SECTOR/MC_CMD_XPM_READ_SECTOR_OUT/TYPE */</i></td></tr>
<tr><th id="15249">15249</th><td><i>/* Sector size */</i></td></tr>
<tr><th id="15250">15250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_SIZE_OFST" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_SIZE_OFST">MC_CMD_XPM_WRITE_SECTOR_IN_SIZE_OFST</dfn> 8</u></td></tr>
<tr><th id="15251">15251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_SIZE_LEN" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_SIZE_LEN">MC_CMD_XPM_WRITE_SECTOR_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="15252">15252</th><td><i>/* Sector data */</i></td></tr>
<tr><th id="15253">15253</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_DATA_OFST" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_DATA_OFST">MC_CMD_XPM_WRITE_SECTOR_IN_DATA_OFST</dfn> 12</u></td></tr>
<tr><th id="15254">15254</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_DATA_LEN" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_DATA_LEN">MC_CMD_XPM_WRITE_SECTOR_IN_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="15255">15255</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_DATA_MINNUM" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_DATA_MINNUM">MC_CMD_XPM_WRITE_SECTOR_IN_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="15256">15256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_IN_DATA_MAXNUM" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_IN_DATA_MAXNUM">MC_CMD_XPM_WRITE_SECTOR_IN_DATA_MAXNUM</dfn> 32</u></td></tr>
<tr><th id="15257">15257</th><td></td></tr>
<tr><th id="15258">15258</th><td><i>/* MC_CMD_XPM_WRITE_SECTOR_OUT msgresponse */</i></td></tr>
<tr><th id="15259">15259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_OUT_LEN" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_OUT_LEN">MC_CMD_XPM_WRITE_SECTOR_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="15260">15260</th><td><i>/* New sector index */</i></td></tr>
<tr><th id="15261">15261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_OUT_INDEX_OFST" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_OUT_INDEX_OFST">MC_CMD_XPM_WRITE_SECTOR_OUT_INDEX_OFST</dfn> 0</u></td></tr>
<tr><th id="15262">15262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_SECTOR_OUT_INDEX_LEN" data-ref="_M/MC_CMD_XPM_WRITE_SECTOR_OUT_INDEX_LEN">MC_CMD_XPM_WRITE_SECTOR_OUT_INDEX_LEN</dfn> 4</u></td></tr>
<tr><th id="15263">15263</th><td></td></tr>
<tr><th id="15264">15264</th><td></td></tr>
<tr><th id="15265">15265</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15266">15266</th><td><i>/* MC_CMD_XPM_INVALIDATE_SECTOR</i></td></tr>
<tr><th id="15267">15267</th><td><i> * Invalidate XPM sector</i></td></tr>
<tr><th id="15268">15268</th><td><i> */</i></td></tr>
<tr><th id="15269">15269</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_INVALIDATE_SECTOR" data-ref="_M/MC_CMD_XPM_INVALIDATE_SECTOR">MC_CMD_XPM_INVALIDATE_SECTOR</dfn> 0x107</u></td></tr>
<tr><th id="15270">15270</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x107_PRIVILEGE_CTG">MC_CMD_0x107_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15271">15271</th><td></td></tr>
<tr><th id="15272">15272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x107_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x107_PRIVILEGE_CTG">MC_CMD_0x107_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="15273">15273</th><td></td></tr>
<tr><th id="15274">15274</th><td><i>/* MC_CMD_XPM_INVALIDATE_SECTOR_IN msgrequest */</i></td></tr>
<tr><th id="15275">15275</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_INVALIDATE_SECTOR_IN_LEN" data-ref="_M/MC_CMD_XPM_INVALIDATE_SECTOR_IN_LEN">MC_CMD_XPM_INVALIDATE_SECTOR_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="15276">15276</th><td><i>/* Sector index */</i></td></tr>
<tr><th id="15277">15277</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_INVALIDATE_SECTOR_IN_INDEX_OFST" data-ref="_M/MC_CMD_XPM_INVALIDATE_SECTOR_IN_INDEX_OFST">MC_CMD_XPM_INVALIDATE_SECTOR_IN_INDEX_OFST</dfn> 0</u></td></tr>
<tr><th id="15278">15278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_INVALIDATE_SECTOR_IN_INDEX_LEN" data-ref="_M/MC_CMD_XPM_INVALIDATE_SECTOR_IN_INDEX_LEN">MC_CMD_XPM_INVALIDATE_SECTOR_IN_INDEX_LEN</dfn> 4</u></td></tr>
<tr><th id="15279">15279</th><td></td></tr>
<tr><th id="15280">15280</th><td><i>/* MC_CMD_XPM_INVALIDATE_SECTOR_OUT msgresponse */</i></td></tr>
<tr><th id="15281">15281</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_INVALIDATE_SECTOR_OUT_LEN" data-ref="_M/MC_CMD_XPM_INVALIDATE_SECTOR_OUT_LEN">MC_CMD_XPM_INVALIDATE_SECTOR_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15282">15282</th><td></td></tr>
<tr><th id="15283">15283</th><td></td></tr>
<tr><th id="15284">15284</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15285">15285</th><td><i>/* MC_CMD_XPM_BLANK_CHECK</i></td></tr>
<tr><th id="15286">15286</th><td><i> * Blank-check XPM memory and report bad locations</i></td></tr>
<tr><th id="15287">15287</th><td><i> */</i></td></tr>
<tr><th id="15288">15288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK" data-ref="_M/MC_CMD_XPM_BLANK_CHECK">MC_CMD_XPM_BLANK_CHECK</dfn> 0x108</u></td></tr>
<tr><th id="15289">15289</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x108_PRIVILEGE_CTG">MC_CMD_0x108_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15290">15290</th><td></td></tr>
<tr><th id="15291">15291</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x108_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x108_PRIVILEGE_CTG">MC_CMD_0x108_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="15292">15292</th><td></td></tr>
<tr><th id="15293">15293</th><td><i>/* MC_CMD_XPM_BLANK_CHECK_IN msgrequest */</i></td></tr>
<tr><th id="15294">15294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_IN_LEN" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_IN_LEN">MC_CMD_XPM_BLANK_CHECK_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="15295">15295</th><td><i>/* Start address (byte) */</i></td></tr>
<tr><th id="15296">15296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_IN_ADDR_OFST" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_IN_ADDR_OFST">MC_CMD_XPM_BLANK_CHECK_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="15297">15297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_IN_ADDR_LEN" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_IN_ADDR_LEN">MC_CMD_XPM_BLANK_CHECK_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="15298">15298</th><td><i>/* Count (bytes) */</i></td></tr>
<tr><th id="15299">15299</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_IN_COUNT_OFST" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_IN_COUNT_OFST">MC_CMD_XPM_BLANK_CHECK_IN_COUNT_OFST</dfn> 4</u></td></tr>
<tr><th id="15300">15300</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_IN_COUNT_LEN" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_IN_COUNT_LEN">MC_CMD_XPM_BLANK_CHECK_IN_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="15301">15301</th><td></td></tr>
<tr><th id="15302">15302</th><td><i>/* MC_CMD_XPM_BLANK_CHECK_OUT msgresponse */</i></td></tr>
<tr><th id="15303">15303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_OUT_LENMIN" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_OUT_LENMIN">MC_CMD_XPM_BLANK_CHECK_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="15304">15304</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_OUT_LENMAX" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_OUT_LENMAX">MC_CMD_XPM_BLANK_CHECK_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="15305">15305</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_OUT_LEN" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_OUT_LEN">MC_CMD_XPM_BLANK_CHECK_OUT_LEN</dfn>(num) (4+2*(num))</u></td></tr>
<tr><th id="15306">15306</th><td><i>/* Total number of bad (non-blank) locations */</i></td></tr>
<tr><th id="15307">15307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_COUNT_OFST" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_COUNT_OFST">MC_CMD_XPM_BLANK_CHECK_OUT_BAD_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="15308">15308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_COUNT_LEN" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_COUNT_LEN">MC_CMD_XPM_BLANK_CHECK_OUT_BAD_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="15309">15309</th><td><i>/* Addresses of bad locations (may be less than BAD_COUNT, if all cannot fit</i></td></tr>
<tr><th id="15310">15310</th><td><i> * into MCDI response)</i></td></tr>
<tr><th id="15311">15311</th><td><i> */</i></td></tr>
<tr><th id="15312">15312</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_OFST" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_OFST">MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="15313">15313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_LEN" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_LEN">MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_LEN</dfn> 2</u></td></tr>
<tr><th id="15314">15314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_MINNUM" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_MINNUM">MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_MINNUM</dfn> 0</u></td></tr>
<tr><th id="15315">15315</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_MAXNUM" data-ref="_M/MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_MAXNUM">MC_CMD_XPM_BLANK_CHECK_OUT_BAD_ADDR_MAXNUM</dfn> 124</u></td></tr>
<tr><th id="15316">15316</th><td></td></tr>
<tr><th id="15317">15317</th><td></td></tr>
<tr><th id="15318">15318</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15319">15319</th><td><i>/* MC_CMD_XPM_REPAIR</i></td></tr>
<tr><th id="15320">15320</th><td><i> * Blank-check and repair XPM memory</i></td></tr>
<tr><th id="15321">15321</th><td><i> */</i></td></tr>
<tr><th id="15322">15322</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_REPAIR" data-ref="_M/MC_CMD_XPM_REPAIR">MC_CMD_XPM_REPAIR</dfn> 0x109</u></td></tr>
<tr><th id="15323">15323</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x109_PRIVILEGE_CTG">MC_CMD_0x109_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15324">15324</th><td></td></tr>
<tr><th id="15325">15325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x109_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x109_PRIVILEGE_CTG">MC_CMD_0x109_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="15326">15326</th><td></td></tr>
<tr><th id="15327">15327</th><td><i>/* MC_CMD_XPM_REPAIR_IN msgrequest */</i></td></tr>
<tr><th id="15328">15328</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_REPAIR_IN_LEN" data-ref="_M/MC_CMD_XPM_REPAIR_IN_LEN">MC_CMD_XPM_REPAIR_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="15329">15329</th><td><i>/* Start address (byte) */</i></td></tr>
<tr><th id="15330">15330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_REPAIR_IN_ADDR_OFST" data-ref="_M/MC_CMD_XPM_REPAIR_IN_ADDR_OFST">MC_CMD_XPM_REPAIR_IN_ADDR_OFST</dfn> 0</u></td></tr>
<tr><th id="15331">15331</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_REPAIR_IN_ADDR_LEN" data-ref="_M/MC_CMD_XPM_REPAIR_IN_ADDR_LEN">MC_CMD_XPM_REPAIR_IN_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="15332">15332</th><td><i>/* Count (bytes) */</i></td></tr>
<tr><th id="15333">15333</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_REPAIR_IN_COUNT_OFST" data-ref="_M/MC_CMD_XPM_REPAIR_IN_COUNT_OFST">MC_CMD_XPM_REPAIR_IN_COUNT_OFST</dfn> 4</u></td></tr>
<tr><th id="15334">15334</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_REPAIR_IN_COUNT_LEN" data-ref="_M/MC_CMD_XPM_REPAIR_IN_COUNT_LEN">MC_CMD_XPM_REPAIR_IN_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="15335">15335</th><td></td></tr>
<tr><th id="15336">15336</th><td><i>/* MC_CMD_XPM_REPAIR_OUT msgresponse */</i></td></tr>
<tr><th id="15337">15337</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_REPAIR_OUT_LEN" data-ref="_M/MC_CMD_XPM_REPAIR_OUT_LEN">MC_CMD_XPM_REPAIR_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15338">15338</th><td></td></tr>
<tr><th id="15339">15339</th><td></td></tr>
<tr><th id="15340">15340</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15341">15341</th><td><i>/* MC_CMD_XPM_DECODER_TEST</i></td></tr>
<tr><th id="15342">15342</th><td><i> * Test XPM memory address decoders for gross manufacturing defects. Can only</i></td></tr>
<tr><th id="15343">15343</th><td><i> * be performed on an unprogrammed part.</i></td></tr>
<tr><th id="15344">15344</th><td><i> */</i></td></tr>
<tr><th id="15345">15345</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_DECODER_TEST" data-ref="_M/MC_CMD_XPM_DECODER_TEST">MC_CMD_XPM_DECODER_TEST</dfn> 0x10a</u></td></tr>
<tr><th id="15346">15346</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x10a_PRIVILEGE_CTG">MC_CMD_0x10a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15347">15347</th><td></td></tr>
<tr><th id="15348">15348</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x10a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x10a_PRIVILEGE_CTG">MC_CMD_0x10a_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="15349">15349</th><td></td></tr>
<tr><th id="15350">15350</th><td><i>/* MC_CMD_XPM_DECODER_TEST_IN msgrequest */</i></td></tr>
<tr><th id="15351">15351</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_DECODER_TEST_IN_LEN" data-ref="_M/MC_CMD_XPM_DECODER_TEST_IN_LEN">MC_CMD_XPM_DECODER_TEST_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="15352">15352</th><td></td></tr>
<tr><th id="15353">15353</th><td><i>/* MC_CMD_XPM_DECODER_TEST_OUT msgresponse */</i></td></tr>
<tr><th id="15354">15354</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_DECODER_TEST_OUT_LEN" data-ref="_M/MC_CMD_XPM_DECODER_TEST_OUT_LEN">MC_CMD_XPM_DECODER_TEST_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15355">15355</th><td></td></tr>
<tr><th id="15356">15356</th><td></td></tr>
<tr><th id="15357">15357</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15358">15358</th><td><i>/* MC_CMD_XPM_WRITE_TEST</i></td></tr>
<tr><th id="15359">15359</th><td><i> * XPM memory write test. Test XPM write logic for gross manufacturing defects</i></td></tr>
<tr><th id="15360">15360</th><td><i> * by writing to a dedicated test row. There are 16 locations in the test row</i></td></tr>
<tr><th id="15361">15361</th><td><i> * and the test can only be performed on locations that have not been</i></td></tr>
<tr><th id="15362">15362</th><td><i> * previously used (i.e. can be run at most 16 times). The test will pick the</i></td></tr>
<tr><th id="15363">15363</th><td><i> * first available location to use, or fail with ENOSPC if none left.</i></td></tr>
<tr><th id="15364">15364</th><td><i> */</i></td></tr>
<tr><th id="15365">15365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_TEST" data-ref="_M/MC_CMD_XPM_WRITE_TEST">MC_CMD_XPM_WRITE_TEST</dfn> 0x10b</u></td></tr>
<tr><th id="15366">15366</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x10b_PRIVILEGE_CTG">MC_CMD_0x10b_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15367">15367</th><td></td></tr>
<tr><th id="15368">15368</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x10b_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x10b_PRIVILEGE_CTG">MC_CMD_0x10b_PRIVILEGE_CTG</dfn> SRIOV_CTG_INSECURE</u></td></tr>
<tr><th id="15369">15369</th><td></td></tr>
<tr><th id="15370">15370</th><td><i>/* MC_CMD_XPM_WRITE_TEST_IN msgrequest */</i></td></tr>
<tr><th id="15371">15371</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_TEST_IN_LEN" data-ref="_M/MC_CMD_XPM_WRITE_TEST_IN_LEN">MC_CMD_XPM_WRITE_TEST_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="15372">15372</th><td></td></tr>
<tr><th id="15373">15373</th><td><i>/* MC_CMD_XPM_WRITE_TEST_OUT msgresponse */</i></td></tr>
<tr><th id="15374">15374</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_WRITE_TEST_OUT_LEN" data-ref="_M/MC_CMD_XPM_WRITE_TEST_OUT_LEN">MC_CMD_XPM_WRITE_TEST_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15375">15375</th><td></td></tr>
<tr><th id="15376">15376</th><td></td></tr>
<tr><th id="15377">15377</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15378">15378</th><td><i>/* MC_CMD_EXEC_SIGNED</i></td></tr>
<tr><th id="15379">15379</th><td><i> * Check the CMAC of the contents of IMEM and DMEM against the value supplied</i></td></tr>
<tr><th id="15380">15380</th><td><i> * and if correct begin execution from the start of IMEM. The caller supplies a</i></td></tr>
<tr><th id="15381">15381</th><td><i> * key ID, the length of IMEM and DMEM to validate and the expected CMAC. CMAC</i></td></tr>
<tr><th id="15382">15382</th><td><i> * computation runs from the start of IMEM, and from the start of DMEM + 16k,</i></td></tr>
<tr><th id="15383">15383</th><td><i> * to match flash booting. The command will respond with EINVAL if the CMAC</i></td></tr>
<tr><th id="15384">15384</th><td><i> * does match, otherwise it will respond with success before it jumps to IMEM.</i></td></tr>
<tr><th id="15385">15385</th><td><i> */</i></td></tr>
<tr><th id="15386">15386</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED" data-ref="_M/MC_CMD_EXEC_SIGNED">MC_CMD_EXEC_SIGNED</dfn> 0x10c</u></td></tr>
<tr><th id="15387">15387</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x10c_PRIVILEGE_CTG">MC_CMD_0x10c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15388">15388</th><td></td></tr>
<tr><th id="15389">15389</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x10c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x10c_PRIVILEGE_CTG">MC_CMD_0x10c_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15390">15390</th><td></td></tr>
<tr><th id="15391">15391</th><td><i>/* MC_CMD_EXEC_SIGNED_IN msgrequest */</i></td></tr>
<tr><th id="15392">15392</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_IN_LEN" data-ref="_M/MC_CMD_EXEC_SIGNED_IN_LEN">MC_CMD_EXEC_SIGNED_IN_LEN</dfn> 28</u></td></tr>
<tr><th id="15393">15393</th><td><i>/* the length of code to include in the CMAC */</i></td></tr>
<tr><th id="15394">15394</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_IN_CODELEN_OFST" data-ref="_M/MC_CMD_EXEC_SIGNED_IN_CODELEN_OFST">MC_CMD_EXEC_SIGNED_IN_CODELEN_OFST</dfn> 0</u></td></tr>
<tr><th id="15395">15395</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_IN_CODELEN_LEN" data-ref="_M/MC_CMD_EXEC_SIGNED_IN_CODELEN_LEN">MC_CMD_EXEC_SIGNED_IN_CODELEN_LEN</dfn> 4</u></td></tr>
<tr><th id="15396">15396</th><td><i>/* the length of date to include in the CMAC */</i></td></tr>
<tr><th id="15397">15397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_IN_DATALEN_OFST" data-ref="_M/MC_CMD_EXEC_SIGNED_IN_DATALEN_OFST">MC_CMD_EXEC_SIGNED_IN_DATALEN_OFST</dfn> 4</u></td></tr>
<tr><th id="15398">15398</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_IN_DATALEN_LEN" data-ref="_M/MC_CMD_EXEC_SIGNED_IN_DATALEN_LEN">MC_CMD_EXEC_SIGNED_IN_DATALEN_LEN</dfn> 4</u></td></tr>
<tr><th id="15399">15399</th><td><i>/* the XPM sector containing the key to use */</i></td></tr>
<tr><th id="15400">15400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_IN_KEYSECTOR_OFST" data-ref="_M/MC_CMD_EXEC_SIGNED_IN_KEYSECTOR_OFST">MC_CMD_EXEC_SIGNED_IN_KEYSECTOR_OFST</dfn> 8</u></td></tr>
<tr><th id="15401">15401</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_IN_KEYSECTOR_LEN" data-ref="_M/MC_CMD_EXEC_SIGNED_IN_KEYSECTOR_LEN">MC_CMD_EXEC_SIGNED_IN_KEYSECTOR_LEN</dfn> 4</u></td></tr>
<tr><th id="15402">15402</th><td><i>/* the expected CMAC value */</i></td></tr>
<tr><th id="15403">15403</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_IN_CMAC_OFST" data-ref="_M/MC_CMD_EXEC_SIGNED_IN_CMAC_OFST">MC_CMD_EXEC_SIGNED_IN_CMAC_OFST</dfn> 12</u></td></tr>
<tr><th id="15404">15404</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_IN_CMAC_LEN" data-ref="_M/MC_CMD_EXEC_SIGNED_IN_CMAC_LEN">MC_CMD_EXEC_SIGNED_IN_CMAC_LEN</dfn> 16</u></td></tr>
<tr><th id="15405">15405</th><td></td></tr>
<tr><th id="15406">15406</th><td><i>/* MC_CMD_EXEC_SIGNED_OUT msgresponse */</i></td></tr>
<tr><th id="15407">15407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_EXEC_SIGNED_OUT_LEN" data-ref="_M/MC_CMD_EXEC_SIGNED_OUT_LEN">MC_CMD_EXEC_SIGNED_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15408">15408</th><td></td></tr>
<tr><th id="15409">15409</th><td></td></tr>
<tr><th id="15410">15410</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15411">15411</th><td><i>/* MC_CMD_PREPARE_SIGNED</i></td></tr>
<tr><th id="15412">15412</th><td><i> * Prepare to upload a signed image. This will scrub the specified length of</i></td></tr>
<tr><th id="15413">15413</th><td><i> * the data region, which must be at least as large as the DATALEN supplied to</i></td></tr>
<tr><th id="15414">15414</th><td><i> * MC_CMD_EXEC_SIGNED.</i></td></tr>
<tr><th id="15415">15415</th><td><i> */</i></td></tr>
<tr><th id="15416">15416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PREPARE_SIGNED" data-ref="_M/MC_CMD_PREPARE_SIGNED">MC_CMD_PREPARE_SIGNED</dfn> 0x10d</u></td></tr>
<tr><th id="15417">15417</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x10d_PRIVILEGE_CTG">MC_CMD_0x10d_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15418">15418</th><td></td></tr>
<tr><th id="15419">15419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x10d_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x10d_PRIVILEGE_CTG">MC_CMD_0x10d_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15420">15420</th><td></td></tr>
<tr><th id="15421">15421</th><td><i>/* MC_CMD_PREPARE_SIGNED_IN msgrequest */</i></td></tr>
<tr><th id="15422">15422</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PREPARE_SIGNED_IN_LEN" data-ref="_M/MC_CMD_PREPARE_SIGNED_IN_LEN">MC_CMD_PREPARE_SIGNED_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="15423">15423</th><td><i>/* the length of data area to clear */</i></td></tr>
<tr><th id="15424">15424</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PREPARE_SIGNED_IN_DATALEN_OFST" data-ref="_M/MC_CMD_PREPARE_SIGNED_IN_DATALEN_OFST">MC_CMD_PREPARE_SIGNED_IN_DATALEN_OFST</dfn> 0</u></td></tr>
<tr><th id="15425">15425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PREPARE_SIGNED_IN_DATALEN_LEN" data-ref="_M/MC_CMD_PREPARE_SIGNED_IN_DATALEN_LEN">MC_CMD_PREPARE_SIGNED_IN_DATALEN_LEN</dfn> 4</u></td></tr>
<tr><th id="15426">15426</th><td></td></tr>
<tr><th id="15427">15427</th><td><i>/* MC_CMD_PREPARE_SIGNED_OUT msgresponse */</i></td></tr>
<tr><th id="15428">15428</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_PREPARE_SIGNED_OUT_LEN" data-ref="_M/MC_CMD_PREPARE_SIGNED_OUT_LEN">MC_CMD_PREPARE_SIGNED_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15429">15429</th><td></td></tr>
<tr><th id="15430">15430</th><td></td></tr>
<tr><th id="15431">15431</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15432">15432</th><td><i>/* MC_CMD_SET_SECURITY_RULE</i></td></tr>
<tr><th id="15433">15433</th><td><i> * Set blacklist and/or whitelist action for a particular match criteria.</i></td></tr>
<tr><th id="15434">15434</th><td><i> * (Medford-only; for use by SolarSecure apps, not directly by drivers. See</i></td></tr>
<tr><th id="15435">15435</th><td><i> * SF-114946-SW.) NOTE - this message definition is provisional. It has not yet</i></td></tr>
<tr><th id="15436">15436</th><td><i> * been used in any released code and may change during development. This note</i></td></tr>
<tr><th id="15437">15437</th><td><i> * will be removed once it is regarded as stable.</i></td></tr>
<tr><th id="15438">15438</th><td><i> */</i></td></tr>
<tr><th id="15439">15439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE" data-ref="_M/MC_CMD_SET_SECURITY_RULE">MC_CMD_SET_SECURITY_RULE</dfn> 0x10f</u></td></tr>
<tr><th id="15440">15440</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x10f_PRIVILEGE_CTG">MC_CMD_0x10f_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15441">15441</th><td></td></tr>
<tr><th id="15442">15442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x10f_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x10f_PRIVILEGE_CTG">MC_CMD_0x10f_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15443">15443</th><td></td></tr>
<tr><th id="15444">15444</th><td><i>/* MC_CMD_SET_SECURITY_RULE_IN msgrequest */</i></td></tr>
<tr><th id="15445">15445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_LEN">MC_CMD_SET_SECURITY_RULE_IN_LEN</dfn> 92</u></td></tr>
<tr><th id="15446">15446</th><td><i>/* fields to include in match criteria */</i></td></tr>
<tr><th id="15447">15447</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_FIELDS_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_FIELDS_OFST">MC_CMD_SET_SECURITY_RULE_IN_MATCH_FIELDS_OFST</dfn> 0</u></td></tr>
<tr><th id="15448">15448</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_FIELDS_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_FIELDS_LEN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_FIELDS_LEN</dfn> 4</u></td></tr>
<tr><th id="15449">15449</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_IP_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_IP_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_IP_LBN</dfn> 0</u></td></tr>
<tr><th id="15450">15450</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_IP_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_IP_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15451">15451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_IP_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_IP_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_IP_LBN</dfn> 1</u></td></tr>
<tr><th id="15452">15452</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_IP_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_IP_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_IP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15453">15453</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_MAC_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_MAC_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_MAC_LBN</dfn> 2</u></td></tr>
<tr><th id="15454">15454</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_MAC_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_MAC_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15455">15455</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORT_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORT_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORT_LBN</dfn> 3</u></td></tr>
<tr><th id="15456">15456</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORT_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORT_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15457">15457</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_MAC_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_MAC_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_MAC_LBN</dfn> 4</u></td></tr>
<tr><th id="15458">15458</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_MAC_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_MAC_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_MAC_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15459">15459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORT_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORT_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORT_LBN</dfn> 5</u></td></tr>
<tr><th id="15460">15460</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORT_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORT_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15461">15461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_ETHER_TYPE_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_ETHER_TYPE_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_ETHER_TYPE_LBN</dfn> 6</u></td></tr>
<tr><th id="15462">15462</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_ETHER_TYPE_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_ETHER_TYPE_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_ETHER_TYPE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15463">15463</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_INNER_VLAN_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_INNER_VLAN_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_INNER_VLAN_LBN</dfn> 7</u></td></tr>
<tr><th id="15464">15464</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_INNER_VLAN_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_INNER_VLAN_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_INNER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15465">15465</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_OUTER_VLAN_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_OUTER_VLAN_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_OUTER_VLAN_LBN</dfn> 8</u></td></tr>
<tr><th id="15466">15466</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_OUTER_VLAN_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_OUTER_VLAN_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_OUTER_VLAN_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15467">15467</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_IP_PROTO_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_IP_PROTO_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_IP_PROTO_LBN</dfn> 9</u></td></tr>
<tr><th id="15468">15468</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_IP_PROTO_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_IP_PROTO_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_IP_PROTO_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15469">15469</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_PHYSICAL_PORT_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_PHYSICAL_PORT_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_PHYSICAL_PORT_LBN</dfn> 10</u></td></tr>
<tr><th id="15470">15470</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_PHYSICAL_PORT_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_PHYSICAL_PORT_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_PHYSICAL_PORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15471">15471</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_RESERVED_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_RESERVED_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_RESERVED_LBN</dfn> 11</u></td></tr>
<tr><th id="15472">15472</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_RESERVED_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_RESERVED_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_RESERVED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15473">15473</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_SUBNET_ID_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_SUBNET_ID_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_SUBNET_ID_LBN</dfn> 12</u></td></tr>
<tr><th id="15474">15474</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_SUBNET_ID_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_SUBNET_ID_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_SUBNET_ID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15475">15475</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORTRANGE_ID_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORTRANGE_ID_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORTRANGE_ID_LBN</dfn> 13</u></td></tr>
<tr><th id="15476">15476</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORTRANGE_ID_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORTRANGE_ID_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_REMOTE_PORTRANGE_ID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15477">15477</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORTRANGE_ID_LBN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORTRANGE_ID_LBN">MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORTRANGE_ID_LBN</dfn> 14</u></td></tr>
<tr><th id="15478">15478</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORTRANGE_ID_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORTRANGE_ID_WIDTH">MC_CMD_SET_SECURITY_RULE_IN_MATCH_LOCAL_PORTRANGE_ID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15479">15479</th><td><i>/* remote MAC address to match (as bytes in network order) */</i></td></tr>
<tr><th id="15480">15480</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_MAC_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_MAC_OFST">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_MAC_OFST</dfn> 4</u></td></tr>
<tr><th id="15481">15481</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_MAC_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_MAC_LEN">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="15482">15482</th><td><i>/* remote port to match (as bytes in network order) */</i></td></tr>
<tr><th id="15483">15483</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORT_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORT_OFST">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORT_OFST</dfn> 10</u></td></tr>
<tr><th id="15484">15484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORT_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORT_LEN">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="15485">15485</th><td><i>/* local MAC address to match (as bytes in network order) */</i></td></tr>
<tr><th id="15486">15486</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_MAC_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_MAC_OFST">MC_CMD_SET_SECURITY_RULE_IN_LOCAL_MAC_OFST</dfn> 12</u></td></tr>
<tr><th id="15487">15487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_MAC_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_MAC_LEN">MC_CMD_SET_SECURITY_RULE_IN_LOCAL_MAC_LEN</dfn> 6</u></td></tr>
<tr><th id="15488">15488</th><td><i>/* local port to match (as bytes in network order) */</i></td></tr>
<tr><th id="15489">15489</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORT_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORT_OFST">MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORT_OFST</dfn> 18</u></td></tr>
<tr><th id="15490">15490</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORT_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORT_LEN">MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="15491">15491</th><td><i>/* Ethernet type to match (as bytes in network order) */</i></td></tr>
<tr><th id="15492">15492</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_ETHER_TYPE_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_ETHER_TYPE_OFST">MC_CMD_SET_SECURITY_RULE_IN_ETHER_TYPE_OFST</dfn> 20</u></td></tr>
<tr><th id="15493">15493</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_ETHER_TYPE_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_ETHER_TYPE_LEN">MC_CMD_SET_SECURITY_RULE_IN_ETHER_TYPE_LEN</dfn> 2</u></td></tr>
<tr><th id="15494">15494</th><td><i>/* Inner VLAN tag to match (as bytes in network order) */</i></td></tr>
<tr><th id="15495">15495</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_INNER_VLAN_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_INNER_VLAN_OFST">MC_CMD_SET_SECURITY_RULE_IN_INNER_VLAN_OFST</dfn> 22</u></td></tr>
<tr><th id="15496">15496</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_INNER_VLAN_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_INNER_VLAN_LEN">MC_CMD_SET_SECURITY_RULE_IN_INNER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="15497">15497</th><td><i>/* Outer VLAN tag to match (as bytes in network order) */</i></td></tr>
<tr><th id="15498">15498</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_OUTER_VLAN_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_OUTER_VLAN_OFST">MC_CMD_SET_SECURITY_RULE_IN_OUTER_VLAN_OFST</dfn> 24</u></td></tr>
<tr><th id="15499">15499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_OUTER_VLAN_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_OUTER_VLAN_LEN">MC_CMD_SET_SECURITY_RULE_IN_OUTER_VLAN_LEN</dfn> 2</u></td></tr>
<tr><th id="15500">15500</th><td><i>/* IP protocol to match (in low byte; set high byte to 0) */</i></td></tr>
<tr><th id="15501">15501</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_IP_PROTO_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_IP_PROTO_OFST">MC_CMD_SET_SECURITY_RULE_IN_IP_PROTO_OFST</dfn> 26</u></td></tr>
<tr><th id="15502">15502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_IP_PROTO_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_IP_PROTO_LEN">MC_CMD_SET_SECURITY_RULE_IN_IP_PROTO_LEN</dfn> 2</u></td></tr>
<tr><th id="15503">15503</th><td><i>/* Physical port to match (as little-endian 32-bit value) */</i></td></tr>
<tr><th id="15504">15504</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_PHYSICAL_PORT_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_PHYSICAL_PORT_OFST">MC_CMD_SET_SECURITY_RULE_IN_PHYSICAL_PORT_OFST</dfn> 28</u></td></tr>
<tr><th id="15505">15505</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_PHYSICAL_PORT_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_PHYSICAL_PORT_LEN">MC_CMD_SET_SECURITY_RULE_IN_PHYSICAL_PORT_LEN</dfn> 4</u></td></tr>
<tr><th id="15506">15506</th><td><i>/* Reserved; set to 0 */</i></td></tr>
<tr><th id="15507">15507</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_RESERVED_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_RESERVED_OFST">MC_CMD_SET_SECURITY_RULE_IN_RESERVED_OFST</dfn> 32</u></td></tr>
<tr><th id="15508">15508</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_RESERVED_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_RESERVED_LEN">MC_CMD_SET_SECURITY_RULE_IN_RESERVED_LEN</dfn> 4</u></td></tr>
<tr><th id="15509">15509</th><td><i>/* remote IP address to match (as bytes in network order; set last 12 bytes to</i></td></tr>
<tr><th id="15510">15510</th><td><i> * 0 for IPv4 address)</i></td></tr>
<tr><th id="15511">15511</th><td><i> */</i></td></tr>
<tr><th id="15512">15512</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_IP_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_IP_OFST">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_IP_OFST</dfn> 36</u></td></tr>
<tr><th id="15513">15513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_IP_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_IP_LEN">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="15514">15514</th><td><i>/* local IP address to match (as bytes in network order; set last 12 bytes to 0</i></td></tr>
<tr><th id="15515">15515</th><td><i> * for IPv4 address)</i></td></tr>
<tr><th id="15516">15516</th><td><i> */</i></td></tr>
<tr><th id="15517">15517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_IP_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_IP_OFST">MC_CMD_SET_SECURITY_RULE_IN_LOCAL_IP_OFST</dfn> 52</u></td></tr>
<tr><th id="15518">15518</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_IP_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_IP_LEN">MC_CMD_SET_SECURITY_RULE_IN_LOCAL_IP_LEN</dfn> 16</u></td></tr>
<tr><th id="15519">15519</th><td><i>/* remote subnet ID to match (as little-endian 32-bit value); note that remote</i></td></tr>
<tr><th id="15520">15520</th><td><i> * subnets are matched by mapping the remote IP address to a "subnet ID" via a</i></td></tr>
<tr><th id="15521">15521</th><td><i> * data structure which must already have been configured using</i></td></tr>
<tr><th id="15522">15522</th><td><i> * MC_CMD_SUBNET_MAP_SET_NODE appropriately</i></td></tr>
<tr><th id="15523">15523</th><td><i> */</i></td></tr>
<tr><th id="15524">15524</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_SUBNET_ID_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_SUBNET_ID_OFST">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_SUBNET_ID_OFST</dfn> 68</u></td></tr>
<tr><th id="15525">15525</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_SUBNET_ID_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_SUBNET_ID_LEN">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_SUBNET_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="15526">15526</th><td><i>/* remote portrange ID to match (as little-endian 32-bit value); note that</i></td></tr>
<tr><th id="15527">15527</th><td><i> * remote port ranges are matched by mapping the remote port to a "portrange</i></td></tr>
<tr><th id="15528">15528</th><td><i> * ID" via a data structure which must already have been configured using</i></td></tr>
<tr><th id="15529">15529</th><td><i> * MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE</i></td></tr>
<tr><th id="15530">15530</th><td><i> */</i></td></tr>
<tr><th id="15531">15531</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORTRANGE_ID_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORTRANGE_ID_OFST">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORTRANGE_ID_OFST</dfn> 72</u></td></tr>
<tr><th id="15532">15532</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORTRANGE_ID_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORTRANGE_ID_LEN">MC_CMD_SET_SECURITY_RULE_IN_REMOTE_PORTRANGE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="15533">15533</th><td><i>/* local portrange ID to match (as little-endian 32-bit value); note that local</i></td></tr>
<tr><th id="15534">15534</th><td><i> * port ranges are matched by mapping the local port to a "portrange ID" via a</i></td></tr>
<tr><th id="15535">15535</th><td><i> * data structure which must already have been configured using</i></td></tr>
<tr><th id="15536">15536</th><td><i> * MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE</i></td></tr>
<tr><th id="15537">15537</th><td><i> */</i></td></tr>
<tr><th id="15538">15538</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORTRANGE_ID_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORTRANGE_ID_OFST">MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORTRANGE_ID_OFST</dfn> 76</u></td></tr>
<tr><th id="15539">15539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORTRANGE_ID_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORTRANGE_ID_LEN">MC_CMD_SET_SECURITY_RULE_IN_LOCAL_PORTRANGE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="15540">15540</th><td><i>/* set the action for transmitted packets matching this rule */</i></td></tr>
<tr><th id="15541">15541</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_OFST">MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_OFST</dfn> 80</u></td></tr>
<tr><th id="15542">15542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_LEN">MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_LEN</dfn> 4</u></td></tr>
<tr><th id="15543">15543</th><td><i>/* enum: make no decision */</i></td></tr>
<tr><th id="15544">15544</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_NONE" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_NONE">MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_NONE</dfn> 0x0</u></td></tr>
<tr><th id="15545">15545</th><td><i>/* enum: decide to accept the packet */</i></td></tr>
<tr><th id="15546">15546</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_WHITELIST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_WHITELIST">MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_WHITELIST</dfn> 0x1</u></td></tr>
<tr><th id="15547">15547</th><td><i>/* enum: decide to drop the packet */</i></td></tr>
<tr><th id="15548">15548</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_BLACKLIST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_BLACKLIST">MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_BLACKLIST</dfn> 0x2</u></td></tr>
<tr><th id="15549">15549</th><td><i>/* enum: inform the TSA controller about some sample of packets matching this</i></td></tr>
<tr><th id="15550">15550</th><td><i> * rule (via MC_CMD_TSA_INFO_IN_PKT_SAMPLE messages); may be bitwise-ORed with</i></td></tr>
<tr><th id="15551">15551</th><td><i> * either the WHITELIST or BLACKLIST action</i></td></tr>
<tr><th id="15552">15552</th><td><i> */</i></td></tr>
<tr><th id="15553">15553</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_SAMPLE" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_SAMPLE">MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_SAMPLE</dfn> 0x4</u></td></tr>
<tr><th id="15554">15554</th><td><i>/* enum: do not change the current TX action */</i></td></tr>
<tr><th id="15555">15555</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_UNCHANGED" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_UNCHANGED">MC_CMD_SET_SECURITY_RULE_IN_TX_ACTION_UNCHANGED</dfn> 0xffffffff</u></td></tr>
<tr><th id="15556">15556</th><td><i>/* set the action for received packets matching this rule */</i></td></tr>
<tr><th id="15557">15557</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_OFST">MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_OFST</dfn> 84</u></td></tr>
<tr><th id="15558">15558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_LEN">MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_LEN</dfn> 4</u></td></tr>
<tr><th id="15559">15559</th><td><i>/* enum: make no decision */</i></td></tr>
<tr><th id="15560">15560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_NONE" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_NONE">MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_NONE</dfn> 0x0</u></td></tr>
<tr><th id="15561">15561</th><td><i>/* enum: decide to accept the packet */</i></td></tr>
<tr><th id="15562">15562</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_WHITELIST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_WHITELIST">MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_WHITELIST</dfn> 0x1</u></td></tr>
<tr><th id="15563">15563</th><td><i>/* enum: decide to drop the packet */</i></td></tr>
<tr><th id="15564">15564</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_BLACKLIST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_BLACKLIST">MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_BLACKLIST</dfn> 0x2</u></td></tr>
<tr><th id="15565">15565</th><td><i>/* enum: inform the TSA controller about some sample of packets matching this</i></td></tr>
<tr><th id="15566">15566</th><td><i> * rule (via MC_CMD_TSA_INFO_IN_PKT_SAMPLE messages); may be bitwise-ORed with</i></td></tr>
<tr><th id="15567">15567</th><td><i> * either the WHITELIST or BLACKLIST action</i></td></tr>
<tr><th id="15568">15568</th><td><i> */</i></td></tr>
<tr><th id="15569">15569</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_SAMPLE" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_SAMPLE">MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_SAMPLE</dfn> 0x4</u></td></tr>
<tr><th id="15570">15570</th><td><i>/* enum: do not change the current RX action */</i></td></tr>
<tr><th id="15571">15571</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_UNCHANGED" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_UNCHANGED">MC_CMD_SET_SECURITY_RULE_IN_RX_ACTION_UNCHANGED</dfn> 0xffffffff</u></td></tr>
<tr><th id="15572">15572</th><td><i>/* counter ID to associate with this rule; IDs are allocated using</i></td></tr>
<tr><th id="15573">15573</th><td><i> * MC_CMD_SECURITY_RULE_COUNTER_ALLOC</i></td></tr>
<tr><th id="15574">15574</th><td><i> */</i></td></tr>
<tr><th id="15575">15575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_OFST">MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_OFST</dfn> 88</u></td></tr>
<tr><th id="15576">15576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_LEN">MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="15577">15577</th><td><i>/* enum: special value for the null counter ID */</i></td></tr>
<tr><th id="15578">15578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_NONE" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_NONE">MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_NONE</dfn> 0x0</u></td></tr>
<tr><th id="15579">15579</th><td><i>/* enum: special value to tell the MC to allocate an available counter */</i></td></tr>
<tr><th id="15580">15580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_SW_AUTO" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_SW_AUTO">MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_SW_AUTO</dfn> 0xeeeeeeee</u></td></tr>
<tr><th id="15581">15581</th><td><i>/* enum: special value to request use of hardware counter (Medford2 only) */</i></td></tr>
<tr><th id="15582">15582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_HW" data-ref="_M/MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_HW">MC_CMD_SET_SECURITY_RULE_IN_COUNTER_ID_HW</dfn> 0xffffffff</u></td></tr>
<tr><th id="15583">15583</th><td></td></tr>
<tr><th id="15584">15584</th><td><i>/* MC_CMD_SET_SECURITY_RULE_OUT msgresponse */</i></td></tr>
<tr><th id="15585">15585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_LEN">MC_CMD_SET_SECURITY_RULE_OUT_LEN</dfn> 32</u></td></tr>
<tr><th id="15586">15586</th><td><i>/* new reference count for uses of counter ID */</i></td></tr>
<tr><th id="15587">15587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_REFCNT_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_REFCNT_OFST">MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_REFCNT_OFST</dfn> 0</u></td></tr>
<tr><th id="15588">15588</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_REFCNT_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_REFCNT_LEN">MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_REFCNT_LEN</dfn> 4</u></td></tr>
<tr><th id="15589">15589</th><td><i>/* constructed match bits for this rule (as a tracing aid only) */</i></td></tr>
<tr><th id="15590">15590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_MATCH_BITS_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_MATCH_BITS_OFST">MC_CMD_SET_SECURITY_RULE_OUT_LUE_MATCH_BITS_OFST</dfn> 4</u></td></tr>
<tr><th id="15591">15591</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_MATCH_BITS_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_MATCH_BITS_LEN">MC_CMD_SET_SECURITY_RULE_OUT_LUE_MATCH_BITS_LEN</dfn> 12</u></td></tr>
<tr><th id="15592">15592</th><td><i>/* constructed discriminator bits for this rule (as a tracing aid only) */</i></td></tr>
<tr><th id="15593">15593</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_DISCRIMINATOR_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_DISCRIMINATOR_OFST">MC_CMD_SET_SECURITY_RULE_OUT_LUE_DISCRIMINATOR_OFST</dfn> 16</u></td></tr>
<tr><th id="15594">15594</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_DISCRIMINATOR_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_DISCRIMINATOR_LEN">MC_CMD_SET_SECURITY_RULE_OUT_LUE_DISCRIMINATOR_LEN</dfn> 4</u></td></tr>
<tr><th id="15595">15595</th><td><i>/* base location for probes for this rule (as a tracing aid only) */</i></td></tr>
<tr><th id="15596">15596</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_BASE_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_BASE_OFST">MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_BASE_OFST</dfn> 20</u></td></tr>
<tr><th id="15597">15597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_BASE_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_BASE_LEN">MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_BASE_LEN</dfn> 4</u></td></tr>
<tr><th id="15598">15598</th><td><i>/* step for probes for this rule (as a tracing aid only) */</i></td></tr>
<tr><th id="15599">15599</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_STEP_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_STEP_OFST">MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_STEP_OFST</dfn> 24</u></td></tr>
<tr><th id="15600">15600</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_STEP_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_STEP_LEN">MC_CMD_SET_SECURITY_RULE_OUT_LUE_PROBE_STEP_LEN</dfn> 4</u></td></tr>
<tr><th id="15601">15601</th><td><i>/* ID for reading back the counter */</i></td></tr>
<tr><th id="15602">15602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_ID_OFST" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_ID_OFST">MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_ID_OFST</dfn> 28</u></td></tr>
<tr><th id="15603">15603</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_ID_LEN" data-ref="_M/MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_ID_LEN">MC_CMD_SET_SECURITY_RULE_OUT_COUNTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="15604">15604</th><td></td></tr>
<tr><th id="15605">15605</th><td></td></tr>
<tr><th id="15606">15606</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15607">15607</th><td><i>/* MC_CMD_RESET_SECURITY_RULES</i></td></tr>
<tr><th id="15608">15608</th><td><i> * Reset all blacklist and whitelist actions for a particular physical port, or</i></td></tr>
<tr><th id="15609">15609</th><td><i> * all ports. (Medford-only; for use by SolarSecure apps, not directly by</i></td></tr>
<tr><th id="15610">15610</th><td><i> * drivers. See SF-114946-SW.) NOTE - this message definition is provisional.</i></td></tr>
<tr><th id="15611">15611</th><td><i> * It has not yet been used in any released code and may change during</i></td></tr>
<tr><th id="15612">15612</th><td><i> * development. This note will be removed once it is regarded as stable.</i></td></tr>
<tr><th id="15613">15613</th><td><i> */</i></td></tr>
<tr><th id="15614">15614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RESET_SECURITY_RULES" data-ref="_M/MC_CMD_RESET_SECURITY_RULES">MC_CMD_RESET_SECURITY_RULES</dfn> 0x110</u></td></tr>
<tr><th id="15615">15615</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x110_PRIVILEGE_CTG">MC_CMD_0x110_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15616">15616</th><td></td></tr>
<tr><th id="15617">15617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x110_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x110_PRIVILEGE_CTG">MC_CMD_0x110_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15618">15618</th><td></td></tr>
<tr><th id="15619">15619</th><td><i>/* MC_CMD_RESET_SECURITY_RULES_IN msgrequest */</i></td></tr>
<tr><th id="15620">15620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RESET_SECURITY_RULES_IN_LEN" data-ref="_M/MC_CMD_RESET_SECURITY_RULES_IN_LEN">MC_CMD_RESET_SECURITY_RULES_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="15621">15621</th><td><i>/* index of physical port to reset (or ALL_PHYSICAL_PORTS to reset all) */</i></td></tr>
<tr><th id="15622">15622</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RESET_SECURITY_RULES_IN_PHYSICAL_PORT_OFST" data-ref="_M/MC_CMD_RESET_SECURITY_RULES_IN_PHYSICAL_PORT_OFST">MC_CMD_RESET_SECURITY_RULES_IN_PHYSICAL_PORT_OFST</dfn> 0</u></td></tr>
<tr><th id="15623">15623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RESET_SECURITY_RULES_IN_PHYSICAL_PORT_LEN" data-ref="_M/MC_CMD_RESET_SECURITY_RULES_IN_PHYSICAL_PORT_LEN">MC_CMD_RESET_SECURITY_RULES_IN_PHYSICAL_PORT_LEN</dfn> 4</u></td></tr>
<tr><th id="15624">15624</th><td><i>/* enum: special value to reset all physical ports */</i></td></tr>
<tr><th id="15625">15625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RESET_SECURITY_RULES_IN_ALL_PHYSICAL_PORTS" data-ref="_M/MC_CMD_RESET_SECURITY_RULES_IN_ALL_PHYSICAL_PORTS">MC_CMD_RESET_SECURITY_RULES_IN_ALL_PHYSICAL_PORTS</dfn> 0xffffffff</u></td></tr>
<tr><th id="15626">15626</th><td></td></tr>
<tr><th id="15627">15627</th><td><i>/* MC_CMD_RESET_SECURITY_RULES_OUT msgresponse */</i></td></tr>
<tr><th id="15628">15628</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RESET_SECURITY_RULES_OUT_LEN" data-ref="_M/MC_CMD_RESET_SECURITY_RULES_OUT_LEN">MC_CMD_RESET_SECURITY_RULES_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15629">15629</th><td></td></tr>
<tr><th id="15630">15630</th><td></td></tr>
<tr><th id="15631">15631</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15632">15632</th><td><i>/* MC_CMD_GET_SECURITY_RULESET_VERSION</i></td></tr>
<tr><th id="15633">15633</th><td><i> * Return a large hash value representing a "version" of the complete set of</i></td></tr>
<tr><th id="15634">15634</th><td><i> * currently active blacklist / whitelist rules and associated data structures.</i></td></tr>
<tr><th id="15635">15635</th><td><i> * (Medford-only; for use by SolarSecure apps, not directly by drivers. See</i></td></tr>
<tr><th id="15636">15636</th><td><i> * SF-114946-SW.) NOTE - this message definition is provisional. It has not yet</i></td></tr>
<tr><th id="15637">15637</th><td><i> * been used in any released code and may change during development. This note</i></td></tr>
<tr><th id="15638">15638</th><td><i> * will be removed once it is regarded as stable.</i></td></tr>
<tr><th id="15639">15639</th><td><i> */</i></td></tr>
<tr><th id="15640">15640</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SECURITY_RULESET_VERSION" data-ref="_M/MC_CMD_GET_SECURITY_RULESET_VERSION">MC_CMD_GET_SECURITY_RULESET_VERSION</dfn> 0x111</u></td></tr>
<tr><th id="15641">15641</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x111_PRIVILEGE_CTG">MC_CMD_0x111_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15642">15642</th><td></td></tr>
<tr><th id="15643">15643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x111_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x111_PRIVILEGE_CTG">MC_CMD_0x111_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="15644">15644</th><td></td></tr>
<tr><th id="15645">15645</th><td><i>/* MC_CMD_GET_SECURITY_RULESET_VERSION_IN msgrequest */</i></td></tr>
<tr><th id="15646">15646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_IN_LEN" data-ref="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_IN_LEN">MC_CMD_GET_SECURITY_RULESET_VERSION_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="15647">15647</th><td></td></tr>
<tr><th id="15648">15648</th><td><i>/* MC_CMD_GET_SECURITY_RULESET_VERSION_OUT msgresponse */</i></td></tr>
<tr><th id="15649">15649</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_LENMIN" data-ref="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_LENMIN">MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_LENMIN</dfn> 1</u></td></tr>
<tr><th id="15650">15650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_LENMAX" data-ref="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_LENMAX">MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="15651">15651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_LEN" data-ref="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_LEN">MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_LEN</dfn>(num) (0+1*(num))</u></td></tr>
<tr><th id="15652">15652</th><td><i>/* Opaque hash value; length may vary depending on the hash scheme used */</i></td></tr>
<tr><th id="15653">15653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_OFST" data-ref="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_OFST">MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_OFST</dfn> 0</u></td></tr>
<tr><th id="15654">15654</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_LEN" data-ref="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_LEN">MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_LEN</dfn> 1</u></td></tr>
<tr><th id="15655">15655</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_MINNUM" data-ref="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_MINNUM">MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_MINNUM</dfn> 1</u></td></tr>
<tr><th id="15656">15656</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_MAXNUM" data-ref="_M/MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_MAXNUM">MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION_MAXNUM</dfn> 252</u></td></tr>
<tr><th id="15657">15657</th><td></td></tr>
<tr><th id="15658">15658</th><td></td></tr>
<tr><th id="15659">15659</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15660">15660</th><td><i>/* MC_CMD_SECURITY_RULE_COUNTER_ALLOC</i></td></tr>
<tr><th id="15661">15661</th><td><i> * Allocate counters for use with blacklist / whitelist rules. (Medford-only;</i></td></tr>
<tr><th id="15662">15662</th><td><i> * for use by SolarSecure apps, not directly by drivers. See SF-114946-SW.)</i></td></tr>
<tr><th id="15663">15663</th><td><i> * NOTE - this message definition is provisional. It has not yet been used in</i></td></tr>
<tr><th id="15664">15664</th><td><i> * any released code and may change during development. This note will be</i></td></tr>
<tr><th id="15665">15665</th><td><i> * removed once it is regarded as stable.</i></td></tr>
<tr><th id="15666">15666</th><td><i> */</i></td></tr>
<tr><th id="15667">15667</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC">MC_CMD_SECURITY_RULE_COUNTER_ALLOC</dfn> 0x112</u></td></tr>
<tr><th id="15668">15668</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x112_PRIVILEGE_CTG">MC_CMD_0x112_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15669">15669</th><td></td></tr>
<tr><th id="15670">15670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x112_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x112_PRIVILEGE_CTG">MC_CMD_0x112_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15671">15671</th><td></td></tr>
<tr><th id="15672">15672</th><td><i>/* MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN msgrequest */</i></td></tr>
<tr><th id="15673">15673</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN_LEN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN_LEN">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="15674">15674</th><td><i>/* the number of new counter IDs to request */</i></td></tr>
<tr><th id="15675">15675</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN_NUM_COUNTERS_OFST" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN_NUM_COUNTERS_OFST">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN_NUM_COUNTERS_OFST</dfn> 0</u></td></tr>
<tr><th id="15676">15676</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN_NUM_COUNTERS_LEN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN_NUM_COUNTERS_LEN">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_IN_NUM_COUNTERS_LEN</dfn> 4</u></td></tr>
<tr><th id="15677">15677</th><td></td></tr>
<tr><th id="15678">15678</th><td><i>/* MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT msgresponse */</i></td></tr>
<tr><th id="15679">15679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_LENMIN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_LENMIN">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_LENMIN</dfn> 4</u></td></tr>
<tr><th id="15680">15680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_LENMAX" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_LENMAX">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="15681">15681</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_LEN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_LEN">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="15682">15682</th><td><i>/* the number of new counter IDs allocated (may be less than the number</i></td></tr>
<tr><th id="15683">15683</th><td><i> * requested if resources are unavailable)</i></td></tr>
<tr><th id="15684">15684</th><td><i> */</i></td></tr>
<tr><th id="15685">15685</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_NUM_COUNTERS_OFST" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_NUM_COUNTERS_OFST">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_NUM_COUNTERS_OFST</dfn> 0</u></td></tr>
<tr><th id="15686">15686</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_NUM_COUNTERS_LEN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_NUM_COUNTERS_LEN">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_NUM_COUNTERS_LEN</dfn> 4</u></td></tr>
<tr><th id="15687">15687</th><td><i>/* new counter ID(s) */</i></td></tr>
<tr><th id="15688">15688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_OFST" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_OFST">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="15689">15689</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_LEN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_LEN">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="15690">15690</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_MINNUM" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_MINNUM">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_MINNUM</dfn> 0</u></td></tr>
<tr><th id="15691">15691</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_MAXNUM" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_MAXNUM">MC_CMD_SECURITY_RULE_COUNTER_ALLOC_OUT_COUNTER_ID_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="15692">15692</th><td></td></tr>
<tr><th id="15693">15693</th><td></td></tr>
<tr><th id="15694">15694</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15695">15695</th><td><i>/* MC_CMD_SECURITY_RULE_COUNTER_FREE</i></td></tr>
<tr><th id="15696">15696</th><td><i> * Allocate counters for use with blacklist / whitelist rules. (Medford-only;</i></td></tr>
<tr><th id="15697">15697</th><td><i> * for use by SolarSecure apps, not directly by drivers. See SF-114946-SW.)</i></td></tr>
<tr><th id="15698">15698</th><td><i> * NOTE - this message definition is provisional. It has not yet been used in</i></td></tr>
<tr><th id="15699">15699</th><td><i> * any released code and may change during development. This note will be</i></td></tr>
<tr><th id="15700">15700</th><td><i> * removed once it is regarded as stable.</i></td></tr>
<tr><th id="15701">15701</th><td><i> */</i></td></tr>
<tr><th id="15702">15702</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE">MC_CMD_SECURITY_RULE_COUNTER_FREE</dfn> 0x113</u></td></tr>
<tr><th id="15703">15703</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x113_PRIVILEGE_CTG">MC_CMD_0x113_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15704">15704</th><td></td></tr>
<tr><th id="15705">15705</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x113_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x113_PRIVILEGE_CTG">MC_CMD_0x113_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15706">15706</th><td></td></tr>
<tr><th id="15707">15707</th><td><i>/* MC_CMD_SECURITY_RULE_COUNTER_FREE_IN msgrequest */</i></td></tr>
<tr><th id="15708">15708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_LENMIN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_LENMIN">MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_LENMIN</dfn> 4</u></td></tr>
<tr><th id="15709">15709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_LENMAX" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_LENMAX">MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="15710">15710</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_LEN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_LEN">MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="15711">15711</th><td><i>/* the number of counter IDs to free */</i></td></tr>
<tr><th id="15712">15712</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_NUM_COUNTERS_OFST" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_NUM_COUNTERS_OFST">MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_NUM_COUNTERS_OFST</dfn> 0</u></td></tr>
<tr><th id="15713">15713</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_NUM_COUNTERS_LEN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_NUM_COUNTERS_LEN">MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_NUM_COUNTERS_LEN</dfn> 4</u></td></tr>
<tr><th id="15714">15714</th><td><i>/* the counter ID(s) to free */</i></td></tr>
<tr><th id="15715">15715</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_OFST" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_OFST">MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="15716">15716</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_LEN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_LEN">MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="15717">15717</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_MINNUM" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_MINNUM">MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_MINNUM</dfn> 0</u></td></tr>
<tr><th id="15718">15718</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_MAXNUM" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_MAXNUM">MC_CMD_SECURITY_RULE_COUNTER_FREE_IN_COUNTER_ID_MAXNUM</dfn> 62</u></td></tr>
<tr><th id="15719">15719</th><td></td></tr>
<tr><th id="15720">15720</th><td><i>/* MC_CMD_SECURITY_RULE_COUNTER_FREE_OUT msgresponse */</i></td></tr>
<tr><th id="15721">15721</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_OUT_LEN" data-ref="_M/MC_CMD_SECURITY_RULE_COUNTER_FREE_OUT_LEN">MC_CMD_SECURITY_RULE_COUNTER_FREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15722">15722</th><td></td></tr>
<tr><th id="15723">15723</th><td></td></tr>
<tr><th id="15724">15724</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15725">15725</th><td><i>/* MC_CMD_SUBNET_MAP_SET_NODE</i></td></tr>
<tr><th id="15726">15726</th><td><i> * Atomically update a trie node in the map of subnets to subnet IDs. The</i></td></tr>
<tr><th id="15727">15727</th><td><i> * constants in the descriptions of the fields of this message may be retrieved</i></td></tr>
<tr><th id="15728">15728</th><td><i> * by the GET_SECURITY_RULE_INFO op of MC_CMD_GET_PARSER_DISP_INFO. (Medford-</i></td></tr>
<tr><th id="15729">15729</th><td><i> * only; for use by SolarSecure apps, not directly by drivers. See</i></td></tr>
<tr><th id="15730">15730</th><td><i> * SF-114946-SW.) NOTE - this message definition is provisional. It has not yet</i></td></tr>
<tr><th id="15731">15731</th><td><i> * been used in any released code and may change during development. This note</i></td></tr>
<tr><th id="15732">15732</th><td><i> * will be removed once it is regarded as stable.</i></td></tr>
<tr><th id="15733">15733</th><td><i> */</i></td></tr>
<tr><th id="15734">15734</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE">MC_CMD_SUBNET_MAP_SET_NODE</dfn> 0x114</u></td></tr>
<tr><th id="15735">15735</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x114_PRIVILEGE_CTG">MC_CMD_0x114_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15736">15736</th><td></td></tr>
<tr><th id="15737">15737</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x114_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x114_PRIVILEGE_CTG">MC_CMD_0x114_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15738">15738</th><td></td></tr>
<tr><th id="15739">15739</th><td><i>/* MC_CMD_SUBNET_MAP_SET_NODE_IN msgrequest */</i></td></tr>
<tr><th id="15740">15740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_LENMIN" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_LENMIN">MC_CMD_SUBNET_MAP_SET_NODE_IN_LENMIN</dfn> 6</u></td></tr>
<tr><th id="15741">15741</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_LENMAX" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_LENMAX">MC_CMD_SUBNET_MAP_SET_NODE_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="15742">15742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_LEN" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_LEN">MC_CMD_SUBNET_MAP_SET_NODE_IN_LEN</dfn>(num) (4+2*(num))</u></td></tr>
<tr><th id="15743">15743</th><td><i>/* node to update in the range 0 .. SUBNET_MAP_NUM_NODES-1 */</i></td></tr>
<tr><th id="15744">15744</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_NODE_ID_OFST" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_NODE_ID_OFST">MC_CMD_SUBNET_MAP_SET_NODE_IN_NODE_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="15745">15745</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_NODE_ID_LEN" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_NODE_ID_LEN">MC_CMD_SUBNET_MAP_SET_NODE_IN_NODE_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="15746">15746</th><td><i>/* SUBNET_MAP_NUM_ENTRIES_PER_NODE new entries; each entry is either a pointer</i></td></tr>
<tr><th id="15747">15747</th><td><i> * to the next node, expressed as an offset in the trie memory (i.e. node ID</i></td></tr>
<tr><th id="15748">15748</th><td><i> * multiplied by SUBNET_MAP_NUM_ENTRIES_PER_NODE), or a leaf value in the range</i></td></tr>
<tr><th id="15749">15749</th><td><i> * SUBNET_ID_MIN .. SUBNET_ID_MAX</i></td></tr>
<tr><th id="15750">15750</th><td><i> */</i></td></tr>
<tr><th id="15751">15751</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_OFST" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_OFST">MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_OFST</dfn> 4</u></td></tr>
<tr><th id="15752">15752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_LEN" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_LEN">MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_LEN</dfn> 2</u></td></tr>
<tr><th id="15753">15753</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_MINNUM" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_MINNUM">MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_MINNUM</dfn> 1</u></td></tr>
<tr><th id="15754">15754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_MAXNUM" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_MAXNUM">MC_CMD_SUBNET_MAP_SET_NODE_IN_ENTRY_MAXNUM</dfn> 124</u></td></tr>
<tr><th id="15755">15755</th><td></td></tr>
<tr><th id="15756">15756</th><td><i>/* MC_CMD_SUBNET_MAP_SET_NODE_OUT msgresponse */</i></td></tr>
<tr><th id="15757">15757</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUBNET_MAP_SET_NODE_OUT_LEN" data-ref="_M/MC_CMD_SUBNET_MAP_SET_NODE_OUT_LEN">MC_CMD_SUBNET_MAP_SET_NODE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15758">15758</th><td></td></tr>
<tr><th id="15759">15759</th><td><i>/* PORTRANGE_TREE_ENTRY structuredef */</i></td></tr>
<tr><th id="15760">15760</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_LEN" data-ref="_M/PORTRANGE_TREE_ENTRY_LEN">PORTRANGE_TREE_ENTRY_LEN</dfn> 4</u></td></tr>
<tr><th id="15761">15761</th><td><i>/* key for branch nodes (&lt;= key takes left branch, &gt; key takes right branch),</i></td></tr>
<tr><th id="15762">15762</th><td><i> * or magic value for leaf nodes</i></td></tr>
<tr><th id="15763">15763</th><td><i> */</i></td></tr>
<tr><th id="15764">15764</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_BRANCH_KEY_OFST" data-ref="_M/PORTRANGE_TREE_ENTRY_BRANCH_KEY_OFST">PORTRANGE_TREE_ENTRY_BRANCH_KEY_OFST</dfn> 0</u></td></tr>
<tr><th id="15765">15765</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_BRANCH_KEY_LEN" data-ref="_M/PORTRANGE_TREE_ENTRY_BRANCH_KEY_LEN">PORTRANGE_TREE_ENTRY_BRANCH_KEY_LEN</dfn> 2</u></td></tr>
<tr><th id="15766">15766</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_LEAF_NODE_KEY" data-ref="_M/PORTRANGE_TREE_ENTRY_LEAF_NODE_KEY">PORTRANGE_TREE_ENTRY_LEAF_NODE_KEY</dfn> 0xffff /* enum */</u></td></tr>
<tr><th id="15767">15767</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_BRANCH_KEY_LBN" data-ref="_M/PORTRANGE_TREE_ENTRY_BRANCH_KEY_LBN">PORTRANGE_TREE_ENTRY_BRANCH_KEY_LBN</dfn> 0</u></td></tr>
<tr><th id="15768">15768</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_BRANCH_KEY_WIDTH" data-ref="_M/PORTRANGE_TREE_ENTRY_BRANCH_KEY_WIDTH">PORTRANGE_TREE_ENTRY_BRANCH_KEY_WIDTH</dfn> 16</u></td></tr>
<tr><th id="15769">15769</th><td><i>/* final portrange ID for leaf nodes (don't care for branch nodes) */</i></td></tr>
<tr><th id="15770">15770</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_OFST" data-ref="_M/PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_OFST">PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_OFST</dfn> 2</u></td></tr>
<tr><th id="15771">15771</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_LEN" data-ref="_M/PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_LEN">PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="15772">15772</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_LBN" data-ref="_M/PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_LBN">PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_LBN</dfn> 16</u></td></tr>
<tr><th id="15773">15773</th><td><u>#define	<dfn class="macro" id="_M/PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_WIDTH" data-ref="_M/PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_WIDTH">PORTRANGE_TREE_ENTRY_LEAF_PORTRANGE_ID_WIDTH</dfn> 16</u></td></tr>
<tr><th id="15774">15774</th><td></td></tr>
<tr><th id="15775">15775</th><td></td></tr>
<tr><th id="15776">15776</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15777">15777</th><td><i>/* MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE</i></td></tr>
<tr><th id="15778">15778</th><td><i> * Atomically update the entire tree mapping remote port ranges to portrange</i></td></tr>
<tr><th id="15779">15779</th><td><i> * IDs. The constants in the descriptions of the fields of this message may be</i></td></tr>
<tr><th id="15780">15780</th><td><i> * retrieved by the GET_SECURITY_RULE_INFO op of MC_CMD_GET_PARSER_DISP_INFO.</i></td></tr>
<tr><th id="15781">15781</th><td><i> * (Medford-only; for use by SolarSecure apps, not directly by drivers. See</i></td></tr>
<tr><th id="15782">15782</th><td><i> * SF-114946-SW.) NOTE - this message definition is provisional. It has not yet</i></td></tr>
<tr><th id="15783">15783</th><td><i> * been used in any released code and may change during development. This note</i></td></tr>
<tr><th id="15784">15784</th><td><i> * will be removed once it is regarded as stable.</i></td></tr>
<tr><th id="15785">15785</th><td><i> */</i></td></tr>
<tr><th id="15786">15786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE" data-ref="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE">MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE</dfn> 0x115</u></td></tr>
<tr><th id="15787">15787</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x115_PRIVILEGE_CTG">MC_CMD_0x115_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15788">15788</th><td></td></tr>
<tr><th id="15789">15789</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x115_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x115_PRIVILEGE_CTG">MC_CMD_0x115_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15790">15790</th><td></td></tr>
<tr><th id="15791">15791</th><td><i>/* MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN msgrequest */</i></td></tr>
<tr><th id="15792">15792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_LENMIN" data-ref="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_LENMIN">MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_LENMIN</dfn> 4</u></td></tr>
<tr><th id="15793">15793</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_LENMAX" data-ref="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_LENMAX">MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="15794">15794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_LEN" data-ref="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_LEN">MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="15795">15795</th><td><i>/* PORTRANGE_TREE_NUM_ENTRIES new entries, each laid out as a</i></td></tr>
<tr><th id="15796">15796</th><td><i> * PORTRANGE_TREE_ENTRY</i></td></tr>
<tr><th id="15797">15797</th><td><i> */</i></td></tr>
<tr><th id="15798">15798</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_OFST" data-ref="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_OFST">MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_OFST</dfn> 0</u></td></tr>
<tr><th id="15799">15799</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_LEN" data-ref="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_LEN">MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_LEN</dfn> 4</u></td></tr>
<tr><th id="15800">15800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MINNUM" data-ref="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MINNUM">MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MINNUM</dfn> 1</u></td></tr>
<tr><th id="15801">15801</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MAXNUM" data-ref="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MAXNUM">MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="15802">15802</th><td></td></tr>
<tr><th id="15803">15803</th><td><i>/* MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_OUT msgresponse */</i></td></tr>
<tr><th id="15804">15804</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_OUT_LEN" data-ref="_M/MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_OUT_LEN">MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15805">15805</th><td></td></tr>
<tr><th id="15806">15806</th><td></td></tr>
<tr><th id="15807">15807</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15808">15808</th><td><i>/* MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE</i></td></tr>
<tr><th id="15809">15809</th><td><i> * Atomically update the entire tree mapping remote port ranges to portrange</i></td></tr>
<tr><th id="15810">15810</th><td><i> * IDs. The constants in the descriptions of the fields of this message may be</i></td></tr>
<tr><th id="15811">15811</th><td><i> * retrieved by the GET_SECURITY_RULE_INFO op of MC_CMD_GET_PARSER_DISP_INFO.</i></td></tr>
<tr><th id="15812">15812</th><td><i> * (Medford-only; for use by SolarSecure apps, not directly by drivers. See</i></td></tr>
<tr><th id="15813">15813</th><td><i> * SF-114946-SW.) NOTE - this message definition is provisional. It has not yet</i></td></tr>
<tr><th id="15814">15814</th><td><i> * been used in any released code and may change during development. This note</i></td></tr>
<tr><th id="15815">15815</th><td><i> * will be removed once it is regarded as stable.</i></td></tr>
<tr><th id="15816">15816</th><td><i> */</i></td></tr>
<tr><th id="15817">15817</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE" data-ref="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE">MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE</dfn> 0x116</u></td></tr>
<tr><th id="15818">15818</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x116_PRIVILEGE_CTG">MC_CMD_0x116_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15819">15819</th><td></td></tr>
<tr><th id="15820">15820</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x116_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x116_PRIVILEGE_CTG">MC_CMD_0x116_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15821">15821</th><td></td></tr>
<tr><th id="15822">15822</th><td><i>/* MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN msgrequest */</i></td></tr>
<tr><th id="15823">15823</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_LENMIN" data-ref="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_LENMIN">MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_LENMIN</dfn> 4</u></td></tr>
<tr><th id="15824">15824</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_LENMAX" data-ref="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_LENMAX">MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="15825">15825</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_LEN" data-ref="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_LEN">MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_LEN</dfn>(num) (0+4*(num))</u></td></tr>
<tr><th id="15826">15826</th><td><i>/* PORTRANGE_TREE_NUM_ENTRIES new entries, each laid out as a</i></td></tr>
<tr><th id="15827">15827</th><td><i> * PORTRANGE_TREE_ENTRY</i></td></tr>
<tr><th id="15828">15828</th><td><i> */</i></td></tr>
<tr><th id="15829">15829</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_OFST" data-ref="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_OFST">MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_OFST</dfn> 0</u></td></tr>
<tr><th id="15830">15830</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_LEN" data-ref="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_LEN">MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_LEN</dfn> 4</u></td></tr>
<tr><th id="15831">15831</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MINNUM" data-ref="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MINNUM">MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MINNUM</dfn> 1</u></td></tr>
<tr><th id="15832">15832</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MAXNUM" data-ref="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MAXNUM">MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_IN_ENTRIES_MAXNUM</dfn> 63</u></td></tr>
<tr><th id="15833">15833</th><td></td></tr>
<tr><th id="15834">15834</th><td><i>/* MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_OUT msgresponse */</i></td></tr>
<tr><th id="15835">15835</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_OUT_LEN" data-ref="_M/MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_OUT_LEN">MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15836">15836</th><td></td></tr>
<tr><th id="15837">15837</th><td><i>/* TUNNEL_ENCAP_UDP_PORT_ENTRY structuredef */</i></td></tr>
<tr><th id="15838">15838</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_LEN" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_LEN">TUNNEL_ENCAP_UDP_PORT_ENTRY_LEN</dfn> 4</u></td></tr>
<tr><th id="15839">15839</th><td><i>/* UDP port (the standard ports are named below but any port may be used) */</i></td></tr>
<tr><th id="15840">15840</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_OFST" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_OFST">TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_OFST</dfn> 0</u></td></tr>
<tr><th id="15841">15841</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_LEN" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_LEN">TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_LEN</dfn> 2</u></td></tr>
<tr><th id="15842">15842</th><td><i>/* enum: the IANA allocated UDP port for VXLAN */</i></td></tr>
<tr><th id="15843">15843</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_IANA_VXLAN_UDP_PORT" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_IANA_VXLAN_UDP_PORT">TUNNEL_ENCAP_UDP_PORT_ENTRY_IANA_VXLAN_UDP_PORT</dfn> 0x12b5</u></td></tr>
<tr><th id="15844">15844</th><td><i>/* enum: the IANA allocated UDP port for Geneve */</i></td></tr>
<tr><th id="15845">15845</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_IANA_GENEVE_UDP_PORT" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_IANA_GENEVE_UDP_PORT">TUNNEL_ENCAP_UDP_PORT_ENTRY_IANA_GENEVE_UDP_PORT</dfn> 0x17c1</u></td></tr>
<tr><th id="15846">15846</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_LBN" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_LBN">TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_LBN</dfn> 0</u></td></tr>
<tr><th id="15847">15847</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_WIDTH" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_WIDTH">TUNNEL_ENCAP_UDP_PORT_ENTRY_UDP_PORT_WIDTH</dfn> 16</u></td></tr>
<tr><th id="15848">15848</th><td><i>/* tunnel encapsulation protocol (only those named below are supported) */</i></td></tr>
<tr><th id="15849">15849</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_OFST" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_OFST">TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_OFST</dfn> 2</u></td></tr>
<tr><th id="15850">15850</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_LEN" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_LEN">TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_LEN</dfn> 2</u></td></tr>
<tr><th id="15851">15851</th><td><i>/* enum: This port will be used for VXLAN on both IPv4 and IPv6 */</i></td></tr>
<tr><th id="15852">15852</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_VXLAN" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_VXLAN">TUNNEL_ENCAP_UDP_PORT_ENTRY_VXLAN</dfn> 0x0</u></td></tr>
<tr><th id="15853">15853</th><td><i>/* enum: This port will be used for Geneve on both IPv4 and IPv6 */</i></td></tr>
<tr><th id="15854">15854</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_GENEVE" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_GENEVE">TUNNEL_ENCAP_UDP_PORT_ENTRY_GENEVE</dfn> 0x1</u></td></tr>
<tr><th id="15855">15855</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_LBN" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_LBN">TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_LBN</dfn> 16</u></td></tr>
<tr><th id="15856">15856</th><td><u>#define	<dfn class="macro" id="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_WIDTH" data-ref="_M/TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_WIDTH">TUNNEL_ENCAP_UDP_PORT_ENTRY_PROTOCOL_WIDTH</dfn> 16</u></td></tr>
<tr><th id="15857">15857</th><td></td></tr>
<tr><th id="15858">15858</th><td></td></tr>
<tr><th id="15859">15859</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15860">15860</th><td><i>/* MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS</i></td></tr>
<tr><th id="15861">15861</th><td><i> * Configure UDP ports for tunnel encapsulation hardware acceleration. The</i></td></tr>
<tr><th id="15862">15862</th><td><i> * parser-dispatcher will attempt to parse traffic on these ports as tunnel</i></td></tr>
<tr><th id="15863">15863</th><td><i> * encapsulation PDUs and filter them using the tunnel encapsulation filter</i></td></tr>
<tr><th id="15864">15864</th><td><i> * chain rather than the standard filter chain. Note that this command can</i></td></tr>
<tr><th id="15865">15865</th><td><i> * cause all functions to see a reset. (Available on Medford only.)</i></td></tr>
<tr><th id="15866">15866</th><td><i> */</i></td></tr>
<tr><th id="15867">15867</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS</dfn> 0x117</u></td></tr>
<tr><th id="15868">15868</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x117_PRIVILEGE_CTG">MC_CMD_0x117_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15869">15869</th><td></td></tr>
<tr><th id="15870">15870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x117_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x117_PRIVILEGE_CTG">MC_CMD_0x117_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="15871">15871</th><td></td></tr>
<tr><th id="15872">15872</th><td><i>/* MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN msgrequest */</i></td></tr>
<tr><th id="15873">15873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_LENMIN" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_LENMIN">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_LENMIN</dfn> 4</u></td></tr>
<tr><th id="15874">15874</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_LENMAX" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_LENMAX">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_LENMAX</dfn> 68</u></td></tr>
<tr><th id="15875">15875</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_LEN" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_LEN">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_LEN</dfn>(num) (4+4*(num))</u></td></tr>
<tr><th id="15876">15876</th><td><i>/* Flags */</i></td></tr>
<tr><th id="15877">15877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_FLAGS_OFST" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_FLAGS_OFST">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="15878">15878</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_FLAGS_LEN" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_FLAGS_LEN">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_FLAGS_LEN</dfn> 2</u></td></tr>
<tr><th id="15879">15879</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_UNLOADING_LBN" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_UNLOADING_LBN">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_UNLOADING_LBN</dfn> 0</u></td></tr>
<tr><th id="15880">15880</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_UNLOADING_WIDTH" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_UNLOADING_WIDTH">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_UNLOADING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15881">15881</th><td><i>/* The number of entries in the ENTRIES array */</i></td></tr>
<tr><th id="15882">15882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_NUM_ENTRIES_OFST" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_NUM_ENTRIES_OFST">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_NUM_ENTRIES_OFST</dfn> 2</u></td></tr>
<tr><th id="15883">15883</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_NUM_ENTRIES_LEN" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_NUM_ENTRIES_LEN">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_NUM_ENTRIES_LEN</dfn> 2</u></td></tr>
<tr><th id="15884">15884</th><td><i>/* Entries defining the UDP port to protocol mapping, each laid out as a</i></td></tr>
<tr><th id="15885">15885</th><td><i> * TUNNEL_ENCAP_UDP_PORT_ENTRY</i></td></tr>
<tr><th id="15886">15886</th><td><i> */</i></td></tr>
<tr><th id="15887">15887</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_OFST" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_OFST">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_OFST</dfn> 4</u></td></tr>
<tr><th id="15888">15888</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_LEN" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_LEN">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_LEN</dfn> 4</u></td></tr>
<tr><th id="15889">15889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_MINNUM" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_MINNUM">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_MINNUM</dfn> 0</u></td></tr>
<tr><th id="15890">15890</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_MAXNUM" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_MAXNUM">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_IN_ENTRIES_MAXNUM</dfn> 16</u></td></tr>
<tr><th id="15891">15891</th><td></td></tr>
<tr><th id="15892">15892</th><td><i>/* MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT msgresponse */</i></td></tr>
<tr><th id="15893">15893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_LEN" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_LEN">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_LEN</dfn> 2</u></td></tr>
<tr><th id="15894">15894</th><td><i>/* Flags */</i></td></tr>
<tr><th id="15895">15895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_FLAGS_OFST">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="15896">15896</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_FLAGS_LEN">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_FLAGS_LEN</dfn> 2</u></td></tr>
<tr><th id="15897">15897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_RESETTING_LBN" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_RESETTING_LBN">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_RESETTING_LBN</dfn> 0</u></td></tr>
<tr><th id="15898">15898</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_RESETTING_WIDTH" data-ref="_M/MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_RESETTING_WIDTH">MC_CMD_SET_TUNNEL_ENCAP_UDP_PORTS_OUT_RESETTING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="15899">15899</th><td></td></tr>
<tr><th id="15900">15900</th><td></td></tr>
<tr><th id="15901">15901</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15902">15902</th><td><i>/* MC_CMD_RX_BALANCING</i></td></tr>
<tr><th id="15903">15903</th><td><i> * Configure a port upconverter to distribute the packets on both RX engines.</i></td></tr>
<tr><th id="15904">15904</th><td><i> * Packets are distributed based on a table with the destination vFIFO. The</i></td></tr>
<tr><th id="15905">15905</th><td><i> * index of the table is a hash of source and destination of IPV4 and VLAN</i></td></tr>
<tr><th id="15906">15906</th><td><i> * priority.</i></td></tr>
<tr><th id="15907">15907</th><td><i> */</i></td></tr>
<tr><th id="15908">15908</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING" data-ref="_M/MC_CMD_RX_BALANCING">MC_CMD_RX_BALANCING</dfn> 0x118</u></td></tr>
<tr><th id="15909">15909</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x118_PRIVILEGE_CTG">MC_CMD_0x118_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15910">15910</th><td></td></tr>
<tr><th id="15911">15911</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x118_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x118_PRIVILEGE_CTG">MC_CMD_0x118_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="15912">15912</th><td></td></tr>
<tr><th id="15913">15913</th><td><i>/* MC_CMD_RX_BALANCING_IN msgrequest */</i></td></tr>
<tr><th id="15914">15914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_IN_LEN" data-ref="_M/MC_CMD_RX_BALANCING_IN_LEN">MC_CMD_RX_BALANCING_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="15915">15915</th><td><i>/* The RX port whose upconverter table will be modified */</i></td></tr>
<tr><th id="15916">15916</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_IN_PORT_OFST" data-ref="_M/MC_CMD_RX_BALANCING_IN_PORT_OFST">MC_CMD_RX_BALANCING_IN_PORT_OFST</dfn> 0</u></td></tr>
<tr><th id="15917">15917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_IN_PORT_LEN" data-ref="_M/MC_CMD_RX_BALANCING_IN_PORT_LEN">MC_CMD_RX_BALANCING_IN_PORT_LEN</dfn> 4</u></td></tr>
<tr><th id="15918">15918</th><td><i>/* The VLAN priority associated to the table index and vFIFO */</i></td></tr>
<tr><th id="15919">15919</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_IN_PRIORITY_OFST" data-ref="_M/MC_CMD_RX_BALANCING_IN_PRIORITY_OFST">MC_CMD_RX_BALANCING_IN_PRIORITY_OFST</dfn> 4</u></td></tr>
<tr><th id="15920">15920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_IN_PRIORITY_LEN" data-ref="_M/MC_CMD_RX_BALANCING_IN_PRIORITY_LEN">MC_CMD_RX_BALANCING_IN_PRIORITY_LEN</dfn> 4</u></td></tr>
<tr><th id="15921">15921</th><td><i>/* The resulting bit of SRC^DST for indexing the table */</i></td></tr>
<tr><th id="15922">15922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_IN_SRC_DST_OFST" data-ref="_M/MC_CMD_RX_BALANCING_IN_SRC_DST_OFST">MC_CMD_RX_BALANCING_IN_SRC_DST_OFST</dfn> 8</u></td></tr>
<tr><th id="15923">15923</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_IN_SRC_DST_LEN" data-ref="_M/MC_CMD_RX_BALANCING_IN_SRC_DST_LEN">MC_CMD_RX_BALANCING_IN_SRC_DST_LEN</dfn> 4</u></td></tr>
<tr><th id="15924">15924</th><td><i>/* The RX engine to which the vFIFO in the table entry will point to */</i></td></tr>
<tr><th id="15925">15925</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_IN_ENG_OFST" data-ref="_M/MC_CMD_RX_BALANCING_IN_ENG_OFST">MC_CMD_RX_BALANCING_IN_ENG_OFST</dfn> 12</u></td></tr>
<tr><th id="15926">15926</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_IN_ENG_LEN" data-ref="_M/MC_CMD_RX_BALANCING_IN_ENG_LEN">MC_CMD_RX_BALANCING_IN_ENG_LEN</dfn> 4</u></td></tr>
<tr><th id="15927">15927</th><td></td></tr>
<tr><th id="15928">15928</th><td><i>/* MC_CMD_RX_BALANCING_OUT msgresponse */</i></td></tr>
<tr><th id="15929">15929</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_RX_BALANCING_OUT_LEN" data-ref="_M/MC_CMD_RX_BALANCING_OUT_LEN">MC_CMD_RX_BALANCING_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="15930">15930</th><td></td></tr>
<tr><th id="15931">15931</th><td></td></tr>
<tr><th id="15932">15932</th><td><i>/***********************************/</i></td></tr>
<tr><th id="15933">15933</th><td><i>/* MC_CMD_TSA_BIND</i></td></tr>
<tr><th id="15934">15934</th><td><i> * TSAN - TSAC binding communication protocol. Refer to SF-115479-TC for more</i></td></tr>
<tr><th id="15935">15935</th><td><i> * info in respect to the binding protocol.</i></td></tr>
<tr><th id="15936">15936</th><td><i> */</i></td></tr>
<tr><th id="15937">15937</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND" data-ref="_M/MC_CMD_TSA_BIND">MC_CMD_TSA_BIND</dfn> 0x119</u></td></tr>
<tr><th id="15938">15938</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x119_PRIVILEGE_CTG">MC_CMD_0x119_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="15939">15939</th><td></td></tr>
<tr><th id="15940">15940</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x119_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x119_PRIVILEGE_CTG">MC_CMD_0x119_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="15941">15941</th><td></td></tr>
<tr><th id="15942">15942</th><td><i>/* MC_CMD_TSA_BIND_IN msgrequest: Protocol operation code */</i></td></tr>
<tr><th id="15943">15943</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_LEN">MC_CMD_TSA_BIND_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="15944">15944</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_OP_OFST">MC_CMD_TSA_BIND_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="15945">15945</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_OP_LEN">MC_CMD_TSA_BIND_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="15946">15946</th><td><i>/* enum: Obsolete. Use MC_CMD_SECURE_NIC_INFO_IN_STATUS. */</i></td></tr>
<tr><th id="15947">15947</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_GET_ID" data-ref="_M/MC_CMD_TSA_BIND_OP_GET_ID">MC_CMD_TSA_BIND_OP_GET_ID</dfn> 0x1</u></td></tr>
<tr><th id="15948">15948</th><td><i>/* enum: Get a binding ticket from the TSAN. The binding ticket is used as part</i></td></tr>
<tr><th id="15949">15949</th><td><i> * of the binding procedure to authorize the binding of an adapter to a TSAID.</i></td></tr>
<tr><th id="15950">15950</th><td><i> * Refer to SF-114946-SW for more information. This sub-command is only</i></td></tr>
<tr><th id="15951">15951</th><td><i> * available over a TLS secure connection between the TSAN and TSAC.</i></td></tr>
<tr><th id="15952">15952</th><td><i> */</i></td></tr>
<tr><th id="15953">15953</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_GET_TICKET" data-ref="_M/MC_CMD_TSA_BIND_OP_GET_TICKET">MC_CMD_TSA_BIND_OP_GET_TICKET</dfn> 0x2</u></td></tr>
<tr><th id="15954">15954</th><td><i>/* enum: Opcode associated with the propagation of a private key that TSAN uses</i></td></tr>
<tr><th id="15955">15955</th><td><i> * as part of post-binding authentication procedure. More specifically, TSAN</i></td></tr>
<tr><th id="15956">15956</th><td><i> * uses this key for a signing operation. TSAC uses the counterpart public key</i></td></tr>
<tr><th id="15957">15957</th><td><i> * to verify the signature. Note - The post-binding authentication occurs when</i></td></tr>
<tr><th id="15958">15958</th><td><i> * the TSAN-TSAC connection terminates and TSAN tries to reconnect. Refer to</i></td></tr>
<tr><th id="15959">15959</th><td><i> * SF-114946-SW for more information. This sub-command is only available over a</i></td></tr>
<tr><th id="15960">15960</th><td><i> * TLS secure connection between the TSAN and TSAC.</i></td></tr>
<tr><th id="15961">15961</th><td><i> */</i></td></tr>
<tr><th id="15962">15962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_SET_KEY" data-ref="_M/MC_CMD_TSA_BIND_OP_SET_KEY">MC_CMD_TSA_BIND_OP_SET_KEY</dfn> 0x3</u></td></tr>
<tr><th id="15963">15963</th><td><i>/* enum: Request an insecure unbinding operation. This sub-command is available</i></td></tr>
<tr><th id="15964">15964</th><td><i> * for any privileged client.</i></td></tr>
<tr><th id="15965">15965</th><td><i> */</i></td></tr>
<tr><th id="15966">15966</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_UNBIND" data-ref="_M/MC_CMD_TSA_BIND_OP_UNBIND">MC_CMD_TSA_BIND_OP_UNBIND</dfn> 0x4</u></td></tr>
<tr><th id="15967">15967</th><td><i>/* enum: Obsolete. Use MC_CMD_TSA_BIND_OP_SECURE_UNBIND. */</i></td></tr>
<tr><th id="15968">15968</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_UNBIND_EXT" data-ref="_M/MC_CMD_TSA_BIND_OP_UNBIND_EXT">MC_CMD_TSA_BIND_OP_UNBIND_EXT</dfn> 0x5</u></td></tr>
<tr><th id="15969">15969</th><td><i>/* enum: Opcode associated with the propagation of the unbinding secret token.</i></td></tr>
<tr><th id="15970">15970</th><td><i> * TSAN persists the unbinding secret token. Refer to SF-115479-TC for more</i></td></tr>
<tr><th id="15971">15971</th><td><i> * information. This sub-command is only available over a TLS secure connection</i></td></tr>
<tr><th id="15972">15972</th><td><i> * between the TSAN and TSAC.</i></td></tr>
<tr><th id="15973">15973</th><td><i> */</i></td></tr>
<tr><th id="15974">15974</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_SET_UNBINDTOKEN" data-ref="_M/MC_CMD_TSA_BIND_OP_SET_UNBINDTOKEN">MC_CMD_TSA_BIND_OP_SET_UNBINDTOKEN</dfn> 0x6</u></td></tr>
<tr><th id="15975">15975</th><td><i>/* enum: Obsolete. Use MC_CMD_TSA_BIND_OP_SECURE_DECOMMISSION. */</i></td></tr>
<tr><th id="15976">15976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_DECOMMISSION" data-ref="_M/MC_CMD_TSA_BIND_OP_DECOMMISSION">MC_CMD_TSA_BIND_OP_DECOMMISSION</dfn> 0x7</u></td></tr>
<tr><th id="15977">15977</th><td><i>/* enum: Obsolete. Use MC_CMD_GET_CERTIFICATE. */</i></td></tr>
<tr><th id="15978">15978</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_GET_CERTIFICATE" data-ref="_M/MC_CMD_TSA_BIND_OP_GET_CERTIFICATE">MC_CMD_TSA_BIND_OP_GET_CERTIFICATE</dfn> 0x8</u></td></tr>
<tr><th id="15979">15979</th><td><i>/* enum: Request a secure unbinding operation using unbinding token. This sub-</i></td></tr>
<tr><th id="15980">15980</th><td><i> * command is available for any privileged client.</i></td></tr>
<tr><th id="15981">15981</th><td><i> */</i></td></tr>
<tr><th id="15982">15982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_SECURE_UNBIND" data-ref="_M/MC_CMD_TSA_BIND_OP_SECURE_UNBIND">MC_CMD_TSA_BIND_OP_SECURE_UNBIND</dfn> 0x9</u></td></tr>
<tr><th id="15983">15983</th><td><i>/* enum: Request a secure decommissioning operation. This sub-command is</i></td></tr>
<tr><th id="15984">15984</th><td><i> * available for any privileged client.</i></td></tr>
<tr><th id="15985">15985</th><td><i> */</i></td></tr>
<tr><th id="15986">15986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_SECURE_DECOMMISSION" data-ref="_M/MC_CMD_TSA_BIND_OP_SECURE_DECOMMISSION">MC_CMD_TSA_BIND_OP_SECURE_DECOMMISSION</dfn> 0xa</u></td></tr>
<tr><th id="15987">15987</th><td><i>/* enum: Test facility that allows an adapter to be configured to behave as if</i></td></tr>
<tr><th id="15988">15988</th><td><i> * Bound to a TSA controller with restricted MCDI administrator operations.</i></td></tr>
<tr><th id="15989">15989</th><td><i> * This operation is primarily intended to aid host driver development.</i></td></tr>
<tr><th id="15990">15990</th><td><i> */</i></td></tr>
<tr><th id="15991">15991</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OP_TEST_MCDI" data-ref="_M/MC_CMD_TSA_BIND_OP_TEST_MCDI">MC_CMD_TSA_BIND_OP_TEST_MCDI</dfn> 0xb</u></td></tr>
<tr><th id="15992">15992</th><td></td></tr>
<tr><th id="15993">15993</th><td><i>/* MC_CMD_TSA_BIND_IN_GET_ID msgrequest: Obsolete. Use</i></td></tr>
<tr><th id="15994">15994</th><td><i> * MC_CMD_SECURE_NIC_INFO_IN_STATUS.</i></td></tr>
<tr><th id="15995">15995</th><td><i> */</i></td></tr>
<tr><th id="15996">15996</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_ID_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_ID_LEN">MC_CMD_TSA_BIND_IN_GET_ID_LEN</dfn> 20</u></td></tr>
<tr><th id="15997">15997</th><td><i>/* The operation requested. */</i></td></tr>
<tr><th id="15998">15998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_ID_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_ID_OP_OFST">MC_CMD_TSA_BIND_IN_GET_ID_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="15999">15999</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_ID_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_ID_OP_LEN">MC_CMD_TSA_BIND_IN_GET_ID_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16000">16000</th><td><i>/* Cryptographic nonce that TSAC generates and sends to TSAN. TSAC generates</i></td></tr>
<tr><th id="16001">16001</th><td><i> * the nonce every time as part of the TSAN post-binding authentication</i></td></tr>
<tr><th id="16002">16002</th><td><i> * procedure when the TSAN-TSAC connection terminates and TSAN does need to re-</i></td></tr>
<tr><th id="16003">16003</th><td><i> * connect to the TSAC. Refer to SF-114946-SW for more information.</i></td></tr>
<tr><th id="16004">16004</th><td><i> */</i></td></tr>
<tr><th id="16005">16005</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_ID_NONCE_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_ID_NONCE_OFST">MC_CMD_TSA_BIND_IN_GET_ID_NONCE_OFST</dfn> 4</u></td></tr>
<tr><th id="16006">16006</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_ID_NONCE_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_ID_NONCE_LEN">MC_CMD_TSA_BIND_IN_GET_ID_NONCE_LEN</dfn> 16</u></td></tr>
<tr><th id="16007">16007</th><td></td></tr>
<tr><th id="16008">16008</th><td><i>/* MC_CMD_TSA_BIND_IN_GET_TICKET msgrequest */</i></td></tr>
<tr><th id="16009">16009</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_TICKET_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_TICKET_LEN">MC_CMD_TSA_BIND_IN_GET_TICKET_LEN</dfn> 4</u></td></tr>
<tr><th id="16010">16010</th><td><i>/* The operation requested. */</i></td></tr>
<tr><th id="16011">16011</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_TICKET_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_TICKET_OP_OFST">MC_CMD_TSA_BIND_IN_GET_TICKET_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16012">16012</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_TICKET_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_TICKET_OP_LEN">MC_CMD_TSA_BIND_IN_GET_TICKET_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16013">16013</th><td></td></tr>
<tr><th id="16014">16014</th><td><i>/* MC_CMD_TSA_BIND_IN_SET_KEY msgrequest */</i></td></tr>
<tr><th id="16015">16015</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_KEY_LENMIN" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_KEY_LENMIN">MC_CMD_TSA_BIND_IN_SET_KEY_LENMIN</dfn> 5</u></td></tr>
<tr><th id="16016">16016</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_KEY_LENMAX" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_KEY_LENMAX">MC_CMD_TSA_BIND_IN_SET_KEY_LENMAX</dfn> 252</u></td></tr>
<tr><th id="16017">16017</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_KEY_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_KEY_LEN">MC_CMD_TSA_BIND_IN_SET_KEY_LEN</dfn>(num) (4+1*(num))</u></td></tr>
<tr><th id="16018">16018</th><td><i>/* The operation requested. */</i></td></tr>
<tr><th id="16019">16019</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_KEY_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_KEY_OP_OFST">MC_CMD_TSA_BIND_IN_SET_KEY_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16020">16020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_KEY_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_KEY_OP_LEN">MC_CMD_TSA_BIND_IN_SET_KEY_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16021">16021</th><td><i>/* This data blob contains the private key generated by the TSAC. TSAN uses</i></td></tr>
<tr><th id="16022">16022</th><td><i> * this key for a signing operation. Note- This private key is used in</i></td></tr>
<tr><th id="16023">16023</th><td><i> * conjunction with the post-binding TSAN authentication procedure that occurs</i></td></tr>
<tr><th id="16024">16024</th><td><i> * when the TSAN-TSAC connection terminates and TSAN tries to reconnect. Refer</i></td></tr>
<tr><th id="16025">16025</th><td><i> * to SF-114946-SW for more information.</i></td></tr>
<tr><th id="16026">16026</th><td><i> */</i></td></tr>
<tr><th id="16027">16027</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_OFST">MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_OFST</dfn> 4</u></td></tr>
<tr><th id="16028">16028</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_LEN">MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_LEN</dfn> 1</u></td></tr>
<tr><th id="16029">16029</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_MINNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_MINNUM">MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16030">16030</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_MAXNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_MAXNUM">MC_CMD_TSA_BIND_IN_SET_KEY_DATKEY_MAXNUM</dfn> 248</u></td></tr>
<tr><th id="16031">16031</th><td></td></tr>
<tr><th id="16032">16032</th><td><i>/* MC_CMD_TSA_BIND_IN_UNBIND msgrequest: Request an insecure unbinding</i></td></tr>
<tr><th id="16033">16033</th><td><i> * operation.</i></td></tr>
<tr><th id="16034">16034</th><td><i> */</i></td></tr>
<tr><th id="16035">16035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_LEN">MC_CMD_TSA_BIND_IN_UNBIND_LEN</dfn> 10</u></td></tr>
<tr><th id="16036">16036</th><td><i>/* The operation requested. */</i></td></tr>
<tr><th id="16037">16037</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_OP_OFST">MC_CMD_TSA_BIND_IN_UNBIND_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16038">16038</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_OP_LEN">MC_CMD_TSA_BIND_IN_UNBIND_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16039">16039</th><td><i>/* TSAN unique identifier for the network adapter */</i></td></tr>
<tr><th id="16040">16040</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_TSANID_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_TSANID_OFST">MC_CMD_TSA_BIND_IN_UNBIND_TSANID_OFST</dfn> 4</u></td></tr>
<tr><th id="16041">16041</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_TSANID_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_TSANID_LEN">MC_CMD_TSA_BIND_IN_UNBIND_TSANID_LEN</dfn> 6</u></td></tr>
<tr><th id="16042">16042</th><td></td></tr>
<tr><th id="16043">16043</th><td><i>/* MC_CMD_TSA_BIND_IN_UNBIND_EXT msgrequest: Obsolete. Use</i></td></tr>
<tr><th id="16044">16044</th><td><i> * MC_CMD_TSA_BIND_IN_SECURE_UNBIND.</i></td></tr>
<tr><th id="16045">16045</th><td><i> */</i></td></tr>
<tr><th id="16046">16046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_LENMIN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_LENMIN">MC_CMD_TSA_BIND_IN_UNBIND_EXT_LENMIN</dfn> 93</u></td></tr>
<tr><th id="16047">16047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_LENMAX" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_LENMAX">MC_CMD_TSA_BIND_IN_UNBIND_EXT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="16048">16048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_LEN">MC_CMD_TSA_BIND_IN_UNBIND_EXT_LEN</dfn>(num) (92+1*(num))</u></td></tr>
<tr><th id="16049">16049</th><td><i>/* The operation requested. */</i></td></tr>
<tr><th id="16050">16050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_OP_OFST">MC_CMD_TSA_BIND_IN_UNBIND_EXT_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16051">16051</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_OP_LEN">MC_CMD_TSA_BIND_IN_UNBIND_EXT_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16052">16052</th><td><i>/* TSAN unique identifier for the network adapter */</i></td></tr>
<tr><th id="16053">16053</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_OFST">MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_OFST</dfn> 4</u></td></tr>
<tr><th id="16054">16054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_LEN">MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_LEN</dfn> 6</u></td></tr>
<tr><th id="16055">16055</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="16056">16056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_RSVD_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_RSVD_OFST">MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_RSVD_OFST</dfn> 10</u></td></tr>
<tr><th id="16057">16057</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_RSVD_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_RSVD_LEN">MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSANID_RSVD_LEN</dfn> 2</u></td></tr>
<tr><th id="16058">16058</th><td><i>/* This attribute identifies the TSA infrastructure domain. The length of the</i></td></tr>
<tr><th id="16059">16059</th><td><i> * TSAID attribute is limited to 64 bytes. This is how TSA SDK defines the max</i></td></tr>
<tr><th id="16060">16060</th><td><i> * length. Note- The TSAID is the Organizational Unit Name filed as part of the</i></td></tr>
<tr><th id="16061">16061</th><td><i> * root and server certificates.</i></td></tr>
<tr><th id="16062">16062</th><td><i> */</i></td></tr>
<tr><th id="16063">16063</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSAID_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSAID_OFST">MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSAID_OFST</dfn> 12</u></td></tr>
<tr><th id="16064">16064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSAID_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSAID_LEN">MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSAID_LEN</dfn> 1</u></td></tr>
<tr><th id="16065">16065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSAID_NUM" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSAID_NUM">MC_CMD_TSA_BIND_IN_UNBIND_EXT_TSAID_NUM</dfn> 64</u></td></tr>
<tr><th id="16066">16066</th><td><i>/* Unbinding secret token. The adapter validates this unbinding token by</i></td></tr>
<tr><th id="16067">16067</th><td><i> * comparing it against the one stored on the adapter as part of the</i></td></tr>
<tr><th id="16068">16068</th><td><i> * MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN msgrequest. Refer to SF-115479-TC for</i></td></tr>
<tr><th id="16069">16069</th><td><i> * more information.</i></td></tr>
<tr><th id="16070">16070</th><td><i> */</i></td></tr>
<tr><th id="16071">16071</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_UNBINDTOKEN_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_UNBINDTOKEN_OFST">MC_CMD_TSA_BIND_IN_UNBIND_EXT_UNBINDTOKEN_OFST</dfn> 76</u></td></tr>
<tr><th id="16072">16072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_UNBINDTOKEN_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_UNBINDTOKEN_LEN">MC_CMD_TSA_BIND_IN_UNBIND_EXT_UNBINDTOKEN_LEN</dfn> 16</u></td></tr>
<tr><th id="16073">16073</th><td><i>/* This is the signature of the above mentioned fields- TSANID, TSAID and</i></td></tr>
<tr><th id="16074">16074</th><td><i> * UNBINDTOKEN. As per current requirements, the SIG opaque data blob contains</i></td></tr>
<tr><th id="16075">16075</th><td><i> * ECDSA ECC-384 based signature. The ECC curve is secp384r1. The signature is</i></td></tr>
<tr><th id="16076">16076</th><td><i> * also ASN-1 encoded. Note- The signature is verified based on the public key</i></td></tr>
<tr><th id="16077">16077</th><td><i> * stored into the root certificate that is provisioned on the adapter side.</i></td></tr>
<tr><th id="16078">16078</th><td><i> * This key is known as the PUKtsaid. Refer to SF-115479-TC for more</i></td></tr>
<tr><th id="16079">16079</th><td><i> * information.</i></td></tr>
<tr><th id="16080">16080</th><td><i> */</i></td></tr>
<tr><th id="16081">16081</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_OFST">MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_OFST</dfn> 92</u></td></tr>
<tr><th id="16082">16082</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_LEN">MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_LEN</dfn> 1</u></td></tr>
<tr><th id="16083">16083</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_MINNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_MINNUM">MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16084">16084</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_MAXNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_MAXNUM">MC_CMD_TSA_BIND_IN_UNBIND_EXT_SIG_MAXNUM</dfn> 160</u></td></tr>
<tr><th id="16085">16085</th><td></td></tr>
<tr><th id="16086">16086</th><td><i>/* MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN msgrequest */</i></td></tr>
<tr><th id="16087">16087</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_LEN">MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_LEN</dfn> 20</u></td></tr>
<tr><th id="16088">16088</th><td><i>/* The operation requested. */</i></td></tr>
<tr><th id="16089">16089</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_OP_OFST">MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16090">16090</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_OP_LEN">MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16091">16091</th><td><i>/* Unbinding secret token. TSAN persists the unbinding secret token. Refer to</i></td></tr>
<tr><th id="16092">16092</th><td><i> * SF-115479-TC for more information.</i></td></tr>
<tr><th id="16093">16093</th><td><i> */</i></td></tr>
<tr><th id="16094">16094</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_UNBINDTOKEN_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_UNBINDTOKEN_OFST">MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_UNBINDTOKEN_OFST</dfn> 4</u></td></tr>
<tr><th id="16095">16095</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_UNBINDTOKEN_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_UNBINDTOKEN_LEN">MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_UNBINDTOKEN_LEN</dfn> 16</u></td></tr>
<tr><th id="16096">16096</th><td><i>/* enum: There are situations when the binding process does not complete</i></td></tr>
<tr><th id="16097">16097</th><td><i> * successfully due to key, other attributes corruption at the database level</i></td></tr>
<tr><th id="16098">16098</th><td><i> * (Controller). Adapter can't connect to the controller anymore. To recover,</i></td></tr>
<tr><th id="16099">16099</th><td><i> * make usage of the decommission command that forces the adapter into</i></td></tr>
<tr><th id="16100">16100</th><td><i> * unbinding state.</i></td></tr>
<tr><th id="16101">16101</th><td><i> */</i></td></tr>
<tr><th id="16102">16102</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_ADAPTER_BINDING_FAILURE" data-ref="_M/MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_ADAPTER_BINDING_FAILURE">MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN_ADAPTER_BINDING_FAILURE</dfn> 0x1</u></td></tr>
<tr><th id="16103">16103</th><td></td></tr>
<tr><th id="16104">16104</th><td><i>/* MC_CMD_TSA_BIND_IN_DECOMMISSION msgrequest: Obsolete. Use</i></td></tr>
<tr><th id="16105">16105</th><td><i> * MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION.</i></td></tr>
<tr><th id="16106">16106</th><td><i> */</i></td></tr>
<tr><th id="16107">16107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_LENMIN" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_LENMIN">MC_CMD_TSA_BIND_IN_DECOMMISSION_LENMIN</dfn> 109</u></td></tr>
<tr><th id="16108">16108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_LENMAX" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_LENMAX">MC_CMD_TSA_BIND_IN_DECOMMISSION_LENMAX</dfn> 252</u></td></tr>
<tr><th id="16109">16109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_LEN">MC_CMD_TSA_BIND_IN_DECOMMISSION_LEN</dfn>(num) (108+1*(num))</u></td></tr>
<tr><th id="16110">16110</th><td><i>/* This is the signature of the above mentioned fields- TSAID, USER and REASON.</i></td></tr>
<tr><th id="16111">16111</th><td><i> * As per current requirements, the SIG opaque data blob contains ECDSA ECC-384</i></td></tr>
<tr><th id="16112">16112</th><td><i> * based signature. The ECC curve is secp384r1. The signature is also ASN-1</i></td></tr>
<tr><th id="16113">16113</th><td><i> * encoded . Note- The signature is verified based on the public key stored</i></td></tr>
<tr><th id="16114">16114</th><td><i> * into the root certificate that is provisioned on the adapter side. This key</i></td></tr>
<tr><th id="16115">16115</th><td><i> * is known as the PUKtsaid. Refer to SF-115479-TC for more information.</i></td></tr>
<tr><th id="16116">16116</th><td><i> */</i></td></tr>
<tr><th id="16117">16117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_OFST">MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_OFST</dfn> 108</u></td></tr>
<tr><th id="16118">16118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_LEN">MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_LEN</dfn> 1</u></td></tr>
<tr><th id="16119">16119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_MINNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_MINNUM">MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16120">16120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_MAXNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_MAXNUM">MC_CMD_TSA_BIND_IN_DECOMMISSION_SIG_MAXNUM</dfn> 144</u></td></tr>
<tr><th id="16121">16121</th><td><i>/* The operation requested. */</i></td></tr>
<tr><th id="16122">16122</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_OP_OFST">MC_CMD_TSA_BIND_IN_DECOMMISSION_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16123">16123</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_OP_LEN">MC_CMD_TSA_BIND_IN_DECOMMISSION_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16124">16124</th><td><i>/* This attribute identifies the TSA infrastructure domain. The length of the</i></td></tr>
<tr><th id="16125">16125</th><td><i> * TSAID attribute is limited to 64 bytes. This is how TSA SDK defines the max</i></td></tr>
<tr><th id="16126">16126</th><td><i> * length. Note- The TSAID is the Organizational Unit Name filed as part of the</i></td></tr>
<tr><th id="16127">16127</th><td><i> * root and server certificates.</i></td></tr>
<tr><th id="16128">16128</th><td><i> */</i></td></tr>
<tr><th id="16129">16129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_TSAID_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_TSAID_OFST">MC_CMD_TSA_BIND_IN_DECOMMISSION_TSAID_OFST</dfn> 4</u></td></tr>
<tr><th id="16130">16130</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_TSAID_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_TSAID_LEN">MC_CMD_TSA_BIND_IN_DECOMMISSION_TSAID_LEN</dfn> 1</u></td></tr>
<tr><th id="16131">16131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_TSAID_NUM" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_TSAID_NUM">MC_CMD_TSA_BIND_IN_DECOMMISSION_TSAID_NUM</dfn> 64</u></td></tr>
<tr><th id="16132">16132</th><td><i>/* User ID that comes, as an example, from the Controller. Note- The 33 byte</i></td></tr>
<tr><th id="16133">16133</th><td><i> * length of this attribute is max length of the linux user name plus null</i></td></tr>
<tr><th id="16134">16134</th><td><i> * character.</i></td></tr>
<tr><th id="16135">16135</th><td><i> */</i></td></tr>
<tr><th id="16136">16136</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_OFST">MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_OFST</dfn> 68</u></td></tr>
<tr><th id="16137">16137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_LEN">MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_LEN</dfn> 1</u></td></tr>
<tr><th id="16138">16138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_NUM" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_NUM">MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_NUM</dfn> 33</u></td></tr>
<tr><th id="16139">16139</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="16140">16140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_RSVD_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_RSVD_OFST">MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_RSVD_OFST</dfn> 101</u></td></tr>
<tr><th id="16141">16141</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_RSVD_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_RSVD_LEN">MC_CMD_TSA_BIND_IN_DECOMMISSION_USER_RSVD_LEN</dfn> 3</u></td></tr>
<tr><th id="16142">16142</th><td><i>/* Reason of why decommissioning happens Note- The list of reasons, defined as</i></td></tr>
<tr><th id="16143">16143</th><td><i> * part of the enumeration below, can be extended.</i></td></tr>
<tr><th id="16144">16144</th><td><i> */</i></td></tr>
<tr><th id="16145">16145</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_REASON_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_REASON_OFST">MC_CMD_TSA_BIND_IN_DECOMMISSION_REASON_OFST</dfn> 104</u></td></tr>
<tr><th id="16146">16146</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_REASON_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_DECOMMISSION_REASON_LEN">MC_CMD_TSA_BIND_IN_DECOMMISSION_REASON_LEN</dfn> 4</u></td></tr>
<tr><th id="16147">16147</th><td></td></tr>
<tr><th id="16148">16148</th><td><i>/* MC_CMD_TSA_BIND_IN_GET_CERTIFICATE msgrequest: Obsolete. Use</i></td></tr>
<tr><th id="16149">16149</th><td><i> * MC_CMD_GET_CERTIFICATE.</i></td></tr>
<tr><th id="16150">16150</th><td><i> */</i></td></tr>
<tr><th id="16151">16151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_LEN">MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_LEN</dfn> 8</u></td></tr>
<tr><th id="16152">16152</th><td><i>/* The operation requested, must be MC_CMD_TSA_BIND_OP_GET_CERTIFICATE. */</i></td></tr>
<tr><th id="16153">16153</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_OP_OFST">MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16154">16154</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_OP_LEN">MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16155">16155</th><td><i>/* Type of the certificate to be retrieved. */</i></td></tr>
<tr><th id="16156">16156</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_TYPE_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_TYPE_OFST">MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="16157">16157</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_TYPE_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_TYPE_LEN">MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="16158">16158</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_UNUSED" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_UNUSED">MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_UNUSED</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="16159">16159</th><td><i>/* enum: Adapter Authentication Certificate (AAC). The AAC is used by the</i></td></tr>
<tr><th id="16160">16160</th><td><i> * controller to verify the authenticity of the adapter.</i></td></tr>
<tr><th id="16161">16161</th><td><i> */</i></td></tr>
<tr><th id="16162">16162</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_AAC" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_AAC">MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_AAC</dfn> 0x1</u></td></tr>
<tr><th id="16163">16163</th><td><i>/* enum: Adapter Authentication Signing Certificate (AASC). The AASC is used by</i></td></tr>
<tr><th id="16164">16164</th><td><i> * the controller to verify the validity of AAC.</i></td></tr>
<tr><th id="16165">16165</th><td><i> */</i></td></tr>
<tr><th id="16166">16166</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_AASC" data-ref="_M/MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_AASC">MC_CMD_TSA_BIND_IN_GET_CERTIFICATE_AASC</dfn> 0x2</u></td></tr>
<tr><th id="16167">16167</th><td></td></tr>
<tr><th id="16168">16168</th><td><i>/* MC_CMD_TSA_BIND_IN_SECURE_UNBIND msgrequest: Request a secure unbinding</i></td></tr>
<tr><th id="16169">16169</th><td><i> * operation using unbinding token.</i></td></tr>
<tr><th id="16170">16170</th><td><i> */</i></td></tr>
<tr><th id="16171">16171</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_LENMIN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_LENMIN">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_LENMIN</dfn> 97</u></td></tr>
<tr><th id="16172">16172</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_LENMAX" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_LENMAX">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_LENMAX</dfn> 200</u></td></tr>
<tr><th id="16173">16173</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_LEN">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_LEN</dfn>(num) (96+1*(num))</u></td></tr>
<tr><th id="16174">16174</th><td><i>/* The operation requested, must be MC_CMD_TSA_BIND_OP_SECURE_UNBIND. */</i></td></tr>
<tr><th id="16175">16175</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_OP_OFST">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16176">16176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_OP_LEN">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16177">16177</th><td><i>/* Type of the message. (MESSAGE_TYPE_xxx) Must be</i></td></tr>
<tr><th id="16178">16178</th><td><i> * MESSAGE_TYPE_TSA_SECURE_UNBIND.</i></td></tr>
<tr><th id="16179">16179</th><td><i> */</i></td></tr>
<tr><th id="16180">16180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_MESSAGE_TYPE_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_MESSAGE_TYPE_OFST">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_MESSAGE_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="16181">16181</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_MESSAGE_TYPE_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_MESSAGE_TYPE_LEN">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_MESSAGE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="16182">16182</th><td><i>/* TSAN unique identifier for the network adapter */</i></td></tr>
<tr><th id="16183">16183</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_OFST">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_OFST</dfn> 8</u></td></tr>
<tr><th id="16184">16184</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_LEN">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_LEN</dfn> 6</u></td></tr>
<tr><th id="16185">16185</th><td><i>/* Align the arguments to 32 bits */</i></td></tr>
<tr><th id="16186">16186</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_RSVD_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_RSVD_OFST">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_RSVD_OFST</dfn> 14</u></td></tr>
<tr><th id="16187">16187</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_RSVD_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_RSVD_LEN">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSANID_RSVD_LEN</dfn> 2</u></td></tr>
<tr><th id="16188">16188</th><td><i>/* A NUL padded US-ASCII string identifying the TSA infrastructure domain. This</i></td></tr>
<tr><th id="16189">16189</th><td><i> * field is for information only, and not used by the firmware. Note- The TSAID</i></td></tr>
<tr><th id="16190">16190</th><td><i> * is the Organizational Unit Name field as part of the root and server</i></td></tr>
<tr><th id="16191">16191</th><td><i> * certificates.</i></td></tr>
<tr><th id="16192">16192</th><td><i> */</i></td></tr>
<tr><th id="16193">16193</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSAID_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSAID_OFST">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSAID_OFST</dfn> 16</u></td></tr>
<tr><th id="16194">16194</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSAID_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSAID_LEN">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSAID_LEN</dfn> 1</u></td></tr>
<tr><th id="16195">16195</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSAID_NUM" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSAID_NUM">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_TSAID_NUM</dfn> 64</u></td></tr>
<tr><th id="16196">16196</th><td><i>/* Unbinding secret token. The adapter validates this unbinding token by</i></td></tr>
<tr><th id="16197">16197</th><td><i> * comparing it against the one stored on the adapter as part of the</i></td></tr>
<tr><th id="16198">16198</th><td><i> * MC_CMD_TSA_BIND_IN_SET_UNBINDTOKEN msgrequest. Refer to SF-115479-TC for</i></td></tr>
<tr><th id="16199">16199</th><td><i> * more information.</i></td></tr>
<tr><th id="16200">16200</th><td><i> */</i></td></tr>
<tr><th id="16201">16201</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_UNBINDTOKEN_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_UNBINDTOKEN_OFST">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_UNBINDTOKEN_OFST</dfn> 80</u></td></tr>
<tr><th id="16202">16202</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_UNBINDTOKEN_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_UNBINDTOKEN_LEN">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_UNBINDTOKEN_LEN</dfn> 16</u></td></tr>
<tr><th id="16203">16203</th><td><i>/* The signature computed and encoded as specified by MESSAGE_TYPE. */</i></td></tr>
<tr><th id="16204">16204</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_OFST">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_OFST</dfn> 96</u></td></tr>
<tr><th id="16205">16205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_LEN">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_LEN</dfn> 1</u></td></tr>
<tr><th id="16206">16206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_MINNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_MINNUM">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16207">16207</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_MAXNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_MAXNUM">MC_CMD_TSA_BIND_IN_SECURE_UNBIND_SIG_MAXNUM</dfn> 104</u></td></tr>
<tr><th id="16208">16208</th><td></td></tr>
<tr><th id="16209">16209</th><td><i>/* MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION msgrequest: Request a secure</i></td></tr>
<tr><th id="16210">16210</th><td><i> * decommissioning operation.</i></td></tr>
<tr><th id="16211">16211</th><td><i> */</i></td></tr>
<tr><th id="16212">16212</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_LENMIN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_LENMIN">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_LENMIN</dfn> 113</u></td></tr>
<tr><th id="16213">16213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_LENMAX" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_LENMAX">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_LENMAX</dfn> 216</u></td></tr>
<tr><th id="16214">16214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_LEN">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_LEN</dfn>(num) (112+1*(num))</u></td></tr>
<tr><th id="16215">16215</th><td><i>/* The operation requested, must be MC_CMD_TSA_BIND_OP_SECURE_DECOMMISSION. */</i></td></tr>
<tr><th id="16216">16216</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_OP_OFST">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16217">16217</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_OP_LEN">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16218">16218</th><td><i>/* Type of the message. (MESSAGE_TYPE_xxx) Must be</i></td></tr>
<tr><th id="16219">16219</th><td><i> * MESSAGE_TYPE_SECURE_DECOMMISSION.</i></td></tr>
<tr><th id="16220">16220</th><td><i> */</i></td></tr>
<tr><th id="16221">16221</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_MESSAGE_TYPE_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_MESSAGE_TYPE_OFST">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_MESSAGE_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="16222">16222</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_MESSAGE_TYPE_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_MESSAGE_TYPE_LEN">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_MESSAGE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="16223">16223</th><td><i>/* A NUL padded US-ASCII string identifying the TSA infrastructure domain. This</i></td></tr>
<tr><th id="16224">16224</th><td><i> * field is for information only, and not used by the firmware. Note- The TSAID</i></td></tr>
<tr><th id="16225">16225</th><td><i> * is the Organizational Unit Name field as part of the root and server</i></td></tr>
<tr><th id="16226">16226</th><td><i> * certificates.</i></td></tr>
<tr><th id="16227">16227</th><td><i> */</i></td></tr>
<tr><th id="16228">16228</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_TSAID_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_TSAID_OFST">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_TSAID_OFST</dfn> 8</u></td></tr>
<tr><th id="16229">16229</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_TSAID_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_TSAID_LEN">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_TSAID_LEN</dfn> 1</u></td></tr>
<tr><th id="16230">16230</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_TSAID_NUM" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_TSAID_NUM">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_TSAID_NUM</dfn> 64</u></td></tr>
<tr><th id="16231">16231</th><td><i>/* A NUL padded US-ASCII string containing user name of the creator of the</i></td></tr>
<tr><th id="16232">16232</th><td><i> * decommissioning ticket. This field is for information only, and not used by</i></td></tr>
<tr><th id="16233">16233</th><td><i> * the firmware.</i></td></tr>
<tr><th id="16234">16234</th><td><i> */</i></td></tr>
<tr><th id="16235">16235</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_USER_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_USER_OFST">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_USER_OFST</dfn> 72</u></td></tr>
<tr><th id="16236">16236</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_USER_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_USER_LEN">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_USER_LEN</dfn> 1</u></td></tr>
<tr><th id="16237">16237</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_USER_NUM" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_USER_NUM">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_USER_NUM</dfn> 36</u></td></tr>
<tr><th id="16238">16238</th><td><i>/* Reason of why decommissioning happens */</i></td></tr>
<tr><th id="16239">16239</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_REASON_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_REASON_OFST">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_REASON_OFST</dfn> 108</u></td></tr>
<tr><th id="16240">16240</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_REASON_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_REASON_LEN">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_REASON_LEN</dfn> 4</u></td></tr>
<tr><th id="16241">16241</th><td><i>/* enum: There are situations when the binding process does not complete</i></td></tr>
<tr><th id="16242">16242</th><td><i> * successfully due to key, other attributes corruption at the database level</i></td></tr>
<tr><th id="16243">16243</th><td><i> * (Controller). Adapter can't connect to the controller anymore. To recover,</i></td></tr>
<tr><th id="16244">16244</th><td><i> * use the decommission command to force the adapter into unbound state.</i></td></tr>
<tr><th id="16245">16245</th><td><i> */</i></td></tr>
<tr><th id="16246">16246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_ADAPTER_BINDING_FAILURE" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_ADAPTER_BINDING_FAILURE">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_ADAPTER_BINDING_FAILURE</dfn> 0x1</u></td></tr>
<tr><th id="16247">16247</th><td><i>/* The signature computed and encoded as specified by MESSAGE_TYPE. */</i></td></tr>
<tr><th id="16248">16248</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_OFST">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_OFST</dfn> 112</u></td></tr>
<tr><th id="16249">16249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_LEN">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_LEN</dfn> 1</u></td></tr>
<tr><th id="16250">16250</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_MINNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_MINNUM">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16251">16251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_MAXNUM" data-ref="_M/MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_MAXNUM">MC_CMD_TSA_BIND_IN_SECURE_DECOMMISSION_SIG_MAXNUM</dfn> 104</u></td></tr>
<tr><th id="16252">16252</th><td></td></tr>
<tr><th id="16253">16253</th><td><i>/* MC_CMD_TSA_BIND_IN_TEST_MCDI msgrequest: Test mode that emulates MCDI</i></td></tr>
<tr><th id="16254">16254</th><td><i> * interface restrictions of a bound adapter. This operation is intended for</i></td></tr>
<tr><th id="16255">16255</th><td><i> * test use on adapters that are not deployed and bound to a TSA Controller.</i></td></tr>
<tr><th id="16256">16256</th><td><i> * Using it on a Bound adapter will succeed but will not alter the MCDI</i></td></tr>
<tr><th id="16257">16257</th><td><i> * privileges as MCDI operations will already be restricted.</i></td></tr>
<tr><th id="16258">16258</th><td><i> */</i></td></tr>
<tr><th id="16259">16259</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_LEN">MC_CMD_TSA_BIND_IN_TEST_MCDI_LEN</dfn> 8</u></td></tr>
<tr><th id="16260">16260</th><td><i>/* The operation requested must be MC_CMD_TSA_BIND_OP_TEST_MCDI. */</i></td></tr>
<tr><th id="16261">16261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_OP_OFST">MC_CMD_TSA_BIND_IN_TEST_MCDI_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16262">16262</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_OP_LEN">MC_CMD_TSA_BIND_IN_TEST_MCDI_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16263">16263</th><td><i>/* Enable or disable emulation of bound adapter */</i></td></tr>
<tr><th id="16264">16264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_CTRL_OFST" data-ref="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_CTRL_OFST">MC_CMD_TSA_BIND_IN_TEST_MCDI_CTRL_OFST</dfn> 4</u></td></tr>
<tr><th id="16265">16265</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_CTRL_LEN" data-ref="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_CTRL_LEN">MC_CMD_TSA_BIND_IN_TEST_MCDI_CTRL_LEN</dfn> 4</u></td></tr>
<tr><th id="16266">16266</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_DISABLE" data-ref="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_DISABLE">MC_CMD_TSA_BIND_IN_TEST_MCDI_DISABLE</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="16267">16267</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_ENABLE" data-ref="_M/MC_CMD_TSA_BIND_IN_TEST_MCDI_ENABLE">MC_CMD_TSA_BIND_IN_TEST_MCDI_ENABLE</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="16268">16268</th><td></td></tr>
<tr><th id="16269">16269</th><td><i>/* MC_CMD_TSA_BIND_OUT_GET_ID msgresponse: Obsolete. Use</i></td></tr>
<tr><th id="16270">16270</th><td><i> * MC_CMD_SECURE_NIC_INFO_OUT_STATUS.</i></td></tr>
<tr><th id="16271">16271</th><td><i> */</i></td></tr>
<tr><th id="16272">16272</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_LENMIN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_LENMIN">MC_CMD_TSA_BIND_OUT_GET_ID_LENMIN</dfn> 15</u></td></tr>
<tr><th id="16273">16273</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_LENMAX" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_LENMAX">MC_CMD_TSA_BIND_OUT_GET_ID_LENMAX</dfn> 252</u></td></tr>
<tr><th id="16274">16274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_LEN">MC_CMD_TSA_BIND_OUT_GET_ID_LEN</dfn>(num) (14+1*(num))</u></td></tr>
<tr><th id="16275">16275</th><td><i>/* The protocol operation code MC_CMD_TSA_BIND_OP_GET_ID that is sent back to</i></td></tr>
<tr><th id="16276">16276</th><td><i> * the caller.</i></td></tr>
<tr><th id="16277">16277</th><td><i> */</i></td></tr>
<tr><th id="16278">16278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_OP_OFST">MC_CMD_TSA_BIND_OUT_GET_ID_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16279">16279</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_OP_LEN">MC_CMD_TSA_BIND_OUT_GET_ID_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16280">16280</th><td><i>/* Rules engine type. Note- The rules engine type allows TSAC to further</i></td></tr>
<tr><th id="16281">16281</th><td><i> * identify the connected endpoint (e.g. TSAN, NIC Emulator) type and take the</i></td></tr>
<tr><th id="16282">16282</th><td><i> * proper action accordingly. As an example, TSAC uses the rules engine type to</i></td></tr>
<tr><th id="16283">16283</th><td><i> * select the SF key that differs in the case of TSAN vs. NIC Emulator.</i></td></tr>
<tr><th id="16284">16284</th><td><i> */</i></td></tr>
<tr><th id="16285">16285</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_OFST">MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_OFST</dfn> 4</u></td></tr>
<tr><th id="16286">16286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_LEN">MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_LEN</dfn> 4</u></td></tr>
<tr><th id="16287">16287</th><td><i>/* enum: Hardware rules engine. */</i></td></tr>
<tr><th id="16288">16288</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_TSAN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_TSAN">MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_TSAN</dfn> 0x1</u></td></tr>
<tr><th id="16289">16289</th><td><i>/* enum: Nic emulator rules engine. */</i></td></tr>
<tr><th id="16290">16290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_NEMU" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_NEMU">MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_NEMU</dfn> 0x2</u></td></tr>
<tr><th id="16291">16291</th><td><i>/* enum: SSFE. */</i></td></tr>
<tr><th id="16292">16292</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_SSFE" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_SSFE">MC_CMD_TSA_BIND_OUT_GET_ID_RULE_ENGINE_SSFE</dfn> 0x3</u></td></tr>
<tr><th id="16293">16293</th><td><i>/* TSAN unique identifier for the network adapter */</i></td></tr>
<tr><th id="16294">16294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_TSANID_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_TSANID_OFST">MC_CMD_TSA_BIND_OUT_GET_ID_TSANID_OFST</dfn> 8</u></td></tr>
<tr><th id="16295">16295</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_TSANID_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_TSANID_LEN">MC_CMD_TSA_BIND_OUT_GET_ID_TSANID_LEN</dfn> 6</u></td></tr>
<tr><th id="16296">16296</th><td><i>/* The signature data blob. The signature is computed against the message</i></td></tr>
<tr><th id="16297">16297</th><td><i> * formed by TSAN ID concatenated with the NONCE value. Refer to SF-115479-TC</i></td></tr>
<tr><th id="16298">16298</th><td><i> * for more information also in respect to the private keys that are used to</i></td></tr>
<tr><th id="16299">16299</th><td><i> * sign the message based on TSAN pre/post-binding authentication procedure.</i></td></tr>
<tr><th id="16300">16300</th><td><i> */</i></td></tr>
<tr><th id="16301">16301</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_SIG_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_SIG_OFST">MC_CMD_TSA_BIND_OUT_GET_ID_SIG_OFST</dfn> 14</u></td></tr>
<tr><th id="16302">16302</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_SIG_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_SIG_LEN">MC_CMD_TSA_BIND_OUT_GET_ID_SIG_LEN</dfn> 1</u></td></tr>
<tr><th id="16303">16303</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_SIG_MINNUM" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_SIG_MINNUM">MC_CMD_TSA_BIND_OUT_GET_ID_SIG_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16304">16304</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_ID_SIG_MAXNUM" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_ID_SIG_MAXNUM">MC_CMD_TSA_BIND_OUT_GET_ID_SIG_MAXNUM</dfn> 238</u></td></tr>
<tr><th id="16305">16305</th><td></td></tr>
<tr><th id="16306">16306</th><td><i>/* MC_CMD_TSA_BIND_OUT_GET_TICKET msgresponse */</i></td></tr>
<tr><th id="16307">16307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_LENMIN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_LENMIN">MC_CMD_TSA_BIND_OUT_GET_TICKET_LENMIN</dfn> 5</u></td></tr>
<tr><th id="16308">16308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_LENMAX" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_LENMAX">MC_CMD_TSA_BIND_OUT_GET_TICKET_LENMAX</dfn> 252</u></td></tr>
<tr><th id="16309">16309</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_LEN">MC_CMD_TSA_BIND_OUT_GET_TICKET_LEN</dfn>(num) (4+1*(num))</u></td></tr>
<tr><th id="16310">16310</th><td><i>/* The protocol operation code MC_CMD_TSA_BIND_OP_GET_TICKET that is sent back</i></td></tr>
<tr><th id="16311">16311</th><td><i> * to the caller.</i></td></tr>
<tr><th id="16312">16312</th><td><i> */</i></td></tr>
<tr><th id="16313">16313</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_OP_OFST">MC_CMD_TSA_BIND_OUT_GET_TICKET_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16314">16314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_OP_LEN">MC_CMD_TSA_BIND_OUT_GET_TICKET_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16315">16315</th><td><i>/* The ticket represents the data blob construct that TSAN sends to TSAC as</i></td></tr>
<tr><th id="16316">16316</th><td><i> * part of the binding protocol. From the TSAN perspective the ticket is an</i></td></tr>
<tr><th id="16317">16317</th><td><i> * opaque construct. For more info refer to SF-115479-TC.</i></td></tr>
<tr><th id="16318">16318</th><td><i> */</i></td></tr>
<tr><th id="16319">16319</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_OFST">MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_OFST</dfn> 4</u></td></tr>
<tr><th id="16320">16320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_LEN">MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_LEN</dfn> 1</u></td></tr>
<tr><th id="16321">16321</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_MINNUM" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_MINNUM">MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16322">16322</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_MAXNUM" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_MAXNUM">MC_CMD_TSA_BIND_OUT_GET_TICKET_TICKET_MAXNUM</dfn> 248</u></td></tr>
<tr><th id="16323">16323</th><td></td></tr>
<tr><th id="16324">16324</th><td><i>/* MC_CMD_TSA_BIND_OUT_SET_KEY msgresponse */</i></td></tr>
<tr><th id="16325">16325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SET_KEY_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SET_KEY_LEN">MC_CMD_TSA_BIND_OUT_SET_KEY_LEN</dfn> 4</u></td></tr>
<tr><th id="16326">16326</th><td><i>/* The protocol operation code MC_CMD_TSA_BIND_OP_SET_KEY that is sent back to</i></td></tr>
<tr><th id="16327">16327</th><td><i> * the caller.</i></td></tr>
<tr><th id="16328">16328</th><td><i> */</i></td></tr>
<tr><th id="16329">16329</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SET_KEY_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_SET_KEY_OP_OFST">MC_CMD_TSA_BIND_OUT_SET_KEY_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16330">16330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SET_KEY_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SET_KEY_OP_LEN">MC_CMD_TSA_BIND_OUT_SET_KEY_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16331">16331</th><td></td></tr>
<tr><th id="16332">16332</th><td><i>/* MC_CMD_TSA_BIND_OUT_UNBIND msgresponse: Response to insecure unbind request.</i></td></tr>
<tr><th id="16333">16333</th><td><i> */</i></td></tr>
<tr><th id="16334">16334</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_LEN">MC_CMD_TSA_BIND_OUT_UNBIND_LEN</dfn> 8</u></td></tr>
<tr><th id="16335">16335</th><td><i>/* Same as MC_CMD_ERR field, but included as 0 in success cases */</i></td></tr>
<tr><th id="16336">16336</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_RESULT_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_RESULT_OFST">MC_CMD_TSA_BIND_OUT_UNBIND_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="16337">16337</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_RESULT_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_RESULT_LEN">MC_CMD_TSA_BIND_OUT_UNBIND_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="16338">16338</th><td><i>/* Extra status information */</i></td></tr>
<tr><th id="16339">16339</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_INFO_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_INFO_OFST">MC_CMD_TSA_BIND_OUT_UNBIND_INFO_OFST</dfn> 4</u></td></tr>
<tr><th id="16340">16340</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_INFO_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_INFO_LEN">MC_CMD_TSA_BIND_OUT_UNBIND_INFO_LEN</dfn> 4</u></td></tr>
<tr><th id="16341">16341</th><td><i>/* enum: Unbind successful. */</i></td></tr>
<tr><th id="16342">16342</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_OK_UNBOUND" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_OK_UNBOUND">MC_CMD_TSA_BIND_OUT_UNBIND_OK_UNBOUND</dfn> 0x0</u></td></tr>
<tr><th id="16343">16343</th><td><i>/* enum: TSANID mismatch */</i></td></tr>
<tr><th id="16344">16344</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_ERR_BAD_TSANID" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_ERR_BAD_TSANID">MC_CMD_TSA_BIND_OUT_UNBIND_ERR_BAD_TSANID</dfn> 0x1</u></td></tr>
<tr><th id="16345">16345</th><td><i>/* enum: Unable to remove the binding ticket from persistent storage. */</i></td></tr>
<tr><th id="16346">16346</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_ERR_REMOVE_TICKET" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_ERR_REMOVE_TICKET">MC_CMD_TSA_BIND_OUT_UNBIND_ERR_REMOVE_TICKET</dfn> 0x2</u></td></tr>
<tr><th id="16347">16347</th><td><i>/* enum: TSAN is not bound to a binding ticket. */</i></td></tr>
<tr><th id="16348">16348</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_ERR_NOT_BOUND" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_ERR_NOT_BOUND">MC_CMD_TSA_BIND_OUT_UNBIND_ERR_NOT_BOUND</dfn> 0x3</u></td></tr>
<tr><th id="16349">16349</th><td></td></tr>
<tr><th id="16350">16350</th><td><i>/* MC_CMD_TSA_BIND_OUT_UNBIND_EXT msgresponse: Obsolete. Use</i></td></tr>
<tr><th id="16351">16351</th><td><i> * MC_CMD_TSA_BIND_OUT_SECURE_UNBIND.</i></td></tr>
<tr><th id="16352">16352</th><td><i> */</i></td></tr>
<tr><th id="16353">16353</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_LEN">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_LEN</dfn> 8</u></td></tr>
<tr><th id="16354">16354</th><td><i>/* Same as MC_CMD_ERR field, but included as 0 in success cases */</i></td></tr>
<tr><th id="16355">16355</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_RESULT_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_RESULT_OFST">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_RESULT_OFST</dfn> 0</u></td></tr>
<tr><th id="16356">16356</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_RESULT_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_RESULT_LEN">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="16357">16357</th><td><i>/* Extra status information */</i></td></tr>
<tr><th id="16358">16358</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_INFO_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_INFO_OFST">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_INFO_OFST</dfn> 4</u></td></tr>
<tr><th id="16359">16359</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_INFO_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_INFO_LEN">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_INFO_LEN</dfn> 4</u></td></tr>
<tr><th id="16360">16360</th><td><i>/* enum: Unbind successful. */</i></td></tr>
<tr><th id="16361">16361</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_OK_UNBOUND" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_OK_UNBOUND">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_OK_UNBOUND</dfn> 0x0</u></td></tr>
<tr><th id="16362">16362</th><td><i>/* enum: TSANID mismatch */</i></td></tr>
<tr><th id="16363">16363</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_BAD_TSANID" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_BAD_TSANID">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_BAD_TSANID</dfn> 0x1</u></td></tr>
<tr><th id="16364">16364</th><td><i>/* enum: Unable to remove the binding ticket from persistent storage. */</i></td></tr>
<tr><th id="16365">16365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_REMOVE_TICKET" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_REMOVE_TICKET">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_REMOVE_TICKET</dfn> 0x2</u></td></tr>
<tr><th id="16366">16366</th><td><i>/* enum: TSAN is not bound to a binding ticket. */</i></td></tr>
<tr><th id="16367">16367</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_NOT_BOUND" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_NOT_BOUND">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_NOT_BOUND</dfn> 0x3</u></td></tr>
<tr><th id="16368">16368</th><td><i>/* enum: Invalid unbind token */</i></td></tr>
<tr><th id="16369">16369</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_BAD_TOKEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_BAD_TOKEN">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_BAD_TOKEN</dfn> 0x4</u></td></tr>
<tr><th id="16370">16370</th><td><i>/* enum: Invalid signature */</i></td></tr>
<tr><th id="16371">16371</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_BAD_SIGNATURE" data-ref="_M/MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_BAD_SIGNATURE">MC_CMD_TSA_BIND_OUT_UNBIND_EXT_ERR_BAD_SIGNATURE</dfn> 0x5</u></td></tr>
<tr><th id="16372">16372</th><td></td></tr>
<tr><th id="16373">16373</th><td><i>/* MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN msgresponse */</i></td></tr>
<tr><th id="16374">16374</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN_LEN">MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN_LEN</dfn> 4</u></td></tr>
<tr><th id="16375">16375</th><td><i>/* The protocol operation code MC_CMD_TSA_BIND_OP_SET_UNBINDTOKEN that is sent</i></td></tr>
<tr><th id="16376">16376</th><td><i> * back to the caller.</i></td></tr>
<tr><th id="16377">16377</th><td><i> */</i></td></tr>
<tr><th id="16378">16378</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN_OP_OFST">MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16379">16379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN_OP_LEN">MC_CMD_TSA_BIND_OUT_SET_UNBINDTOKEN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16380">16380</th><td></td></tr>
<tr><th id="16381">16381</th><td><i>/* MC_CMD_TSA_BIND_OUT_DECOMMISSION msgresponse: Obsolete. Use</i></td></tr>
<tr><th id="16382">16382</th><td><i> * MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION.</i></td></tr>
<tr><th id="16383">16383</th><td><i> */</i></td></tr>
<tr><th id="16384">16384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_DECOMMISSION_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_DECOMMISSION_LEN">MC_CMD_TSA_BIND_OUT_DECOMMISSION_LEN</dfn> 4</u></td></tr>
<tr><th id="16385">16385</th><td><i>/* The protocol operation code MC_CMD_TSA_BIND_OP_DECOMMISSION that is sent</i></td></tr>
<tr><th id="16386">16386</th><td><i> * back to the caller.</i></td></tr>
<tr><th id="16387">16387</th><td><i> */</i></td></tr>
<tr><th id="16388">16388</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_DECOMMISSION_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_DECOMMISSION_OP_OFST">MC_CMD_TSA_BIND_OUT_DECOMMISSION_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16389">16389</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_DECOMMISSION_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_DECOMMISSION_OP_LEN">MC_CMD_TSA_BIND_OUT_DECOMMISSION_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16390">16390</th><td></td></tr>
<tr><th id="16391">16391</th><td><i>/* MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE msgresponse */</i></td></tr>
<tr><th id="16392">16392</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_LENMIN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_LENMIN">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_LENMIN</dfn> 9</u></td></tr>
<tr><th id="16393">16393</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_LENMAX" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_LENMAX">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_LENMAX</dfn> 252</u></td></tr>
<tr><th id="16394">16394</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_LEN">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_LEN</dfn>(num) (8+1*(num))</u></td></tr>
<tr><th id="16395">16395</th><td><i>/* The protocol operation code MC_CMD_TSA_BIND_OP_GET_CERTIFICATE that is sent</i></td></tr>
<tr><th id="16396">16396</th><td><i> * back to the caller.</i></td></tr>
<tr><th id="16397">16397</th><td><i> */</i></td></tr>
<tr><th id="16398">16398</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_OP_OFST">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16399">16399</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_OP_LEN">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16400">16400</th><td><i>/* Type of the certificate. */</i></td></tr>
<tr><th id="16401">16401</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_TYPE_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_TYPE_OFST">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="16402">16402</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_TYPE_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_TYPE_LEN">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="16403">16403</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="16404">16404</th><td><i>/*               MC_CMD_TSA_BIND_IN_GET_CERTIFICATE/TYPE */</i></td></tr>
<tr><th id="16405">16405</th><td><i>/* The certificate data. */</i></td></tr>
<tr><th id="16406">16406</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_OFST">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_OFST</dfn> 8</u></td></tr>
<tr><th id="16407">16407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_LEN">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="16408">16408</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_MINNUM" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_MINNUM">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16409">16409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_MAXNUM" data-ref="_M/MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_MAXNUM">MC_CMD_TSA_BIND_OUT_GET_CERTIFICATE_DATA_MAXNUM</dfn> 244</u></td></tr>
<tr><th id="16410">16410</th><td></td></tr>
<tr><th id="16411">16411</th><td><i>/* MC_CMD_TSA_BIND_OUT_SECURE_UNBIND msgresponse: Response to secure unbind</i></td></tr>
<tr><th id="16412">16412</th><td><i> * request.</i></td></tr>
<tr><th id="16413">16413</th><td><i> */</i></td></tr>
<tr><th id="16414">16414</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_LEN">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_LEN</dfn> 8</u></td></tr>
<tr><th id="16415">16415</th><td><i>/* The protocol operation code that is sent back to the caller. */</i></td></tr>
<tr><th id="16416">16416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_OP_OFST">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16417">16417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_OP_LEN">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16418">16418</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_RESULT_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_RESULT_OFST">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_RESULT_OFST</dfn> 4</u></td></tr>
<tr><th id="16419">16419</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_RESULT_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_RESULT_LEN">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="16420">16420</th><td><i>/* enum: Unbind successful. */</i></td></tr>
<tr><th id="16421">16421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_OK_UNBOUND" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_OK_UNBOUND">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_OK_UNBOUND</dfn> 0x0</u></td></tr>
<tr><th id="16422">16422</th><td><i>/* enum: TSANID mismatch */</i></td></tr>
<tr><th id="16423">16423</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_BAD_TSANID" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_BAD_TSANID">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_BAD_TSANID</dfn> 0x1</u></td></tr>
<tr><th id="16424">16424</th><td><i>/* enum: Unable to remove the binding ticket from persistent storage. */</i></td></tr>
<tr><th id="16425">16425</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_REMOVE_TICKET" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_REMOVE_TICKET">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_REMOVE_TICKET</dfn> 0x2</u></td></tr>
<tr><th id="16426">16426</th><td><i>/* enum: TSAN is not bound to a domain. */</i></td></tr>
<tr><th id="16427">16427</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_NOT_BOUND" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_NOT_BOUND">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_NOT_BOUND</dfn> 0x3</u></td></tr>
<tr><th id="16428">16428</th><td><i>/* enum: Invalid unbind token */</i></td></tr>
<tr><th id="16429">16429</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_BAD_TOKEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_BAD_TOKEN">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_BAD_TOKEN</dfn> 0x4</u></td></tr>
<tr><th id="16430">16430</th><td><i>/* enum: Invalid signature */</i></td></tr>
<tr><th id="16431">16431</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_BAD_SIGNATURE" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_BAD_SIGNATURE">MC_CMD_TSA_BIND_OUT_SECURE_UNBIND_ERR_BAD_SIGNATURE</dfn> 0x5</u></td></tr>
<tr><th id="16432">16432</th><td></td></tr>
<tr><th id="16433">16433</th><td><i>/* MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION msgresponse: Response to secure</i></td></tr>
<tr><th id="16434">16434</th><td><i> * decommission request.</i></td></tr>
<tr><th id="16435">16435</th><td><i> */</i></td></tr>
<tr><th id="16436">16436</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_LEN">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_LEN</dfn> 8</u></td></tr>
<tr><th id="16437">16437</th><td><i>/* The protocol operation code that is sent back to the caller. */</i></td></tr>
<tr><th id="16438">16438</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_OP_OFST">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16439">16439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_OP_LEN">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16440">16440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_RESULT_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_RESULT_OFST">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_RESULT_OFST</dfn> 4</u></td></tr>
<tr><th id="16441">16441</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_RESULT_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_RESULT_LEN">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_RESULT_LEN</dfn> 4</u></td></tr>
<tr><th id="16442">16442</th><td><i>/* enum: Unbind successful. */</i></td></tr>
<tr><th id="16443">16443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_OK_UNBOUND" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_OK_UNBOUND">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_OK_UNBOUND</dfn> 0x0</u></td></tr>
<tr><th id="16444">16444</th><td><i>/* enum: TSANID mismatch */</i></td></tr>
<tr><th id="16445">16445</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_BAD_TSANID" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_BAD_TSANID">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_BAD_TSANID</dfn> 0x1</u></td></tr>
<tr><th id="16446">16446</th><td><i>/* enum: Unable to remove the binding ticket from persistent storage. */</i></td></tr>
<tr><th id="16447">16447</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_REMOVE_TICKET" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_REMOVE_TICKET">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_REMOVE_TICKET</dfn> 0x2</u></td></tr>
<tr><th id="16448">16448</th><td><i>/* enum: TSAN is not bound to a domain. */</i></td></tr>
<tr><th id="16449">16449</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_NOT_BOUND" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_NOT_BOUND">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_NOT_BOUND</dfn> 0x3</u></td></tr>
<tr><th id="16450">16450</th><td><i>/* enum: Invalid unbind token */</i></td></tr>
<tr><th id="16451">16451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_BAD_TOKEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_BAD_TOKEN">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_BAD_TOKEN</dfn> 0x4</u></td></tr>
<tr><th id="16452">16452</th><td><i>/* enum: Invalid signature */</i></td></tr>
<tr><th id="16453">16453</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_BAD_SIGNATURE" data-ref="_M/MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_BAD_SIGNATURE">MC_CMD_TSA_BIND_OUT_SECURE_DECOMMISSION_ERR_BAD_SIGNATURE</dfn> 0x5</u></td></tr>
<tr><th id="16454">16454</th><td></td></tr>
<tr><th id="16455">16455</th><td><i>/* MC_CMD_TSA_BIND_OUT_TEST_MCDI msgrequest */</i></td></tr>
<tr><th id="16456">16456</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_TEST_MCDI_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_TEST_MCDI_LEN">MC_CMD_TSA_BIND_OUT_TEST_MCDI_LEN</dfn> 4</u></td></tr>
<tr><th id="16457">16457</th><td><i>/* The protocol operation code MC_CMD_TSA_BIND_OP_TEST_MCDI that is sent back</i></td></tr>
<tr><th id="16458">16458</th><td><i> * to the caller.</i></td></tr>
<tr><th id="16459">16459</th><td><i> */</i></td></tr>
<tr><th id="16460">16460</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_TEST_MCDI_OP_OFST" data-ref="_M/MC_CMD_TSA_BIND_OUT_TEST_MCDI_OP_OFST">MC_CMD_TSA_BIND_OUT_TEST_MCDI_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16461">16461</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_BIND_OUT_TEST_MCDI_OP_LEN" data-ref="_M/MC_CMD_TSA_BIND_OUT_TEST_MCDI_OP_LEN">MC_CMD_TSA_BIND_OUT_TEST_MCDI_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16462">16462</th><td></td></tr>
<tr><th id="16463">16463</th><td></td></tr>
<tr><th id="16464">16464</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16465">16465</th><td><i>/* MC_CMD_MANAGE_SECURITY_RULESET_CACHE</i></td></tr>
<tr><th id="16466">16466</th><td><i> * Manage the persistent NVRAM cache of security rules created with</i></td></tr>
<tr><th id="16467">16467</th><td><i> * MC_CMD_SET_SECURITY_RULE. Note that the cache is not automatically updated</i></td></tr>
<tr><th id="16468">16468</th><td><i> * as rules are added or removed; the active ruleset must be explicitly</i></td></tr>
<tr><th id="16469">16469</th><td><i> * committed to the cache. The cache may also be explicitly invalidated,</i></td></tr>
<tr><th id="16470">16470</th><td><i> * without affecting the currently active ruleset. When the cache is valid, it</i></td></tr>
<tr><th id="16471">16471</th><td><i> * will be loaded at power on or MC reboot, instead of the default ruleset.</i></td></tr>
<tr><th id="16472">16472</th><td><i> * Rollback of the currently active ruleset to the cached version (when it is</i></td></tr>
<tr><th id="16473">16473</th><td><i> * valid) is also supported. (Medford-only; for use by SolarSecure apps, not</i></td></tr>
<tr><th id="16474">16474</th><td><i> * directly by drivers. See SF-114946-SW.) NOTE - The only sub-operation</i></td></tr>
<tr><th id="16475">16475</th><td><i> * allowed in an adapter bound to a TSA controller from the local host is</i></td></tr>
<tr><th id="16476">16476</th><td><i> * OP_GET_CACHED_VERSION. All other sub-operations are prohibited.</i></td></tr>
<tr><th id="16477">16477</th><td><i> */</i></td></tr>
<tr><th id="16478">16478</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE">MC_CMD_MANAGE_SECURITY_RULESET_CACHE</dfn> 0x11a</u></td></tr>
<tr><th id="16479">16479</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x11a_PRIVILEGE_CTG">MC_CMD_0x11a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16480">16480</th><td></td></tr>
<tr><th id="16481">16481</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x11a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x11a_PRIVILEGE_CTG">MC_CMD_0x11a_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="16482">16482</th><td></td></tr>
<tr><th id="16483">16483</th><td><i>/* MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN msgrequest */</i></td></tr>
<tr><th id="16484">16484</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_LEN" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_LEN">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="16485">16485</th><td><i>/* the operation to perform */</i></td></tr>
<tr><th id="16486">16486</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_OFST" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_OFST">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16487">16487</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_LEN" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_LEN">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16488">16488</th><td><i>/* enum: reports the ruleset version that is cached in persistent storage but</i></td></tr>
<tr><th id="16489">16489</th><td><i> * performs no other action</i></td></tr>
<tr><th id="16490">16490</th><td><i> */</i></td></tr>
<tr><th id="16491">16491</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_GET_CACHED_VERSION" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_GET_CACHED_VERSION">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_GET_CACHED_VERSION</dfn> 0x0</u></td></tr>
<tr><th id="16492">16492</th><td><i>/* enum: rolls back the active state to the cached version. (May fail with</i></td></tr>
<tr><th id="16493">16493</th><td><i> * ENOENT if there is no valid cached version.)</i></td></tr>
<tr><th id="16494">16494</th><td><i> */</i></td></tr>
<tr><th id="16495">16495</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_ROLLBACK" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_ROLLBACK">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_ROLLBACK</dfn> 0x1</u></td></tr>
<tr><th id="16496">16496</th><td><i>/* enum: commits the active state to the persistent cache */</i></td></tr>
<tr><th id="16497">16497</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_COMMIT" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_COMMIT">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_COMMIT</dfn> 0x2</u></td></tr>
<tr><th id="16498">16498</th><td><i>/* enum: invalidates the persistent cache without affecting the active state */</i></td></tr>
<tr><th id="16499">16499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_INVALIDATE" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_INVALIDATE">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_IN_OP_INVALIDATE</dfn> 0x3</u></td></tr>
<tr><th id="16500">16500</th><td></td></tr>
<tr><th id="16501">16501</th><td><i>/* MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT msgresponse */</i></td></tr>
<tr><th id="16502">16502</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_LENMIN" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_LENMIN">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_LENMIN</dfn> 5</u></td></tr>
<tr><th id="16503">16503</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_LENMAX" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_LENMAX">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="16504">16504</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_LEN" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_LEN">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_LEN</dfn>(num) (4+1*(num))</u></td></tr>
<tr><th id="16505">16505</th><td><i>/* indicates whether the persistent cache is valid (after completion of the</i></td></tr>
<tr><th id="16506">16506</th><td><i> * requested operation in the case of rollback, commit, or invalidate)</i></td></tr>
<tr><th id="16507">16507</th><td><i> */</i></td></tr>
<tr><th id="16508">16508</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_OFST" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_OFST">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="16509">16509</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_LEN" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_LEN">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="16510">16510</th><td><i>/* enum: persistent cache is invalid (the VERSION field will be empty in this</i></td></tr>
<tr><th id="16511">16511</th><td><i> * case)</i></td></tr>
<tr><th id="16512">16512</th><td><i> */</i></td></tr>
<tr><th id="16513">16513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_INVALID" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_INVALID">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_INVALID</dfn> 0x0</u></td></tr>
<tr><th id="16514">16514</th><td><i>/* enum: persistent cache is valid */</i></td></tr>
<tr><th id="16515">16515</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_VALID" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_VALID">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_STATE_VALID</dfn> 0x1</u></td></tr>
<tr><th id="16516">16516</th><td><i>/* cached ruleset version (after completion of the requested operation, in the</i></td></tr>
<tr><th id="16517">16517</th><td><i> * case of rollback, commit, or invalidate) as an opaque hash value in the same</i></td></tr>
<tr><th id="16518">16518</th><td><i> * form as MC_CMD_GET_SECURITY_RULESET_VERSION_OUT_VERSION</i></td></tr>
<tr><th id="16519">16519</th><td><i> */</i></td></tr>
<tr><th id="16520">16520</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_OFST" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_OFST">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_OFST</dfn> 4</u></td></tr>
<tr><th id="16521">16521</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_LEN" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_LEN">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_LEN</dfn> 1</u></td></tr>
<tr><th id="16522">16522</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_MINNUM" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_MINNUM">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16523">16523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_MAXNUM" data-ref="_M/MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_MAXNUM">MC_CMD_MANAGE_SECURITY_RULESET_CACHE_OUT_VERSION_MAXNUM</dfn> 248</u></td></tr>
<tr><th id="16524">16524</th><td></td></tr>
<tr><th id="16525">16525</th><td></td></tr>
<tr><th id="16526">16526</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16527">16527</th><td><i>/* MC_CMD_NVRAM_PRIVATE_APPEND</i></td></tr>
<tr><th id="16528">16528</th><td><i> * Append a single TLV to the MC_USAGE_TLV partition. Returns MC_CMD_ERR_EEXIST</i></td></tr>
<tr><th id="16529">16529</th><td><i> * if the tag is already present.</i></td></tr>
<tr><th id="16530">16530</th><td><i> */</i></td></tr>
<tr><th id="16531">16531</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND">MC_CMD_NVRAM_PRIVATE_APPEND</dfn> 0x11c</u></td></tr>
<tr><th id="16532">16532</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x11c_PRIVILEGE_CTG">MC_CMD_0x11c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16533">16533</th><td></td></tr>
<tr><th id="16534">16534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x11c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x11c_PRIVILEGE_CTG">MC_CMD_0x11c_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="16535">16535</th><td></td></tr>
<tr><th id="16536">16536</th><td><i>/* MC_CMD_NVRAM_PRIVATE_APPEND_IN msgrequest */</i></td></tr>
<tr><th id="16537">16537</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENMIN" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENMIN">MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENMIN</dfn> 9</u></td></tr>
<tr><th id="16538">16538</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENMAX" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENMAX">MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENMAX</dfn> 252</u></td></tr>
<tr><th id="16539">16539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LEN" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LEN">MC_CMD_NVRAM_PRIVATE_APPEND_IN_LEN</dfn>(num) (8+1*(num))</u></td></tr>
<tr><th id="16540">16540</th><td><i>/* The tag to be appended */</i></td></tr>
<tr><th id="16541">16541</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_TAG_OFST" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_TAG_OFST">MC_CMD_NVRAM_PRIVATE_APPEND_IN_TAG_OFST</dfn> 0</u></td></tr>
<tr><th id="16542">16542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_TAG_LEN" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_TAG_LEN">MC_CMD_NVRAM_PRIVATE_APPEND_IN_TAG_LEN</dfn> 4</u></td></tr>
<tr><th id="16543">16543</th><td><i>/* The length of the data */</i></td></tr>
<tr><th id="16544">16544</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENGTH_OFST" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENGTH_OFST">MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENGTH_OFST</dfn> 4</u></td></tr>
<tr><th id="16545">16545</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENGTH_LEN" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENGTH_LEN">MC_CMD_NVRAM_PRIVATE_APPEND_IN_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="16546">16546</th><td><i>/* The data to be contained in the TLV structure */</i></td></tr>
<tr><th id="16547">16547</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_OFST" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_OFST">MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_OFST</dfn> 8</u></td></tr>
<tr><th id="16548">16548</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_LEN" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_LEN">MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_LEN</dfn> 1</u></td></tr>
<tr><th id="16549">16549</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_MINNUM" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_MINNUM">MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_MINNUM</dfn> 1</u></td></tr>
<tr><th id="16550">16550</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_MAXNUM" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_MAXNUM">MC_CMD_NVRAM_PRIVATE_APPEND_IN_DATA_BUFFER_MAXNUM</dfn> 244</u></td></tr>
<tr><th id="16551">16551</th><td></td></tr>
<tr><th id="16552">16552</th><td><i>/* MC_CMD_NVRAM_PRIVATE_APPEND_OUT msgresponse */</i></td></tr>
<tr><th id="16553">16553</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_NVRAM_PRIVATE_APPEND_OUT_LEN" data-ref="_M/MC_CMD_NVRAM_PRIVATE_APPEND_OUT_LEN">MC_CMD_NVRAM_PRIVATE_APPEND_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="16554">16554</th><td></td></tr>
<tr><th id="16555">16555</th><td></td></tr>
<tr><th id="16556">16556</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16557">16557</th><td><i>/* MC_CMD_XPM_VERIFY_CONTENTS</i></td></tr>
<tr><th id="16558">16558</th><td><i> * Verify that the contents of the XPM memory is correct (Medford only). This</i></td></tr>
<tr><th id="16559">16559</th><td><i> * is used during manufacture to check that the XPM memory has been programmed</i></td></tr>
<tr><th id="16560">16560</th><td><i> * correctly at ATE.</i></td></tr>
<tr><th id="16561">16561</th><td><i> */</i></td></tr>
<tr><th id="16562">16562</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS">MC_CMD_XPM_VERIFY_CONTENTS</dfn> 0x11b</u></td></tr>
<tr><th id="16563">16563</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x11b_PRIVILEGE_CTG">MC_CMD_0x11b_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16564">16564</th><td></td></tr>
<tr><th id="16565">16565</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x11b_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x11b_PRIVILEGE_CTG">MC_CMD_0x11b_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="16566">16566</th><td></td></tr>
<tr><th id="16567">16567</th><td><i>/* MC_CMD_XPM_VERIFY_CONTENTS_IN msgrequest */</i></td></tr>
<tr><th id="16568">16568</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_IN_LEN" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_IN_LEN">MC_CMD_XPM_VERIFY_CONTENTS_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="16569">16569</th><td><i>/* Data type to be checked */</i></td></tr>
<tr><th id="16570">16570</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_IN_DATA_TYPE_OFST" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_IN_DATA_TYPE_OFST">MC_CMD_XPM_VERIFY_CONTENTS_IN_DATA_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="16571">16571</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_IN_DATA_TYPE_LEN" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_IN_DATA_TYPE_LEN">MC_CMD_XPM_VERIFY_CONTENTS_IN_DATA_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="16572">16572</th><td></td></tr>
<tr><th id="16573">16573</th><td><i>/* MC_CMD_XPM_VERIFY_CONTENTS_OUT msgresponse */</i></td></tr>
<tr><th id="16574">16574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_LENMIN" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_LENMIN">MC_CMD_XPM_VERIFY_CONTENTS_OUT_LENMIN</dfn> 12</u></td></tr>
<tr><th id="16575">16575</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_LENMAX" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_LENMAX">MC_CMD_XPM_VERIFY_CONTENTS_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="16576">16576</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_LEN" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_LEN">MC_CMD_XPM_VERIFY_CONTENTS_OUT_LEN</dfn>(num) (12+1*(num))</u></td></tr>
<tr><th id="16577">16577</th><td><i>/* Number of sectors found (test builds only) */</i></td></tr>
<tr><th id="16578">16578</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_SECTORS_OFST" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_SECTORS_OFST">MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_SECTORS_OFST</dfn> 0</u></td></tr>
<tr><th id="16579">16579</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_SECTORS_LEN" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_SECTORS_LEN">MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_SECTORS_LEN</dfn> 4</u></td></tr>
<tr><th id="16580">16580</th><td><i>/* Number of bytes found (test builds only) */</i></td></tr>
<tr><th id="16581">16581</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_BYTES_OFST" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_BYTES_OFST">MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_BYTES_OFST</dfn> 4</u></td></tr>
<tr><th id="16582">16582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_BYTES_LEN" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_BYTES_LEN">MC_CMD_XPM_VERIFY_CONTENTS_OUT_NUM_BYTES_LEN</dfn> 4</u></td></tr>
<tr><th id="16583">16583</th><td><i>/* Length of signature */</i></td></tr>
<tr><th id="16584">16584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIG_LENGTH_OFST" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIG_LENGTH_OFST">MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIG_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="16585">16585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIG_LENGTH_LEN" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIG_LENGTH_LEN">MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIG_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="16586">16586</th><td><i>/* Signature */</i></td></tr>
<tr><th id="16587">16587</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_OFST" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_OFST">MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_OFST</dfn> 12</u></td></tr>
<tr><th id="16588">16588</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_LEN" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_LEN">MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_LEN</dfn> 1</u></td></tr>
<tr><th id="16589">16589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_MINNUM" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_MINNUM">MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_MINNUM</dfn> 0</u></td></tr>
<tr><th id="16590">16590</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_MAXNUM" data-ref="_M/MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_MAXNUM">MC_CMD_XPM_VERIFY_CONTENTS_OUT_SIGNATURE_MAXNUM</dfn> 240</u></td></tr>
<tr><th id="16591">16591</th><td></td></tr>
<tr><th id="16592">16592</th><td></td></tr>
<tr><th id="16593">16593</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16594">16594</th><td><i>/* MC_CMD_SET_EVQ_TMR</i></td></tr>
<tr><th id="16595">16595</th><td><i> * Update the timer load, timer reload and timer mode values for a given EVQ.</i></td></tr>
<tr><th id="16596">16596</th><td><i> * The requested timer values (in TMR_LOAD_REQ_NS and TMR_RELOAD_REQ_NS) will</i></td></tr>
<tr><th id="16597">16597</th><td><i> * be rounded up to the granularity supported by the hardware, then truncated</i></td></tr>
<tr><th id="16598">16598</th><td><i> * to the range supported by the hardware. The resulting value after the</i></td></tr>
<tr><th id="16599">16599</th><td><i> * rounding and truncation will be returned to the caller (in TMR_LOAD_ACT_NS</i></td></tr>
<tr><th id="16600">16600</th><td><i> * and TMR_RELOAD_ACT_NS).</i></td></tr>
<tr><th id="16601">16601</th><td><i> */</i></td></tr>
<tr><th id="16602">16602</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR" data-ref="_M/MC_CMD_SET_EVQ_TMR">MC_CMD_SET_EVQ_TMR</dfn> 0x120</u></td></tr>
<tr><th id="16603">16603</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x120_PRIVILEGE_CTG">MC_CMD_0x120_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16604">16604</th><td></td></tr>
<tr><th id="16605">16605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x120_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x120_PRIVILEGE_CTG">MC_CMD_0x120_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="16606">16606</th><td></td></tr>
<tr><th id="16607">16607</th><td><i>/* MC_CMD_SET_EVQ_TMR_IN msgrequest */</i></td></tr>
<tr><th id="16608">16608</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_LEN" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_LEN">MC_CMD_SET_EVQ_TMR_IN_LEN</dfn> 16</u></td></tr>
<tr><th id="16609">16609</th><td><i>/* Function-relative queue instance */</i></td></tr>
<tr><th id="16610">16610</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_INSTANCE_OFST">MC_CMD_SET_EVQ_TMR_IN_INSTANCE_OFST</dfn> 0</u></td></tr>
<tr><th id="16611">16611</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_INSTANCE_LEN">MC_CMD_SET_EVQ_TMR_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="16612">16612</th><td><i>/* Requested value for timer load (in nanoseconds) */</i></td></tr>
<tr><th id="16613">16613</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_LOAD_REQ_NS_OFST" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_LOAD_REQ_NS_OFST">MC_CMD_SET_EVQ_TMR_IN_TMR_LOAD_REQ_NS_OFST</dfn> 4</u></td></tr>
<tr><th id="16614">16614</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_LOAD_REQ_NS_LEN" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_LOAD_REQ_NS_LEN">MC_CMD_SET_EVQ_TMR_IN_TMR_LOAD_REQ_NS_LEN</dfn> 4</u></td></tr>
<tr><th id="16615">16615</th><td><i>/* Requested value for timer reload (in nanoseconds) */</i></td></tr>
<tr><th id="16616">16616</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_RELOAD_REQ_NS_OFST" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_RELOAD_REQ_NS_OFST">MC_CMD_SET_EVQ_TMR_IN_TMR_RELOAD_REQ_NS_OFST</dfn> 8</u></td></tr>
<tr><th id="16617">16617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_RELOAD_REQ_NS_LEN" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_RELOAD_REQ_NS_LEN">MC_CMD_SET_EVQ_TMR_IN_TMR_RELOAD_REQ_NS_LEN</dfn> 4</u></td></tr>
<tr><th id="16618">16618</th><td><i>/* Timer mode. Meanings as per EVQ_TMR_REG.TC_TIMER_VAL */</i></td></tr>
<tr><th id="16619">16619</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_MODE_OFST" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_MODE_OFST">MC_CMD_SET_EVQ_TMR_IN_TMR_MODE_OFST</dfn> 12</u></td></tr>
<tr><th id="16620">16620</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_MODE_LEN" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TMR_MODE_LEN">MC_CMD_SET_EVQ_TMR_IN_TMR_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="16621">16621</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_DIS" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_DIS">MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_DIS</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="16622">16622</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_IMMED_START" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_IMMED_START">MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_IMMED_START</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="16623">16623</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_TRIG_START" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_TRIG_START">MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_TRIG_START</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="16624">16624</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_INT_HLDOFF" data-ref="_M/MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_INT_HLDOFF">MC_CMD_SET_EVQ_TMR_IN_TIMER_MODE_INT_HLDOFF</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="16625">16625</th><td></td></tr>
<tr><th id="16626">16626</th><td><i>/* MC_CMD_SET_EVQ_TMR_OUT msgresponse */</i></td></tr>
<tr><th id="16627">16627</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_OUT_LEN" data-ref="_M/MC_CMD_SET_EVQ_TMR_OUT_LEN">MC_CMD_SET_EVQ_TMR_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="16628">16628</th><td><i>/* Actual value for timer load (in nanoseconds) */</i></td></tr>
<tr><th id="16629">16629</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_OUT_TMR_LOAD_ACT_NS_OFST" data-ref="_M/MC_CMD_SET_EVQ_TMR_OUT_TMR_LOAD_ACT_NS_OFST">MC_CMD_SET_EVQ_TMR_OUT_TMR_LOAD_ACT_NS_OFST</dfn> 0</u></td></tr>
<tr><th id="16630">16630</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_OUT_TMR_LOAD_ACT_NS_LEN" data-ref="_M/MC_CMD_SET_EVQ_TMR_OUT_TMR_LOAD_ACT_NS_LEN">MC_CMD_SET_EVQ_TMR_OUT_TMR_LOAD_ACT_NS_LEN</dfn> 4</u></td></tr>
<tr><th id="16631">16631</th><td><i>/* Actual value for timer reload (in nanoseconds) */</i></td></tr>
<tr><th id="16632">16632</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_OUT_TMR_RELOAD_ACT_NS_OFST" data-ref="_M/MC_CMD_SET_EVQ_TMR_OUT_TMR_RELOAD_ACT_NS_OFST">MC_CMD_SET_EVQ_TMR_OUT_TMR_RELOAD_ACT_NS_OFST</dfn> 4</u></td></tr>
<tr><th id="16633">16633</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_EVQ_TMR_OUT_TMR_RELOAD_ACT_NS_LEN" data-ref="_M/MC_CMD_SET_EVQ_TMR_OUT_TMR_RELOAD_ACT_NS_LEN">MC_CMD_SET_EVQ_TMR_OUT_TMR_RELOAD_ACT_NS_LEN</dfn> 4</u></td></tr>
<tr><th id="16634">16634</th><td></td></tr>
<tr><th id="16635">16635</th><td></td></tr>
<tr><th id="16636">16636</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16637">16637</th><td><i>/* MC_CMD_GET_EVQ_TMR_PROPERTIES</i></td></tr>
<tr><th id="16638">16638</th><td><i> * Query properties about the event queue timers.</i></td></tr>
<tr><th id="16639">16639</th><td><i> */</i></td></tr>
<tr><th id="16640">16640</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES">MC_CMD_GET_EVQ_TMR_PROPERTIES</dfn> 0x122</u></td></tr>
<tr><th id="16641">16641</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x122_PRIVILEGE_CTG">MC_CMD_0x122_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16642">16642</th><td></td></tr>
<tr><th id="16643">16643</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x122_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x122_PRIVILEGE_CTG">MC_CMD_0x122_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="16644">16644</th><td></td></tr>
<tr><th id="16645">16645</th><td><i>/* MC_CMD_GET_EVQ_TMR_PROPERTIES_IN msgrequest */</i></td></tr>
<tr><th id="16646">16646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_IN_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_IN_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="16647">16647</th><td></td></tr>
<tr><th id="16648">16648</th><td><i>/* MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT msgresponse */</i></td></tr>
<tr><th id="16649">16649</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_LEN</dfn> 36</u></td></tr>
<tr><th id="16650">16650</th><td><i>/* Reserved for future use. */</i></td></tr>
<tr><th id="16651">16651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_FLAGS_OFST">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="16652">16652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_FLAGS_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="16653">16653</th><td><i>/* For timers updated via writes to EVQ_TMR_REG, this is the time interval (in</i></td></tr>
<tr><th id="16654">16654</th><td><i> * nanoseconds) for each increment of the timer load/reload count. The</i></td></tr>
<tr><th id="16655">16655</th><td><i> * requested duration of a timer is this value multiplied by the timer</i></td></tr>
<tr><th id="16656">16656</th><td><i> * load/reload count.</i></td></tr>
<tr><th id="16657">16657</th><td><i> */</i></td></tr>
<tr><th id="16658">16658</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_NS_PER_COUNT_OFST" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_NS_PER_COUNT_OFST">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_NS_PER_COUNT_OFST</dfn> 4</u></td></tr>
<tr><th id="16659">16659</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_NS_PER_COUNT_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_NS_PER_COUNT_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_NS_PER_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="16660">16660</th><td><i>/* For timers updated via writes to EVQ_TMR_REG, this is the maximum value</i></td></tr>
<tr><th id="16661">16661</th><td><i> * allowed for timer load/reload counts.</i></td></tr>
<tr><th id="16662">16662</th><td><i> */</i></td></tr>
<tr><th id="16663">16663</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_MAX_COUNT_OFST" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_MAX_COUNT_OFST">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_MAX_COUNT_OFST</dfn> 8</u></td></tr>
<tr><th id="16664">16664</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_MAX_COUNT_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_MAX_COUNT_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_MAX_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="16665">16665</th><td><i>/* For timers updated via writes to EVQ_TMR_REG, timer load/reload counts not a</i></td></tr>
<tr><th id="16666">16666</th><td><i> * multiple of this step size will be rounded in an implementation defined</i></td></tr>
<tr><th id="16667">16667</th><td><i> * manner.</i></td></tr>
<tr><th id="16668">16668</th><td><i> */</i></td></tr>
<tr><th id="16669">16669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_STEP_OFST" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_STEP_OFST">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_STEP_OFST</dfn> 12</u></td></tr>
<tr><th id="16670">16670</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_STEP_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_STEP_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_TMR_REG_STEP_LEN</dfn> 4</u></td></tr>
<tr><th id="16671">16671</th><td><i>/* Maximum timer duration (in nanoseconds) for timers updated via MCDI. Only</i></td></tr>
<tr><th id="16672">16672</th><td><i> * meaningful if MC_CMD_SET_EVQ_TMR is implemented.</i></td></tr>
<tr><th id="16673">16673</th><td><i> */</i></td></tr>
<tr><th id="16674">16674</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_MAX_NS_OFST" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_MAX_NS_OFST">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_MAX_NS_OFST</dfn> 16</u></td></tr>
<tr><th id="16675">16675</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_MAX_NS_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_MAX_NS_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_MAX_NS_LEN</dfn> 4</u></td></tr>
<tr><th id="16676">16676</th><td><i>/* Timer durations requested via MCDI that are not a multiple of this step size</i></td></tr>
<tr><th id="16677">16677</th><td><i> * will be rounded up. Only meaningful if MC_CMD_SET_EVQ_TMR is implemented.</i></td></tr>
<tr><th id="16678">16678</th><td><i> */</i></td></tr>
<tr><th id="16679">16679</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_STEP_NS_OFST" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_STEP_NS_OFST">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_STEP_NS_OFST</dfn> 20</u></td></tr>
<tr><th id="16680">16680</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_STEP_NS_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_STEP_NS_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_MCDI_TMR_STEP_NS_LEN</dfn> 4</u></td></tr>
<tr><th id="16681">16681</th><td><i>/* For timers updated using the bug35388 workaround, this is the time interval</i></td></tr>
<tr><th id="16682">16682</th><td><i> * (in nanoseconds) for each increment of the timer load/reload count. The</i></td></tr>
<tr><th id="16683">16683</th><td><i> * requested duration of a timer is this value multiplied by the timer</i></td></tr>
<tr><th id="16684">16684</th><td><i> * load/reload count. This field is only meaningful if the bug35388 workaround</i></td></tr>
<tr><th id="16685">16685</th><td><i> * is enabled.</i></td></tr>
<tr><th id="16686">16686</th><td><i> */</i></td></tr>
<tr><th id="16687">16687</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_NS_PER_COUNT_OFST" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_NS_PER_COUNT_OFST">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_NS_PER_COUNT_OFST</dfn> 24</u></td></tr>
<tr><th id="16688">16688</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_NS_PER_COUNT_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_NS_PER_COUNT_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_NS_PER_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="16689">16689</th><td><i>/* For timers updated using the bug35388 workaround, this is the maximum value</i></td></tr>
<tr><th id="16690">16690</th><td><i> * allowed for timer load/reload counts. This field is only meaningful if the</i></td></tr>
<tr><th id="16691">16691</th><td><i> * bug35388 workaround is enabled.</i></td></tr>
<tr><th id="16692">16692</th><td><i> */</i></td></tr>
<tr><th id="16693">16693</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_MAX_COUNT_OFST" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_MAX_COUNT_OFST">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_MAX_COUNT_OFST</dfn> 28</u></td></tr>
<tr><th id="16694">16694</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_MAX_COUNT_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_MAX_COUNT_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_MAX_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="16695">16695</th><td><i>/* For timers updated using the bug35388 workaround, timer load/reload counts</i></td></tr>
<tr><th id="16696">16696</th><td><i> * not a multiple of this step size will be rounded in an implementation</i></td></tr>
<tr><th id="16697">16697</th><td><i> * defined manner. This field is only meaningful if the bug35388 workaround is</i></td></tr>
<tr><th id="16698">16698</th><td><i> * enabled.</i></td></tr>
<tr><th id="16699">16699</th><td><i> */</i></td></tr>
<tr><th id="16700">16700</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_STEP_OFST" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_STEP_OFST">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_STEP_OFST</dfn> 32</u></td></tr>
<tr><th id="16701">16701</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_STEP_LEN" data-ref="_M/MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_STEP_LEN">MC_CMD_GET_EVQ_TMR_PROPERTIES_OUT_BUG35388_TMR_STEP_LEN</dfn> 4</u></td></tr>
<tr><th id="16702">16702</th><td></td></tr>
<tr><th id="16703">16703</th><td></td></tr>
<tr><th id="16704">16704</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16705">16705</th><td><i>/* MC_CMD_ALLOCATE_TX_VFIFO_CP</i></td></tr>
<tr><th id="16706">16706</th><td><i> * When we use the TX_vFIFO_ULL mode, we can allocate common pools using the</i></td></tr>
<tr><th id="16707">16707</th><td><i> * non used switch buffers.</i></td></tr>
<tr><th id="16708">16708</th><td><i> */</i></td></tr>
<tr><th id="16709">16709</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP">MC_CMD_ALLOCATE_TX_VFIFO_CP</dfn> 0x11d</u></td></tr>
<tr><th id="16710">16710</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x11d_PRIVILEGE_CTG">MC_CMD_0x11d_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16711">16711</th><td></td></tr>
<tr><th id="16712">16712</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x11d_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x11d_PRIVILEGE_CTG">MC_CMD_0x11d_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="16713">16713</th><td></td></tr>
<tr><th id="16714">16714</th><td><i>/* MC_CMD_ALLOCATE_TX_VFIFO_CP_IN msgrequest */</i></td></tr>
<tr><th id="16715">16715</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_LEN">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_LEN</dfn> 20</u></td></tr>
<tr><th id="16716">16716</th><td><i>/* Desired instance. Must be set to a specific instance, which is a function</i></td></tr>
<tr><th id="16717">16717</th><td><i> * local queue index.</i></td></tr>
<tr><th id="16718">16718</th><td><i> */</i></td></tr>
<tr><th id="16719">16719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INSTANCE_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INSTANCE_OFST">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INSTANCE_OFST</dfn> 0</u></td></tr>
<tr><th id="16720">16720</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INSTANCE_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INSTANCE_LEN">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INSTANCE_LEN</dfn> 4</u></td></tr>
<tr><th id="16721">16721</th><td><i>/* Will the common pool be used as TX_vFIFO_ULL (1) */</i></td></tr>
<tr><th id="16722">16722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_MODE_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_MODE_OFST">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_MODE_OFST</dfn> 4</u></td></tr>
<tr><th id="16723">16723</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_MODE_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_MODE_LEN">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="16724">16724</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_ENABLED" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_ENABLED">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_ENABLED</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="16725">16725</th><td><i>/* enum: Using this interface without TX_vFIFO_ULL is not supported for now */</i></td></tr>
<tr><th id="16726">16726</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_DISABLED" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_DISABLED">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_DISABLED</dfn> 0x0</u></td></tr>
<tr><th id="16727">16727</th><td><i>/* Number of buffers to reserve for the common pool */</i></td></tr>
<tr><th id="16728">16728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_SIZE_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_SIZE_OFST">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_SIZE_OFST</dfn> 8</u></td></tr>
<tr><th id="16729">16729</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_SIZE_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_SIZE_LEN">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="16730">16730</th><td><i>/* TX datapath to which the Common Pool is connected to. */</i></td></tr>
<tr><th id="16731">16731</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INGRESS_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INGRESS_OFST">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INGRESS_OFST</dfn> 12</u></td></tr>
<tr><th id="16732">16732</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INGRESS_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INGRESS_LEN">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_INGRESS_LEN</dfn> 4</u></td></tr>
<tr><th id="16733">16733</th><td><i>/* enum: Extracts information from function */</i></td></tr>
<tr><th id="16734">16734</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_USE_FUNCTION_VALUE" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_USE_FUNCTION_VALUE">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_USE_FUNCTION_VALUE</dfn> -0x1</u></td></tr>
<tr><th id="16735">16735</th><td><i>/* Network port or RX Engine to which the common pool connects. */</i></td></tr>
<tr><th id="16736">16736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_EGRESS_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_EGRESS_OFST">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_EGRESS_OFST</dfn> 16</u></td></tr>
<tr><th id="16737">16737</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_EGRESS_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_EGRESS_LEN">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_EGRESS_LEN</dfn> 4</u></td></tr>
<tr><th id="16738">16738</th><td><i>/* enum: Extracts information from function */</i></td></tr>
<tr><th id="16739">16739</th><td><i>/*               MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_USE_FUNCTION_VALUE -0x1 */</i></td></tr>
<tr><th id="16740">16740</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT0" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT0">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT0</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="16741">16741</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT1" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT1">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT1</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="16742">16742</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT2" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT2">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT2</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="16743">16743</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT3" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT3">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_PORT3</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="16744">16744</th><td><i>/* enum: To enable Switch loopback with Rx engine 0 */</i></td></tr>
<tr><th id="16745">16745</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_RX_ENGINE0" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_RX_ENGINE0">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_RX_ENGINE0</dfn> 0x4</u></td></tr>
<tr><th id="16746">16746</th><td><i>/* enum: To enable Switch loopback with Rx engine 1 */</i></td></tr>
<tr><th id="16747">16747</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_RX_ENGINE1" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_RX_ENGINE1">MC_CMD_ALLOCATE_TX_VFIFO_CP_IN_RX_ENGINE1</dfn> 0x5</u></td></tr>
<tr><th id="16748">16748</th><td></td></tr>
<tr><th id="16749">16749</th><td><i>/* MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT msgresponse */</i></td></tr>
<tr><th id="16750">16750</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT_LEN">MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="16751">16751</th><td><i>/* ID of the common pool allocated */</i></td></tr>
<tr><th id="16752">16752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT_CP_ID_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT_CP_ID_OFST">MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT_CP_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="16753">16753</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT_CP_ID_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT_CP_ID_LEN">MC_CMD_ALLOCATE_TX_VFIFO_CP_OUT_CP_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="16754">16754</th><td></td></tr>
<tr><th id="16755">16755</th><td></td></tr>
<tr><th id="16756">16756</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16757">16757</th><td><i>/* MC_CMD_ALLOCATE_TX_VFIFO_VFIFO</i></td></tr>
<tr><th id="16758">16758</th><td><i> * When we use the TX_vFIFO_ULL mode, we can allocate vFIFOs using the</i></td></tr>
<tr><th id="16759">16759</th><td><i> * previously allocated common pools.</i></td></tr>
<tr><th id="16760">16760</th><td><i> */</i></td></tr>
<tr><th id="16761">16761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO</dfn> 0x11e</u></td></tr>
<tr><th id="16762">16762</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x11e_PRIVILEGE_CTG">MC_CMD_0x11e_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16763">16763</th><td></td></tr>
<tr><th id="16764">16764</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x11e_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x11e_PRIVILEGE_CTG">MC_CMD_0x11e_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="16765">16765</th><td></td></tr>
<tr><th id="16766">16766</th><td><i>/* MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN msgrequest */</i></td></tr>
<tr><th id="16767">16767</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_LEN">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_LEN</dfn> 20</u></td></tr>
<tr><th id="16768">16768</th><td><i>/* Common pool previously allocated to which the new vFIFO will be associated</i></td></tr>
<tr><th id="16769">16769</th><td><i> */</i></td></tr>
<tr><th id="16770">16770</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_CP_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_CP_OFST">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_CP_OFST</dfn> 0</u></td></tr>
<tr><th id="16771">16771</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_CP_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_CP_LEN">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_CP_LEN</dfn> 4</u></td></tr>
<tr><th id="16772">16772</th><td><i>/* Port or RX engine to associate the vFIFO egress */</i></td></tr>
<tr><th id="16773">16773</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_EGRESS_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_EGRESS_OFST">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_EGRESS_OFST</dfn> 4</u></td></tr>
<tr><th id="16774">16774</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_EGRESS_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_EGRESS_LEN">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_EGRESS_LEN</dfn> 4</u></td></tr>
<tr><th id="16775">16775</th><td><i>/* enum: Extracts information from common pool */</i></td></tr>
<tr><th id="16776">16776</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_USE_CP_VALUE" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_USE_CP_VALUE">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_USE_CP_VALUE</dfn> -0x1</u></td></tr>
<tr><th id="16777">16777</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT0" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT0">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT0</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="16778">16778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT1" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT1">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT1</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="16779">16779</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT2" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT2">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT2</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="16780">16780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT3" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT3">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PORT3</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="16781">16781</th><td><i>/* enum: To enable Switch loopback with Rx engine 0 */</i></td></tr>
<tr><th id="16782">16782</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_RX_ENGINE0" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_RX_ENGINE0">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_RX_ENGINE0</dfn> 0x4</u></td></tr>
<tr><th id="16783">16783</th><td><i>/* enum: To enable Switch loopback with Rx engine 1 */</i></td></tr>
<tr><th id="16784">16784</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_RX_ENGINE1" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_RX_ENGINE1">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_RX_ENGINE1</dfn> 0x5</u></td></tr>
<tr><th id="16785">16785</th><td><i>/* Minimum number of buffers that the pool must have */</i></td></tr>
<tr><th id="16786">16786</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_SIZE_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_SIZE_OFST">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_SIZE_OFST</dfn> 8</u></td></tr>
<tr><th id="16787">16787</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_SIZE_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_SIZE_LEN">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_SIZE_LEN</dfn> 4</u></td></tr>
<tr><th id="16788">16788</th><td><i>/* enum: Do not check the space available */</i></td></tr>
<tr><th id="16789">16789</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_NO_MINIMUM" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_NO_MINIMUM">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_NO_MINIMUM</dfn> 0x0</u></td></tr>
<tr><th id="16790">16790</th><td><i>/* Will the vFIFO be used as TX_vFIFO_ULL */</i></td></tr>
<tr><th id="16791">16791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_MODE_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_MODE_OFST">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_MODE_OFST</dfn> 12</u></td></tr>
<tr><th id="16792">16792</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_MODE_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_MODE_LEN">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="16793">16793</th><td><i>/* Network priority of the vFIFO,if applicable */</i></td></tr>
<tr><th id="16794">16794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PRIORITY_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PRIORITY_OFST">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PRIORITY_OFST</dfn> 16</u></td></tr>
<tr><th id="16795">16795</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PRIORITY_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PRIORITY_LEN">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_PRIORITY_LEN</dfn> 4</u></td></tr>
<tr><th id="16796">16796</th><td><i>/* enum: Search for the lowest unused priority */</i></td></tr>
<tr><th id="16797">16797</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_LOWEST_AVAILABLE" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_LOWEST_AVAILABLE">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_IN_LOWEST_AVAILABLE</dfn> -0x1</u></td></tr>
<tr><th id="16798">16798</th><td></td></tr>
<tr><th id="16799">16799</th><td><i>/* MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT msgresponse */</i></td></tr>
<tr><th id="16800">16800</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_LEN">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="16801">16801</th><td><i>/* Short vFIFO ID */</i></td></tr>
<tr><th id="16802">16802</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_VID_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_VID_OFST">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_VID_OFST</dfn> 0</u></td></tr>
<tr><th id="16803">16803</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_VID_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_VID_LEN">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_VID_LEN</dfn> 4</u></td></tr>
<tr><th id="16804">16804</th><td><i>/* Network priority of the vFIFO */</i></td></tr>
<tr><th id="16805">16805</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_PRIORITY_OFST" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_PRIORITY_OFST">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_PRIORITY_OFST</dfn> 4</u></td></tr>
<tr><th id="16806">16806</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_PRIORITY_LEN" data-ref="_M/MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_PRIORITY_LEN">MC_CMD_ALLOCATE_TX_VFIFO_VFIFO_OUT_PRIORITY_LEN</dfn> 4</u></td></tr>
<tr><th id="16807">16807</th><td></td></tr>
<tr><th id="16808">16808</th><td></td></tr>
<tr><th id="16809">16809</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16810">16810</th><td><i>/* MC_CMD_TEARDOWN_TX_VFIFO_VF</i></td></tr>
<tr><th id="16811">16811</th><td><i> * This interface clears the configuration of the given vFIFO and leaves it</i></td></tr>
<tr><th id="16812">16812</th><td><i> * ready to be re-used.</i></td></tr>
<tr><th id="16813">16813</th><td><i> */</i></td></tr>
<tr><th id="16814">16814</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF" data-ref="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF">MC_CMD_TEARDOWN_TX_VFIFO_VF</dfn> 0x11f</u></td></tr>
<tr><th id="16815">16815</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x11f_PRIVILEGE_CTG">MC_CMD_0x11f_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16816">16816</th><td></td></tr>
<tr><th id="16817">16817</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x11f_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x11f_PRIVILEGE_CTG">MC_CMD_0x11f_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="16818">16818</th><td></td></tr>
<tr><th id="16819">16819</th><td><i>/* MC_CMD_TEARDOWN_TX_VFIFO_VF_IN msgrequest */</i></td></tr>
<tr><th id="16820">16820</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF_IN_LEN" data-ref="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF_IN_LEN">MC_CMD_TEARDOWN_TX_VFIFO_VF_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="16821">16821</th><td><i>/* Short vFIFO ID */</i></td></tr>
<tr><th id="16822">16822</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF_IN_VFIFO_OFST" data-ref="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF_IN_VFIFO_OFST">MC_CMD_TEARDOWN_TX_VFIFO_VF_IN_VFIFO_OFST</dfn> 0</u></td></tr>
<tr><th id="16823">16823</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF_IN_VFIFO_LEN" data-ref="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF_IN_VFIFO_LEN">MC_CMD_TEARDOWN_TX_VFIFO_VF_IN_VFIFO_LEN</dfn> 4</u></td></tr>
<tr><th id="16824">16824</th><td></td></tr>
<tr><th id="16825">16825</th><td><i>/* MC_CMD_TEARDOWN_TX_VFIFO_VF_OUT msgresponse */</i></td></tr>
<tr><th id="16826">16826</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF_OUT_LEN" data-ref="_M/MC_CMD_TEARDOWN_TX_VFIFO_VF_OUT_LEN">MC_CMD_TEARDOWN_TX_VFIFO_VF_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="16827">16827</th><td></td></tr>
<tr><th id="16828">16828</th><td></td></tr>
<tr><th id="16829">16829</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16830">16830</th><td><i>/* MC_CMD_DEALLOCATE_TX_VFIFO_CP</i></td></tr>
<tr><th id="16831">16831</th><td><i> * This interface clears the configuration of the given common pool and leaves</i></td></tr>
<tr><th id="16832">16832</th><td><i> * it ready to be re-used.</i></td></tr>
<tr><th id="16833">16833</th><td><i> */</i></td></tr>
<tr><th id="16834">16834</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP" data-ref="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP">MC_CMD_DEALLOCATE_TX_VFIFO_CP</dfn> 0x121</u></td></tr>
<tr><th id="16835">16835</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x121_PRIVILEGE_CTG">MC_CMD_0x121_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16836">16836</th><td></td></tr>
<tr><th id="16837">16837</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x121_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x121_PRIVILEGE_CTG">MC_CMD_0x121_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="16838">16838</th><td></td></tr>
<tr><th id="16839">16839</th><td><i>/* MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN msgrequest */</i></td></tr>
<tr><th id="16840">16840</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN_LEN" data-ref="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN_LEN">MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="16841">16841</th><td><i>/* Common pool ID given when pool allocated */</i></td></tr>
<tr><th id="16842">16842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN_POOL_ID_OFST" data-ref="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN_POOL_ID_OFST">MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN_POOL_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="16843">16843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN_POOL_ID_LEN" data-ref="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN_POOL_ID_LEN">MC_CMD_DEALLOCATE_TX_VFIFO_CP_IN_POOL_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="16844">16844</th><td></td></tr>
<tr><th id="16845">16845</th><td><i>/* MC_CMD_DEALLOCATE_TX_VFIFO_CP_OUT msgresponse */</i></td></tr>
<tr><th id="16846">16846</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP_OUT_LEN" data-ref="_M/MC_CMD_DEALLOCATE_TX_VFIFO_CP_OUT_LEN">MC_CMD_DEALLOCATE_TX_VFIFO_CP_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="16847">16847</th><td></td></tr>
<tr><th id="16848">16848</th><td></td></tr>
<tr><th id="16849">16849</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16850">16850</th><td><i>/* MC_CMD_REKEY</i></td></tr>
<tr><th id="16851">16851</th><td><i> * This request causes the NIC to generate a new per-NIC key and program it</i></td></tr>
<tr><th id="16852">16852</th><td><i> * into the write-once memory. During the process all flash partitions that are</i></td></tr>
<tr><th id="16853">16853</th><td><i> * protected with a CMAC are verified with the old per-NIC key and then signed</i></td></tr>
<tr><th id="16854">16854</th><td><i> * with the new per-NIC key. If the NIC has already reached its rekey limit the</i></td></tr>
<tr><th id="16855">16855</th><td><i> * REKEY op will return MC_CMD_ERR_ERANGE. The REKEY op may block until</i></td></tr>
<tr><th id="16856">16856</th><td><i> * completion or it may return 0 and continue processing, therefore the caller</i></td></tr>
<tr><th id="16857">16857</th><td><i> * must poll at least once to confirm that the rekeying has completed. The POLL</i></td></tr>
<tr><th id="16858">16858</th><td><i> * operation returns MC_CMD_ERR_EBUSY if the rekey process is still running</i></td></tr>
<tr><th id="16859">16859</th><td><i> * otherwise it will return the result of the last completed rekey operation,</i></td></tr>
<tr><th id="16860">16860</th><td><i> * or 0 if there has not been a previous rekey.</i></td></tr>
<tr><th id="16861">16861</th><td><i> */</i></td></tr>
<tr><th id="16862">16862</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REKEY" data-ref="_M/MC_CMD_REKEY">MC_CMD_REKEY</dfn> 0x123</u></td></tr>
<tr><th id="16863">16863</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x123_PRIVILEGE_CTG">MC_CMD_0x123_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16864">16864</th><td></td></tr>
<tr><th id="16865">16865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x123_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x123_PRIVILEGE_CTG">MC_CMD_0x123_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="16866">16866</th><td></td></tr>
<tr><th id="16867">16867</th><td><i>/* MC_CMD_REKEY_IN msgrequest */</i></td></tr>
<tr><th id="16868">16868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REKEY_IN_LEN" data-ref="_M/MC_CMD_REKEY_IN_LEN">MC_CMD_REKEY_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="16869">16869</th><td><i>/* the type of operation requested */</i></td></tr>
<tr><th id="16870">16870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REKEY_IN_OP_OFST" data-ref="_M/MC_CMD_REKEY_IN_OP_OFST">MC_CMD_REKEY_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="16871">16871</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REKEY_IN_OP_LEN" data-ref="_M/MC_CMD_REKEY_IN_OP_LEN">MC_CMD_REKEY_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="16872">16872</th><td><i>/* enum: Start the rekeying operation */</i></td></tr>
<tr><th id="16873">16873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REKEY_IN_OP_REKEY" data-ref="_M/MC_CMD_REKEY_IN_OP_REKEY">MC_CMD_REKEY_IN_OP_REKEY</dfn> 0x0</u></td></tr>
<tr><th id="16874">16874</th><td><i>/* enum: Poll for completion of the rekeying operation */</i></td></tr>
<tr><th id="16875">16875</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REKEY_IN_OP_POLL" data-ref="_M/MC_CMD_REKEY_IN_OP_POLL">MC_CMD_REKEY_IN_OP_POLL</dfn> 0x1</u></td></tr>
<tr><th id="16876">16876</th><td></td></tr>
<tr><th id="16877">16877</th><td><i>/* MC_CMD_REKEY_OUT msgresponse */</i></td></tr>
<tr><th id="16878">16878</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_REKEY_OUT_LEN" data-ref="_M/MC_CMD_REKEY_OUT_LEN">MC_CMD_REKEY_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="16879">16879</th><td></td></tr>
<tr><th id="16880">16880</th><td></td></tr>
<tr><th id="16881">16881</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16882">16882</th><td><i>/* MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS</i></td></tr>
<tr><th id="16883">16883</th><td><i> * This interface allows the host to find out how many common pool buffers are</i></td></tr>
<tr><th id="16884">16884</th><td><i> * not yet assigned.</i></td></tr>
<tr><th id="16885">16885</th><td><i> */</i></td></tr>
<tr><th id="16886">16886</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS" data-ref="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS">MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS</dfn> 0x124</u></td></tr>
<tr><th id="16887">16887</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x124_PRIVILEGE_CTG">MC_CMD_0x124_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16888">16888</th><td></td></tr>
<tr><th id="16889">16889</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x124_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x124_PRIVILEGE_CTG">MC_CMD_0x124_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="16890">16890</th><td></td></tr>
<tr><th id="16891">16891</th><td><i>/* MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_IN msgrequest */</i></td></tr>
<tr><th id="16892">16892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_IN_LEN" data-ref="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_IN_LEN">MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="16893">16893</th><td></td></tr>
<tr><th id="16894">16894</th><td><i>/* MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT msgresponse */</i></td></tr>
<tr><th id="16895">16895</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_LEN" data-ref="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_LEN">MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_LEN</dfn> 8</u></td></tr>
<tr><th id="16896">16896</th><td><i>/* Available buffers for the ENG to NET vFIFOs. */</i></td></tr>
<tr><th id="16897">16897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_NET_OFST" data-ref="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_NET_OFST">MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_NET_OFST</dfn> 0</u></td></tr>
<tr><th id="16898">16898</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_NET_LEN" data-ref="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_NET_LEN">MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_NET_LEN</dfn> 4</u></td></tr>
<tr><th id="16899">16899</th><td><i>/* Available buffers for the ENG to ENG and NET to ENG vFIFOs. */</i></td></tr>
<tr><th id="16900">16900</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_ENG_OFST" data-ref="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_ENG_OFST">MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_ENG_OFST</dfn> 4</u></td></tr>
<tr><th id="16901">16901</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_ENG_LEN" data-ref="_M/MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_ENG_LEN">MC_CMD_SWITCH_GET_UNASSIGNED_BUFFERS_OUT_ENG_LEN</dfn> 4</u></td></tr>
<tr><th id="16902">16902</th><td></td></tr>
<tr><th id="16903">16903</th><td></td></tr>
<tr><th id="16904">16904</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16905">16905</th><td><i>/* MC_CMD_SET_SECURITY_FUSES</i></td></tr>
<tr><th id="16906">16906</th><td><i> * Change the security level of the adapter by setting bits in the write-once</i></td></tr>
<tr><th id="16907">16907</th><td><i> * memory. The firmware maps each flag in the message to a set of one or more</i></td></tr>
<tr><th id="16908">16908</th><td><i> * hardware-defined or software-defined bits and sets these bits in the write-</i></td></tr>
<tr><th id="16909">16909</th><td><i> * once memory. For Medford the hardware-defined bits are defined in</i></td></tr>
<tr><th id="16910">16910</th><td><i> * SF-112079-PS 5.3, the software-defined bits are defined in xpm.h. Returns 0</i></td></tr>
<tr><th id="16911">16911</th><td><i> * if all of the required bits were set and returns MC_CMD_ERR_EIO if any of</i></td></tr>
<tr><th id="16912">16912</th><td><i> * the required bits were not set.</i></td></tr>
<tr><th id="16913">16913</th><td><i> */</i></td></tr>
<tr><th id="16914">16914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES" data-ref="_M/MC_CMD_SET_SECURITY_FUSES">MC_CMD_SET_SECURITY_FUSES</dfn> 0x126</u></td></tr>
<tr><th id="16915">16915</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x126_PRIVILEGE_CTG">MC_CMD_0x126_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16916">16916</th><td></td></tr>
<tr><th id="16917">16917</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x126_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x126_PRIVILEGE_CTG">MC_CMD_0x126_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="16918">16918</th><td></td></tr>
<tr><th id="16919">16919</th><td><i>/* MC_CMD_SET_SECURITY_FUSES_IN msgrequest */</i></td></tr>
<tr><th id="16920">16920</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_IN_LEN" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_IN_LEN">MC_CMD_SET_SECURITY_FUSES_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="16921">16921</th><td><i>/* Flags specifying what type of security features are being set */</i></td></tr>
<tr><th id="16922">16922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_IN_FLAGS_OFST" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_IN_FLAGS_OFST">MC_CMD_SET_SECURITY_FUSES_IN_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="16923">16923</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_IN_FLAGS_LEN" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_IN_FLAGS_LEN">MC_CMD_SET_SECURITY_FUSES_IN_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="16924">16924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_IN_SECURE_BOOT_LBN" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_IN_SECURE_BOOT_LBN">MC_CMD_SET_SECURITY_FUSES_IN_SECURE_BOOT_LBN</dfn> 0</u></td></tr>
<tr><th id="16925">16925</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_IN_SECURE_BOOT_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_IN_SECURE_BOOT_WIDTH">MC_CMD_SET_SECURITY_FUSES_IN_SECURE_BOOT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="16926">16926</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_IN_REJECT_TEST_SIGNED_LBN" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_IN_REJECT_TEST_SIGNED_LBN">MC_CMD_SET_SECURITY_FUSES_IN_REJECT_TEST_SIGNED_LBN</dfn> 1</u></td></tr>
<tr><th id="16927">16927</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_IN_REJECT_TEST_SIGNED_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_IN_REJECT_TEST_SIGNED_WIDTH">MC_CMD_SET_SECURITY_FUSES_IN_REJECT_TEST_SIGNED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="16928">16928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_IN_SOFT_CONFIG_LBN" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_IN_SOFT_CONFIG_LBN">MC_CMD_SET_SECURITY_FUSES_IN_SOFT_CONFIG_LBN</dfn> 31</u></td></tr>
<tr><th id="16929">16929</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_IN_SOFT_CONFIG_WIDTH" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_IN_SOFT_CONFIG_WIDTH">MC_CMD_SET_SECURITY_FUSES_IN_SOFT_CONFIG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="16930">16930</th><td></td></tr>
<tr><th id="16931">16931</th><td><i>/* MC_CMD_SET_SECURITY_FUSES_OUT msgresponse */</i></td></tr>
<tr><th id="16932">16932</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_OUT_LEN" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_OUT_LEN">MC_CMD_SET_SECURITY_FUSES_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="16933">16933</th><td></td></tr>
<tr><th id="16934">16934</th><td><i>/* MC_CMD_SET_SECURITY_FUSES_V2_OUT msgresponse */</i></td></tr>
<tr><th id="16935">16935</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_V2_OUT_LEN" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_V2_OUT_LEN">MC_CMD_SET_SECURITY_FUSES_V2_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="16936">16936</th><td><i>/* Flags specifying which security features are enforced on the NIC after the</i></td></tr>
<tr><th id="16937">16937</th><td><i> * flags in the request have been applied. See</i></td></tr>
<tr><th id="16938">16938</th><td><i> * MC_CMD_SET_SECURITY_FUSES_IN/FLAGS for flag definitions.</i></td></tr>
<tr><th id="16939">16939</th><td><i> */</i></td></tr>
<tr><th id="16940">16940</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_V2_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_V2_OUT_FLAGS_OFST">MC_CMD_SET_SECURITY_FUSES_V2_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="16941">16941</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_SECURITY_FUSES_V2_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_SET_SECURITY_FUSES_V2_OUT_FLAGS_LEN">MC_CMD_SET_SECURITY_FUSES_V2_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="16942">16942</th><td></td></tr>
<tr><th id="16943">16943</th><td></td></tr>
<tr><th id="16944">16944</th><td><i>/***********************************/</i></td></tr>
<tr><th id="16945">16945</th><td><i>/* MC_CMD_TSA_INFO</i></td></tr>
<tr><th id="16946">16946</th><td><i> * Messages sent from TSA adapter to TSA controller. This command is only valid</i></td></tr>
<tr><th id="16947">16947</th><td><i> * when the MCDI header has MESSAGE_TYPE set to MCDI_MESSAGE_TYPE_TSA. This</i></td></tr>
<tr><th id="16948">16948</th><td><i> * command is not sent by the driver to the MC; it is sent from the MC to a TSA</i></td></tr>
<tr><th id="16949">16949</th><td><i> * controller, being treated more like an alert message rather than a command;</i></td></tr>
<tr><th id="16950">16950</th><td><i> * hence the MC does not expect a response in return. Doxbox reference</i></td></tr>
<tr><th id="16951">16951</th><td><i> * SF-117371-SW</i></td></tr>
<tr><th id="16952">16952</th><td><i> */</i></td></tr>
<tr><th id="16953">16953</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO" data-ref="_M/MC_CMD_TSA_INFO">MC_CMD_TSA_INFO</dfn> 0x127</u></td></tr>
<tr><th id="16954">16954</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x127_PRIVILEGE_CTG">MC_CMD_0x127_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="16955">16955</th><td></td></tr>
<tr><th id="16956">16956</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x127_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x127_PRIVILEGE_CTG">MC_CMD_0x127_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="16957">16957</th><td></td></tr>
<tr><th id="16958">16958</th><td><i>/* MC_CMD_TSA_INFO_IN msgrequest */</i></td></tr>
<tr><th id="16959">16959</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_LEN">MC_CMD_TSA_INFO_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="16960">16960</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_OP_HDR_OFST" data-ref="_M/MC_CMD_TSA_INFO_IN_OP_HDR_OFST">MC_CMD_TSA_INFO_IN_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="16961">16961</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_OP_HDR_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_OP_HDR_LEN">MC_CMD_TSA_INFO_IN_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="16962">16962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_OP_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_OP_LBN">MC_CMD_TSA_INFO_IN_OP_LBN</dfn> 0</u></td></tr>
<tr><th id="16963">16963</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_OP_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_OP_WIDTH">MC_CMD_TSA_INFO_IN_OP_WIDTH</dfn> 16</u></td></tr>
<tr><th id="16964">16964</th><td><i>/* enum: Information about recently discovered local IP address of the adapter</i></td></tr>
<tr><th id="16965">16965</th><td><i> */</i></td></tr>
<tr><th id="16966">16966</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_OP_LOCAL_IP" data-ref="_M/MC_CMD_TSA_INFO_OP_LOCAL_IP">MC_CMD_TSA_INFO_OP_LOCAL_IP</dfn> 0x1</u></td></tr>
<tr><th id="16967">16967</th><td><i>/* enum: Information about a sampled packet that either - did not match any</i></td></tr>
<tr><th id="16968">16968</th><td><i> * black/white-list filters and was allowed by the default filter or - did not</i></td></tr>
<tr><th id="16969">16969</th><td><i> * match any black/white-list filters and was denied by the default filter</i></td></tr>
<tr><th id="16970">16970</th><td><i> */</i></td></tr>
<tr><th id="16971">16971</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_OP_PKT_SAMPLE" data-ref="_M/MC_CMD_TSA_INFO_OP_PKT_SAMPLE">MC_CMD_TSA_INFO_OP_PKT_SAMPLE</dfn> 0x2</u></td></tr>
<tr><th id="16972">16972</th><td></td></tr>
<tr><th id="16973">16973</th><td><i>/* MC_CMD_TSA_INFO_IN_LOCAL_IP msgrequest:</i></td></tr>
<tr><th id="16974">16974</th><td><i> *</i></td></tr>
<tr><th id="16975">16975</th><td><i> * The TSA controller maintains a list of IP addresses valid for each port of a</i></td></tr>
<tr><th id="16976">16976</th><td><i> * TSA adapter. The TSA controller requires information from the adapter</i></td></tr>
<tr><th id="16977">16977</th><td><i> * inorder to learn new IP addresses assigned to a physical port and to</i></td></tr>
<tr><th id="16978">16978</th><td><i> * identify those that are no longer assigned to the physical port. For this</i></td></tr>
<tr><th id="16979">16979</th><td><i> * purpose, the TSA adapter snoops ARP replys, gratuitous ARP requests and ARP</i></td></tr>
<tr><th id="16980">16980</th><td><i> * probe packets seen on each physical port. This definition describes the</i></td></tr>
<tr><th id="16981">16981</th><td><i> * format of the notification message sent from a TSA adapter to a TSA</i></td></tr>
<tr><th id="16982">16982</th><td><i> * controller related to any information related to a change in IP address</i></td></tr>
<tr><th id="16983">16983</th><td><i> * assignment for a port. Doxbox reference SF-117371.</i></td></tr>
<tr><th id="16984">16984</th><td><i> *</i></td></tr>
<tr><th id="16985">16985</th><td><i> * There may be a possibility of combining multiple notifications in a single</i></td></tr>
<tr><th id="16986">16986</th><td><i> * message in future. When that happens, a new flag can be defined using the</i></td></tr>
<tr><th id="16987">16987</th><td><i> * reserved bits to describe the extended format of this notification.</i></td></tr>
<tr><th id="16988">16988</th><td><i> */</i></td></tr>
<tr><th id="16989">16989</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_LEN">MC_CMD_TSA_INFO_IN_LOCAL_IP_LEN</dfn> 18</u></td></tr>
<tr><th id="16990">16990</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_OP_HDR_OFST" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_OP_HDR_OFST">MC_CMD_TSA_INFO_IN_LOCAL_IP_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="16991">16991</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_OP_HDR_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_OP_HDR_LEN">MC_CMD_TSA_INFO_IN_LOCAL_IP_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="16992">16992</th><td><i>/* Additional metadata describing the IP address information such as source of</i></td></tr>
<tr><th id="16993">16993</th><td><i> * information retrieval, type of IP address, physical port number.</i></td></tr>
<tr><th id="16994">16994</th><td><i> */</i></td></tr>
<tr><th id="16995">16995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_OFST" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_OFST">MC_CMD_TSA_INFO_IN_LOCAL_IP_META_OFST</dfn> 4</u></td></tr>
<tr><th id="16996">16996</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_LEN">MC_CMD_TSA_INFO_IN_LOCAL_IP_META_LEN</dfn> 4</u></td></tr>
<tr><th id="16997">16997</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_PORT_INDEX_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_PORT_INDEX_LBN">MC_CMD_TSA_INFO_IN_LOCAL_IP_META_PORT_INDEX_LBN</dfn> 0</u></td></tr>
<tr><th id="16998">16998</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_PORT_INDEX_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_PORT_INDEX_WIDTH">MC_CMD_TSA_INFO_IN_LOCAL_IP_META_PORT_INDEX_WIDTH</dfn> 8</u></td></tr>
<tr><th id="16999">16999</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED_LBN">MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED_LBN</dfn> 8</u></td></tr>
<tr><th id="17000">17000</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED_WIDTH">MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED_WIDTH</dfn> 8</u></td></tr>
<tr><th id="17001">17001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_REASON_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_REASON_LBN">MC_CMD_TSA_INFO_IN_LOCAL_IP_META_REASON_LBN</dfn> 16</u></td></tr>
<tr><th id="17002">17002</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_REASON_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_REASON_WIDTH">MC_CMD_TSA_INFO_IN_LOCAL_IP_META_REASON_WIDTH</dfn> 8</u></td></tr>
<tr><th id="17003">17003</th><td><i>/* enum: ARP reply sent out of the physical port */</i></td></tr>
<tr><th id="17004">17004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IP_REASON_TX_ARP" data-ref="_M/MC_CMD_TSA_INFO_IP_REASON_TX_ARP">MC_CMD_TSA_INFO_IP_REASON_TX_ARP</dfn> 0x0</u></td></tr>
<tr><th id="17005">17005</th><td><i>/* enum: ARP probe packet received on the physical port */</i></td></tr>
<tr><th id="17006">17006</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IP_REASON_RX_ARP_PROBE" data-ref="_M/MC_CMD_TSA_INFO_IP_REASON_RX_ARP_PROBE">MC_CMD_TSA_INFO_IP_REASON_RX_ARP_PROBE</dfn> 0x1</u></td></tr>
<tr><th id="17007">17007</th><td><i>/* enum: Gratuitous ARP packet received on the physical port */</i></td></tr>
<tr><th id="17008">17008</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IP_REASON_RX_GRATUITOUS_ARP" data-ref="_M/MC_CMD_TSA_INFO_IP_REASON_RX_GRATUITOUS_ARP">MC_CMD_TSA_INFO_IP_REASON_RX_GRATUITOUS_ARP</dfn> 0x2</u></td></tr>
<tr><th id="17009">17009</th><td><i>/* enum: DHCP ACK packet received on the physical port */</i></td></tr>
<tr><th id="17010">17010</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IP_REASON_RX_DHCP_ACK" data-ref="_M/MC_CMD_TSA_INFO_IP_REASON_RX_DHCP_ACK">MC_CMD_TSA_INFO_IP_REASON_RX_DHCP_ACK</dfn> 0x3</u></td></tr>
<tr><th id="17011">17011</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_IPV4_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_IPV4_LBN">MC_CMD_TSA_INFO_IN_LOCAL_IP_META_IPV4_LBN</dfn> 24</u></td></tr>
<tr><th id="17012">17012</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_IPV4_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_META_IPV4_WIDTH">MC_CMD_TSA_INFO_IN_LOCAL_IP_META_IPV4_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17013">17013</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED1_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED1_LBN">MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED1_LBN</dfn> 25</u></td></tr>
<tr><th id="17014">17014</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED1_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED1_WIDTH">MC_CMD_TSA_INFO_IN_LOCAL_IP_RESERVED1_WIDTH</dfn> 7</u></td></tr>
<tr><th id="17015">17015</th><td><i>/* IPV4 address retrieved from the sampled packets. This field is relevant only</i></td></tr>
<tr><th id="17016">17016</th><td><i> * when META_IPV4 is set to 1.</i></td></tr>
<tr><th id="17017">17017</th><td><i> */</i></td></tr>
<tr><th id="17018">17018</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_IPV4_ADDR_OFST" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_IPV4_ADDR_OFST">MC_CMD_TSA_INFO_IN_LOCAL_IP_IPV4_ADDR_OFST</dfn> 8</u></td></tr>
<tr><th id="17019">17019</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_IPV4_ADDR_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_IPV4_ADDR_LEN">MC_CMD_TSA_INFO_IN_LOCAL_IP_IPV4_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17020">17020</th><td><i>/* Target MAC address retrieved from the sampled packet. */</i></td></tr>
<tr><th id="17021">17021</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_MAC_ADDR_OFST" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_MAC_ADDR_OFST">MC_CMD_TSA_INFO_IN_LOCAL_IP_MAC_ADDR_OFST</dfn> 12</u></td></tr>
<tr><th id="17022">17022</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_MAC_ADDR_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_MAC_ADDR_LEN">MC_CMD_TSA_INFO_IN_LOCAL_IP_MAC_ADDR_LEN</dfn> 1</u></td></tr>
<tr><th id="17023">17023</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_MAC_ADDR_NUM" data-ref="_M/MC_CMD_TSA_INFO_IN_LOCAL_IP_MAC_ADDR_NUM">MC_CMD_TSA_INFO_IN_LOCAL_IP_MAC_ADDR_NUM</dfn> 6</u></td></tr>
<tr><th id="17024">17024</th><td></td></tr>
<tr><th id="17025">17025</th><td><i>/* MC_CMD_TSA_INFO_IN_PKT_SAMPLE msgrequest:</i></td></tr>
<tr><th id="17026">17026</th><td><i> *</i></td></tr>
<tr><th id="17027">17027</th><td><i> * It is desireable for the TSA controller to learn the traffic pattern of</i></td></tr>
<tr><th id="17028">17028</th><td><i> * packets seen at the network port being monitored. In order to learn about</i></td></tr>
<tr><th id="17029">17029</th><td><i> * the traffic pattern, the TSA controller may want to sample packets seen at</i></td></tr>
<tr><th id="17030">17030</th><td><i> * the network port. Based on the packet samples that the TSA controller</i></td></tr>
<tr><th id="17031">17031</th><td><i> * receives from the adapter, the controller may choose to configure additional</i></td></tr>
<tr><th id="17032">17032</th><td><i> * black-list or white-list rules to allow or block packets as required.</i></td></tr>
<tr><th id="17033">17033</th><td><i> *</i></td></tr>
<tr><th id="17034">17034</th><td><i> * Although the entire sampled packet as seen on the network port is available</i></td></tr>
<tr><th id="17035">17035</th><td><i> * to the MC the length of sampled packet sent to controller is restricted by</i></td></tr>
<tr><th id="17036">17036</th><td><i> * MCDI payload size. Besides, the TSA controller does not require the entire</i></td></tr>
<tr><th id="17037">17037</th><td><i> * packet to make decisions about filter updates. Hence the packet sample being</i></td></tr>
<tr><th id="17038">17038</th><td><i> * passed to the controller is truncated to 128 bytes. This length is large</i></td></tr>
<tr><th id="17039">17039</th><td><i> * enough to hold the ethernet header, IP header and maximum length of</i></td></tr>
<tr><th id="17040">17040</th><td><i> * supported L4 protocol headers (IPv4 only, but can hold IPv6 header too, if</i></td></tr>
<tr><th id="17041">17041</th><td><i> * required in future).</i></td></tr>
<tr><th id="17042">17042</th><td><i> *</i></td></tr>
<tr><th id="17043">17043</th><td><i> * The intention is that any future changes to this message format that are not</i></td></tr>
<tr><th id="17044">17044</th><td><i> * backwards compatible will be defined with a new operation code.</i></td></tr>
<tr><th id="17045">17045</th><td><i> */</i></td></tr>
<tr><th id="17046">17046</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_LEN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_LEN</dfn> 136</u></td></tr>
<tr><th id="17047">17047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_OP_HDR_OFST" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_OP_HDR_OFST">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17048">17048</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_OP_HDR_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_OP_HDR_LEN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17049">17049</th><td><i>/* Additional metadata describing the sampled packet */</i></td></tr>
<tr><th id="17050">17050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_OFST" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_OFST">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_OFST</dfn> 4</u></td></tr>
<tr><th id="17051">17051</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_LEN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_LEN</dfn> 4</u></td></tr>
<tr><th id="17052">17052</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_PORT_INDEX_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_PORT_INDEX_LBN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_PORT_INDEX_LBN</dfn> 0</u></td></tr>
<tr><th id="17053">17053</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_PORT_INDEX_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_PORT_INDEX_WIDTH">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_PORT_INDEX_WIDTH</dfn> 8</u></td></tr>
<tr><th id="17054">17054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_DIRECTION_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_DIRECTION_LBN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_DIRECTION_LBN</dfn> 8</u></td></tr>
<tr><th id="17055">17055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_DIRECTION_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_DIRECTION_WIDTH">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_DIRECTION_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17056">17056</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_RESERVED_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_RESERVED_LBN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_RESERVED_LBN</dfn> 9</u></td></tr>
<tr><th id="17057">17057</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_RESERVED_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_RESERVED_WIDTH">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_RESERVED_WIDTH</dfn> 7</u></td></tr>
<tr><th id="17058">17058</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_MASK_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_MASK_LBN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_MASK_LBN</dfn> 16</u></td></tr>
<tr><th id="17059">17059</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_MASK_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_MASK_WIDTH">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_MASK_WIDTH</dfn> 4</u></td></tr>
<tr><th id="17060">17060</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_ALLOW_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_ALLOW_LBN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_ALLOW_LBN</dfn> 16</u></td></tr>
<tr><th id="17061">17061</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_ALLOW_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_ALLOW_WIDTH">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_ALLOW_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17062">17062</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_DENY_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_DENY_LBN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_DENY_LBN</dfn> 17</u></td></tr>
<tr><th id="17063">17063</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_DENY_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_DENY_WIDTH">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_DENY_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17064">17064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_COUNT_LBN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_COUNT_LBN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_COUNT_LBN</dfn> 18</u></td></tr>
<tr><th id="17065">17065</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_COUNT_WIDTH" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_COUNT_WIDTH">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_META_ACTION_COUNT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17066">17066</th><td><i>/* 128-byte raw prefix of the sampled packet which includes the ethernet</i></td></tr>
<tr><th id="17067">17067</th><td><i> * header, IP header and L4 protocol header (only IPv4 supported initially).</i></td></tr>
<tr><th id="17068">17068</th><td><i> * This provides the controller enough information about the packet sample to</i></td></tr>
<tr><th id="17069">17069</th><td><i> * report traffic patterns seen on a network port and to make decisions</i></td></tr>
<tr><th id="17070">17070</th><td><i> * concerning rule-set updates.</i></td></tr>
<tr><th id="17071">17071</th><td><i> */</i></td></tr>
<tr><th id="17072">17072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_PACKET_DATA_OFST" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_PACKET_DATA_OFST">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_PACKET_DATA_OFST</dfn> 8</u></td></tr>
<tr><th id="17073">17073</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_PACKET_DATA_LEN" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_PACKET_DATA_LEN">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_PACKET_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="17074">17074</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_PACKET_DATA_NUM" data-ref="_M/MC_CMD_TSA_INFO_IN_PKT_SAMPLE_PACKET_DATA_NUM">MC_CMD_TSA_INFO_IN_PKT_SAMPLE_PACKET_DATA_NUM</dfn> 128</u></td></tr>
<tr><th id="17075">17075</th><td></td></tr>
<tr><th id="17076">17076</th><td><i>/* MC_CMD_TSA_INFO_OUT msgresponse */</i></td></tr>
<tr><th id="17077">17077</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_INFO_OUT_LEN" data-ref="_M/MC_CMD_TSA_INFO_OUT_LEN">MC_CMD_TSA_INFO_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17078">17078</th><td></td></tr>
<tr><th id="17079">17079</th><td></td></tr>
<tr><th id="17080">17080</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17081">17081</th><td><i>/* MC_CMD_HOST_INFO</i></td></tr>
<tr><th id="17082">17082</th><td><i> * Commands to appply or retrieve host-related information from an adapter.</i></td></tr>
<tr><th id="17083">17083</th><td><i> * Doxbox reference SF-117371-SW</i></td></tr>
<tr><th id="17084">17084</th><td><i> */</i></td></tr>
<tr><th id="17085">17085</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO" data-ref="_M/MC_CMD_HOST_INFO">MC_CMD_HOST_INFO</dfn> 0x128</u></td></tr>
<tr><th id="17086">17086</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x128_PRIVILEGE_CTG">MC_CMD_0x128_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17087">17087</th><td></td></tr>
<tr><th id="17088">17088</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x128_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x128_PRIVILEGE_CTG">MC_CMD_0x128_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="17089">17089</th><td></td></tr>
<tr><th id="17090">17090</th><td><i>/* MC_CMD_HOST_INFO_IN msgrequest */</i></td></tr>
<tr><th id="17091">17091</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_LEN" data-ref="_M/MC_CMD_HOST_INFO_IN_LEN">MC_CMD_HOST_INFO_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17092">17092</th><td><i>/* sub-operation code info */</i></td></tr>
<tr><th id="17093">17093</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_OP_HDR_OFST" data-ref="_M/MC_CMD_HOST_INFO_IN_OP_HDR_OFST">MC_CMD_HOST_INFO_IN_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17094">17094</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_OP_HDR_LEN" data-ref="_M/MC_CMD_HOST_INFO_IN_OP_HDR_LEN">MC_CMD_HOST_INFO_IN_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17095">17095</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_OP_LBN" data-ref="_M/MC_CMD_HOST_INFO_IN_OP_LBN">MC_CMD_HOST_INFO_IN_OP_LBN</dfn> 0</u></td></tr>
<tr><th id="17096">17096</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_OP_WIDTH" data-ref="_M/MC_CMD_HOST_INFO_IN_OP_WIDTH">MC_CMD_HOST_INFO_IN_OP_WIDTH</dfn> 16</u></td></tr>
<tr><th id="17097">17097</th><td><i>/* enum: Read a 16-byte unique host identifier from the adapter. This UUID</i></td></tr>
<tr><th id="17098">17098</th><td><i> * helps to identify the host that an adapter is plugged into. This identifier</i></td></tr>
<tr><th id="17099">17099</th><td><i> * is ideally the system UUID retrieved and set by the UEFI driver. If the UEFI</i></td></tr>
<tr><th id="17100">17100</th><td><i> * driver is unable to extract the system UUID, it would still set a random</i></td></tr>
<tr><th id="17101">17101</th><td><i> * 16-byte value into each supported SF adapter plugged into it. Host UUIDs may</i></td></tr>
<tr><th id="17102">17102</th><td><i> * change if the system is power-cycled, however, they persist across adapter</i></td></tr>
<tr><th id="17103">17103</th><td><i> * resets. If the host UUID was not set on an adapter, due to an unsupported</i></td></tr>
<tr><th id="17104">17104</th><td><i> * version of UEFI driver, then this command returns an error. Doxbox reference</i></td></tr>
<tr><th id="17105">17105</th><td><i> * - SF-117371-SW section 'Host UUID'.</i></td></tr>
<tr><th id="17106">17106</th><td><i> */</i></td></tr>
<tr><th id="17107">17107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_OP_GET_UUID" data-ref="_M/MC_CMD_HOST_INFO_OP_GET_UUID">MC_CMD_HOST_INFO_OP_GET_UUID</dfn> 0x0</u></td></tr>
<tr><th id="17108">17108</th><td><i>/* enum: Set a 16-byte unique host identifier on the adapter to identify the</i></td></tr>
<tr><th id="17109">17109</th><td><i> * host that the adapter is plugged into. See MC_CMD_HOST_INFO_OP_GET_UUID for</i></td></tr>
<tr><th id="17110">17110</th><td><i> * further details.</i></td></tr>
<tr><th id="17111">17111</th><td><i> */</i></td></tr>
<tr><th id="17112">17112</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_OP_SET_UUID" data-ref="_M/MC_CMD_HOST_INFO_OP_SET_UUID">MC_CMD_HOST_INFO_OP_SET_UUID</dfn> 0x1</u></td></tr>
<tr><th id="17113">17113</th><td></td></tr>
<tr><th id="17114">17114</th><td><i>/* MC_CMD_HOST_INFO_IN_GET_UUID msgrequest */</i></td></tr>
<tr><th id="17115">17115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_GET_UUID_LEN" data-ref="_M/MC_CMD_HOST_INFO_IN_GET_UUID_LEN">MC_CMD_HOST_INFO_IN_GET_UUID_LEN</dfn> 4</u></td></tr>
<tr><th id="17116">17116</th><td><i>/* sub-operation code info */</i></td></tr>
<tr><th id="17117">17117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_GET_UUID_OP_HDR_OFST" data-ref="_M/MC_CMD_HOST_INFO_IN_GET_UUID_OP_HDR_OFST">MC_CMD_HOST_INFO_IN_GET_UUID_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17118">17118</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_GET_UUID_OP_HDR_LEN" data-ref="_M/MC_CMD_HOST_INFO_IN_GET_UUID_OP_HDR_LEN">MC_CMD_HOST_INFO_IN_GET_UUID_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17119">17119</th><td></td></tr>
<tr><th id="17120">17120</th><td><i>/* MC_CMD_HOST_INFO_OUT_GET_UUID msgresponse */</i></td></tr>
<tr><th id="17121">17121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_OUT_GET_UUID_LEN" data-ref="_M/MC_CMD_HOST_INFO_OUT_GET_UUID_LEN">MC_CMD_HOST_INFO_OUT_GET_UUID_LEN</dfn> 16</u></td></tr>
<tr><th id="17122">17122</th><td><i>/* 16-byte host UUID read out of the adapter. See MC_CMD_HOST_INFO_OP_GET_UUID</i></td></tr>
<tr><th id="17123">17123</th><td><i> * for further details.</i></td></tr>
<tr><th id="17124">17124</th><td><i> */</i></td></tr>
<tr><th id="17125">17125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_OUT_GET_UUID_HOST_UUID_OFST" data-ref="_M/MC_CMD_HOST_INFO_OUT_GET_UUID_HOST_UUID_OFST">MC_CMD_HOST_INFO_OUT_GET_UUID_HOST_UUID_OFST</dfn> 0</u></td></tr>
<tr><th id="17126">17126</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_OUT_GET_UUID_HOST_UUID_LEN" data-ref="_M/MC_CMD_HOST_INFO_OUT_GET_UUID_HOST_UUID_LEN">MC_CMD_HOST_INFO_OUT_GET_UUID_HOST_UUID_LEN</dfn> 1</u></td></tr>
<tr><th id="17127">17127</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_OUT_GET_UUID_HOST_UUID_NUM" data-ref="_M/MC_CMD_HOST_INFO_OUT_GET_UUID_HOST_UUID_NUM">MC_CMD_HOST_INFO_OUT_GET_UUID_HOST_UUID_NUM</dfn> 16</u></td></tr>
<tr><th id="17128">17128</th><td></td></tr>
<tr><th id="17129">17129</th><td><i>/* MC_CMD_HOST_INFO_IN_SET_UUID msgrequest */</i></td></tr>
<tr><th id="17130">17130</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_SET_UUID_LEN" data-ref="_M/MC_CMD_HOST_INFO_IN_SET_UUID_LEN">MC_CMD_HOST_INFO_IN_SET_UUID_LEN</dfn> 20</u></td></tr>
<tr><th id="17131">17131</th><td><i>/* sub-operation code info */</i></td></tr>
<tr><th id="17132">17132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_SET_UUID_OP_HDR_OFST" data-ref="_M/MC_CMD_HOST_INFO_IN_SET_UUID_OP_HDR_OFST">MC_CMD_HOST_INFO_IN_SET_UUID_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17133">17133</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_SET_UUID_OP_HDR_LEN" data-ref="_M/MC_CMD_HOST_INFO_IN_SET_UUID_OP_HDR_LEN">MC_CMD_HOST_INFO_IN_SET_UUID_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17134">17134</th><td><i>/* 16-byte host UUID set on the adapter. See MC_CMD_HOST_INFO_OP_GET_UUID for</i></td></tr>
<tr><th id="17135">17135</th><td><i> * further details.</i></td></tr>
<tr><th id="17136">17136</th><td><i> */</i></td></tr>
<tr><th id="17137">17137</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_SET_UUID_HOST_UUID_OFST" data-ref="_M/MC_CMD_HOST_INFO_IN_SET_UUID_HOST_UUID_OFST">MC_CMD_HOST_INFO_IN_SET_UUID_HOST_UUID_OFST</dfn> 4</u></td></tr>
<tr><th id="17138">17138</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_SET_UUID_HOST_UUID_LEN" data-ref="_M/MC_CMD_HOST_INFO_IN_SET_UUID_HOST_UUID_LEN">MC_CMD_HOST_INFO_IN_SET_UUID_HOST_UUID_LEN</dfn> 1</u></td></tr>
<tr><th id="17139">17139</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_IN_SET_UUID_HOST_UUID_NUM" data-ref="_M/MC_CMD_HOST_INFO_IN_SET_UUID_HOST_UUID_NUM">MC_CMD_HOST_INFO_IN_SET_UUID_HOST_UUID_NUM</dfn> 16</u></td></tr>
<tr><th id="17140">17140</th><td></td></tr>
<tr><th id="17141">17141</th><td><i>/* MC_CMD_HOST_INFO_OUT_SET_UUID msgresponse */</i></td></tr>
<tr><th id="17142">17142</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_HOST_INFO_OUT_SET_UUID_LEN" data-ref="_M/MC_CMD_HOST_INFO_OUT_SET_UUID_LEN">MC_CMD_HOST_INFO_OUT_SET_UUID_LEN</dfn> 0</u></td></tr>
<tr><th id="17143">17143</th><td></td></tr>
<tr><th id="17144">17144</th><td></td></tr>
<tr><th id="17145">17145</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17146">17146</th><td><i>/* MC_CMD_TSAN_INFO</i></td></tr>
<tr><th id="17147">17147</th><td><i> * Get TSA adapter information. TSA controllers query each TSA adapter to learn</i></td></tr>
<tr><th id="17148">17148</th><td><i> * some configuration parameters of each adapter. Doxbox reference SF-117371-SW</i></td></tr>
<tr><th id="17149">17149</th><td><i> * section 'Adapter Information'</i></td></tr>
<tr><th id="17150">17150</th><td><i> */</i></td></tr>
<tr><th id="17151">17151</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO" data-ref="_M/MC_CMD_TSAN_INFO">MC_CMD_TSAN_INFO</dfn> 0x129</u></td></tr>
<tr><th id="17152">17152</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x129_PRIVILEGE_CTG">MC_CMD_0x129_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17153">17153</th><td></td></tr>
<tr><th id="17154">17154</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x129_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x129_PRIVILEGE_CTG">MC_CMD_0x129_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="17155">17155</th><td></td></tr>
<tr><th id="17156">17156</th><td><i>/* MC_CMD_TSAN_INFO_IN msgrequest */</i></td></tr>
<tr><th id="17157">17157</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_IN_LEN" data-ref="_M/MC_CMD_TSAN_INFO_IN_LEN">MC_CMD_TSAN_INFO_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17158">17158</th><td><i>/* sub-operation code info */</i></td></tr>
<tr><th id="17159">17159</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_IN_OP_HDR_OFST" data-ref="_M/MC_CMD_TSAN_INFO_IN_OP_HDR_OFST">MC_CMD_TSAN_INFO_IN_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17160">17160</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_IN_OP_HDR_LEN" data-ref="_M/MC_CMD_TSAN_INFO_IN_OP_HDR_LEN">MC_CMD_TSAN_INFO_IN_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17161">17161</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_IN_OP_LBN" data-ref="_M/MC_CMD_TSAN_INFO_IN_OP_LBN">MC_CMD_TSAN_INFO_IN_OP_LBN</dfn> 0</u></td></tr>
<tr><th id="17162">17162</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_IN_OP_WIDTH" data-ref="_M/MC_CMD_TSAN_INFO_IN_OP_WIDTH">MC_CMD_TSAN_INFO_IN_OP_WIDTH</dfn> 16</u></td></tr>
<tr><th id="17163">17163</th><td><i>/* enum: Read configuration parameters and IDs that uniquely identify an</i></td></tr>
<tr><th id="17164">17164</th><td><i> * adapter. The parameters include - host identification, adapter</i></td></tr>
<tr><th id="17165">17165</th><td><i> * identification string and number of physical ports on the adapter.</i></td></tr>
<tr><th id="17166">17166</th><td><i> */</i></td></tr>
<tr><th id="17167">17167</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OP_GET_CFG" data-ref="_M/MC_CMD_TSAN_INFO_OP_GET_CFG">MC_CMD_TSAN_INFO_OP_GET_CFG</dfn> 0x0</u></td></tr>
<tr><th id="17168">17168</th><td></td></tr>
<tr><th id="17169">17169</th><td><i>/* MC_CMD_TSAN_INFO_IN_GET_CFG msgrequest */</i></td></tr>
<tr><th id="17170">17170</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_IN_GET_CFG_LEN" data-ref="_M/MC_CMD_TSAN_INFO_IN_GET_CFG_LEN">MC_CMD_TSAN_INFO_IN_GET_CFG_LEN</dfn> 4</u></td></tr>
<tr><th id="17171">17171</th><td><i>/* sub-operation code info */</i></td></tr>
<tr><th id="17172">17172</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_IN_GET_CFG_OP_HDR_OFST" data-ref="_M/MC_CMD_TSAN_INFO_IN_GET_CFG_OP_HDR_OFST">MC_CMD_TSAN_INFO_IN_GET_CFG_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17173">17173</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_IN_GET_CFG_OP_HDR_LEN" data-ref="_M/MC_CMD_TSAN_INFO_IN_GET_CFG_OP_HDR_LEN">MC_CMD_TSAN_INFO_IN_GET_CFG_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17174">17174</th><td></td></tr>
<tr><th id="17175">17175</th><td><i>/* MC_CMD_TSAN_INFO_OUT_GET_CFG msgresponse */</i></td></tr>
<tr><th id="17176">17176</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_LEN</dfn> 26</u></td></tr>
<tr><th id="17177">17177</th><td><i>/* Information about the configuration parameters returned in this response. */</i></td></tr>
<tr><th id="17178">17178</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_CONFIG_WORD_OFST" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_CONFIG_WORD_OFST">MC_CMD_TSAN_INFO_OUT_GET_CFG_CONFIG_WORD_OFST</dfn> 0</u></td></tr>
<tr><th id="17179">17179</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_CONFIG_WORD_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_CONFIG_WORD_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_CONFIG_WORD_LEN</dfn> 4</u></td></tr>
<tr><th id="17180">17180</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_CAP_FLAGS_LBN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_CAP_FLAGS_LBN">MC_CMD_TSAN_INFO_OUT_GET_CFG_CAP_FLAGS_LBN</dfn> 0</u></td></tr>
<tr><th id="17181">17181</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_CAP_FLAGS_WIDTH" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_CAP_FLAGS_WIDTH">MC_CMD_TSAN_INFO_OUT_GET_CFG_CAP_FLAGS_WIDTH</dfn> 16</u></td></tr>
<tr><th id="17182">17182</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_FLAG_HOST_UUID_VALID_LBN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_FLAG_HOST_UUID_VALID_LBN">MC_CMD_TSAN_INFO_OUT_GET_CFG_FLAG_HOST_UUID_VALID_LBN</dfn> 0</u></td></tr>
<tr><th id="17183">17183</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_FLAG_HOST_UUID_VALID_WIDTH" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_FLAG_HOST_UUID_VALID_WIDTH">MC_CMD_TSAN_INFO_OUT_GET_CFG_FLAG_HOST_UUID_VALID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17184">17184</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_NUM_PORTS_LBN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_NUM_PORTS_LBN">MC_CMD_TSAN_INFO_OUT_GET_CFG_NUM_PORTS_LBN</dfn> 16</u></td></tr>
<tr><th id="17185">17185</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_NUM_PORTS_WIDTH" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_NUM_PORTS_WIDTH">MC_CMD_TSAN_INFO_OUT_GET_CFG_NUM_PORTS_WIDTH</dfn> 8</u></td></tr>
<tr><th id="17186">17186</th><td><i>/* 16-byte host UUID read out of the adapter. See MC_CMD_HOST_INFO_OP_GET_UUID</i></td></tr>
<tr><th id="17187">17187</th><td><i> * for further details.</i></td></tr>
<tr><th id="17188">17188</th><td><i> */</i></td></tr>
<tr><th id="17189">17189</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_HOST_UUID_OFST" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_HOST_UUID_OFST">MC_CMD_TSAN_INFO_OUT_GET_CFG_HOST_UUID_OFST</dfn> 4</u></td></tr>
<tr><th id="17190">17190</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_HOST_UUID_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_HOST_UUID_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_HOST_UUID_LEN</dfn> 1</u></td></tr>
<tr><th id="17191">17191</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_HOST_UUID_NUM" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_HOST_UUID_NUM">MC_CMD_TSAN_INFO_OUT_GET_CFG_HOST_UUID_NUM</dfn> 16</u></td></tr>
<tr><th id="17192">17192</th><td><i>/* A unique identifier per adapter. The base MAC address of the card is used</i></td></tr>
<tr><th id="17193">17193</th><td><i> * for this purpose.</i></td></tr>
<tr><th id="17194">17194</th><td><i> */</i></td></tr>
<tr><th id="17195">17195</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_GUID_OFST" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_GUID_OFST">MC_CMD_TSAN_INFO_OUT_GET_CFG_GUID_OFST</dfn> 20</u></td></tr>
<tr><th id="17196">17196</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_GUID_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_GUID_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_GUID_LEN</dfn> 1</u></td></tr>
<tr><th id="17197">17197</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_GUID_NUM" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_GUID_NUM">MC_CMD_TSAN_INFO_OUT_GET_CFG_GUID_NUM</dfn> 6</u></td></tr>
<tr><th id="17198">17198</th><td></td></tr>
<tr><th id="17199">17199</th><td><i>/* MC_CMD_TSAN_INFO_OUT_GET_CFG_V2 msgresponse */</i></td></tr>
<tr><th id="17200">17200</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_LEN</dfn> 36</u></td></tr>
<tr><th id="17201">17201</th><td><i>/* Information about the configuration parameters returned in this response. */</i></td></tr>
<tr><th id="17202">17202</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CONFIG_WORD_OFST" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CONFIG_WORD_OFST">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CONFIG_WORD_OFST</dfn> 0</u></td></tr>
<tr><th id="17203">17203</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CONFIG_WORD_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CONFIG_WORD_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CONFIG_WORD_LEN</dfn> 4</u></td></tr>
<tr><th id="17204">17204</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CAP_FLAGS_LBN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CAP_FLAGS_LBN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CAP_FLAGS_LBN</dfn> 0</u></td></tr>
<tr><th id="17205">17205</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CAP_FLAGS_WIDTH" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CAP_FLAGS_WIDTH">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_CAP_FLAGS_WIDTH</dfn> 16</u></td></tr>
<tr><th id="17206">17206</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_FLAG_HOST_UUID_VALID_LBN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_FLAG_HOST_UUID_VALID_LBN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_FLAG_HOST_UUID_VALID_LBN</dfn> 0</u></td></tr>
<tr><th id="17207">17207</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_FLAG_HOST_UUID_VALID_WIDTH" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_FLAG_HOST_UUID_VALID_WIDTH">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_FLAG_HOST_UUID_VALID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17208">17208</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_NUM_PORTS_LBN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_NUM_PORTS_LBN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_NUM_PORTS_LBN</dfn> 16</u></td></tr>
<tr><th id="17209">17209</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_NUM_PORTS_WIDTH" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_NUM_PORTS_WIDTH">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_NUM_PORTS_WIDTH</dfn> 8</u></td></tr>
<tr><th id="17210">17210</th><td><i>/* 16-byte host UUID read out of the adapter. See MC_CMD_HOST_INFO_OP_GET_UUID</i></td></tr>
<tr><th id="17211">17211</th><td><i> * for further details.</i></td></tr>
<tr><th id="17212">17212</th><td><i> */</i></td></tr>
<tr><th id="17213">17213</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_HOST_UUID_OFST" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_HOST_UUID_OFST">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_HOST_UUID_OFST</dfn> 4</u></td></tr>
<tr><th id="17214">17214</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_HOST_UUID_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_HOST_UUID_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_HOST_UUID_LEN</dfn> 1</u></td></tr>
<tr><th id="17215">17215</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_HOST_UUID_NUM" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_HOST_UUID_NUM">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_HOST_UUID_NUM</dfn> 16</u></td></tr>
<tr><th id="17216">17216</th><td><i>/* A unique identifier per adapter. The base MAC address of the card is used</i></td></tr>
<tr><th id="17217">17217</th><td><i> * for this purpose.</i></td></tr>
<tr><th id="17218">17218</th><td><i> */</i></td></tr>
<tr><th id="17219">17219</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_GUID_OFST" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_GUID_OFST">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_GUID_OFST</dfn> 20</u></td></tr>
<tr><th id="17220">17220</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_GUID_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_GUID_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_GUID_LEN</dfn> 1</u></td></tr>
<tr><th id="17221">17221</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_GUID_NUM" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_GUID_NUM">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_GUID_NUM</dfn> 6</u></td></tr>
<tr><th id="17222">17222</th><td><i>/* Unused bytes, defined for 32-bit alignment of new fields. */</i></td></tr>
<tr><th id="17223">17223</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_UNUSED_OFST" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_UNUSED_OFST">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_UNUSED_OFST</dfn> 26</u></td></tr>
<tr><th id="17224">17224</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_UNUSED_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_UNUSED_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_UNUSED_LEN</dfn> 2</u></td></tr>
<tr><th id="17225">17225</th><td><i>/* Maximum number of TSA statistics counters in each direction of dataflow</i></td></tr>
<tr><th id="17226">17226</th><td><i> * supported on the card. Note that the statistics counters are always</i></td></tr>
<tr><th id="17227">17227</th><td><i> * allocated in pairs, i.e. a counter ID is associated with one Tx and one Rx</i></td></tr>
<tr><th id="17228">17228</th><td><i> * counter.</i></td></tr>
<tr><th id="17229">17229</th><td><i> */</i></td></tr>
<tr><th id="17230">17230</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_MAX_STATS_OFST" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_MAX_STATS_OFST">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_MAX_STATS_OFST</dfn> 28</u></td></tr>
<tr><th id="17231">17231</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_MAX_STATS_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_MAX_STATS_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_MAX_STATS_LEN</dfn> 4</u></td></tr>
<tr><th id="17232">17232</th><td><i>/* Width of each statistics counter (represented in bits). This gives an</i></td></tr>
<tr><th id="17233">17233</th><td><i> * indication of wrap point to the user.</i></td></tr>
<tr><th id="17234">17234</th><td><i> */</i></td></tr>
<tr><th id="17235">17235</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_STATS_WIDTH_OFST" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_STATS_WIDTH_OFST">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_STATS_WIDTH_OFST</dfn> 32</u></td></tr>
<tr><th id="17236">17236</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_STATS_WIDTH_LEN" data-ref="_M/MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_STATS_WIDTH_LEN">MC_CMD_TSAN_INFO_OUT_GET_CFG_V2_STATS_WIDTH_LEN</dfn> 4</u></td></tr>
<tr><th id="17237">17237</th><td></td></tr>
<tr><th id="17238">17238</th><td></td></tr>
<tr><th id="17239">17239</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17240">17240</th><td><i>/* MC_CMD_TSA_STATISTICS</i></td></tr>
<tr><th id="17241">17241</th><td><i> * TSA adapter statistics operations.</i></td></tr>
<tr><th id="17242">17242</th><td><i> */</i></td></tr>
<tr><th id="17243">17243</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS" data-ref="_M/MC_CMD_TSA_STATISTICS">MC_CMD_TSA_STATISTICS</dfn> 0x130</u></td></tr>
<tr><th id="17244">17244</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x130_PRIVILEGE_CTG">MC_CMD_0x130_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17245">17245</th><td></td></tr>
<tr><th id="17246">17246</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x130_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x130_PRIVILEGE_CTG">MC_CMD_0x130_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="17247">17247</th><td></td></tr>
<tr><th id="17248">17248</th><td><i>/* MC_CMD_TSA_STATISTICS_IN msgrequest */</i></td></tr>
<tr><th id="17249">17249</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_LEN">MC_CMD_TSA_STATISTICS_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17250">17250</th><td><i>/* TSA statistics sub-operation code */</i></td></tr>
<tr><th id="17251">17251</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_OP_CODE_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_OP_CODE_OFST">MC_CMD_TSA_STATISTICS_IN_OP_CODE_OFST</dfn> 0</u></td></tr>
<tr><th id="17252">17252</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_OP_CODE_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_OP_CODE_LEN">MC_CMD_TSA_STATISTICS_IN_OP_CODE_LEN</dfn> 4</u></td></tr>
<tr><th id="17253">17253</th><td><i>/* enum: Get the configuration parameters that describe the TSA statistics</i></td></tr>
<tr><th id="17254">17254</th><td><i> * layout on the adapter.</i></td></tr>
<tr><th id="17255">17255</th><td><i> */</i></td></tr>
<tr><th id="17256">17256</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OP_GET_CONFIG" data-ref="_M/MC_CMD_TSA_STATISTICS_OP_GET_CONFIG">MC_CMD_TSA_STATISTICS_OP_GET_CONFIG</dfn> 0x0</u></td></tr>
<tr><th id="17257">17257</th><td><i>/* enum: Read and/or clear TSA statistics counters. */</i></td></tr>
<tr><th id="17258">17258</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OP_READ_CLEAR" data-ref="_M/MC_CMD_TSA_STATISTICS_OP_READ_CLEAR">MC_CMD_TSA_STATISTICS_OP_READ_CLEAR</dfn> 0x1</u></td></tr>
<tr><th id="17259">17259</th><td></td></tr>
<tr><th id="17260">17260</th><td><i>/* MC_CMD_TSA_STATISTICS_IN_GET_CONFIG msgrequest */</i></td></tr>
<tr><th id="17261">17261</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_GET_CONFIG_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_GET_CONFIG_LEN">MC_CMD_TSA_STATISTICS_IN_GET_CONFIG_LEN</dfn> 4</u></td></tr>
<tr><th id="17262">17262</th><td><i>/* TSA statistics sub-operation code */</i></td></tr>
<tr><th id="17263">17263</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_GET_CONFIG_OP_CODE_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_GET_CONFIG_OP_CODE_OFST">MC_CMD_TSA_STATISTICS_IN_GET_CONFIG_OP_CODE_OFST</dfn> 0</u></td></tr>
<tr><th id="17264">17264</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_GET_CONFIG_OP_CODE_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_GET_CONFIG_OP_CODE_LEN">MC_CMD_TSA_STATISTICS_IN_GET_CONFIG_OP_CODE_LEN</dfn> 4</u></td></tr>
<tr><th id="17265">17265</th><td></td></tr>
<tr><th id="17266">17266</th><td><i>/* MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG msgresponse */</i></td></tr>
<tr><th id="17267">17267</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_LEN">MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_LEN</dfn> 8</u></td></tr>
<tr><th id="17268">17268</th><td><i>/* Maximum number of TSA statistics counters in each direction of dataflow</i></td></tr>
<tr><th id="17269">17269</th><td><i> * supported on the card. Note that the statistics counters are always</i></td></tr>
<tr><th id="17270">17270</th><td><i> * allocated in pairs, i.e. a counter ID is associated with one Tx and one Rx</i></td></tr>
<tr><th id="17271">17271</th><td><i> * counter.</i></td></tr>
<tr><th id="17272">17272</th><td><i> */</i></td></tr>
<tr><th id="17273">17273</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_MAX_STATS_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_MAX_STATS_OFST">MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_MAX_STATS_OFST</dfn> 0</u></td></tr>
<tr><th id="17274">17274</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_MAX_STATS_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_MAX_STATS_LEN">MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_MAX_STATS_LEN</dfn> 4</u></td></tr>
<tr><th id="17275">17275</th><td><i>/* Width of each statistics counter (represented in bits). This gives an</i></td></tr>
<tr><th id="17276">17276</th><td><i> * indication of wrap point to the user.</i></td></tr>
<tr><th id="17277">17277</th><td><i> */</i></td></tr>
<tr><th id="17278">17278</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_STATS_WIDTH_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_STATS_WIDTH_OFST">MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_STATS_WIDTH_OFST</dfn> 4</u></td></tr>
<tr><th id="17279">17279</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_STATS_WIDTH_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_STATS_WIDTH_LEN">MC_CMD_TSA_STATISTICS_OUT_GET_CONFIG_STATS_WIDTH_LEN</dfn> 4</u></td></tr>
<tr><th id="17280">17280</th><td></td></tr>
<tr><th id="17281">17281</th><td><i>/* MC_CMD_TSA_STATISTICS_IN_READ_CLEAR msgrequest */</i></td></tr>
<tr><th id="17282">17282</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LENMIN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LENMIN">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LENMIN</dfn> 20</u></td></tr>
<tr><th id="17283">17283</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LENMAX" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LENMAX">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LENMAX</dfn> 252</u></td></tr>
<tr><th id="17284">17284</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LEN">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LEN</dfn>(num) (16+4*(num))</u></td></tr>
<tr><th id="17285">17285</th><td><i>/* TSA statistics sub-operation code */</i></td></tr>
<tr><th id="17286">17286</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_OP_CODE_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_OP_CODE_OFST">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_OP_CODE_OFST</dfn> 0</u></td></tr>
<tr><th id="17287">17287</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_OP_CODE_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_OP_CODE_LEN">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_OP_CODE_LEN</dfn> 4</u></td></tr>
<tr><th id="17288">17288</th><td><i>/* Parameters describing the statistics operation */</i></td></tr>
<tr><th id="17289">17289</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_FLAGS_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_FLAGS_OFST">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_FLAGS_OFST</dfn> 4</u></td></tr>
<tr><th id="17290">17290</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_FLAGS_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_FLAGS_LEN">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="17291">17291</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_READ_LBN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_READ_LBN">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_READ_LBN</dfn> 0</u></td></tr>
<tr><th id="17292">17292</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_READ_WIDTH" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_READ_WIDTH">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_READ_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17293">17293</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_CLEAR_LBN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_CLEAR_LBN">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_CLEAR_LBN</dfn> 1</u></td></tr>
<tr><th id="17294">17294</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_CLEAR_WIDTH" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_CLEAR_WIDTH">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_CLEAR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17295">17295</th><td><i>/* Counter ID list specification type */</i></td></tr>
<tr><th id="17296">17296</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_MODE_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_MODE_OFST">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_MODE_OFST</dfn> 8</u></td></tr>
<tr><th id="17297">17297</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_MODE_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_MODE_LEN">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_MODE_LEN</dfn> 4</u></td></tr>
<tr><th id="17298">17298</th><td><i>/* enum: The statistics counters are specified as an unordered list of</i></td></tr>
<tr><th id="17299">17299</th><td><i> * individual counter ID.</i></td></tr>
<tr><th id="17300">17300</th><td><i> */</i></td></tr>
<tr><th id="17301">17301</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LIST" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LIST">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_LIST</dfn> 0x0</u></td></tr>
<tr><th id="17302">17302</th><td><i>/* enum: The statistics counters are specified as a range of consecutive</i></td></tr>
<tr><th id="17303">17303</th><td><i> * counter IDs.</i></td></tr>
<tr><th id="17304">17304</th><td><i> */</i></td></tr>
<tr><th id="17305">17305</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_RANGE" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_RANGE">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_RANGE</dfn> 0x1</u></td></tr>
<tr><th id="17306">17306</th><td><i>/* Number of statistics counters */</i></td></tr>
<tr><th id="17307">17307</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_NUM_STATS_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_NUM_STATS_OFST">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_NUM_STATS_OFST</dfn> 12</u></td></tr>
<tr><th id="17308">17308</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_NUM_STATS_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_NUM_STATS_LEN">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_NUM_STATS_LEN</dfn> 4</u></td></tr>
<tr><th id="17309">17309</th><td><i>/* Counter IDs to be read/cleared. When mode is set to LIST, this entry holds a</i></td></tr>
<tr><th id="17310">17310</th><td><i> * list of counter IDs to be operated on. When mode is set to RANGE, this entry</i></td></tr>
<tr><th id="17311">17311</th><td><i> * holds a single counter ID representing the start of the range of counter IDs</i></td></tr>
<tr><th id="17312">17312</th><td><i> * to be operated on.</i></td></tr>
<tr><th id="17313">17313</th><td><i> */</i></td></tr>
<tr><th id="17314">17314</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_OFST">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_OFST</dfn> 16</u></td></tr>
<tr><th id="17315">17315</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_LEN">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="17316">17316</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_MINNUM" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_MINNUM">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_MINNUM</dfn> 1</u></td></tr>
<tr><th id="17317">17317</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_MAXNUM" data-ref="_M/MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_MAXNUM">MC_CMD_TSA_STATISTICS_IN_READ_CLEAR_COUNTER_ID_MAXNUM</dfn> 59</u></td></tr>
<tr><th id="17318">17318</th><td></td></tr>
<tr><th id="17319">17319</th><td><i>/* MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR msgresponse */</i></td></tr>
<tr><th id="17320">17320</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_LENMIN" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_LENMIN">MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_LENMIN</dfn> 24</u></td></tr>
<tr><th id="17321">17321</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_LENMAX" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_LENMAX">MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_LENMAX</dfn> 248</u></td></tr>
<tr><th id="17322">17322</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_LEN">MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_LEN</dfn>(num) (8+16*(num))</u></td></tr>
<tr><th id="17323">17323</th><td><i>/* Number of statistics counters returned in this response */</i></td></tr>
<tr><th id="17324">17324</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_NUM_STATS_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_NUM_STATS_OFST">MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_NUM_STATS_OFST</dfn> 0</u></td></tr>
<tr><th id="17325">17325</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_NUM_STATS_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_NUM_STATS_LEN">MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_NUM_STATS_LEN</dfn> 4</u></td></tr>
<tr><th id="17326">17326</th><td><i>/* MC_TSA_STATISTICS_ENTRY Note that this field is expected to start at a</i></td></tr>
<tr><th id="17327">17327</th><td><i> * 64-bit aligned offset</i></td></tr>
<tr><th id="17328">17328</th><td><i> */</i></td></tr>
<tr><th id="17329">17329</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_OFST" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_OFST">MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_OFST</dfn> 8</u></td></tr>
<tr><th id="17330">17330</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_LEN" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_LEN">MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_LEN</dfn> 16</u></td></tr>
<tr><th id="17331">17331</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_MINNUM" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_MINNUM">MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_MINNUM</dfn> 1</u></td></tr>
<tr><th id="17332">17332</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_MAXNUM" data-ref="_M/MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_MAXNUM">MC_CMD_TSA_STATISTICS_OUT_READ_CLEAR_STATS_COUNTERS_MAXNUM</dfn> 15</u></td></tr>
<tr><th id="17333">17333</th><td></td></tr>
<tr><th id="17334">17334</th><td><i>/* MC_TSA_STATISTICS_ENTRY structuredef */</i></td></tr>
<tr><th id="17335">17335</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_LEN" data-ref="_M/MC_TSA_STATISTICS_ENTRY_LEN">MC_TSA_STATISTICS_ENTRY_LEN</dfn> 16</u></td></tr>
<tr><th id="17336">17336</th><td><i>/* Tx statistics counter */</i></td></tr>
<tr><th id="17337">17337</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_OFST" data-ref="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_OFST">MC_TSA_STATISTICS_ENTRY_TX_STAT_OFST</dfn> 0</u></td></tr>
<tr><th id="17338">17338</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_LEN" data-ref="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_LEN">MC_TSA_STATISTICS_ENTRY_TX_STAT_LEN</dfn> 8</u></td></tr>
<tr><th id="17339">17339</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_LO_OFST" data-ref="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_LO_OFST">MC_TSA_STATISTICS_ENTRY_TX_STAT_LO_OFST</dfn> 0</u></td></tr>
<tr><th id="17340">17340</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_HI_OFST" data-ref="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_HI_OFST">MC_TSA_STATISTICS_ENTRY_TX_STAT_HI_OFST</dfn> 4</u></td></tr>
<tr><th id="17341">17341</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_LBN" data-ref="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_LBN">MC_TSA_STATISTICS_ENTRY_TX_STAT_LBN</dfn> 0</u></td></tr>
<tr><th id="17342">17342</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_WIDTH" data-ref="_M/MC_TSA_STATISTICS_ENTRY_TX_STAT_WIDTH">MC_TSA_STATISTICS_ENTRY_TX_STAT_WIDTH</dfn> 64</u></td></tr>
<tr><th id="17343">17343</th><td><i>/* Rx statistics counter */</i></td></tr>
<tr><th id="17344">17344</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_OFST" data-ref="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_OFST">MC_TSA_STATISTICS_ENTRY_RX_STAT_OFST</dfn> 8</u></td></tr>
<tr><th id="17345">17345</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_LEN" data-ref="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_LEN">MC_TSA_STATISTICS_ENTRY_RX_STAT_LEN</dfn> 8</u></td></tr>
<tr><th id="17346">17346</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_LO_OFST" data-ref="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_LO_OFST">MC_TSA_STATISTICS_ENTRY_RX_STAT_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="17347">17347</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_HI_OFST" data-ref="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_HI_OFST">MC_TSA_STATISTICS_ENTRY_RX_STAT_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="17348">17348</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_LBN" data-ref="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_LBN">MC_TSA_STATISTICS_ENTRY_RX_STAT_LBN</dfn> 64</u></td></tr>
<tr><th id="17349">17349</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_WIDTH" data-ref="_M/MC_TSA_STATISTICS_ENTRY_RX_STAT_WIDTH">MC_TSA_STATISTICS_ENTRY_RX_STAT_WIDTH</dfn> 64</u></td></tr>
<tr><th id="17350">17350</th><td></td></tr>
<tr><th id="17351">17351</th><td></td></tr>
<tr><th id="17352">17352</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17353">17353</th><td><i>/* MC_CMD_ERASE_INITIAL_NIC_SECRET</i></td></tr>
<tr><th id="17354">17354</th><td><i> * This request causes the NIC to find the initial NIC secret (programmed</i></td></tr>
<tr><th id="17355">17355</th><td><i> * during ATE) in XPM memory and if and only if the NIC has already been</i></td></tr>
<tr><th id="17356">17356</th><td><i> * rekeyed with MC_CMD_REKEY, erase it. This is used by manftest after</i></td></tr>
<tr><th id="17357">17357</th><td><i> * installing TSA binding certificates. See SF-117631-TC.</i></td></tr>
<tr><th id="17358">17358</th><td><i> */</i></td></tr>
<tr><th id="17359">17359</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ERASE_INITIAL_NIC_SECRET" data-ref="_M/MC_CMD_ERASE_INITIAL_NIC_SECRET">MC_CMD_ERASE_INITIAL_NIC_SECRET</dfn> 0x131</u></td></tr>
<tr><th id="17360">17360</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x131_PRIVILEGE_CTG">MC_CMD_0x131_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17361">17361</th><td></td></tr>
<tr><th id="17362">17362</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x131_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x131_PRIVILEGE_CTG">MC_CMD_0x131_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="17363">17363</th><td></td></tr>
<tr><th id="17364">17364</th><td><i>/* MC_CMD_ERASE_INITIAL_NIC_SECRET_IN msgrequest */</i></td></tr>
<tr><th id="17365">17365</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ERASE_INITIAL_NIC_SECRET_IN_LEN" data-ref="_M/MC_CMD_ERASE_INITIAL_NIC_SECRET_IN_LEN">MC_CMD_ERASE_INITIAL_NIC_SECRET_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="17366">17366</th><td></td></tr>
<tr><th id="17367">17367</th><td><i>/* MC_CMD_ERASE_INITIAL_NIC_SECRET_OUT msgresponse */</i></td></tr>
<tr><th id="17368">17368</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_ERASE_INITIAL_NIC_SECRET_OUT_LEN" data-ref="_M/MC_CMD_ERASE_INITIAL_NIC_SECRET_OUT_LEN">MC_CMD_ERASE_INITIAL_NIC_SECRET_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17369">17369</th><td></td></tr>
<tr><th id="17370">17370</th><td></td></tr>
<tr><th id="17371">17371</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17372">17372</th><td><i>/* MC_CMD_TSA_CONFIG</i></td></tr>
<tr><th id="17373">17373</th><td><i> * TSA adapter configuration operations. This command is used to prepare the</i></td></tr>
<tr><th id="17374">17374</th><td><i> * NIC for TSA binding.</i></td></tr>
<tr><th id="17375">17375</th><td><i> */</i></td></tr>
<tr><th id="17376">17376</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG" data-ref="_M/MC_CMD_TSA_CONFIG">MC_CMD_TSA_CONFIG</dfn> 0x64</u></td></tr>
<tr><th id="17377">17377</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x64_PRIVILEGE_CTG">MC_CMD_0x64_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17378">17378</th><td></td></tr>
<tr><th id="17379">17379</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x64_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x64_PRIVILEGE_CTG">MC_CMD_0x64_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="17380">17380</th><td></td></tr>
<tr><th id="17381">17381</th><td><i>/* MC_CMD_TSA_CONFIG_IN msgrequest */</i></td></tr>
<tr><th id="17382">17382</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_LEN">MC_CMD_TSA_CONFIG_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17383">17383</th><td><i>/* TSA configuration sub-operation code */</i></td></tr>
<tr><th id="17384">17384</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_OP_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_IN_OP_OFST">MC_CMD_TSA_CONFIG_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17385">17385</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_OP_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_OP_LEN">MC_CMD_TSA_CONFIG_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17386">17386</th><td><i>/* enum: Append a single item to the tsa_config partition. Items will be</i></td></tr>
<tr><th id="17387">17387</th><td><i> * encrypted unless they are declared as non-sensitive. Returns</i></td></tr>
<tr><th id="17388">17388</th><td><i> * MC_CMD_ERR_EEXIST if the tag is already present.</i></td></tr>
<tr><th id="17389">17389</th><td><i> */</i></td></tr>
<tr><th id="17390">17390</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OP_APPEND" data-ref="_M/MC_CMD_TSA_CONFIG_OP_APPEND">MC_CMD_TSA_CONFIG_OP_APPEND</dfn> 0x1</u></td></tr>
<tr><th id="17391">17391</th><td><i>/* enum: Reset the tsa_config partition to a clean state. */</i></td></tr>
<tr><th id="17392">17392</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OP_RESET" data-ref="_M/MC_CMD_TSA_CONFIG_OP_RESET">MC_CMD_TSA_CONFIG_OP_RESET</dfn> 0x2</u></td></tr>
<tr><th id="17393">17393</th><td><i>/* enum: Read back a configured item from tsa_config partition. Returns</i></td></tr>
<tr><th id="17394">17394</th><td><i> * MC_CMD_ERR_ENOENT if the item doesn't exist, or MC_CMD_ERR_EPERM if the item</i></td></tr>
<tr><th id="17395">17395</th><td><i> * is declared as sensitive (i.e. is encrypted).</i></td></tr>
<tr><th id="17396">17396</th><td><i> */</i></td></tr>
<tr><th id="17397">17397</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OP_READ" data-ref="_M/MC_CMD_TSA_CONFIG_OP_READ">MC_CMD_TSA_CONFIG_OP_READ</dfn> 0x3</u></td></tr>
<tr><th id="17398">17398</th><td></td></tr>
<tr><th id="17399">17399</th><td><i>/* MC_CMD_TSA_CONFIG_IN_APPEND msgrequest */</i></td></tr>
<tr><th id="17400">17400</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LENMIN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LENMIN">MC_CMD_TSA_CONFIG_IN_APPEND_LENMIN</dfn> 12</u></td></tr>
<tr><th id="17401">17401</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LENMAX" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LENMAX">MC_CMD_TSA_CONFIG_IN_APPEND_LENMAX</dfn> 252</u></td></tr>
<tr><th id="17402">17402</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LEN">MC_CMD_TSA_CONFIG_IN_APPEND_LEN</dfn>(num) (12+1*(num))</u></td></tr>
<tr><th id="17403">17403</th><td><i>/* TSA configuration sub-operation code. The value shall be</i></td></tr>
<tr><th id="17404">17404</th><td><i> * MC_CMD_TSA_CONFIG_OP_APPEND.</i></td></tr>
<tr><th id="17405">17405</th><td><i> */</i></td></tr>
<tr><th id="17406">17406</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_OP_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_OP_OFST">MC_CMD_TSA_CONFIG_IN_APPEND_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17407">17407</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_OP_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_OP_LEN">MC_CMD_TSA_CONFIG_IN_APPEND_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17408">17408</th><td><i>/* The tag to be appended */</i></td></tr>
<tr><th id="17409">17409</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_TAG_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_TAG_OFST">MC_CMD_TSA_CONFIG_IN_APPEND_TAG_OFST</dfn> 4</u></td></tr>
<tr><th id="17410">17410</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_TAG_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_TAG_LEN">MC_CMD_TSA_CONFIG_IN_APPEND_TAG_LEN</dfn> 4</u></td></tr>
<tr><th id="17411">17411</th><td><i>/* The length of the data in bytes */</i></td></tr>
<tr><th id="17412">17412</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LENGTH_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LENGTH_OFST">MC_CMD_TSA_CONFIG_IN_APPEND_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="17413">17413</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LENGTH_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_LENGTH_LEN">MC_CMD_TSA_CONFIG_IN_APPEND_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="17414">17414</th><td><i>/* The item data */</i></td></tr>
<tr><th id="17415">17415</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_DATA_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_DATA_OFST">MC_CMD_TSA_CONFIG_IN_APPEND_DATA_OFST</dfn> 12</u></td></tr>
<tr><th id="17416">17416</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_DATA_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_DATA_LEN">MC_CMD_TSA_CONFIG_IN_APPEND_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="17417">17417</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_DATA_MINNUM" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_DATA_MINNUM">MC_CMD_TSA_CONFIG_IN_APPEND_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="17418">17418</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_APPEND_DATA_MAXNUM" data-ref="_M/MC_CMD_TSA_CONFIG_IN_APPEND_DATA_MAXNUM">MC_CMD_TSA_CONFIG_IN_APPEND_DATA_MAXNUM</dfn> 240</u></td></tr>
<tr><th id="17419">17419</th><td></td></tr>
<tr><th id="17420">17420</th><td><i>/* MC_CMD_TSA_CONFIG_OUT_APPEND msgresponse */</i></td></tr>
<tr><th id="17421">17421</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_APPEND_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_APPEND_LEN">MC_CMD_TSA_CONFIG_OUT_APPEND_LEN</dfn> 0</u></td></tr>
<tr><th id="17422">17422</th><td></td></tr>
<tr><th id="17423">17423</th><td><i>/* MC_CMD_TSA_CONFIG_IN_RESET msgrequest */</i></td></tr>
<tr><th id="17424">17424</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_RESET_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_RESET_LEN">MC_CMD_TSA_CONFIG_IN_RESET_LEN</dfn> 4</u></td></tr>
<tr><th id="17425">17425</th><td><i>/* TSA configuration sub-operation code. The value shall be</i></td></tr>
<tr><th id="17426">17426</th><td><i> * MC_CMD_TSA_CONFIG_OP_RESET.</i></td></tr>
<tr><th id="17427">17427</th><td><i> */</i></td></tr>
<tr><th id="17428">17428</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_RESET_OP_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_IN_RESET_OP_OFST">MC_CMD_TSA_CONFIG_IN_RESET_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17429">17429</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_RESET_OP_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_RESET_OP_LEN">MC_CMD_TSA_CONFIG_IN_RESET_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17430">17430</th><td></td></tr>
<tr><th id="17431">17431</th><td><i>/* MC_CMD_TSA_CONFIG_OUT_RESET msgresponse */</i></td></tr>
<tr><th id="17432">17432</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_RESET_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_RESET_LEN">MC_CMD_TSA_CONFIG_OUT_RESET_LEN</dfn> 0</u></td></tr>
<tr><th id="17433">17433</th><td></td></tr>
<tr><th id="17434">17434</th><td><i>/* MC_CMD_TSA_CONFIG_IN_READ msgrequest */</i></td></tr>
<tr><th id="17435">17435</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_READ_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_READ_LEN">MC_CMD_TSA_CONFIG_IN_READ_LEN</dfn> 8</u></td></tr>
<tr><th id="17436">17436</th><td><i>/* TSA configuration sub-operation code. The value shall be</i></td></tr>
<tr><th id="17437">17437</th><td><i> * MC_CMD_TSA_CONFIG_OP_READ.</i></td></tr>
<tr><th id="17438">17438</th><td><i> */</i></td></tr>
<tr><th id="17439">17439</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_READ_OP_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_IN_READ_OP_OFST">MC_CMD_TSA_CONFIG_IN_READ_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17440">17440</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_READ_OP_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_READ_OP_LEN">MC_CMD_TSA_CONFIG_IN_READ_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17441">17441</th><td><i>/* The tag to be read */</i></td></tr>
<tr><th id="17442">17442</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_READ_TAG_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_IN_READ_TAG_OFST">MC_CMD_TSA_CONFIG_IN_READ_TAG_OFST</dfn> 4</u></td></tr>
<tr><th id="17443">17443</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_IN_READ_TAG_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_IN_READ_TAG_LEN">MC_CMD_TSA_CONFIG_IN_READ_TAG_LEN</dfn> 4</u></td></tr>
<tr><th id="17444">17444</th><td></td></tr>
<tr><th id="17445">17445</th><td><i>/* MC_CMD_TSA_CONFIG_OUT_READ msgresponse */</i></td></tr>
<tr><th id="17446">17446</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_LENMIN" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_LENMIN">MC_CMD_TSA_CONFIG_OUT_READ_LENMIN</dfn> 8</u></td></tr>
<tr><th id="17447">17447</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_LENMAX" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_LENMAX">MC_CMD_TSA_CONFIG_OUT_READ_LENMAX</dfn> 252</u></td></tr>
<tr><th id="17448">17448</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_LEN">MC_CMD_TSA_CONFIG_OUT_READ_LEN</dfn>(num) (8+1*(num))</u></td></tr>
<tr><th id="17449">17449</th><td><i>/* The tag that was read */</i></td></tr>
<tr><th id="17450">17450</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_TAG_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_TAG_OFST">MC_CMD_TSA_CONFIG_OUT_READ_TAG_OFST</dfn> 0</u></td></tr>
<tr><th id="17451">17451</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_TAG_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_TAG_LEN">MC_CMD_TSA_CONFIG_OUT_READ_TAG_LEN</dfn> 4</u></td></tr>
<tr><th id="17452">17452</th><td><i>/* The length of the data in bytes */</i></td></tr>
<tr><th id="17453">17453</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_LENGTH_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_LENGTH_OFST">MC_CMD_TSA_CONFIG_OUT_READ_LENGTH_OFST</dfn> 4</u></td></tr>
<tr><th id="17454">17454</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_LENGTH_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_LENGTH_LEN">MC_CMD_TSA_CONFIG_OUT_READ_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="17455">17455</th><td><i>/* The data of the item. */</i></td></tr>
<tr><th id="17456">17456</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_DATA_OFST" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_DATA_OFST">MC_CMD_TSA_CONFIG_OUT_READ_DATA_OFST</dfn> 8</u></td></tr>
<tr><th id="17457">17457</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_DATA_LEN" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_DATA_LEN">MC_CMD_TSA_CONFIG_OUT_READ_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="17458">17458</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_DATA_MINNUM" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_DATA_MINNUM">MC_CMD_TSA_CONFIG_OUT_READ_DATA_MINNUM</dfn> 0</u></td></tr>
<tr><th id="17459">17459</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_CONFIG_OUT_READ_DATA_MAXNUM" data-ref="_M/MC_CMD_TSA_CONFIG_OUT_READ_DATA_MAXNUM">MC_CMD_TSA_CONFIG_OUT_READ_DATA_MAXNUM</dfn> 244</u></td></tr>
<tr><th id="17460">17460</th><td></td></tr>
<tr><th id="17461">17461</th><td><i>/* MC_TSA_IPV4_ITEM structuredef */</i></td></tr>
<tr><th id="17462">17462</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_LEN" data-ref="_M/MC_TSA_IPV4_ITEM_LEN">MC_TSA_IPV4_ITEM_LEN</dfn> 8</u></td></tr>
<tr><th id="17463">17463</th><td><i>/* Additional metadata describing the IP address information such as the</i></td></tr>
<tr><th id="17464">17464</th><td><i> * physical port number the address is being used on. Unused space in this</i></td></tr>
<tr><th id="17465">17465</th><td><i> * field is reserved for future expansion.</i></td></tr>
<tr><th id="17466">17466</th><td><i> */</i></td></tr>
<tr><th id="17467">17467</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_META_OFST" data-ref="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_META_OFST">MC_TSA_IPV4_ITEM_IPV4_ADDR_META_OFST</dfn> 0</u></td></tr>
<tr><th id="17468">17468</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_META_LEN" data-ref="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_META_LEN">MC_TSA_IPV4_ITEM_IPV4_ADDR_META_LEN</dfn> 4</u></td></tr>
<tr><th id="17469">17469</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_PORT_IDX_LBN" data-ref="_M/MC_TSA_IPV4_ITEM_PORT_IDX_LBN">MC_TSA_IPV4_ITEM_PORT_IDX_LBN</dfn> 0</u></td></tr>
<tr><th id="17470">17470</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_PORT_IDX_WIDTH" data-ref="_M/MC_TSA_IPV4_ITEM_PORT_IDX_WIDTH">MC_TSA_IPV4_ITEM_PORT_IDX_WIDTH</dfn> 8</u></td></tr>
<tr><th id="17471">17471</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_META_LBN" data-ref="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_META_LBN">MC_TSA_IPV4_ITEM_IPV4_ADDR_META_LBN</dfn> 0</u></td></tr>
<tr><th id="17472">17472</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_META_WIDTH" data-ref="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_META_WIDTH">MC_TSA_IPV4_ITEM_IPV4_ADDR_META_WIDTH</dfn> 32</u></td></tr>
<tr><th id="17473">17473</th><td><i>/* The IPv4 address in little endian byte order. */</i></td></tr>
<tr><th id="17474">17474</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_OFST" data-ref="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_OFST">MC_TSA_IPV4_ITEM_IPV4_ADDR_OFST</dfn> 4</u></td></tr>
<tr><th id="17475">17475</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_LEN" data-ref="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_LEN">MC_TSA_IPV4_ITEM_IPV4_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17476">17476</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_LBN" data-ref="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_LBN">MC_TSA_IPV4_ITEM_IPV4_ADDR_LBN</dfn> 32</u></td></tr>
<tr><th id="17477">17477</th><td><u>#define	<dfn class="macro" id="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_WIDTH" data-ref="_M/MC_TSA_IPV4_ITEM_IPV4_ADDR_WIDTH">MC_TSA_IPV4_ITEM_IPV4_ADDR_WIDTH</dfn> 32</u></td></tr>
<tr><th id="17478">17478</th><td></td></tr>
<tr><th id="17479">17479</th><td></td></tr>
<tr><th id="17480">17480</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17481">17481</th><td><i>/* MC_CMD_TSA_IPADDR</i></td></tr>
<tr><th id="17482">17482</th><td><i> * TSA operations relating to the monitoring and expiry of local IP addresses</i></td></tr>
<tr><th id="17483">17483</th><td><i> * discovered by the controller. These commands are sent from a TSA controller</i></td></tr>
<tr><th id="17484">17484</th><td><i> * to a TSA adapter.</i></td></tr>
<tr><th id="17485">17485</th><td><i> */</i></td></tr>
<tr><th id="17486">17486</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR" data-ref="_M/MC_CMD_TSA_IPADDR">MC_CMD_TSA_IPADDR</dfn> 0x65</u></td></tr>
<tr><th id="17487">17487</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x65_PRIVILEGE_CTG">MC_CMD_0x65_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17488">17488</th><td></td></tr>
<tr><th id="17489">17489</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x65_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x65_PRIVILEGE_CTG">MC_CMD_0x65_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="17490">17490</th><td></td></tr>
<tr><th id="17491">17491</th><td><i>/* MC_CMD_TSA_IPADDR_IN msgrequest */</i></td></tr>
<tr><th id="17492">17492</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_LEN">MC_CMD_TSA_IPADDR_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17493">17493</th><td><i>/* Header containing information to identify which sub-operation of this</i></td></tr>
<tr><th id="17494">17494</th><td><i> * command to perform. The header contains a 16-bit op-code. Unused space in</i></td></tr>
<tr><th id="17495">17495</th><td><i> * this field is reserved for future expansion.</i></td></tr>
<tr><th id="17496">17496</th><td><i> */</i></td></tr>
<tr><th id="17497">17497</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_OP_HDR_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_OP_HDR_OFST">MC_CMD_TSA_IPADDR_IN_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17498">17498</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_OP_HDR_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_OP_HDR_LEN">MC_CMD_TSA_IPADDR_IN_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17499">17499</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_OP_LBN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_OP_LBN">MC_CMD_TSA_IPADDR_IN_OP_LBN</dfn> 0</u></td></tr>
<tr><th id="17500">17500</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_OP_WIDTH" data-ref="_M/MC_CMD_TSA_IPADDR_IN_OP_WIDTH">MC_CMD_TSA_IPADDR_IN_OP_WIDTH</dfn> 16</u></td></tr>
<tr><th id="17501">17501</th><td><i>/* enum: Request that the adapter verifies that the IPv4 addresses supplied are</i></td></tr>
<tr><th id="17502">17502</th><td><i> * still in use by the host by sending ARP probes to the host. The MC does not</i></td></tr>
<tr><th id="17503">17503</th><td><i> * wait for a response to the probes and sends an MCDI response to the</i></td></tr>
<tr><th id="17504">17504</th><td><i> * controller once the probes have been sent to the host. The response to the</i></td></tr>
<tr><th id="17505">17505</th><td><i> * probes (if there are any) will be forwarded to the controller using</i></td></tr>
<tr><th id="17506">17506</th><td><i> * MC_CMD_TSA_INFO alerts.</i></td></tr>
<tr><th id="17507">17507</th><td><i> */</i></td></tr>
<tr><th id="17508">17508</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_OP_VALIDATE_IPV4" data-ref="_M/MC_CMD_TSA_IPADDR_OP_VALIDATE_IPV4">MC_CMD_TSA_IPADDR_OP_VALIDATE_IPV4</dfn> 0x1</u></td></tr>
<tr><th id="17509">17509</th><td><i>/* enum: Notify the adapter that one or more IPv4 addresses are no longer valid</i></td></tr>
<tr><th id="17510">17510</th><td><i> * for the host of the adapter. The adapter should remove the IPv4 addresses</i></td></tr>
<tr><th id="17511">17511</th><td><i> * from its local cache.</i></td></tr>
<tr><th id="17512">17512</th><td><i> */</i></td></tr>
<tr><th id="17513">17513</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_OP_REMOVE_IPV4" data-ref="_M/MC_CMD_TSA_IPADDR_OP_REMOVE_IPV4">MC_CMD_TSA_IPADDR_OP_REMOVE_IPV4</dfn> 0x2</u></td></tr>
<tr><th id="17514">17514</th><td></td></tr>
<tr><th id="17515">17515</th><td><i>/* MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4 msgrequest */</i></td></tr>
<tr><th id="17516">17516</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_LENMIN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_LENMIN">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_LENMIN</dfn> 16</u></td></tr>
<tr><th id="17517">17517</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_LENMAX" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_LENMAX">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_LENMAX</dfn> 248</u></td></tr>
<tr><th id="17518">17518</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_LEN">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_LEN</dfn>(num) (8+8*(num))</u></td></tr>
<tr><th id="17519">17519</th><td><i>/* Header containing information to identify which sub-operation of this</i></td></tr>
<tr><th id="17520">17520</th><td><i> * command to perform. The header contains a 16-bit op-code. Unused space in</i></td></tr>
<tr><th id="17521">17521</th><td><i> * this field is reserved for future expansion.</i></td></tr>
<tr><th id="17522">17522</th><td><i> */</i></td></tr>
<tr><th id="17523">17523</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_HDR_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_HDR_OFST">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17524">17524</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_HDR_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_HDR_LEN">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17525">17525</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_LBN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_LBN">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_LBN</dfn> 0</u></td></tr>
<tr><th id="17526">17526</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_WIDTH" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_WIDTH">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_OP_WIDTH</dfn> 16</u></td></tr>
<tr><th id="17527">17527</th><td><i>/* Number of IPv4 addresses to validate. */</i></td></tr>
<tr><th id="17528">17528</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_NUM_ITEMS_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_NUM_ITEMS_OFST">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_NUM_ITEMS_OFST</dfn> 4</u></td></tr>
<tr><th id="17529">17529</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_NUM_ITEMS_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_NUM_ITEMS_LEN">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_NUM_ITEMS_LEN</dfn> 4</u></td></tr>
<tr><th id="17530">17530</th><td><i>/* The IPv4 addresses to validate, in struct MC_TSA_IPV4_ITEM format. */</i></td></tr>
<tr><th id="17531">17531</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_OFST">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_OFST</dfn> 8</u></td></tr>
<tr><th id="17532">17532</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_LEN">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_LEN</dfn> 8</u></td></tr>
<tr><th id="17533">17533</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_LO_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_LO_OFST">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="17534">17534</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_HI_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_HI_OFST">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="17535">17535</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_MINNUM" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_MINNUM">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_MINNUM</dfn> 1</u></td></tr>
<tr><th id="17536">17536</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_MAXNUM" data-ref="_M/MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_MAXNUM">MC_CMD_TSA_IPADDR_IN_VALIDATE_IPV4_IPV4_ITEM_MAXNUM</dfn> 30</u></td></tr>
<tr><th id="17537">17537</th><td></td></tr>
<tr><th id="17538">17538</th><td><i>/* MC_CMD_TSA_IPADDR_OUT_VALIDATE_IPV4 msgresponse */</i></td></tr>
<tr><th id="17539">17539</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_OUT_VALIDATE_IPV4_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_OUT_VALIDATE_IPV4_LEN">MC_CMD_TSA_IPADDR_OUT_VALIDATE_IPV4_LEN</dfn> 0</u></td></tr>
<tr><th id="17540">17540</th><td></td></tr>
<tr><th id="17541">17541</th><td><i>/* MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4 msgrequest */</i></td></tr>
<tr><th id="17542">17542</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_LENMIN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_LENMIN">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_LENMIN</dfn> 16</u></td></tr>
<tr><th id="17543">17543</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_LENMAX" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_LENMAX">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_LENMAX</dfn> 248</u></td></tr>
<tr><th id="17544">17544</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_LEN">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_LEN</dfn>(num) (8+8*(num))</u></td></tr>
<tr><th id="17545">17545</th><td><i>/* Header containing information to identify which sub-operation of this</i></td></tr>
<tr><th id="17546">17546</th><td><i> * command to perform. The header contains a 16-bit op-code. Unused space in</i></td></tr>
<tr><th id="17547">17547</th><td><i> * this field is reserved for future expansion.</i></td></tr>
<tr><th id="17548">17548</th><td><i> */</i></td></tr>
<tr><th id="17549">17549</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_HDR_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_HDR_OFST">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17550">17550</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_HDR_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_HDR_LEN">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17551">17551</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_LBN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_LBN">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_LBN</dfn> 0</u></td></tr>
<tr><th id="17552">17552</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_WIDTH" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_WIDTH">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_OP_WIDTH</dfn> 16</u></td></tr>
<tr><th id="17553">17553</th><td><i>/* Number of IPv4 addresses to remove. */</i></td></tr>
<tr><th id="17554">17554</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_NUM_ITEMS_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_NUM_ITEMS_OFST">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_NUM_ITEMS_OFST</dfn> 4</u></td></tr>
<tr><th id="17555">17555</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_NUM_ITEMS_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_NUM_ITEMS_LEN">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_NUM_ITEMS_LEN</dfn> 4</u></td></tr>
<tr><th id="17556">17556</th><td><i>/* The IPv4 addresses that have expired, in struct MC_TSA_IPV4_ITEM format. */</i></td></tr>
<tr><th id="17557">17557</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_OFST">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_OFST</dfn> 8</u></td></tr>
<tr><th id="17558">17558</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_LEN">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_LEN</dfn> 8</u></td></tr>
<tr><th id="17559">17559</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_LO_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_LO_OFST">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="17560">17560</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_HI_OFST" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_HI_OFST">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="17561">17561</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_MINNUM" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_MINNUM">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_MINNUM</dfn> 1</u></td></tr>
<tr><th id="17562">17562</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_MAXNUM" data-ref="_M/MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_MAXNUM">MC_CMD_TSA_IPADDR_IN_REMOVE_IPV4_IPV4_ITEM_MAXNUM</dfn> 30</u></td></tr>
<tr><th id="17563">17563</th><td></td></tr>
<tr><th id="17564">17564</th><td><i>/* MC_CMD_TSA_IPADDR_OUT_REMOVE_IPV4 msgresponse */</i></td></tr>
<tr><th id="17565">17565</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_IPADDR_OUT_REMOVE_IPV4_LEN" data-ref="_M/MC_CMD_TSA_IPADDR_OUT_REMOVE_IPV4_LEN">MC_CMD_TSA_IPADDR_OUT_REMOVE_IPV4_LEN</dfn> 0</u></td></tr>
<tr><th id="17566">17566</th><td></td></tr>
<tr><th id="17567">17567</th><td></td></tr>
<tr><th id="17568">17568</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17569">17569</th><td><i>/* MC_CMD_SECURE_NIC_INFO</i></td></tr>
<tr><th id="17570">17570</th><td><i> * Get secure NIC information. While many of the features reported by these</i></td></tr>
<tr><th id="17571">17571</th><td><i> * commands are related to TSA, they must be supported in firmware where TSA is</i></td></tr>
<tr><th id="17572">17572</th><td><i> * disabled.</i></td></tr>
<tr><th id="17573">17573</th><td><i> */</i></td></tr>
<tr><th id="17574">17574</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO" data-ref="_M/MC_CMD_SECURE_NIC_INFO">MC_CMD_SECURE_NIC_INFO</dfn> 0x132</u></td></tr>
<tr><th id="17575">17575</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x132_PRIVILEGE_CTG">MC_CMD_0x132_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17576">17576</th><td></td></tr>
<tr><th id="17577">17577</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x132_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x132_PRIVILEGE_CTG">MC_CMD_0x132_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="17578">17578</th><td></td></tr>
<tr><th id="17579">17579</th><td><i>/* MC_CMD_SECURE_NIC_INFO_IN msgrequest */</i></td></tr>
<tr><th id="17580">17580</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_LEN">MC_CMD_SECURE_NIC_INFO_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17581">17581</th><td><i>/* sub-operation code info */</i></td></tr>
<tr><th id="17582">17582</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_OP_HDR_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_OP_HDR_OFST">MC_CMD_SECURE_NIC_INFO_IN_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17583">17583</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_OP_HDR_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_OP_HDR_LEN">MC_CMD_SECURE_NIC_INFO_IN_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17584">17584</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_OP_LBN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_OP_LBN">MC_CMD_SECURE_NIC_INFO_IN_OP_LBN</dfn> 0</u></td></tr>
<tr><th id="17585">17585</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_OP_WIDTH" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_OP_WIDTH">MC_CMD_SECURE_NIC_INFO_IN_OP_WIDTH</dfn> 16</u></td></tr>
<tr><th id="17586">17586</th><td><i>/* enum: Get the status of various security settings, all signed along with a</i></td></tr>
<tr><th id="17587">17587</th><td><i> * challenge chosen by the host.</i></td></tr>
<tr><th id="17588">17588</th><td><i> */</i></td></tr>
<tr><th id="17589">17589</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OP_STATUS" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OP_STATUS">MC_CMD_SECURE_NIC_INFO_OP_STATUS</dfn> 0x0</u></td></tr>
<tr><th id="17590">17590</th><td></td></tr>
<tr><th id="17591">17591</th><td><i>/* MC_CMD_SECURE_NIC_INFO_IN_STATUS msgrequest */</i></td></tr>
<tr><th id="17592">17592</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_LEN">MC_CMD_SECURE_NIC_INFO_IN_STATUS_LEN</dfn> 24</u></td></tr>
<tr><th id="17593">17593</th><td><i>/* sub-operation code, must be MC_CMD_SECURE_NIC_INFO_OP_STATUS */</i></td></tr>
<tr><th id="17594">17594</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_OP_HDR_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_OP_HDR_OFST">MC_CMD_SECURE_NIC_INFO_IN_STATUS_OP_HDR_OFST</dfn> 0</u></td></tr>
<tr><th id="17595">17595</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_OP_HDR_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_OP_HDR_LEN">MC_CMD_SECURE_NIC_INFO_IN_STATUS_OP_HDR_LEN</dfn> 4</u></td></tr>
<tr><th id="17596">17596</th><td><i>/* Type of key to be used to sign response. */</i></td></tr>
<tr><th id="17597">17597</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_KEY_TYPE_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_KEY_TYPE_OFST">MC_CMD_SECURE_NIC_INFO_IN_STATUS_KEY_TYPE_OFST</dfn> 4</u></td></tr>
<tr><th id="17598">17598</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_KEY_TYPE_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_KEY_TYPE_LEN">MC_CMD_SECURE_NIC_INFO_IN_STATUS_KEY_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="17599">17599</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_UNUSED" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_UNUSED">MC_CMD_SECURE_NIC_INFO_IN_STATUS_UNUSED</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="17600">17600</th><td><i>/* enum: Solarflare adapter authentication key, installed by Manftest. */</i></td></tr>
<tr><th id="17601">17601</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_SF_ADAPTER_AUTH" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_SF_ADAPTER_AUTH">MC_CMD_SECURE_NIC_INFO_IN_STATUS_SF_ADAPTER_AUTH</dfn> 0x1</u></td></tr>
<tr><th id="17602">17602</th><td><i>/* enum: TSA binding key, installed after adapter is bound to a TSA controller.</i></td></tr>
<tr><th id="17603">17603</th><td><i> * This is not supported in firmware which does not support TSA.</i></td></tr>
<tr><th id="17604">17604</th><td><i> */</i></td></tr>
<tr><th id="17605">17605</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_TSA_BINDING" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_TSA_BINDING">MC_CMD_SECURE_NIC_INFO_IN_STATUS_TSA_BINDING</dfn> 0x2</u></td></tr>
<tr><th id="17606">17606</th><td><i>/* enum: Customer adapter authentication key. Installed by the customer in the</i></td></tr>
<tr><th id="17607">17607</th><td><i> * field, but otherwise similar to the Solarflare adapter authentication key.</i></td></tr>
<tr><th id="17608">17608</th><td><i> */</i></td></tr>
<tr><th id="17609">17609</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_CUSTOMER_ADAPTER_AUTH" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_CUSTOMER_ADAPTER_AUTH">MC_CMD_SECURE_NIC_INFO_IN_STATUS_CUSTOMER_ADAPTER_AUTH</dfn> 0x3</u></td></tr>
<tr><th id="17610">17610</th><td><i>/* Random challenge generated by the host. */</i></td></tr>
<tr><th id="17611">17611</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_CHALLENGE_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_CHALLENGE_OFST">MC_CMD_SECURE_NIC_INFO_IN_STATUS_CHALLENGE_OFST</dfn> 8</u></td></tr>
<tr><th id="17612">17612</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_CHALLENGE_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_IN_STATUS_CHALLENGE_LEN">MC_CMD_SECURE_NIC_INFO_IN_STATUS_CHALLENGE_LEN</dfn> 16</u></td></tr>
<tr><th id="17613">17613</th><td></td></tr>
<tr><th id="17614">17614</th><td><i>/* MC_CMD_SECURE_NIC_INFO_OUT_STATUS msgresponse */</i></td></tr>
<tr><th id="17615">17615</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_LEN</dfn> 420</u></td></tr>
<tr><th id="17616">17616</th><td><i>/* Length of the signature in MSG_SIGNATURE. */</i></td></tr>
<tr><th id="17617">17617</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_LEN_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_LEN_OFST">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_LEN_OFST</dfn> 0</u></td></tr>
<tr><th id="17618">17618</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_LEN_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_LEN_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_LEN_LEN</dfn> 4</u></td></tr>
<tr><th id="17619">17619</th><td><i>/* Signature over the message, starting at MESSAGE_TYPE and continuing to the</i></td></tr>
<tr><th id="17620">17620</th><td><i> * end of the MCDI response, allowing the message format to be extended. The</i></td></tr>
<tr><th id="17621">17621</th><td><i> * signature uses ECDSA 384 encoding in ASN.1 format. It has variable length,</i></td></tr>
<tr><th id="17622">17622</th><td><i> * with a maximum of 384 bytes.</i></td></tr>
<tr><th id="17623">17623</th><td><i> */</i></td></tr>
<tr><th id="17624">17624</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_OFST">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_OFST</dfn> 4</u></td></tr>
<tr><th id="17625">17625</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MSG_SIGNATURE_LEN</dfn> 384</u></td></tr>
<tr><th id="17626">17626</th><td><i>/* Enum value indicating the type of response. This protects against chosen</i></td></tr>
<tr><th id="17627">17627</th><td><i> * message attacks. The enum values are random rather than sequential to make</i></td></tr>
<tr><th id="17628">17628</th><td><i> * it unlikely that values will be reused should other commands in a different</i></td></tr>
<tr><th id="17629">17629</th><td><i> * namespace need to create signed messages.</i></td></tr>
<tr><th id="17630">17630</th><td><i> */</i></td></tr>
<tr><th id="17631">17631</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MESSAGE_TYPE_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MESSAGE_TYPE_OFST">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MESSAGE_TYPE_OFST</dfn> 388</u></td></tr>
<tr><th id="17632">17632</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MESSAGE_TYPE_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MESSAGE_TYPE_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_MESSAGE_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="17633">17633</th><td><i>/* enum: Message type value for the response to a</i></td></tr>
<tr><th id="17634">17634</th><td><i> * MC_CMD_SECURE_NIC_INFO_IN_STATUS message.</i></td></tr>
<tr><th id="17635">17635</th><td><i> */</i></td></tr>
<tr><th id="17636">17636</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_STATUS" data-ref="_M/MC_CMD_SECURE_NIC_INFO_STATUS">MC_CMD_SECURE_NIC_INFO_STATUS</dfn> 0xdb4</u></td></tr>
<tr><th id="17637">17637</th><td><i>/* The challenge provided by the host in the MC_CMD_SECURE_NIC_INFO_IN_STATUS</i></td></tr>
<tr><th id="17638">17638</th><td><i> * message</i></td></tr>
<tr><th id="17639">17639</th><td><i> */</i></td></tr>
<tr><th id="17640">17640</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_CHALLENGE_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_CHALLENGE_OFST">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_CHALLENGE_OFST</dfn> 392</u></td></tr>
<tr><th id="17641">17641</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_CHALLENGE_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_CHALLENGE_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_CHALLENGE_LEN</dfn> 16</u></td></tr>
<tr><th id="17642">17642</th><td><i>/* The first 32 bits of XPM memory, which include security and flag bits, die</i></td></tr>
<tr><th id="17643">17643</th><td><i> * ID and chip ID revision. The meaning of these bits is defined in</i></td></tr>
<tr><th id="17644">17644</th><td><i> * mc/include/mc/xpm.h in the firmwaresrc repository.</i></td></tr>
<tr><th id="17645">17645</th><td><i> */</i></td></tr>
<tr><th id="17646">17646</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_XPM_STATUS_BITS_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_XPM_STATUS_BITS_OFST">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_XPM_STATUS_BITS_OFST</dfn> 408</u></td></tr>
<tr><th id="17647">17647</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_XPM_STATUS_BITS_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_XPM_STATUS_BITS_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_XPM_STATUS_BITS_LEN</dfn> 4</u></td></tr>
<tr><th id="17648">17648</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_A_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_A_OFST">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_A_OFST</dfn> 412</u></td></tr>
<tr><th id="17649">17649</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_A_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_A_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_A_LEN</dfn> 2</u></td></tr>
<tr><th id="17650">17650</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_B_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_B_OFST">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_B_OFST</dfn> 414</u></td></tr>
<tr><th id="17651">17651</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_B_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_B_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_B_LEN</dfn> 2</u></td></tr>
<tr><th id="17652">17652</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_C_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_C_OFST">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_C_OFST</dfn> 416</u></td></tr>
<tr><th id="17653">17653</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_C_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_C_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_C_LEN</dfn> 2</u></td></tr>
<tr><th id="17654">17654</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_D_OFST" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_D_OFST">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_D_OFST</dfn> 418</u></td></tr>
<tr><th id="17655">17655</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_D_LEN" data-ref="_M/MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_D_LEN">MC_CMD_SECURE_NIC_INFO_OUT_STATUS_FIRMWARE_VERSION_D_LEN</dfn> 2</u></td></tr>
<tr><th id="17656">17656</th><td></td></tr>
<tr><th id="17657">17657</th><td></td></tr>
<tr><th id="17658">17658</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17659">17659</th><td><i>/* MC_CMD_TSA_TEST</i></td></tr>
<tr><th id="17660">17660</th><td><i> * A simple ping-pong command just to test the adapter&lt;&gt;controller MCDI</i></td></tr>
<tr><th id="17661">17661</th><td><i> * communication channel. This command makes not changes to the TSA adapter's</i></td></tr>
<tr><th id="17662">17662</th><td><i> * internal state. It is used by the controller just to verify that the MCDI</i></td></tr>
<tr><th id="17663">17663</th><td><i> * communication channel is working fine. This command takes no additonal</i></td></tr>
<tr><th id="17664">17664</th><td><i> * parameters in request or response.</i></td></tr>
<tr><th id="17665">17665</th><td><i> */</i></td></tr>
<tr><th id="17666">17666</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_TEST" data-ref="_M/MC_CMD_TSA_TEST">MC_CMD_TSA_TEST</dfn> 0x125</u></td></tr>
<tr><th id="17667">17667</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x125_PRIVILEGE_CTG">MC_CMD_0x125_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17668">17668</th><td></td></tr>
<tr><th id="17669">17669</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x125_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x125_PRIVILEGE_CTG">MC_CMD_0x125_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="17670">17670</th><td></td></tr>
<tr><th id="17671">17671</th><td><i>/* MC_CMD_TSA_TEST_IN msgrequest */</i></td></tr>
<tr><th id="17672">17672</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_TEST_IN_LEN" data-ref="_M/MC_CMD_TSA_TEST_IN_LEN">MC_CMD_TSA_TEST_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="17673">17673</th><td></td></tr>
<tr><th id="17674">17674</th><td><i>/* MC_CMD_TSA_TEST_OUT msgresponse */</i></td></tr>
<tr><th id="17675">17675</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_TEST_OUT_LEN" data-ref="_M/MC_CMD_TSA_TEST_OUT_LEN">MC_CMD_TSA_TEST_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17676">17676</th><td></td></tr>
<tr><th id="17677">17677</th><td></td></tr>
<tr><th id="17678">17678</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17679">17679</th><td><i>/* MC_CMD_TSA_RULESET_OVERRIDE</i></td></tr>
<tr><th id="17680">17680</th><td><i> * Override TSA ruleset that is currently active on the adapter. This operation</i></td></tr>
<tr><th id="17681">17681</th><td><i> * does not modify the ruleset itself. This operation provides a mechanism to</i></td></tr>
<tr><th id="17682">17682</th><td><i> * apply an allow-all or deny-all operation on all packets, thereby completely</i></td></tr>
<tr><th id="17683">17683</th><td><i> * ignoring the rule-set configured on the adapter. The main purpose of this</i></td></tr>
<tr><th id="17684">17684</th><td><i> * operation is to provide a deterministic state to the TSA firewall during</i></td></tr>
<tr><th id="17685">17685</th><td><i> * rule-set transitions.</i></td></tr>
<tr><th id="17686">17686</th><td><i> */</i></td></tr>
<tr><th id="17687">17687</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_RULESET_OVERRIDE" data-ref="_M/MC_CMD_TSA_RULESET_OVERRIDE">MC_CMD_TSA_RULESET_OVERRIDE</dfn> 0x12a</u></td></tr>
<tr><th id="17688">17688</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x12a_PRIVILEGE_CTG">MC_CMD_0x12a_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17689">17689</th><td></td></tr>
<tr><th id="17690">17690</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x12a_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x12a_PRIVILEGE_CTG">MC_CMD_0x12a_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="17691">17691</th><td></td></tr>
<tr><th id="17692">17692</th><td><i>/* MC_CMD_TSA_RULESET_OVERRIDE_IN msgrequest */</i></td></tr>
<tr><th id="17693">17693</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_RULESET_OVERRIDE_IN_LEN" data-ref="_M/MC_CMD_TSA_RULESET_OVERRIDE_IN_LEN">MC_CMD_TSA_RULESET_OVERRIDE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17694">17694</th><td><i>/* The override state to apply. */</i></td></tr>
<tr><th id="17695">17695</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_RULESET_OVERRIDE_IN_STATE_OFST" data-ref="_M/MC_CMD_TSA_RULESET_OVERRIDE_IN_STATE_OFST">MC_CMD_TSA_RULESET_OVERRIDE_IN_STATE_OFST</dfn> 0</u></td></tr>
<tr><th id="17696">17696</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_RULESET_OVERRIDE_IN_STATE_LEN" data-ref="_M/MC_CMD_TSA_RULESET_OVERRIDE_IN_STATE_LEN">MC_CMD_TSA_RULESET_OVERRIDE_IN_STATE_LEN</dfn> 4</u></td></tr>
<tr><th id="17697">17697</th><td><i>/* enum: No override in place - the existing ruleset is in operation. */</i></td></tr>
<tr><th id="17698">17698</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_RULESET_OVERRIDE_NONE" data-ref="_M/MC_CMD_TSA_RULESET_OVERRIDE_NONE">MC_CMD_TSA_RULESET_OVERRIDE_NONE</dfn> 0x0</u></td></tr>
<tr><th id="17699">17699</th><td><i>/* enum: Block all packets seen on all datapath channel except those packets</i></td></tr>
<tr><th id="17700">17700</th><td><i> * required for basic configuration of the TSA NIC such as ARPs and TSA-</i></td></tr>
<tr><th id="17701">17701</th><td><i> * communication traffic. Such exceptional traffic is handled differently</i></td></tr>
<tr><th id="17702">17702</th><td><i> * compared to TSA rulesets.</i></td></tr>
<tr><th id="17703">17703</th><td><i> */</i></td></tr>
<tr><th id="17704">17704</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_RULESET_OVERRIDE_BLOCK" data-ref="_M/MC_CMD_TSA_RULESET_OVERRIDE_BLOCK">MC_CMD_TSA_RULESET_OVERRIDE_BLOCK</dfn> 0x1</u></td></tr>
<tr><th id="17705">17705</th><td><i>/* enum: Allow all packets through all datapath channel. The TSA adapter</i></td></tr>
<tr><th id="17706">17706</th><td><i> * behaves like a normal NIC without any firewalls.</i></td></tr>
<tr><th id="17707">17707</th><td><i> */</i></td></tr>
<tr><th id="17708">17708</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_RULESET_OVERRIDE_ALLOW" data-ref="_M/MC_CMD_TSA_RULESET_OVERRIDE_ALLOW">MC_CMD_TSA_RULESET_OVERRIDE_ALLOW</dfn> 0x2</u></td></tr>
<tr><th id="17709">17709</th><td></td></tr>
<tr><th id="17710">17710</th><td><i>/* MC_CMD_TSA_RULESET_OVERRIDE_OUT msgresponse */</i></td></tr>
<tr><th id="17711">17711</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSA_RULESET_OVERRIDE_OUT_LEN" data-ref="_M/MC_CMD_TSA_RULESET_OVERRIDE_OUT_LEN">MC_CMD_TSA_RULESET_OVERRIDE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17712">17712</th><td></td></tr>
<tr><th id="17713">17713</th><td></td></tr>
<tr><th id="17714">17714</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17715">17715</th><td><i>/* MC_CMD_TSAC_REQUEST</i></td></tr>
<tr><th id="17716">17716</th><td><i> * Generic command to send requests from a TSA controller to a TSA adapter.</i></td></tr>
<tr><th id="17717">17717</th><td><i> * Specific usage is determined by the TYPE field.</i></td></tr>
<tr><th id="17718">17718</th><td><i> */</i></td></tr>
<tr><th id="17719">17719</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAC_REQUEST" data-ref="_M/MC_CMD_TSAC_REQUEST">MC_CMD_TSAC_REQUEST</dfn> 0x12b</u></td></tr>
<tr><th id="17720">17720</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x12b_PRIVILEGE_CTG">MC_CMD_0x12b_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17721">17721</th><td></td></tr>
<tr><th id="17722">17722</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x12b_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x12b_PRIVILEGE_CTG">MC_CMD_0x12b_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="17723">17723</th><td></td></tr>
<tr><th id="17724">17724</th><td><i>/* MC_CMD_TSAC_REQUEST_IN msgrequest */</i></td></tr>
<tr><th id="17725">17725</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAC_REQUEST_IN_LEN" data-ref="_M/MC_CMD_TSAC_REQUEST_IN_LEN">MC_CMD_TSAC_REQUEST_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17726">17726</th><td><i>/* The type of request from the controller. */</i></td></tr>
<tr><th id="17727">17727</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAC_REQUEST_IN_TYPE_OFST" data-ref="_M/MC_CMD_TSAC_REQUEST_IN_TYPE_OFST">MC_CMD_TSAC_REQUEST_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="17728">17728</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAC_REQUEST_IN_TYPE_LEN" data-ref="_M/MC_CMD_TSAC_REQUEST_IN_TYPE_LEN">MC_CMD_TSAC_REQUEST_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="17729">17729</th><td><i>/* enum: Request the adapter to resend localIP information from it's cache. The</i></td></tr>
<tr><th id="17730">17730</th><td><i> * command does not return any IP address information; IP addresses are sent as</i></td></tr>
<tr><th id="17731">17731</th><td><i> * TSA notifications as descibed in MC_CMD_TSA_INFO_IN_LOCAL_IP.</i></td></tr>
<tr><th id="17732">17732</th><td><i> */</i></td></tr>
<tr><th id="17733">17733</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAC_REQUEST_LOCALIP" data-ref="_M/MC_CMD_TSAC_REQUEST_LOCALIP">MC_CMD_TSAC_REQUEST_LOCALIP</dfn> 0x0</u></td></tr>
<tr><th id="17734">17734</th><td></td></tr>
<tr><th id="17735">17735</th><td><i>/* MC_CMD_TSAC_REQUEST_OUT msgresponse */</i></td></tr>
<tr><th id="17736">17736</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_TSAC_REQUEST_OUT_LEN" data-ref="_M/MC_CMD_TSAC_REQUEST_OUT_LEN">MC_CMD_TSAC_REQUEST_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17737">17737</th><td></td></tr>
<tr><th id="17738">17738</th><td></td></tr>
<tr><th id="17739">17739</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17740">17740</th><td><i>/* MC_CMD_SUC_VERSION</i></td></tr>
<tr><th id="17741">17741</th><td><i> * Get the version of the SUC</i></td></tr>
<tr><th id="17742">17742</th><td><i> */</i></td></tr>
<tr><th id="17743">17743</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION" data-ref="_M/MC_CMD_SUC_VERSION">MC_CMD_SUC_VERSION</dfn> 0x134</u></td></tr>
<tr><th id="17744">17744</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x134_PRIVILEGE_CTG">MC_CMD_0x134_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17745">17745</th><td></td></tr>
<tr><th id="17746">17746</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x134_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x134_PRIVILEGE_CTG">MC_CMD_0x134_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="17747">17747</th><td></td></tr>
<tr><th id="17748">17748</th><td><i>/* MC_CMD_SUC_VERSION_IN msgrequest */</i></td></tr>
<tr><th id="17749">17749</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_IN_LEN" data-ref="_M/MC_CMD_SUC_VERSION_IN_LEN">MC_CMD_SUC_VERSION_IN_LEN</dfn> 0</u></td></tr>
<tr><th id="17750">17750</th><td></td></tr>
<tr><th id="17751">17751</th><td><i>/* MC_CMD_SUC_VERSION_OUT msgresponse */</i></td></tr>
<tr><th id="17752">17752</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_OUT_LEN" data-ref="_M/MC_CMD_SUC_VERSION_OUT_LEN">MC_CMD_SUC_VERSION_OUT_LEN</dfn> 24</u></td></tr>
<tr><th id="17753">17753</th><td><i>/* The SUC firmware version as four numbers - a.b.c.d */</i></td></tr>
<tr><th id="17754">17754</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_OUT_VERSION_OFST" data-ref="_M/MC_CMD_SUC_VERSION_OUT_VERSION_OFST">MC_CMD_SUC_VERSION_OUT_VERSION_OFST</dfn> 0</u></td></tr>
<tr><th id="17755">17755</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_OUT_VERSION_LEN" data-ref="_M/MC_CMD_SUC_VERSION_OUT_VERSION_LEN">MC_CMD_SUC_VERSION_OUT_VERSION_LEN</dfn> 4</u></td></tr>
<tr><th id="17756">17756</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_OUT_VERSION_NUM" data-ref="_M/MC_CMD_SUC_VERSION_OUT_VERSION_NUM">MC_CMD_SUC_VERSION_OUT_VERSION_NUM</dfn> 4</u></td></tr>
<tr><th id="17757">17757</th><td><i>/* The date, in seconds since the Unix epoch, when the firmware image was</i></td></tr>
<tr><th id="17758">17758</th><td><i> * built.</i></td></tr>
<tr><th id="17759">17759</th><td><i> */</i></td></tr>
<tr><th id="17760">17760</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_OUT_BUILD_DATE_OFST" data-ref="_M/MC_CMD_SUC_VERSION_OUT_BUILD_DATE_OFST">MC_CMD_SUC_VERSION_OUT_BUILD_DATE_OFST</dfn> 16</u></td></tr>
<tr><th id="17761">17761</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_OUT_BUILD_DATE_LEN" data-ref="_M/MC_CMD_SUC_VERSION_OUT_BUILD_DATE_LEN">MC_CMD_SUC_VERSION_OUT_BUILD_DATE_LEN</dfn> 4</u></td></tr>
<tr><th id="17762">17762</th><td><i>/* The ID of the SUC chip. This is specific to the platform but typically</i></td></tr>
<tr><th id="17763">17763</th><td><i> * indicates family, memory sizes etc. See SF-116728-SW for further details.</i></td></tr>
<tr><th id="17764">17764</th><td><i> */</i></td></tr>
<tr><th id="17765">17765</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_OUT_CHIP_ID_OFST" data-ref="_M/MC_CMD_SUC_VERSION_OUT_CHIP_ID_OFST">MC_CMD_SUC_VERSION_OUT_CHIP_ID_OFST</dfn> 20</u></td></tr>
<tr><th id="17766">17766</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_OUT_CHIP_ID_LEN" data-ref="_M/MC_CMD_SUC_VERSION_OUT_CHIP_ID_LEN">MC_CMD_SUC_VERSION_OUT_CHIP_ID_LEN</dfn> 4</u></td></tr>
<tr><th id="17767">17767</th><td></td></tr>
<tr><th id="17768">17768</th><td><i>/* MC_CMD_SUC_BOOT_VERSION_IN msgrequest: Get the version of the SUC boot</i></td></tr>
<tr><th id="17769">17769</th><td><i> * loader.</i></td></tr>
<tr><th id="17770">17770</th><td><i> */</i></td></tr>
<tr><th id="17771">17771</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_BOOT_VERSION_IN_LEN" data-ref="_M/MC_CMD_SUC_BOOT_VERSION_IN_LEN">MC_CMD_SUC_BOOT_VERSION_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17772">17772</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_BOOT_VERSION_IN_MAGIC_OFST" data-ref="_M/MC_CMD_SUC_BOOT_VERSION_IN_MAGIC_OFST">MC_CMD_SUC_BOOT_VERSION_IN_MAGIC_OFST</dfn> 0</u></td></tr>
<tr><th id="17773">17773</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_BOOT_VERSION_IN_MAGIC_LEN" data-ref="_M/MC_CMD_SUC_BOOT_VERSION_IN_MAGIC_LEN">MC_CMD_SUC_BOOT_VERSION_IN_MAGIC_LEN</dfn> 4</u></td></tr>
<tr><th id="17774">17774</th><td><i>/* enum: Requests the SUC boot version. */</i></td></tr>
<tr><th id="17775">17775</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_VERSION_GET_BOOT_VERSION" data-ref="_M/MC_CMD_SUC_VERSION_GET_BOOT_VERSION">MC_CMD_SUC_VERSION_GET_BOOT_VERSION</dfn> 0xb007700b</u></td></tr>
<tr><th id="17776">17776</th><td></td></tr>
<tr><th id="17777">17777</th><td><i>/* MC_CMD_SUC_BOOT_VERSION_OUT msgresponse */</i></td></tr>
<tr><th id="17778">17778</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_BOOT_VERSION_OUT_LEN" data-ref="_M/MC_CMD_SUC_BOOT_VERSION_OUT_LEN">MC_CMD_SUC_BOOT_VERSION_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="17779">17779</th><td><i>/* The SUC boot version */</i></td></tr>
<tr><th id="17780">17780</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_BOOT_VERSION_OUT_VERSION_OFST" data-ref="_M/MC_CMD_SUC_BOOT_VERSION_OUT_VERSION_OFST">MC_CMD_SUC_BOOT_VERSION_OUT_VERSION_OFST</dfn> 0</u></td></tr>
<tr><th id="17781">17781</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_BOOT_VERSION_OUT_VERSION_LEN" data-ref="_M/MC_CMD_SUC_BOOT_VERSION_OUT_VERSION_LEN">MC_CMD_SUC_BOOT_VERSION_OUT_VERSION_LEN</dfn> 4</u></td></tr>
<tr><th id="17782">17782</th><td></td></tr>
<tr><th id="17783">17783</th><td></td></tr>
<tr><th id="17784">17784</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17785">17785</th><td><i>/* MC_CMD_SUC_MANFTEST</i></td></tr>
<tr><th id="17786">17786</th><td><i> * Operations to support manftest on SUC based systems.</i></td></tr>
<tr><th id="17787">17787</th><td><i> */</i></td></tr>
<tr><th id="17788">17788</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST" data-ref="_M/MC_CMD_SUC_MANFTEST">MC_CMD_SUC_MANFTEST</dfn> 0x135</u></td></tr>
<tr><th id="17789">17789</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x135_PRIVILEGE_CTG">MC_CMD_0x135_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17790">17790</th><td></td></tr>
<tr><th id="17791">17791</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x135_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x135_PRIVILEGE_CTG">MC_CMD_0x135_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN_TSA_UNBOUND</u></td></tr>
<tr><th id="17792">17792</th><td></td></tr>
<tr><th id="17793">17793</th><td><i>/* MC_CMD_SUC_MANFTEST_IN msgrequest */</i></td></tr>
<tr><th id="17794">17794</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_IN_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_IN_LEN">MC_CMD_SUC_MANFTEST_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17795">17795</th><td><i>/* The manftest operation to be performed. */</i></td></tr>
<tr><th id="17796">17796</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_IN_OP_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_IN_OP_OFST">MC_CMD_SUC_MANFTEST_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17797">17797</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_IN_OP_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_IN_OP_LEN">MC_CMD_SUC_MANFTEST_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17798">17798</th><td><i>/* enum: Read serial number and use count. */</i></td></tr>
<tr><th id="17799">17799</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ">MC_CMD_SUC_MANFTEST_WEAROUT_READ</dfn> 0x0</u></td></tr>
<tr><th id="17800">17800</th><td><i>/* enum: Update use count on wearout adapter. */</i></td></tr>
<tr><th id="17801">17801</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE">MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE</dfn> 0x1</u></td></tr>
<tr><th id="17802">17802</th><td><i>/* enum: Start an ADC calibration. */</i></td></tr>
<tr><th id="17803">17803</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START</dfn> 0x2</u></td></tr>
<tr><th id="17804">17804</th><td><i>/* enum: Read the status of an ADC calibration. */</i></td></tr>
<tr><th id="17805">17805</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS</dfn> 0x3</u></td></tr>
<tr><th id="17806">17806</th><td><i>/* enum: Read the results of an ADC calibration. */</i></td></tr>
<tr><th id="17807">17807</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT</dfn> 0x4</u></td></tr>
<tr><th id="17808">17808</th><td><i>/* enum: Read the PCIe configuration. */</i></td></tr>
<tr><th id="17809">17809</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ</dfn> 0x5</u></td></tr>
<tr><th id="17810">17810</th><td><i>/* enum: Write the PCIe configuration. */</i></td></tr>
<tr><th id="17811">17811</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE</dfn> 0x6</u></td></tr>
<tr><th id="17812">17812</th><td><i>/* enum: Write FRU information to SUC. The FRU information is taken from the</i></td></tr>
<tr><th id="17813">17813</th><td><i> * FRU_INFORMATION partition. Attempts to write to read-only FRUs are rejected.</i></td></tr>
<tr><th id="17814">17814</th><td><i> */</i></td></tr>
<tr><th id="17815">17815</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE" data-ref="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE">MC_CMD_SUC_MANFTEST_FRU_WRITE</dfn> 0x7</u></td></tr>
<tr><th id="17816">17816</th><td></td></tr>
<tr><th id="17817">17817</th><td><i>/* MC_CMD_SUC_MANFTEST_OUT msgresponse */</i></td></tr>
<tr><th id="17818">17818</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_OUT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_OUT_LEN">MC_CMD_SUC_MANFTEST_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17819">17819</th><td></td></tr>
<tr><th id="17820">17820</th><td><i>/* MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN msgrequest */</i></td></tr>
<tr><th id="17821">17821</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN_LEN">MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17822">17822</th><td><i>/* The manftest operation to be performed. This must be</i></td></tr>
<tr><th id="17823">17823</th><td><i> * MC_CMD_SUC_MANFTEST_WEAROUT_READ.</i></td></tr>
<tr><th id="17824">17824</th><td><i> */</i></td></tr>
<tr><th id="17825">17825</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN_OP_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN_OP_OFST">MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17826">17826</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN_OP_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN_OP_LEN">MC_CMD_SUC_MANFTEST_WEAROUT_READ_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17827">17827</th><td></td></tr>
<tr><th id="17828">17828</th><td><i>/* MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT msgresponse */</i></td></tr>
<tr><th id="17829">17829</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_LEN">MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_LEN</dfn> 20</u></td></tr>
<tr><th id="17830">17830</th><td><i>/* The serial number of the wearout adapter, see SF-112717-PR for format. */</i></td></tr>
<tr><th id="17831">17831</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_SERIAL_NUMBER_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_SERIAL_NUMBER_OFST">MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_SERIAL_NUMBER_OFST</dfn> 0</u></td></tr>
<tr><th id="17832">17832</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_SERIAL_NUMBER_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_SERIAL_NUMBER_LEN">MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_SERIAL_NUMBER_LEN</dfn> 16</u></td></tr>
<tr><th id="17833">17833</th><td><i>/* The use count of the wearout adapter. */</i></td></tr>
<tr><th id="17834">17834</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_USE_COUNT_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_USE_COUNT_OFST">MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_USE_COUNT_OFST</dfn> 16</u></td></tr>
<tr><th id="17835">17835</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_USE_COUNT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_USE_COUNT_LEN">MC_CMD_SUC_MANFTEST_WEAROUT_READ_OUT_USE_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="17836">17836</th><td></td></tr>
<tr><th id="17837">17837</th><td><i>/* MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN msgrequest */</i></td></tr>
<tr><th id="17838">17838</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN_LEN">MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17839">17839</th><td><i>/* The manftest operation to be performed. This must be</i></td></tr>
<tr><th id="17840">17840</th><td><i> * MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE.</i></td></tr>
<tr><th id="17841">17841</th><td><i> */</i></td></tr>
<tr><th id="17842">17842</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN_OP_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN_OP_OFST">MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17843">17843</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN_OP_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN_OP_LEN">MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17844">17844</th><td></td></tr>
<tr><th id="17845">17845</th><td><i>/* MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_OUT msgresponse */</i></td></tr>
<tr><th id="17846">17846</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_OUT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_OUT_LEN">MC_CMD_SUC_MANFTEST_WEAROUT_UPDATE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17847">17847</th><td></td></tr>
<tr><th id="17848">17848</th><td><i>/* MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN msgrequest */</i></td></tr>
<tr><th id="17849">17849</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17850">17850</th><td><i>/* The manftest operation to be performed. This must be</i></td></tr>
<tr><th id="17851">17851</th><td><i> * MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START.</i></td></tr>
<tr><th id="17852">17852</th><td><i> */</i></td></tr>
<tr><th id="17853">17853</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN_OP_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN_OP_OFST">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17854">17854</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN_OP_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN_OP_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17855">17855</th><td></td></tr>
<tr><th id="17856">17856</th><td><i>/* MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_OUT msgresponse */</i></td></tr>
<tr><th id="17857">17857</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_OUT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_OUT_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_START_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17858">17858</th><td></td></tr>
<tr><th id="17859">17859</th><td><i>/* MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN msgrequest */</i></td></tr>
<tr><th id="17860">17860</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17861">17861</th><td><i>/* The manftest operation to be performed. This must be</i></td></tr>
<tr><th id="17862">17862</th><td><i> * MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS.</i></td></tr>
<tr><th id="17863">17863</th><td><i> */</i></td></tr>
<tr><th id="17864">17864</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN_OP_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN_OP_OFST">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17865">17865</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN_OP_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN_OP_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17866">17866</th><td></td></tr>
<tr><th id="17867">17867</th><td><i>/* MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT msgresponse */</i></td></tr>
<tr><th id="17868">17868</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="17869">17869</th><td><i>/* The combined status of the calibration operation. */</i></td></tr>
<tr><th id="17870">17870</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FLAGS_OFST">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="17871">17871</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FLAGS_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="17872">17872</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_CALIBRATING_LBN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_CALIBRATING_LBN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_CALIBRATING_LBN</dfn> 0</u></td></tr>
<tr><th id="17873">17873</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_CALIBRATING_WIDTH" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_CALIBRATING_WIDTH">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_CALIBRATING_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17874">17874</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FAILED_LBN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FAILED_LBN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FAILED_LBN</dfn> 1</u></td></tr>
<tr><th id="17875">17875</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FAILED_WIDTH" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FAILED_WIDTH">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_FAILED_WIDTH</dfn> 1</u></td></tr>
<tr><th id="17876">17876</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_RESULT_LBN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_RESULT_LBN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_RESULT_LBN</dfn> 2</u></td></tr>
<tr><th id="17877">17877</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_RESULT_WIDTH" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_RESULT_WIDTH">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_RESULT_WIDTH</dfn> 4</u></td></tr>
<tr><th id="17878">17878</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_INDEX_LBN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_INDEX_LBN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_INDEX_LBN</dfn> 6</u></td></tr>
<tr><th id="17879">17879</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_INDEX_WIDTH" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_INDEX_WIDTH">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_STATUS_OUT_INDEX_WIDTH</dfn> 2</u></td></tr>
<tr><th id="17880">17880</th><td></td></tr>
<tr><th id="17881">17881</th><td><i>/* MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN msgrequest */</i></td></tr>
<tr><th id="17882">17882</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17883">17883</th><td><i>/* The manftest operation to be performed. This must be</i></td></tr>
<tr><th id="17884">17884</th><td><i> * MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT.</i></td></tr>
<tr><th id="17885">17885</th><td><i> */</i></td></tr>
<tr><th id="17886">17886</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN_OP_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN_OP_OFST">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17887">17887</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN_OP_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN_OP_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17888">17888</th><td></td></tr>
<tr><th id="17889">17889</th><td><i>/* MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT msgresponse */</i></td></tr>
<tr><th id="17890">17890</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_LEN</dfn> 12</u></td></tr>
<tr><th id="17891">17891</th><td><i>/* The set of calibration results. */</i></td></tr>
<tr><th id="17892">17892</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_VALUE_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_VALUE_OFST">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="17893">17893</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_VALUE_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_VALUE_LEN">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="17894">17894</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_VALUE_NUM" data-ref="_M/MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_VALUE_NUM">MC_CMD_SUC_MANFTEST_ADC_CALIBRATE_RESULT_OUT_VALUE_NUM</dfn> 3</u></td></tr>
<tr><th id="17895">17895</th><td></td></tr>
<tr><th id="17896">17896</th><td><i>/* MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN msgrequest */</i></td></tr>
<tr><th id="17897">17897</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17898">17898</th><td><i>/* The manftest operation to be performed. This must be</i></td></tr>
<tr><th id="17899">17899</th><td><i> * MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ.</i></td></tr>
<tr><th id="17900">17900</th><td><i> */</i></td></tr>
<tr><th id="17901">17901</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN_OP_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN_OP_OFST">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17902">17902</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN_OP_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN_OP_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17903">17903</th><td></td></tr>
<tr><th id="17904">17904</th><td><i>/* MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT msgresponse */</i></td></tr>
<tr><th id="17905">17905</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="17906">17906</th><td><i>/* The PCIe vendor ID. */</i></td></tr>
<tr><th id="17907">17907</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_VENDOR_ID_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_VENDOR_ID_OFST">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_VENDOR_ID_OFST</dfn> 0</u></td></tr>
<tr><th id="17908">17908</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_VENDOR_ID_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_VENDOR_ID_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_VENDOR_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="17909">17909</th><td><i>/* The PCIe device ID. */</i></td></tr>
<tr><th id="17910">17910</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_DEVICE_ID_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_DEVICE_ID_OFST">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_DEVICE_ID_OFST</dfn> 2</u></td></tr>
<tr><th id="17911">17911</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_DEVICE_ID_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_DEVICE_ID_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_READ_OUT_DEVICE_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="17912">17912</th><td></td></tr>
<tr><th id="17913">17913</th><td><i>/* MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN msgrequest */</i></td></tr>
<tr><th id="17914">17914</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="17915">17915</th><td><i>/* The manftest operation to be performed. This must be</i></td></tr>
<tr><th id="17916">17916</th><td><i> * MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE.</i></td></tr>
<tr><th id="17917">17917</th><td><i> */</i></td></tr>
<tr><th id="17918">17918</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_OP_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_OP_OFST">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17919">17919</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_OP_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_OP_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17920">17920</th><td><i>/* The PCIe vendor ID. */</i></td></tr>
<tr><th id="17921">17921</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_VENDOR_ID_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_VENDOR_ID_OFST">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_VENDOR_ID_OFST</dfn> 4</u></td></tr>
<tr><th id="17922">17922</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_VENDOR_ID_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_VENDOR_ID_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_VENDOR_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="17923">17923</th><td><i>/* The PCIe device ID. */</i></td></tr>
<tr><th id="17924">17924</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_DEVICE_ID_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_DEVICE_ID_OFST">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_DEVICE_ID_OFST</dfn> 6</u></td></tr>
<tr><th id="17925">17925</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_DEVICE_ID_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_DEVICE_ID_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_IN_DEVICE_ID_LEN</dfn> 2</u></td></tr>
<tr><th id="17926">17926</th><td></td></tr>
<tr><th id="17927">17927</th><td><i>/* MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_OUT msgresponse */</i></td></tr>
<tr><th id="17928">17928</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_OUT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_OUT_LEN">MC_CMD_SUC_MANFTEST_CONFIG_PCIE_WRITE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17929">17929</th><td></td></tr>
<tr><th id="17930">17930</th><td><i>/* MC_CMD_SUC_MANFTEST_FRU_WRITE_IN msgrequest */</i></td></tr>
<tr><th id="17931">17931</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE_IN_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE_IN_LEN">MC_CMD_SUC_MANFTEST_FRU_WRITE_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="17932">17932</th><td><i>/* The manftest operation to be performed. This must be</i></td></tr>
<tr><th id="17933">17933</th><td><i> * MC_CMD_SUC_MANFTEST_FRU_WRITE</i></td></tr>
<tr><th id="17934">17934</th><td><i> */</i></td></tr>
<tr><th id="17935">17935</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE_IN_OP_OFST" data-ref="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE_IN_OP_OFST">MC_CMD_SUC_MANFTEST_FRU_WRITE_IN_OP_OFST</dfn> 0</u></td></tr>
<tr><th id="17936">17936</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE_IN_OP_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE_IN_OP_LEN">MC_CMD_SUC_MANFTEST_FRU_WRITE_IN_OP_LEN</dfn> 4</u></td></tr>
<tr><th id="17937">17937</th><td></td></tr>
<tr><th id="17938">17938</th><td><i>/* MC_CMD_SUC_MANFTEST_FRU_WRITE_OUT msgresponse */</i></td></tr>
<tr><th id="17939">17939</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE_OUT_LEN" data-ref="_M/MC_CMD_SUC_MANFTEST_FRU_WRITE_OUT_LEN">MC_CMD_SUC_MANFTEST_FRU_WRITE_OUT_LEN</dfn> 0</u></td></tr>
<tr><th id="17940">17940</th><td></td></tr>
<tr><th id="17941">17941</th><td></td></tr>
<tr><th id="17942">17942</th><td><i>/***********************************/</i></td></tr>
<tr><th id="17943">17943</th><td><i>/* MC_CMD_GET_CERTIFICATE</i></td></tr>
<tr><th id="17944">17944</th><td><i> * Request a certificate.</i></td></tr>
<tr><th id="17945">17945</th><td><i> */</i></td></tr>
<tr><th id="17946">17946</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE" data-ref="_M/MC_CMD_GET_CERTIFICATE">MC_CMD_GET_CERTIFICATE</dfn> 0x12c</u></td></tr>
<tr><th id="17947">17947</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x12c_PRIVILEGE_CTG">MC_CMD_0x12c_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="17948">17948</th><td></td></tr>
<tr><th id="17949">17949</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x12c_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x12c_PRIVILEGE_CTG">MC_CMD_0x12c_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="17950">17950</th><td></td></tr>
<tr><th id="17951">17951</th><td><i>/* MC_CMD_GET_CERTIFICATE_IN msgrequest */</i></td></tr>
<tr><th id="17952">17952</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_LEN" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_LEN">MC_CMD_GET_CERTIFICATE_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="17953">17953</th><td><i>/* Type of the certificate to be retrieved. */</i></td></tr>
<tr><th id="17954">17954</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_TYPE_OFST" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_TYPE_OFST">MC_CMD_GET_CERTIFICATE_IN_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="17955">17955</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_TYPE_LEN" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_TYPE_LEN">MC_CMD_GET_CERTIFICATE_IN_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="17956">17956</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_UNUSED" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_UNUSED">MC_CMD_GET_CERTIFICATE_IN_UNUSED</dfn> 0x0 /* enum */</u></td></tr>
<tr><th id="17957">17957</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_AAC" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_AAC">MC_CMD_GET_CERTIFICATE_IN_AAC</dfn> 0x1 /* enum */</u></td></tr>
<tr><th id="17958">17958</th><td><i>/* enum: Adapter Authentication Certificate (AAC). The AAC is unique to each</i></td></tr>
<tr><th id="17959">17959</th><td><i> * adapter and is used to verify its authenticity. It is installed by Manftest.</i></td></tr>
<tr><th id="17960">17960</th><td><i> */</i></td></tr>
<tr><th id="17961">17961</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_ADAPTER_AUTH" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_ADAPTER_AUTH">MC_CMD_GET_CERTIFICATE_IN_ADAPTER_AUTH</dfn> 0x1</u></td></tr>
<tr><th id="17962">17962</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_AASC" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_AASC">MC_CMD_GET_CERTIFICATE_IN_AASC</dfn> 0x2 /* enum */</u></td></tr>
<tr><th id="17963">17963</th><td><i>/* enum: Adapter Authentication Signing Certificate (AASC). The AASC is shared</i></td></tr>
<tr><th id="17964">17964</th><td><i> * by a group of adapters (typically a purchase order) and is used to verify</i></td></tr>
<tr><th id="17965">17965</th><td><i> * the validity of AAC along with the SF root certificate. It is installed by</i></td></tr>
<tr><th id="17966">17966</th><td><i> * Manftest.</i></td></tr>
<tr><th id="17967">17967</th><td><i> */</i></td></tr>
<tr><th id="17968">17968</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_ADAPTER_AUTH_SIGNING" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_ADAPTER_AUTH_SIGNING">MC_CMD_GET_CERTIFICATE_IN_ADAPTER_AUTH_SIGNING</dfn> 0x2</u></td></tr>
<tr><th id="17969">17969</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_AAC" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_AAC">MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_AAC</dfn> 0x3 /* enum */</u></td></tr>
<tr><th id="17970">17970</th><td><i>/* enum: Customer Adapter Authentication Certificate. The Customer AAC is</i></td></tr>
<tr><th id="17971">17971</th><td><i> * unique to each adapter and is used to verify its authenticity in cases where</i></td></tr>
<tr><th id="17972">17972</th><td><i> * either the AAC is not installed or a customer desires to use their own</i></td></tr>
<tr><th id="17973">17973</th><td><i> * certificate chain. It is installed by the customer.</i></td></tr>
<tr><th id="17974">17974</th><td><i> */</i></td></tr>
<tr><th id="17975">17975</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_ADAPTER_AUTH" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_ADAPTER_AUTH">MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_ADAPTER_AUTH</dfn> 0x3</u></td></tr>
<tr><th id="17976">17976</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_AASC" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_AASC">MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_AASC</dfn> 0x4 /* enum */</u></td></tr>
<tr><th id="17977">17977</th><td><i>/* enum: Customer Adapter Authentication Certificate. The Customer AASC is</i></td></tr>
<tr><th id="17978">17978</th><td><i> * shared by a group of adapters and is used to verify the validity of the</i></td></tr>
<tr><th id="17979">17979</th><td><i> * Customer AAC along with the customers root certificate. It is installed by</i></td></tr>
<tr><th id="17980">17980</th><td><i> * the customer.</i></td></tr>
<tr><th id="17981">17981</th><td><i> */</i></td></tr>
<tr><th id="17982">17982</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_ADAPTER_AUTH_SIGNING" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_ADAPTER_AUTH_SIGNING">MC_CMD_GET_CERTIFICATE_IN_CUSTOMER_ADAPTER_AUTH_SIGNING</dfn> 0x4</u></td></tr>
<tr><th id="17983">17983</th><td><i>/* Offset, measured in bytes, relative to the start of the certificate data</i></td></tr>
<tr><th id="17984">17984</th><td><i> * from which the certificate is to be retrieved.</i></td></tr>
<tr><th id="17985">17985</th><td><i> */</i></td></tr>
<tr><th id="17986">17986</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_OFFSET_OFST" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_OFFSET_OFST">MC_CMD_GET_CERTIFICATE_IN_OFFSET_OFST</dfn> 4</u></td></tr>
<tr><th id="17987">17987</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_IN_OFFSET_LEN" data-ref="_M/MC_CMD_GET_CERTIFICATE_IN_OFFSET_LEN">MC_CMD_GET_CERTIFICATE_IN_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="17988">17988</th><td></td></tr>
<tr><th id="17989">17989</th><td><i>/* MC_CMD_GET_CERTIFICATE_OUT msgresponse */</i></td></tr>
<tr><th id="17990">17990</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_LENMIN" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_LENMIN">MC_CMD_GET_CERTIFICATE_OUT_LENMIN</dfn> 13</u></td></tr>
<tr><th id="17991">17991</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_LENMAX" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_LENMAX">MC_CMD_GET_CERTIFICATE_OUT_LENMAX</dfn> 252</u></td></tr>
<tr><th id="17992">17992</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_LEN" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_LEN">MC_CMD_GET_CERTIFICATE_OUT_LEN</dfn>(num) (12+1*(num))</u></td></tr>
<tr><th id="17993">17993</th><td><i>/* Type of the certificate. */</i></td></tr>
<tr><th id="17994">17994</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_TYPE_OFST" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_TYPE_OFST">MC_CMD_GET_CERTIFICATE_OUT_TYPE_OFST</dfn> 0</u></td></tr>
<tr><th id="17995">17995</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_TYPE_LEN" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_TYPE_LEN">MC_CMD_GET_CERTIFICATE_OUT_TYPE_LEN</dfn> 4</u></td></tr>
<tr><th id="17996">17996</th><td><i>/*            Enum values, see field(s): */</i></td></tr>
<tr><th id="17997">17997</th><td><i>/*               MC_CMD_GET_CERTIFICATE_IN/TYPE */</i></td></tr>
<tr><th id="17998">17998</th><td><i>/* Offset, measured in bytes, relative to the start of the certificate data</i></td></tr>
<tr><th id="17999">17999</th><td><i> * from which data in this message starts.</i></td></tr>
<tr><th id="18000">18000</th><td><i> */</i></td></tr>
<tr><th id="18001">18001</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_OFFSET_OFST" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_OFFSET_OFST">MC_CMD_GET_CERTIFICATE_OUT_OFFSET_OFST</dfn> 4</u></td></tr>
<tr><th id="18002">18002</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_OFFSET_LEN" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_OFFSET_LEN">MC_CMD_GET_CERTIFICATE_OUT_OFFSET_LEN</dfn> 4</u></td></tr>
<tr><th id="18003">18003</th><td><i>/* Total length of the certificate data. */</i></td></tr>
<tr><th id="18004">18004</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_TOTAL_LENGTH_OFST" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_TOTAL_LENGTH_OFST">MC_CMD_GET_CERTIFICATE_OUT_TOTAL_LENGTH_OFST</dfn> 8</u></td></tr>
<tr><th id="18005">18005</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_TOTAL_LENGTH_LEN" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_TOTAL_LENGTH_LEN">MC_CMD_GET_CERTIFICATE_OUT_TOTAL_LENGTH_LEN</dfn> 4</u></td></tr>
<tr><th id="18006">18006</th><td><i>/* The certificate data. */</i></td></tr>
<tr><th id="18007">18007</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_DATA_OFST" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_DATA_OFST">MC_CMD_GET_CERTIFICATE_OUT_DATA_OFST</dfn> 12</u></td></tr>
<tr><th id="18008">18008</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_DATA_LEN" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_DATA_LEN">MC_CMD_GET_CERTIFICATE_OUT_DATA_LEN</dfn> 1</u></td></tr>
<tr><th id="18009">18009</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_DATA_MINNUM" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_DATA_MINNUM">MC_CMD_GET_CERTIFICATE_OUT_DATA_MINNUM</dfn> 1</u></td></tr>
<tr><th id="18010">18010</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_CERTIFICATE_OUT_DATA_MAXNUM" data-ref="_M/MC_CMD_GET_CERTIFICATE_OUT_DATA_MAXNUM">MC_CMD_GET_CERTIFICATE_OUT_DATA_MAXNUM</dfn> 240</u></td></tr>
<tr><th id="18011">18011</th><td></td></tr>
<tr><th id="18012">18012</th><td></td></tr>
<tr><th id="18013">18013</th><td><i>/***********************************/</i></td></tr>
<tr><th id="18014">18014</th><td><i>/* MC_CMD_GET_NIC_GLOBAL</i></td></tr>
<tr><th id="18015">18015</th><td><i> * Get a global value which applies to all PCI functions</i></td></tr>
<tr><th id="18016">18016</th><td><i> */</i></td></tr>
<tr><th id="18017">18017</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_NIC_GLOBAL" data-ref="_M/MC_CMD_GET_NIC_GLOBAL">MC_CMD_GET_NIC_GLOBAL</dfn> 0x12d</u></td></tr>
<tr><th id="18018">18018</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x12d_PRIVILEGE_CTG">MC_CMD_0x12d_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="18019">18019</th><td></td></tr>
<tr><th id="18020">18020</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x12d_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x12d_PRIVILEGE_CTG">MC_CMD_0x12d_PRIVILEGE_CTG</dfn> SRIOV_CTG_GENERAL</u></td></tr>
<tr><th id="18021">18021</th><td></td></tr>
<tr><th id="18022">18022</th><td><i>/* MC_CMD_GET_NIC_GLOBAL_IN msgrequest */</i></td></tr>
<tr><th id="18023">18023</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_NIC_GLOBAL_IN_LEN" data-ref="_M/MC_CMD_GET_NIC_GLOBAL_IN_LEN">MC_CMD_GET_NIC_GLOBAL_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="18024">18024</th><td><i>/* Key to request value for, see enum values in MC_CMD_SET_NIC_GLOBAL. If the</i></td></tr>
<tr><th id="18025">18025</th><td><i> * given key is unknown to the current firmware, the call will fail with</i></td></tr>
<tr><th id="18026">18026</th><td><i> * ENOENT.</i></td></tr>
<tr><th id="18027">18027</th><td><i> */</i></td></tr>
<tr><th id="18028">18028</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_NIC_GLOBAL_IN_KEY_OFST" data-ref="_M/MC_CMD_GET_NIC_GLOBAL_IN_KEY_OFST">MC_CMD_GET_NIC_GLOBAL_IN_KEY_OFST</dfn> 0</u></td></tr>
<tr><th id="18029">18029</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_NIC_GLOBAL_IN_KEY_LEN" data-ref="_M/MC_CMD_GET_NIC_GLOBAL_IN_KEY_LEN">MC_CMD_GET_NIC_GLOBAL_IN_KEY_LEN</dfn> 4</u></td></tr>
<tr><th id="18030">18030</th><td></td></tr>
<tr><th id="18031">18031</th><td><i>/* MC_CMD_GET_NIC_GLOBAL_OUT msgresponse */</i></td></tr>
<tr><th id="18032">18032</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_NIC_GLOBAL_OUT_LEN" data-ref="_M/MC_CMD_GET_NIC_GLOBAL_OUT_LEN">MC_CMD_GET_NIC_GLOBAL_OUT_LEN</dfn> 4</u></td></tr>
<tr><th id="18033">18033</th><td><i>/* Value of requested key, see key descriptions below. */</i></td></tr>
<tr><th id="18034">18034</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_NIC_GLOBAL_OUT_VALUE_OFST" data-ref="_M/MC_CMD_GET_NIC_GLOBAL_OUT_VALUE_OFST">MC_CMD_GET_NIC_GLOBAL_OUT_VALUE_OFST</dfn> 0</u></td></tr>
<tr><th id="18035">18035</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_GET_NIC_GLOBAL_OUT_VALUE_LEN" data-ref="_M/MC_CMD_GET_NIC_GLOBAL_OUT_VALUE_LEN">MC_CMD_GET_NIC_GLOBAL_OUT_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="18036">18036</th><td></td></tr>
<tr><th id="18037">18037</th><td></td></tr>
<tr><th id="18038">18038</th><td><i>/***********************************/</i></td></tr>
<tr><th id="18039">18039</th><td><i>/* MC_CMD_SET_NIC_GLOBAL</i></td></tr>
<tr><th id="18040">18040</th><td><i> * Set a global value which applies to all PCI functions. Most global values</i></td></tr>
<tr><th id="18041">18041</th><td><i> * can only be changed under specific conditions, and this call will return an</i></td></tr>
<tr><th id="18042">18042</th><td><i> * appropriate error otherwise (see key descriptions).</i></td></tr>
<tr><th id="18043">18043</th><td><i> */</i></td></tr>
<tr><th id="18044">18044</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_NIC_GLOBAL" data-ref="_M/MC_CMD_SET_NIC_GLOBAL">MC_CMD_SET_NIC_GLOBAL</dfn> 0x12e</u></td></tr>
<tr><th id="18045">18045</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x12e_PRIVILEGE_CTG">MC_CMD_0x12e_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="18046">18046</th><td></td></tr>
<tr><th id="18047">18047</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x12e_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x12e_PRIVILEGE_CTG">MC_CMD_0x12e_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="18048">18048</th><td></td></tr>
<tr><th id="18049">18049</th><td><i>/* MC_CMD_SET_NIC_GLOBAL_IN msgrequest */</i></td></tr>
<tr><th id="18050">18050</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_NIC_GLOBAL_IN_LEN" data-ref="_M/MC_CMD_SET_NIC_GLOBAL_IN_LEN">MC_CMD_SET_NIC_GLOBAL_IN_LEN</dfn> 8</u></td></tr>
<tr><th id="18051">18051</th><td><i>/* Key to change value of. Firmware will return ENOENT for keys it doesn't know</i></td></tr>
<tr><th id="18052">18052</th><td><i> * about.</i></td></tr>
<tr><th id="18053">18053</th><td><i> */</i></td></tr>
<tr><th id="18054">18054</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_NIC_GLOBAL_IN_KEY_OFST" data-ref="_M/MC_CMD_SET_NIC_GLOBAL_IN_KEY_OFST">MC_CMD_SET_NIC_GLOBAL_IN_KEY_OFST</dfn> 0</u></td></tr>
<tr><th id="18055">18055</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_NIC_GLOBAL_IN_KEY_LEN" data-ref="_M/MC_CMD_SET_NIC_GLOBAL_IN_KEY_LEN">MC_CMD_SET_NIC_GLOBAL_IN_KEY_LEN</dfn> 4</u></td></tr>
<tr><th id="18056">18056</th><td><i>/* enum: Request switching the datapath firmware sub-variant. Currently only</i></td></tr>
<tr><th id="18057">18057</th><td><i> * useful when running the DPDK f/w variant. See key values below, and the DPDK</i></td></tr>
<tr><th id="18058">18058</th><td><i> * section of the EF10 Driver Writers Guide. Note that any driver attaching</i></td></tr>
<tr><th id="18059">18059</th><td><i> * with the SUBVARIANT_AWARE flag cleared is implicitly considered as a request</i></td></tr>
<tr><th id="18060">18060</th><td><i> * to switch back to the default sub-variant, and will thus reset this value.</i></td></tr>
<tr><th id="18061">18061</th><td><i> * If a sub-variant switch happens, all other PCI functions will get their</i></td></tr>
<tr><th id="18062">18062</th><td><i> * resources reset (they will see an MC reboot).</i></td></tr>
<tr><th id="18063">18063</th><td><i> */</i></td></tr>
<tr><th id="18064">18064</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_NIC_GLOBAL_IN_FIRMWARE_SUBVARIANT" data-ref="_M/MC_CMD_SET_NIC_GLOBAL_IN_FIRMWARE_SUBVARIANT">MC_CMD_SET_NIC_GLOBAL_IN_FIRMWARE_SUBVARIANT</dfn> 0x1</u></td></tr>
<tr><th id="18065">18065</th><td><i>/* New value to set, see key descriptions above. */</i></td></tr>
<tr><th id="18066">18066</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_NIC_GLOBAL_IN_VALUE_OFST" data-ref="_M/MC_CMD_SET_NIC_GLOBAL_IN_VALUE_OFST">MC_CMD_SET_NIC_GLOBAL_IN_VALUE_OFST</dfn> 4</u></td></tr>
<tr><th id="18067">18067</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_NIC_GLOBAL_IN_VALUE_LEN" data-ref="_M/MC_CMD_SET_NIC_GLOBAL_IN_VALUE_LEN">MC_CMD_SET_NIC_GLOBAL_IN_VALUE_LEN</dfn> 4</u></td></tr>
<tr><th id="18068">18068</th><td><i>/* enum: Only if KEY = FIRMWARE_SUBVARIANT. Default sub-variant with support</i></td></tr>
<tr><th id="18069">18069</th><td><i> * for maximum features for the current f/w variant. A request from a</i></td></tr>
<tr><th id="18070">18070</th><td><i> * privileged function to set this particular value will always succeed.</i></td></tr>
<tr><th id="18071">18071</th><td><i> */</i></td></tr>
<tr><th id="18072">18072</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_NIC_GLOBAL_IN_FW_SUBVARIANT_DEFAULT" data-ref="_M/MC_CMD_SET_NIC_GLOBAL_IN_FW_SUBVARIANT_DEFAULT">MC_CMD_SET_NIC_GLOBAL_IN_FW_SUBVARIANT_DEFAULT</dfn> 0x0</u></td></tr>
<tr><th id="18073">18073</th><td><i>/* enum: Only if KEY = FIRMWARE_SUBVARIANT. Increases packet rate at the cost</i></td></tr>
<tr><th id="18074">18074</th><td><i> * of not supporting any TX checksum offloads. Only supported when running some</i></td></tr>
<tr><th id="18075">18075</th><td><i> * f/w variants, others will return ENOTSUP (as reported by the homonymous bit</i></td></tr>
<tr><th id="18076">18076</th><td><i> * in MC_CMD_GET_CAPABILITIES_V2). Can only be set when no other drivers are</i></td></tr>
<tr><th id="18077">18077</th><td><i> * attached, and the calling driver must have no resources allocated. See the</i></td></tr>
<tr><th id="18078">18078</th><td><i> * DPDK section of the EF10 Driver Writers Guide for a more detailed</i></td></tr>
<tr><th id="18079">18079</th><td><i> * description with possible error codes.</i></td></tr>
<tr><th id="18080">18080</th><td><i> */</i></td></tr>
<tr><th id="18081">18081</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_SET_NIC_GLOBAL_IN_FW_SUBVARIANT_NO_TX_CSUM" data-ref="_M/MC_CMD_SET_NIC_GLOBAL_IN_FW_SUBVARIANT_NO_TX_CSUM">MC_CMD_SET_NIC_GLOBAL_IN_FW_SUBVARIANT_NO_TX_CSUM</dfn> 0x1</u></td></tr>
<tr><th id="18082">18082</th><td></td></tr>
<tr><th id="18083">18083</th><td></td></tr>
<tr><th id="18084">18084</th><td><i>/***********************************/</i></td></tr>
<tr><th id="18085">18085</th><td><i>/* MC_CMD_LTSSM_TRACE_POLL</i></td></tr>
<tr><th id="18086">18086</th><td><i> * Medford2 hardware has support for logging all LTSSM state transitions to a</i></td></tr>
<tr><th id="18087">18087</th><td><i> * hardware buffer. When built with WITH_LTSSM_TRACE=1, the firmware will</i></td></tr>
<tr><th id="18088">18088</th><td><i> * periodially dump the contents of this hardware buffer to an internal</i></td></tr>
<tr><th id="18089">18089</th><td><i> * firmware buffer for later extraction.</i></td></tr>
<tr><th id="18090">18090</th><td><i> */</i></td></tr>
<tr><th id="18091">18091</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL">MC_CMD_LTSSM_TRACE_POLL</dfn> 0x12f</u></td></tr>
<tr><th id="18092">18092</th><td><u>#undef	<span class="macro" data-ref="_M/MC_CMD_0x12f_PRIVILEGE_CTG">MC_CMD_0x12f_PRIVILEGE_CTG</span></u></td></tr>
<tr><th id="18093">18093</th><td></td></tr>
<tr><th id="18094">18094</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_0x12f_PRIVILEGE_CTG" data-ref="_M/MC_CMD_0x12f_PRIVILEGE_CTG">MC_CMD_0x12f_PRIVILEGE_CTG</dfn> SRIOV_CTG_ADMIN</u></td></tr>
<tr><th id="18095">18095</th><td></td></tr>
<tr><th id="18096">18096</th><td><i>/* MC_CMD_LTSSM_TRACE_POLL_IN msgrequest: Read transitions from the firmware</i></td></tr>
<tr><th id="18097">18097</th><td><i> * internal buffer.</i></td></tr>
<tr><th id="18098">18098</th><td><i> */</i></td></tr>
<tr><th id="18099">18099</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_IN_LEN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_IN_LEN">MC_CMD_LTSSM_TRACE_POLL_IN_LEN</dfn> 4</u></td></tr>
<tr><th id="18100">18100</th><td><i>/* The maximum number of row that the caller can accept. The format of each row</i></td></tr>
<tr><th id="18101">18101</th><td><i> * is defined in MC_CMD_LTSSM_TRACE_POLL_OUT.</i></td></tr>
<tr><th id="18102">18102</th><td><i> */</i></td></tr>
<tr><th id="18103">18103</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_IN_MAX_ROW_COUNT_OFST" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_IN_MAX_ROW_COUNT_OFST">MC_CMD_LTSSM_TRACE_POLL_IN_MAX_ROW_COUNT_OFST</dfn> 0</u></td></tr>
<tr><th id="18104">18104</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_IN_MAX_ROW_COUNT_LEN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_IN_MAX_ROW_COUNT_LEN">MC_CMD_LTSSM_TRACE_POLL_IN_MAX_ROW_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="18105">18105</th><td></td></tr>
<tr><th id="18106">18106</th><td><i>/* MC_CMD_LTSSM_TRACE_POLL_OUT msgresponse */</i></td></tr>
<tr><th id="18107">18107</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LENMIN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LENMIN">MC_CMD_LTSSM_TRACE_POLL_OUT_LENMIN</dfn> 16</u></td></tr>
<tr><th id="18108">18108</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LENMAX" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LENMAX">MC_CMD_LTSSM_TRACE_POLL_OUT_LENMAX</dfn> 248</u></td></tr>
<tr><th id="18109">18109</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LEN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LEN">MC_CMD_LTSSM_TRACE_POLL_OUT_LEN</dfn>(num) (8+8*(num))</u></td></tr>
<tr><th id="18110">18110</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_FLAGS_OFST" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_FLAGS_OFST">MC_CMD_LTSSM_TRACE_POLL_OUT_FLAGS_OFST</dfn> 0</u></td></tr>
<tr><th id="18111">18111</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_FLAGS_LEN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_FLAGS_LEN">MC_CMD_LTSSM_TRACE_POLL_OUT_FLAGS_LEN</dfn> 4</u></td></tr>
<tr><th id="18112">18112</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_HW_BUFFER_OVERFLOW_LBN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_HW_BUFFER_OVERFLOW_LBN">MC_CMD_LTSSM_TRACE_POLL_OUT_HW_BUFFER_OVERFLOW_LBN</dfn> 0</u></td></tr>
<tr><th id="18113">18113</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_HW_BUFFER_OVERFLOW_WIDTH" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_HW_BUFFER_OVERFLOW_WIDTH">MC_CMD_LTSSM_TRACE_POLL_OUT_HW_BUFFER_OVERFLOW_WIDTH</dfn> 1</u></td></tr>
<tr><th id="18114">18114</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_FW_BUFFER_OVERFLOW_LBN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_FW_BUFFER_OVERFLOW_LBN">MC_CMD_LTSSM_TRACE_POLL_OUT_FW_BUFFER_OVERFLOW_LBN</dfn> 1</u></td></tr>
<tr><th id="18115">18115</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_FW_BUFFER_OVERFLOW_WIDTH" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_FW_BUFFER_OVERFLOW_WIDTH">MC_CMD_LTSSM_TRACE_POLL_OUT_FW_BUFFER_OVERFLOW_WIDTH</dfn> 1</u></td></tr>
<tr><th id="18116">18116</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_CONTINUES_LBN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_CONTINUES_LBN">MC_CMD_LTSSM_TRACE_POLL_OUT_CONTINUES_LBN</dfn> 31</u></td></tr>
<tr><th id="18117">18117</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_CONTINUES_WIDTH" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_CONTINUES_WIDTH">MC_CMD_LTSSM_TRACE_POLL_OUT_CONTINUES_WIDTH</dfn> 1</u></td></tr>
<tr><th id="18118">18118</th><td><i>/* The number of rows present in this response. */</i></td></tr>
<tr><th id="18119">18119</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROW_COUNT_OFST" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROW_COUNT_OFST">MC_CMD_LTSSM_TRACE_POLL_OUT_ROW_COUNT_OFST</dfn> 4</u></td></tr>
<tr><th id="18120">18120</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROW_COUNT_LEN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROW_COUNT_LEN">MC_CMD_LTSSM_TRACE_POLL_OUT_ROW_COUNT_LEN</dfn> 4</u></td></tr>
<tr><th id="18121">18121</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_OFST" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_OFST">MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_OFST</dfn> 8</u></td></tr>
<tr><th id="18122">18122</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_LEN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_LEN">MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_LEN</dfn> 8</u></td></tr>
<tr><th id="18123">18123</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_LO_OFST" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_LO_OFST">MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_LO_OFST</dfn> 8</u></td></tr>
<tr><th id="18124">18124</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_HI_OFST" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_HI_OFST">MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_HI_OFST</dfn> 12</u></td></tr>
<tr><th id="18125">18125</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_MINNUM" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_MINNUM">MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_MINNUM</dfn> 0</u></td></tr>
<tr><th id="18126">18126</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_MAXNUM" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_MAXNUM">MC_CMD_LTSSM_TRACE_POLL_OUT_ROWS_MAXNUM</dfn> 30</u></td></tr>
<tr><th id="18127">18127</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LTSSM_STATE_LBN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LTSSM_STATE_LBN">MC_CMD_LTSSM_TRACE_POLL_OUT_LTSSM_STATE_LBN</dfn> 0</u></td></tr>
<tr><th id="18128">18128</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LTSSM_STATE_WIDTH" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_LTSSM_STATE_WIDTH">MC_CMD_LTSSM_TRACE_POLL_OUT_LTSSM_STATE_WIDTH</dfn> 6</u></td></tr>
<tr><th id="18129">18129</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_RDLH_LINK_UP_LBN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_RDLH_LINK_UP_LBN">MC_CMD_LTSSM_TRACE_POLL_OUT_RDLH_LINK_UP_LBN</dfn> 6</u></td></tr>
<tr><th id="18130">18130</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_RDLH_LINK_UP_WIDTH" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_RDLH_LINK_UP_WIDTH">MC_CMD_LTSSM_TRACE_POLL_OUT_RDLH_LINK_UP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="18131">18131</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_WAKE_N_LBN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_WAKE_N_LBN">MC_CMD_LTSSM_TRACE_POLL_OUT_WAKE_N_LBN</dfn> 7</u></td></tr>
<tr><th id="18132">18132</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_WAKE_N_WIDTH" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_WAKE_N_WIDTH">MC_CMD_LTSSM_TRACE_POLL_OUT_WAKE_N_WIDTH</dfn> 1</u></td></tr>
<tr><th id="18133">18133</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_PS_LBN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_PS_LBN">MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_PS_LBN</dfn> 8</u></td></tr>
<tr><th id="18134">18134</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_PS_WIDTH" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_PS_WIDTH">MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_PS_WIDTH</dfn> 24</u></td></tr>
<tr><th id="18135">18135</th><td><i>/* The time of the LTSSM transition. Times are reported as fractional</i></td></tr>
<tr><th id="18136">18136</th><td><i> * microseconds since MC boot (wrapping at 2^32us). The fractional part is</i></td></tr>
<tr><th id="18137">18137</th><td><i> * reported in picoseconds. 0 &lt;= TIMESTAMP_PS &lt; 1000000 timestamp in seconds =</i></td></tr>
<tr><th id="18138">18138</th><td><i> * ((TIMESTAMP_US + TIMESTAMP_PS / 1000000) / 1000000)</i></td></tr>
<tr><th id="18139">18139</th><td><i> */</i></td></tr>
<tr><th id="18140">18140</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_US_OFST" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_US_OFST">MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_US_OFST</dfn> 12</u></td></tr>
<tr><th id="18141">18141</th><td><u>#define	<dfn class="macro" id="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_US_LEN" data-ref="_M/MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_US_LEN">MC_CMD_LTSSM_TRACE_POLL_OUT_TIMESTAMP_US_LEN</dfn> 4</u></td></tr>
<tr><th id="18142">18142</th><td></td></tr>
<tr><th id="18143">18143</th><td><u>#<span data-ppcond="9">endif</span> /* _SIENA_MC_DRIVER_PCOL_H */</u></td></tr>
<tr><th id="18144">18144</th><td><i class="doc">/*!<span class="command"> \cidoxg</span>_end */</i></td></tr>
<tr><th id="18145">18145</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ef10_ev.c.html'>master/drivers/net/sfc/base/ef10_ev.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
