<stg><name>matmul_partition_Pipeline_loop2_lreorder1_lreorder2</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="94" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten17"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:4 %bound_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="94" op_0_bw="94" op_1_bw="94">
<![CDATA[
newFuncRoot:5 %bound6_read = read i94 @_ssdm_op_Read.ap_auto.i94, i94 %bound6

]]></Node>
<StgValue><ssdm name="bound6_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim

]]></Node>
<StgValue><ssdm name="dim_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:7 %bound_cast = zext i63 %bound_read

]]></Node>
<StgValue><ssdm name="bound_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="94" op_1_bw="94">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i94 0, i94 %indvar_flatten17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i64 0, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:10 %store_ln70 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln75 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %lreorder3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="94" op_0_bw="94" op_1_bw="0">
<![CDATA[
lreorder3:1 %indvar_flatten17_load = load i94 %indvar_flatten17

]]></Node>
<StgValue><ssdm name="indvar_flatten17_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="94" op_1_bw="94">
<![CDATA[
lreorder3:4 %icmp_ln67 = icmp_eq  i94 %indvar_flatten17_load, i94 %bound6_read

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="94" op_0_bw="94" op_1_bw="94">
<![CDATA[
lreorder3:5 %add_ln67 = add i94 %indvar_flatten17_load, i94 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lreorder3:6 %br_ln67 = br i1 %icmp_ln67, void %for.inc70.loopexit, void %writeC.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc70.loopexit:1 %indvar_flatten_load = load i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc70.loopexit:4 %icmp_ln70 = icmp_eq  i64 %indvar_flatten_load, i64 %bound_cast

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc70.loopexit:139 %add_ln70_1 = add i64 %indvar_flatten_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:140 %select_ln70_2 = select i1 %icmp_ln70, i64 1, i64 %add_ln70_1

]]></Node>
<StgValue><ssdm name="select_ln70_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="94" op_1_bw="94" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70.loopexit:141 %store_ln67 = store i94 %add_ln67, i94 %indvar_flatten17

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70.loopexit:142 %store_ln70 = store i64 %select_ln70_2, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
lreorder3:0 %j_7 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="31">
<![CDATA[
lreorder3:2 %zext_ln75 = zext i31 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lreorder3:3 %icmp_ln75 = icmp_eq  i32 %zext_ln75, i32 %dim_read

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc70.loopexit:0 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc70.loopexit:5 %select_ln67 = select i1 %icmp_ln70, i31 0, i31 %i_load

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:6 %icmp_ln75_1 = icmp_eq  i32 %dim_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc70.loopexit:7 %select_ln67_1 = select i1 %icmp_ln70, i1 %icmp_ln75_1, i1 %icmp_ln75

]]></Node>
<StgValue><ssdm name="select_ln67_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc70.loopexit:8 %add_ln70 = add i31 %select_ln67, i31 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc70.loopexit:9 %or_ln70 = or i1 %select_ln67_1, i1 %icmp_ln70

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc70.loopexit:10 %select_ln70 = select i1 %or_ln70, i31 0, i31 %j_7

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc70.loopexit:11 %select_ln70_1 = select i1 %select_ln67_1, i31 %add_ln70, i31 %select_ln67

]]></Node>
<StgValue><ssdm name="select_ln70_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="31">
<![CDATA[
for.inc70.loopexit:12 %zext_ln70 = zext i31 %select_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="31">
<![CDATA[
for.inc70.loopexit:13 %empty = trunc i31 %select_ln70_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc70.loopexit:14 %tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:27 %A_12_addr = getelementptr i32 %A_12, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_12_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:28 %A_13_addr = getelementptr i32 %A_13, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_13_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:29 %A_14_addr = getelementptr i32 %A_14, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_14_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:30 %A_15_addr = getelementptr i32 %A_15, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_15_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:43 %A_12_load = load i4 %A_12_addr

]]></Node>
<StgValue><ssdm name="A_12_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:44 %A_13_load = load i4 %A_13_addr

]]></Node>
<StgValue><ssdm name="A_13_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:45 %A_14_load = load i4 %A_14_addr

]]></Node>
<StgValue><ssdm name="A_14_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:46 %A_15_load = load i4 %A_15_addr

]]></Node>
<StgValue><ssdm name="A_15_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="31">
<![CDATA[
for.inc70.loopexit:47 %trunc_ln75 = trunc i31 %select_ln70

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="31">
<![CDATA[
for.inc70.loopexit:48 %trunc_ln75_1 = trunc i31 %select_ln70

]]></Node>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:50 %p_cast24 = zext i4 %trunc_ln75_1

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc70.loopexit:51 %indvars_iv32_udiv_cast1 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %select_ln70, i32 4, i32 30

]]></Node>
<StgValue><ssdm name="indvars_iv32_udiv_cast1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc70.loopexit:52 %indvars_iv32_udiv_cast2 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %select_ln70, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="indvars_iv32_udiv_cast2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc70.loopexit:53 %indvars_iv32_udiv_cast3 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %select_ln70, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="indvars_iv32_udiv_cast3"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc70.loopexit:54 %indvars_iv32_udiv_cast = partselect i4 @_ssdm_op_PartSelect.i4.i31.i32.i32, i31 %select_ln70, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="indvars_iv32_udiv_cast"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:67 %B_12_addr = getelementptr i32 %B_12, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_12_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:68 %B_13_addr = getelementptr i32 %B_13, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_13_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:69 %B_14_addr = getelementptr i32 %B_14, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_14_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:70 %B_15_addr = getelementptr i32 %B_15, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_15_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:83 %B_12_load = load i4 %B_12_addr

]]></Node>
<StgValue><ssdm name="B_12_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:84 %B_13_load = load i4 %B_13_addr

]]></Node>
<StgValue><ssdm name="B_13_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:85 %B_14_load = load i4 %B_14_addr

]]></Node>
<StgValue><ssdm name="B_14_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:86 %B_15_load = load i4 %B_15_addr

]]></Node>
<StgValue><ssdm name="B_15_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc70.loopexit:101 %icmp_ln81 = icmp_eq  i27 %indvars_iv32_udiv_cast1, i27 1

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc70.loopexit:134 %add_ln83 = add i8 %trunc_ln75, i8 %tmp_13

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc70.loopexit:138 %add_ln75 = add i31 %select_ln70, i31 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70.loopexit:143 %store_ln70 = store i31 %select_ln70_1, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:15 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:16 %A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:17 %A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:18 %A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:19 %A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:20 %A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_5_addr"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:21 %A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_6_addr"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:22 %A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_7_addr"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:23 %A_8_addr = getelementptr i32 %A_8, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_8_addr"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:24 %A_9_addr = getelementptr i32 %A_9, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_9_addr"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:25 %A_10_addr = getelementptr i32 %A_10, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_10_addr"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:26 %A_11_addr = getelementptr i32 %A_11, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_11_addr"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:31 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:32 %A_1_load = load i4 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:33 %A_2_load = load i4 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:34 %A_3_load = load i4 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:35 %A_4_load = load i4 %A_4_addr

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:36 %A_5_load = load i4 %A_5_addr

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:37 %A_6_load = load i4 %A_6_addr

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:38 %A_7_load = load i4 %A_7_addr

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:39 %A_8_load = load i4 %A_8_addr

]]></Node>
<StgValue><ssdm name="A_8_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:40 %A_9_load = load i4 %A_9_addr

]]></Node>
<StgValue><ssdm name="A_9_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:41 %A_10_load = load i4 %A_10_addr

]]></Node>
<StgValue><ssdm name="A_10_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:42 %A_11_load = load i4 %A_11_addr

]]></Node>
<StgValue><ssdm name="A_11_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:43 %A_12_load = load i4 %A_12_addr

]]></Node>
<StgValue><ssdm name="A_12_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:44 %A_13_load = load i4 %A_13_addr

]]></Node>
<StgValue><ssdm name="A_13_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:45 %A_14_load = load i4 %A_14_addr

]]></Node>
<StgValue><ssdm name="A_14_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:46 %A_15_load = load i4 %A_15_addr

]]></Node>
<StgValue><ssdm name="A_15_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvars_iv32_udiv_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:55 %B_addr = getelementptr i32 %B, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:56 %B_1_addr = getelementptr i32 %B_1, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_1_addr"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:57 %B_2_addr = getelementptr i32 %B_2, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_2_addr"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:58 %B_3_addr = getelementptr i32 %B_3, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_3_addr"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:59 %B_4_addr = getelementptr i32 %B_4, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_4_addr"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:60 %B_5_addr = getelementptr i32 %B_5, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_5_addr"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:61 %B_6_addr = getelementptr i32 %B_6, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_6_addr"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:62 %B_7_addr = getelementptr i32 %B_7, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_7_addr"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:63 %B_8_addr = getelementptr i32 %B_8, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_8_addr"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:64 %B_9_addr = getelementptr i32 %B_9, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_9_addr"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:65 %B_10_addr = getelementptr i32 %B_10, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_10_addr"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:66 %B_11_addr = getelementptr i32 %B_11, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="B_11_addr"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvars_iv32_udiv_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:71 %B_load = load i4 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:72 %B_1_load = load i4 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:73 %B_2_load = load i4 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:74 %B_3_load = load i4 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:75 %B_4_load = load i4 %B_4_addr

]]></Node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:76 %B_5_load = load i4 %B_5_addr

]]></Node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:77 %B_6_load = load i4 %B_6_addr

]]></Node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:78 %B_7_load = load i4 %B_7_addr

]]></Node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:79 %B_8_load = load i4 %B_8_addr

]]></Node>
<StgValue><ssdm name="B_8_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:80 %B_9_load = load i4 %B_9_addr

]]></Node>
<StgValue><ssdm name="B_9_load"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:81 %B_10_load = load i4 %B_10_addr

]]></Node>
<StgValue><ssdm name="B_10_load"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:82 %B_11_load = load i4 %B_11_addr

]]></Node>
<StgValue><ssdm name="B_11_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:83 %B_12_load = load i4 %B_12_addr

]]></Node>
<StgValue><ssdm name="B_12_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:84 %B_13_load = load i4 %B_13_addr

]]></Node>
<StgValue><ssdm name="B_13_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:85 %B_14_load = load i4 %B_14_addr

]]></Node>
<StgValue><ssdm name="B_14_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:86 %B_15_load = load i4 %B_15_addr

]]></Node>
<StgValue><ssdm name="B_15_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc70.loopexit:99 %tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %B_12_load, i2 1, i32 %B_13_load, i2 2, i32 %B_14_load, i2 3, i32 %B_15_load, i32 0, i2 %indvars_iv32_udiv_cast2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="2">
<![CDATA[
for.inc70.loopexit:100 %tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 0, i32 %B_13_load, i2 1, i32 %B_14_load, i2 2, i32 %B_15_load, i32 0, i2 %indvars_iv32_udiv_cast2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc70.loopexit:102 %select_ln81 = select i1 %icmp_ln81, i32 %B_15_load, i32 %B_14_load

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70.loopexit:144 %store_ln75 = store i31 %add_ln75, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:31 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:32 %A_1_load = load i4 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:33 %A_2_load = load i4 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:34 %A_3_load = load i4 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:35 %A_4_load = load i4 %A_4_addr

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:36 %A_5_load = load i4 %A_5_addr

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:37 %A_6_load = load i4 %A_6_addr

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:38 %A_7_load = load i4 %A_7_addr

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:39 %A_8_load = load i4 %A_8_addr

]]></Node>
<StgValue><ssdm name="A_8_load"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:40 %A_9_load = load i4 %A_9_addr

]]></Node>
<StgValue><ssdm name="A_9_load"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:41 %A_10_load = load i4 %A_10_addr

]]></Node>
<StgValue><ssdm name="A_10_load"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:42 %A_11_load = load i4 %A_11_addr

]]></Node>
<StgValue><ssdm name="A_11_load"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="indvars_iv32_udiv_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:71 %B_load = load i4 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:72 %B_1_load = load i4 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:73 %B_2_load = load i4 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:74 %B_3_load = load i4 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:75 %B_4_load = load i4 %B_4_addr

]]></Node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:76 %B_5_load = load i4 %B_5_addr

]]></Node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:77 %B_6_load = load i4 %B_6_addr

]]></Node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:78 %B_7_load = load i4 %B_7_addr

]]></Node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:79 %B_8_load = load i4 %B_8_addr

]]></Node>
<StgValue><ssdm name="B_8_load"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:80 %B_9_load = load i4 %B_9_addr

]]></Node>
<StgValue><ssdm name="B_9_load"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:81 %B_10_load = load i4 %B_10_addr

]]></Node>
<StgValue><ssdm name="B_10_load"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
for.inc70.loopexit:82 %B_11_load = load i4 %B_11_addr

]]></Node>
<StgValue><ssdm name="B_11_load"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc70.loopexit:87 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %B_load, i4 1, i32 %B_1_load, i4 2, i32 %B_2_load, i4 3, i32 %B_3_load, i4 4, i32 %B_4_load, i4 5, i32 %B_5_load, i4 6, i32 %B_6_load, i4 7, i32 %B_7_load, i4 8, i32 %B_8_load, i4 9, i32 %B_9_load, i4 10, i32 %B_10_load, i4 11, i32 %B_11_load, i4 12, i32 %B_12_load, i4 13, i32 %B_13_load, i4 14, i32 %B_14_load, i4 15, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="32" op_32_bw="4">
<![CDATA[
for.inc70.loopexit:88 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.15i32.i32.i4, i4 0, i32 %B_1_load, i4 1, i32 %B_2_load, i4 2, i32 %B_3_load, i4 3, i32 %B_4_load, i4 4, i32 %B_5_load, i4 5, i32 %B_6_load, i4 6, i32 %B_7_load, i4 7, i32 %B_8_load, i4 8, i32 %B_9_load, i4 9, i32 %B_10_load, i4 10, i32 %B_11_load, i4 11, i32 %B_12_load, i4 12, i32 %B_13_load, i4 13, i32 %B_14_load, i4 14, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="32" op_30_bw="4">
<![CDATA[
for.inc70.loopexit:89 %tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.14i32.i32.i4, i4 0, i32 %B_2_load, i4 1, i32 %B_3_load, i4 2, i32 %B_4_load, i4 3, i32 %B_5_load, i4 4, i32 %B_6_load, i4 5, i32 %B_7_load, i4 6, i32 %B_8_load, i4 7, i32 %B_9_load, i4 8, i32 %B_10_load, i4 9, i32 %B_11_load, i4 10, i32 %B_12_load, i4 11, i32 %B_13_load, i4 12, i32 %B_14_load, i4 13, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
for.inc70.loopexit:90 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13i32.i32.i4, i4 0, i32 %B_3_load, i4 1, i32 %B_4_load, i4 2, i32 %B_5_load, i4 3, i32 %B_6_load, i4 4, i32 %B_7_load, i4 5, i32 %B_8_load, i4 6, i32 %B_9_load, i4 7, i32 %B_10_load, i4 8, i32 %B_11_load, i4 9, i32 %B_12_load, i4 10, i32 %B_13_load, i4 11, i32 %B_14_load, i4 12, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
for.inc70.loopexit:91 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12i32.i32.i4, i4 0, i32 %B_4_load, i4 1, i32 %B_5_load, i4 2, i32 %B_6_load, i4 3, i32 %B_7_load, i4 4, i32 %B_8_load, i4 5, i32 %B_9_load, i4 6, i32 %B_10_load, i4 7, i32 %B_11_load, i4 8, i32 %B_12_load, i4 9, i32 %B_13_load, i4 10, i32 %B_14_load, i4 11, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="32" op_24_bw="4">
<![CDATA[
for.inc70.loopexit:92 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.11i32.i32.i4, i4 0, i32 %B_5_load, i4 1, i32 %B_6_load, i4 2, i32 %B_7_load, i4 3, i32 %B_8_load, i4 4, i32 %B_9_load, i4 5, i32 %B_10_load, i4 6, i32 %B_11_load, i4 7, i32 %B_12_load, i4 8, i32 %B_13_load, i4 9, i32 %B_14_load, i4 10, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="32" op_22_bw="4">
<![CDATA[
for.inc70.loopexit:93 %tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.10i32.i32.i4, i4 0, i32 %B_6_load, i4 1, i32 %B_7_load, i4 2, i32 %B_8_load, i4 3, i32 %B_9_load, i4 4, i32 %B_10_load, i4 5, i32 %B_11_load, i4 6, i32 %B_12_load, i4 7, i32 %B_13_load, i4 8, i32 %B_14_load, i4 9, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="32" op_20_bw="4">
<![CDATA[
for.inc70.loopexit:94 %tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.9i32.i32.i4, i4 0, i32 %B_7_load, i4 1, i32 %B_8_load, i4 2, i32 %B_9_load, i4 3, i32 %B_10_load, i4 4, i32 %B_11_load, i4 5, i32 %B_12_load, i4 6, i32 %B_13_load, i4 7, i32 %B_14_load, i4 8, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc70.loopexit:95 %tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %B_8_load, i3 1, i32 %B_9_load, i3 2, i32 %B_10_load, i3 3, i32 %B_11_load, i3 4, i32 %B_12_load, i3 5, i32 %B_13_load, i3 6, i32 %B_14_load, i3 7, i32 %B_15_load, i32 0, i3 %indvars_iv32_udiv_cast3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="32" op_16_bw="3">
<![CDATA[
for.inc70.loopexit:96 %tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7i32.i32.i3, i3 0, i32 %B_9_load, i3 1, i32 %B_10_load, i3 2, i32 %B_11_load, i3 3, i32 %B_12_load, i3 4, i32 %B_13_load, i3 5, i32 %B_14_load, i3 6, i32 %B_15_load, i32 0, i3 %indvars_iv32_udiv_cast3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="32" op_14_bw="3">
<![CDATA[
for.inc70.loopexit:97 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.6i32.i32.i3, i3 0, i32 %B_10_load, i3 1, i32 %B_11_load, i3 2, i32 %B_12_load, i3 3, i32 %B_13_load, i3 4, i32 %B_14_load, i3 5, i32 %B_15_load, i32 0, i3 %indvars_iv32_udiv_cast3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="32" op_12_bw="3">
<![CDATA[
for.inc70.loopexit:98 %tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5i32.i32.i3, i3 0, i32 %B_11_load, i3 1, i32 %B_12_load, i3 2, i32 %B_13_load, i3 3, i32 %B_14_load, i3 4, i32 %B_15_load, i32 0, i3 %indvars_iv32_udiv_cast3

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:109 %mul_ln81_6 = mul i32 %A_12_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_ln81_6"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:113 %mul_ln81_10 = mul i32 %A_13_load, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_ln81_10"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:116 %mul_ln81_13 = mul i32 %A_14_load, i32 %select_ln81

]]></Node>
<StgValue><ssdm name="mul_ln81_13"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:118 %mul_ln81_15 = mul i32 %B_15_load, i32 %A_15_load

]]></Node>
<StgValue><ssdm name="mul_ln81_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="177" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:103 %mul_ln81 = mul i32 %A_7_load, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:104 %mul_ln81_1 = mul i32 %A_11_load, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:105 %mul_ln81_2 = mul i32 %A_8_load, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln81_2"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:106 %mul_ln81_3 = mul i32 %A_2_load, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln81_3"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:107 %mul_ln81_4 = mul i32 %A_1_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln81_4"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:108 %mul_ln81_5 = mul i32 %A_5_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_ln81_5"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:109 %mul_ln81_6 = mul i32 %A_12_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_ln81_6"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:110 %mul_ln81_7 = mul i32 %A_3_load, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_ln81_7"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:111 %mul_ln81_8 = mul i32 %A_10_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln81_8"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:112 %mul_ln81_9 = mul i32 %A_4_load, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln81_9"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:113 %mul_ln81_10 = mul i32 %A_13_load, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_ln81_10"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:114 %mul_ln81_11 = mul i32 %A_6_load, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln81_11"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:115 %mul_ln81_12 = mul i32 %A_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln81_12"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:116 %mul_ln81_13 = mul i32 %A_14_load, i32 %select_ln81

]]></Node>
<StgValue><ssdm name="mul_ln81_13"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:117 %mul_ln81_14 = mul i32 %A_9_load, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_ln81_14"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:118 %mul_ln81_15 = mul i32 %B_15_load, i32 %A_15_load

]]></Node>
<StgValue><ssdm name="mul_ln81_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="193" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:103 %mul_ln81 = mul i32 %A_7_load, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:104 %mul_ln81_1 = mul i32 %A_11_load, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:105 %mul_ln81_2 = mul i32 %A_8_load, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln81_2"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:106 %mul_ln81_3 = mul i32 %A_2_load, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln81_3"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:107 %mul_ln81_4 = mul i32 %A_1_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln81_4"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:108 %mul_ln81_5 = mul i32 %A_5_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_ln81_5"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:110 %mul_ln81_7 = mul i32 %A_3_load, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_ln81_7"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:111 %mul_ln81_8 = mul i32 %A_10_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln81_8"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:112 %mul_ln81_9 = mul i32 %A_4_load, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln81_9"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:114 %mul_ln81_11 = mul i32 %A_6_load, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln81_11"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:115 %mul_ln81_12 = mul i32 %A_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln81_12"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:117 %mul_ln81_14 = mul i32 %A_9_load, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_ln81_14"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:129 %add_ln81_10 = add i32 %mul_ln81_6, i32 %mul_ln81_10

]]></Node>
<StgValue><ssdm name="add_ln81_10"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:130 %add_ln81_11 = add i32 %mul_ln81_13, i32 %mul_ln81_15

]]></Node>
<StgValue><ssdm name="add_ln81_11"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:131 %add_ln81_12 = add i32 %add_ln81_11, i32 %add_ln81_10

]]></Node>
<StgValue><ssdm name="add_ln81_12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="208" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:119 %add_ln81 = add i32 %mul_ln81_4, i32 %mul_ln81_12

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:120 %add_ln81_1 = add i32 %mul_ln81_3, i32 %mul_ln81_7

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:121 %add_ln81_2 = add i32 %add_ln81_1, i32 %add_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_2"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:122 %add_ln81_3 = add i32 %mul_ln81_9, i32 %mul_ln81_5

]]></Node>
<StgValue><ssdm name="add_ln81_3"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:123 %add_ln81_4 = add i32 %mul_ln81_11, i32 %mul_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_4"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:124 %add_ln81_5 = add i32 %add_ln81_4, i32 %add_ln81_3

]]></Node>
<StgValue><ssdm name="add_ln81_5"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:126 %add_ln81_7 = add i32 %mul_ln81_2, i32 %mul_ln81_14

]]></Node>
<StgValue><ssdm name="add_ln81_7"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:127 %add_ln81_8 = add i32 %mul_ln81_8, i32 %mul_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln81_8"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:128 %add_ln81_9 = add i32 %add_ln81_8, i32 %add_ln81_7

]]></Node>
<StgValue><ssdm name="add_ln81_9"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:132 %add_ln81_13 = add i32 %add_ln81_12, i32 %add_ln81_9

]]></Node>
<StgValue><ssdm name="add_ln81_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="218" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:125 %add_ln81_6 = add i32 %add_ln81_5, i32 %add_ln81_2

]]></Node>
<StgValue><ssdm name="add_ln81_6"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.loopexit:133 %result = add i32 %add_ln81_13, i32 %add_ln81_6

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0">
<![CDATA[
writeC.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc70.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop2_lreorder1_lreorder2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc70.loopexit:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc70.loopexit:49 %specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln75"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="8">
<![CDATA[
for.inc70.loopexit:135 %zext_ln83 = zext i8 %add_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.loopexit:136 %C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc70.loopexit:137 %store_ln83 = store i32 %result, i8 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
for.inc70.loopexit:145 %br_ln75 = br void %lreorder3

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
