<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!--   ** **        **          **  ****      **  **********  ********** ®
	  **   **        **        **   ** **     **  **              **
	 **     **        **      **    **  **    **  **              **
	**       **        **    **     **   **   **  *********       **
   **         **        **  **      **    **  **  **              **
  **           **        ****       **     ** **  **              **
 **  .........  **        **        **      ****  **********      **
	...........
									Reach Further™
 Copyright (C) 2024, Avnet Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
	 http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->

<board 
	schema_version="2.2" 
	vendor="avnet-tria" 
	name="k24_io_dk_carrier" 
	display_name="K24 Development Kit - SOM and Carrier Card" 
	url="avnet.me/k24-dk" 
	preset_file="preset.xml">

	<images>
		<image name="k24_development_kit.png" display_name="K24 Development Kit - SOM and Carrier Card" sub_type="board">
			<description>K24 Development Kit - SOM and Carrier Card Image</description>
		</image>
	</images>
	
	<file_version>1.0</file_version>
	
	<description>K24 Development Kit - SOM and Carrier Card</description>
	
	<compatible_board_revisions>
		<revision id="0">Rev 1</revision>
	</compatible_board_revisions>
	
	<components>
	
		<component name="som_connectors" type="connector" sub_type="som" display_name="K24 Development Kit - IO Carrier Card (SOM_BOTH)">
			<pins>
				<pin index="1" name="som240_1_a1"/>
				<pin index="2" name="som240_1_a2"/>
				<pin index="3" name="som240_1_a3" iostandard="LVCMOS18"/>
				<pin index="4" name="som240_1_a4" iostandard="LVCMOS18"/>
				<pin index="5" name="som240_1_a5"/>
				<pin index="6" name="som240_1_a6" iostandard="LVCMOS18"/>
				<pin index="7" name="som240_1_a7" iostandard="LVCMOS18"/>
				<pin index="8" name="som240_1_a8"/>
				<pin index="9" name="som240_1_a9" iostandard="LVCMOS18"/>
				<pin index="10" name="som240_1_a10" iostandard="LVCMOS18"/>
				<pin index="11" name="som240_1_a11"/>
				<pin index="12" name="som240_1_a12" iostandard="LVCMOS18"/>
				<pin index="13" name="som240_1_a13" iostandard="LVCMOS18"/>
				<pin index="14" name="som240_1_a14"/>
				<pin index="15" name="som240_1_a15" iostandard="LVCMOS33"/>
				<pin index="16" name="som240_1_a16" iostandard="LVCMOS33"/>
				<pin index="17" name="som240_1_a17" iostandard="LVCMOS33"/>
				<pin index="18" name="som240_1_a18"/>
				<pin index="19" name="som240_1_a19"/>
				<pin index="20" name="som240_1_a20"/>
				<pin index="21" name="som240_1_a21"/>
				<pin index="22" name="som240_1_a22"/>
				<pin index="23" name="som240_1_a23"/>
				<pin index="24" name="som240_1_a24"/>
				<pin index="25" name="som240_1_a25"/>
				<pin index="26" name="som240_1_a26"/>
				<pin index="27" name="som240_1_a27"/>
				<pin index="28" name="som240_1_a28"/>
				<pin index="29" name="som240_1_a29"/>
				<pin index="30" name="som240_1_a30"/>
				<pin index="31" name="som240_1_a31"/>
				<pin index="32" name="som240_1_a32"/>
				<pin index="33" name="som240_1_a33"/>
				<pin index="34" name="som240_1_a34"/>
				<pin index="35" name="som240_1_a35"/>
				<pin index="36" name="som240_1_a36"/>
				<pin index="37" name="som240_1_a37"/>
				<pin index="38" name="som240_1_a38"/>
				<pin index="39" name="som240_1_a39"/>
				<pin index="40" name="som240_1_a40"/>
				<pin index="41" name="som240_1_a41"/>
				<pin index="42" name="som240_1_a42"/>
				<pin index="43" name="som240_1_a43"/>
				<pin index="44" name="som240_1_a44"/>
				<pin index="45" name="som240_1_a45"/>
				<pin index="46" name="som240_1_a46"/>
				<pin index="47" name="som240_1_a47"/>
				<pin index="48" name="som240_1_a48"/>
				<pin index="49" name="som240_1_a49"/>
				<pin index="50" name="som240_1_a50"/>
				<pin index="51" name="som240_1_a51"/>
				<pin index="52" name="som240_1_a52"/>
				<pin index="53" name="som240_1_a53"/>
				<pin index="54" name="som240_1_a54"/>
				<pin index="55" name="som240_1_a55"/>
				<pin index="56" name="som240_1_a56"/>
				<pin index="57" name="som240_1_a57"/>
				<pin index="58" name="som240_1_a58"/>
				<pin index="59" name="som240_1_a59"/>
				<pin index="60" name="som240_1_a60"/>
				
				<pin index="61" name="som240_1_b1" iostandard="LVCMOS18"/>
				<pin index="62" name="som240_1_b2" iostandard="LVCMOS18"/>
				<pin index="63" name="som240_1_b3"/>
				<pin index="64" name="som240_1_b4" iostandard="LVCMOS18"/>
				<pin index="65" name="som240_1_b5" iostandard="LVCMOS18"/>
				<pin index="66" name="som240_1_b6"/>
				<pin index="67" name="som240_1_b7" iostandard="LVCMOS18"/>
				<pin index="68" name="som240_1_b8" iostandard="LVCMOS18"/>
				<pin index="69" name="som240_1_b9"/>
				<pin index="70" name="som240_1_b10" iostandard="LVCMOS18"/>
				<pin index="71" name="som240_1_b11" iostandard="LVCMOS18"/>
				<pin index="72" name="som240_1_b12"/>
				<pin index="73" name="som240_1_b13"/>
				<pin index="74" name="som240_1_b14"/>
				<pin index="75" name="som240_1_b15"/>
				<pin index="76" name="som240_1_b16" iostandard="LVCMOS33"/>
				<pin index="77" name="som240_1_b17" iostandard="LVCMOS33"/>
				<pin index="78" name="som240_1_b18"/>
				<pin index="79" name="som240_1_b19"/>
				<pin index="80" name="som240_1_b20" iostandard="LVCMOS33"/>
				<pin index="81" name="som240_1_b21"/>
				<pin index="82" name="som240_1_b22" iostandard="LVCMOS33"/>
				<pin index="83" name="som240_1_b23"/>
				<pin index="84" name="som240_1_b24"/>
				<pin index="85" name="som240_1_b25"/>
				<pin index="86" name="som240_1_b26"/>
				<pin index="87" name="som240_1_b27"/>
				<pin index="88" name="som240_1_b28"/>
				<pin index="89" name="som240_1_b29"/>
				<pin index="90" name="som240_1_b30"/>
				<pin index="91" name="som240_1_b31"/>
				<pin index="92" name="som240_1_b32"/>
				<pin index="93" name="som240_1_b33"/>
				<pin index="94" name="som240_1_b34"/>
				<pin index="95" name="som240_1_b35"/>
				<pin index="96" name="som240_1_b36"/>
				<pin index="97" name="som240_1_b37"/>
				<pin index="98" name="som240_1_b38"/>
				<pin index="99" name="som240_1_b39"/>
				<pin index="100" name="som240_1_b40"/>
				<pin index="101" name="som240_1_b41"/>
				<pin index="102" name="som240_1_b42"/>
				<pin index="103" name="som240_1_b43"/>
				<pin index="104" name="som240_1_b44"/>
				<pin index="105" name="som240_1_b45"/>
				<pin index="106" name="som240_1_b46"/>
				<pin index="107" name="som240_1_b47"/>
				<pin index="108" name="som240_1_b48"/>
				<pin index="109" name="som240_1_b49"/>
				<pin index="110" name="som240_1_b50"/>
				<pin index="111" name="som240_1_b51"/>
				<pin index="112" name="som240_1_b52"/>
				<pin index="113" name="som240_1_b53"/>
				<pin index="114" name="som240_1_b54"/>
				<pin index="115" name="som240_1_b55"/>
				<pin index="116" name="som240_1_b56"/>
				<pin index="117" name="som240_1_b57"/>
				<pin index="118" name="som240_1_b58"/>
				<pin index="119" name="som240_1_b59"/>
				<pin index="120" name="som240_1_b60"/>
				
				<pin index="121" name="som240_1_c1"/>
				<pin index="122" name="som240_1_c2"/>
				<pin index="123" name="som240_1_c3" iostandard="LVCMOS18"/>
				<pin index="124" name="som240_1_c4" iostandard="LVCMOS18"/>
				<pin index="125" name="som240_1_c5"/>
				<pin index="126" name="som240_1_c6" iostandard="LVCMOS18"/>
				<pin index="127" name="som240_1_c7" iostandard="LVCMOS18"/>
				<pin index="128" name="som240_1_c8"/>
				<pin index="129" name="som240_1_c9" iostandard="LVCMOS18"/>
				<pin index="130" name="som240_1_c10" iostandard="LVCMOS18"/>
				<pin index="131" name="som240_1_c11"/>
				<pin index="132" name="som240_1_c12" iostandard="LVCMOS18"/>
				<pin index="133" name="som240_1_c13" iostandard="LVCMOS18"/>
				<pin index="134" name="som240_1_c14"/>
				<pin index="135" name="som240_1_c15"/>
				<pin index="136" name="som240_1_c16"/>
				<pin index="137" name="som240_1_c17"/>
				<pin index="138" name="som240_1_c18" iostandard="LVCMOS33"/>
				<pin index="139" name="som240_1_c19" iostandard="LVCMOS33"/>
				<pin index="140" name="som240_1_c20"/>
				<pin index="141" name="som240_1_c21"/>
				<pin index="142" name="som240_1_c22" iostandard="LVCMOS33"/>
				<pin index="143" name="som240_1_c23"/>
				<pin index="144" name="som240_1_c24" iostandard="LVCMOS33"/>
				<pin index="145" name="som240_1_c25"/>
				<pin index="146" name="som240_1_c26"/>
				<pin index="147" name="som240_1_c27"/>
				<pin index="148" name="som240_1_c28"/>
				<pin index="149" name="som240_1_c29"/>
				<pin index="150" name="som240_1_c30"/>
				<pin index="151" name="som240_1_c31"/>
				<pin index="152" name="som240_1_c32"/>
				<pin index="153" name="som240_1_c33"/>
				<pin index="154" name="som240_1_c34"/>
				<pin index="155" name="som240_1_c35"/>
				<pin index="156" name="som240_1_c36"/>
				<pin index="157" name="som240_1_c37"/>
				<pin index="158" name="som240_1_c38"/>
				<pin index="159" name="som240_1_c39"/>
				<pin index="160" name="som240_1_c40"/>
				<pin index="161" name="som240_1_c41"/>
				<pin index="162" name="som240_1_c42"/>
				<pin index="163" name="som240_1_c43"/>
				<pin index="164" name="som240_1_c44"/>
				<pin index="165" name="som240_1_c45"/>
				<pin index="166" name="som240_1_c46"/>
				<pin index="167" name="som240_1_c47"/>
				<pin index="168" name="som240_1_c48"/>
				<pin index="169" name="som240_1_c49"/>
				<pin index="170" name="som240_1_c50"/>
				<pin index="171" name="som240_1_c51"/>
				<pin index="172" name="som240_1_c52"/>
				<pin index="173" name="som240_1_c53"/>
				<pin index="174" name="som240_1_c54"/>
				<pin index="175" name="som240_1_c55"/>
				<pin index="176" name="som240_1_c56"/>
				<pin index="177" name="som240_1_c57"/>
				<pin index="178" name="som240_1_c58"/>
				<pin index="179" name="som240_1_c59"/>
				<pin index="180" name="som240_1_c60"/>
				
				<pin index="181" name="som240_1_d1"/>
				<pin index="182" name="som240_1_d2"/>
				<pin index="183" name="som240_1_d3"/>
				<pin index="184" name="som240_1_d4" iostandard="LVCMOS18"/>
				<pin index="185" name="som240_1_d5" iostandard="LVCMOS18"/>
				<pin index="186" name="som240_1_d6"/>
				<pin index="187" name="som240_1_d7" iostandard="LVCMOS18"/>
				<pin index="188" name="som240_1_d8" iostandard="LVCMOS18"/>
				<pin index="189" name="som240_1_d9"/>
				<pin index="190" name="som240_1_d10" iostandard="LVCMOS18"/>
				<pin index="191" name="som240_1_d11" iostandard="LVCMOS18"/>
				<pin index="192" name="som240_1_d12"/>
				<pin index="193" name="som240_1_d13" iostandard="LVCMOS18"/>
				<pin index="194" name="som240_1_d14" iostandard="LVCMOS18"/>
				<pin index="195" name="som240_1_d15"/>
				<pin index="196" name="som240_1_d16" iostandard="LVCMOS33"/>
				<pin index="197" name="som240_1_d17" iostandard="LVCMOS33"/>
				<pin index="198" name="som240_1_d18" iostandard="LVCMOS33"/>
				<pin index="199" name="som240_1_d19"/>
				<pin index="200" name="som240_1_d20" iostandard="LVCMOS33"/>
				<pin index="201" name="som240_1_d21" iostandard="LVCMOS33"/>
				<pin index="202" name="som240_1_d22" iostandard="LVCMOS33"/>
				<pin index="203" name="som240_1_d23"/>
				<pin index="204" name="som240_1_d24"/>
				<pin index="205" name="som240_1_d25"/>
				<pin index="206" name="som240_1_d26"/>
				<pin index="207" name="som240_1_d27"/>
				<pin index="208" name="som240_1_d28"/>
				<pin index="209" name="som240_1_d29"/>
				<pin index="210" name="som240_1_d30"/>
				<pin index="211" name="som240_1_d31"/>
				<pin index="212" name="som240_1_d32"/>
				<pin index="213" name="som240_1_d33"/>
				<pin index="214" name="som240_1_d34"/>
				<pin index="215" name="som240_1_d35"/>
				<pin index="216" name="som240_1_d36"/>
				<pin index="217" name="som240_1_d37"/>
				<pin index="218" name="som240_1_d38"/>
				<pin index="219" name="som240_1_d39"/>
				<pin index="220" name="som240_1_d40"/>
				<pin index="221" name="som240_1_d41"/>
				<pin index="222" name="som240_1_d42"/>
				<pin index="223" name="som240_1_d43"/>
				<pin index="224" name="som240_1_d44"/>
				<pin index="225" name="som240_1_d45"/>
				<pin index="226" name="som240_1_d46"/>
				<pin index="227" name="som240_1_d47"/>
				<pin index="228" name="som240_1_d48"/>
				<pin index="229" name="som240_1_d49"/>
				<pin index="230" name="som240_1_d50"/>
				<pin index="231" name="som240_1_d51"/>
				<pin index="232" name="som240_1_d52"/>
				<pin index="233" name="som240_1_d53"/>
				<pin index="234" name="som240_1_d54"/>
				<pin index="235" name="som240_1_d55"/>
				<pin index="236" name="som240_1_d56"/>
				<pin index="237" name="som240_1_d57"/>
				<pin index="238" name="som240_1_d58"/>
				<pin index="239" name="som240_1_d59"/>
				<pin index="240" name="som240_1_d60"/>

				<pin index="241" name="som40_2_a1" iostandard="LVCMOS18"/>
				<pin index="242" name="som40_2_a2" iostandard="LVCMOS18"/>
				<pin index="243" name="som40_2_a3"/>
				<pin index="244" name="som40_2_a4" iostandard="LVCMOS18"/>
				<pin index="245" name="som40_2_a5" iostandard="LVCMOS18"/>
				<pin index="246" name="som40_2_a6"/>
				<pin index="247" name="som40_2_a7" iostandard="LVCMOS18"/>
				<pin index="248" name="som40_2_a8" iostandard="LVCMOS18"/>
				<pin index="249" name="som40_2_a9"/>
				<pin index="250" name="som40_2_a10" iostandard="LVCMOS33"/>
				
				<pin index="251" name="som40_2_b1"/>
				<pin index="252" name="som40_2_b2" iostandard="LVCMOS18"/>
				<pin index="253" name="som40_2_b3" iostandard="LVCMOS18"/>
				<pin index="254" name="som40_2_b4"/>
				<pin index="255" name="som40_2_b5" iostandard="LVCMOS18"/>
				<pin index="256" name="som40_2_b6" iostandard="LVCMOS18"/>
				<pin index="257" name="som40_2_b7"/>
				<pin index="258" name="som40_2_b8" iostandard="LVCMOS18"/>
				<pin index="259" name="som40_2_b9" iostandard="LVCMOS18"/>
				<pin index="260" name="som40_2_b10"/>
				
				<pin index="261" name="som40_2_c1" iostandard="LVCMOS18"/>
				<pin index="262" name="som40_2_c2" iostandard="LVCMOS18"/>
				<pin index="263" name="som40_2_c3"/>
				<pin index="264" name="som40_2_c4" iostandard="LVCMOS18"/>
				<pin index="265" name="som40_2_c5" iostandard="LVCMOS18"/>
				<pin index="266" name="som40_2_c6"/>
				<pin index="267" name="som40_2_c7" iostandard="LVCMOS18"/>
				<pin index="268" name="som40_2_c8" iostandard="LVCMOS18"/>
				<pin index="269" name="som40_2_c9"/>
				<pin index="270" name="som40_2_c10" iostandard="LVCMOS33"/>
				
				<pin index="271" name="som40_2_d1"/>
				<pin index="272" name="som40_2_d2" iostandard="LVCMOS18"/>
				<pin index="273" name="som40_2_d3" iostandard="LVCMOS18"/>
				<pin index="274" name="som40_2_d4"/>
				<pin index="275" name="som40_2_d5" iostandard="LVCMOS18"/>
				<pin index="276" name="som40_2_d6" iostandard="LVCMOS18"/>
				<pin index="277" name="som40_2_d7"/>
				<pin index="278" name="som40_2_d8" iostandard="LVCMOS18"/>
				<pin index="279" name="som40_2_d9" iostandard="LVCMOS18"/>
				<pin index="280" name="som40_2_d10"/>
			</pins>
		
			<interfaces> 
				<interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="mpsoc_preset_som">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
					</preferred_ips>
				</interface>

				<interface mode="master" name="hsio1_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hsio1_gpio" preset_proc="hsio_gpio_preset">
					<description>PL HSIO1 GPIO</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="hsio1_gpio_i" dir="inout" left='21' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b10"/>
								<pin_map port_index="1" component_pin="som240_1_b11"/>
								<pin_map port_index="2" component_pin="som240_1_a9"/>
								<pin_map port_index="3" component_pin="som240_1_a10"/>
								<pin_map port_index="4" component_pin="som240_1_a12"/>
								<pin_map port_index="5" component_pin="som240_1_a13"/>							
								<pin_map port_index="6" component_pin="som240_1_d13"/>
								<pin_map port_index="7" component_pin="som240_1_d14"/>								

								<pin_map port_index="8" component_pin="som40_2_a1"/>
								<pin_map port_index="9" component_pin="som40_2_a2"/>
								<pin_map port_index="10" component_pin="som40_2_d2"/>
								<pin_map port_index="11" component_pin="som40_2_d3"/>
								<pin_map port_index="12" component_pin="som40_2_b2"/>
								<pin_map port_index="13" component_pin="som40_2_b3"/>							
								<pin_map port_index="14" component_pin="som40_2_c4"/>
								<pin_map port_index="15" component_pin="som40_2_c5"/>								
								<pin_map port_index="16" component_pin="som40_2_b5"/>
								<pin_map port_index="17" component_pin="som40_2_b6"/>

								<pin_map port_index="18" component_pin="som240_1_a6"/>
								<pin_map port_index="19" component_pin="som240_1_a7"/>
	
								<pin_map port_index="20" component_pin="som40_2_c1"/>
								<pin_map port_index="21" component_pin="som40_2_c2"/>							
							</pin_maps>
						</port_map>

						<port_map logical_port="TRI_O" physical_port="hsio1_gpio_o" dir="inout" left='21' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b10"/>
								<pin_map port_index="1" component_pin="som240_1_b11"/>
								<pin_map port_index="2" component_pin="som240_1_a9"/>
								<pin_map port_index="3" component_pin="som240_1_a10"/>
								<pin_map port_index="4" component_pin="som240_1_a12"/>
								<pin_map port_index="5" component_pin="som240_1_a13"/>							
								<pin_map port_index="6" component_pin="som240_1_d13"/>
								<pin_map port_index="7" component_pin="som240_1_d14"/>								

								<pin_map port_index="8" component_pin="som40_2_a1"/>
								<pin_map port_index="9" component_pin="som40_2_a2"/>
								<pin_map port_index="10" component_pin="som40_2_d2"/>
								<pin_map port_index="11" component_pin="som40_2_d3"/>
								<pin_map port_index="12" component_pin="som40_2_b2"/>
								<pin_map port_index="13" component_pin="som40_2_b3"/>							
								<pin_map port_index="14" component_pin="som40_2_c4"/>
								<pin_map port_index="15" component_pin="som40_2_c5"/>								
								<pin_map port_index="16" component_pin="som40_2_b5"/>
								<pin_map port_index="17" component_pin="som40_2_b6"/>

								<pin_map port_index="18" component_pin="som240_1_a6"/>
								<pin_map port_index="19" component_pin="som240_1_a7"/>
	
								<pin_map port_index="20" component_pin="som40_2_c1"/>
								<pin_map port_index="21" component_pin="som40_2_c2"/>							
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_T" physical_port="hsio1_gpio_t" dir="inout" left='21' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b10"/>
								<pin_map port_index="1" component_pin="som240_1_b11"/>
								<pin_map port_index="2" component_pin="som240_1_a9"/>
								<pin_map port_index="3" component_pin="som240_1_a10"/>
								<pin_map port_index="4" component_pin="som240_1_a12"/>
								<pin_map port_index="5" component_pin="som240_1_a13"/>							
								<pin_map port_index="6" component_pin="som240_1_d13"/>
								<pin_map port_index="7" component_pin="som240_1_d14"/>								

								<pin_map port_index="8" component_pin="som40_2_a1"/>
								<pin_map port_index="9" component_pin="som40_2_a2"/>
								<pin_map port_index="10" component_pin="som40_2_d2"/>
								<pin_map port_index="11" component_pin="som40_2_d3"/>
								<pin_map port_index="12" component_pin="som40_2_b2"/>
								<pin_map port_index="13" component_pin="som40_2_b3"/>							
								<pin_map port_index="14" component_pin="som40_2_c4"/>
								<pin_map port_index="15" component_pin="som40_2_c5"/>								
								<pin_map port_index="16" component_pin="som40_2_b5"/>
								<pin_map port_index="17" component_pin="som40_2_b6"/>

								<pin_map port_index="18" component_pin="som240_1_a6"/>
								<pin_map port_index="19" component_pin="som240_1_a7"/>
	
								<pin_map port_index="20" component_pin="som40_2_c1"/>
								<pin_map port_index="21" component_pin="som40_2_c2"/>							
							</pin_maps>
						</port_map>			
					</port_maps>
				</interface>

				<interface mode="master" name="hsio2_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hsio2_gpio" preset_proc="hsio_gpio_preset">
					<description>PL HSIO2 GPIO</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="hsio2_gpio_i" dir="inout" left='21' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c3"/>
								<pin_map port_index="1" component_pin="som240_1_c4"/>
								<pin_map port_index="2" component_pin="som240_1_d7"/>
								<pin_map port_index="3" component_pin="som240_1_d8"/>
								<pin_map port_index="4" component_pin="som240_1_d4"/>
								<pin_map port_index="5" component_pin="som240_1_d5"/>							
								<pin_map port_index="6" component_pin="som240_1_c6"/>
								<pin_map port_index="7" component_pin="som240_1_c7"/>								
								<pin_map port_index="8" component_pin="som240_1_b4"/>
								<pin_map port_index="9" component_pin="som240_1_b5"/>
								<pin_map port_index="10" component_pin="som240_1_a3"/>
								<pin_map port_index="11" component_pin="som240_1_a4"/>
								<pin_map port_index="12" component_pin="som240_1_b7"/>
								<pin_map port_index="13" component_pin="som240_1_b8"/>							
								<pin_map port_index="14" component_pin="som240_1_c9"/>
								<pin_map port_index="15" component_pin="som240_1_c10"/>								
								<pin_map port_index="16" component_pin="som240_1_d10"/>
								<pin_map port_index="17" component_pin="som240_1_d11"/>
								<pin_map port_index="18" component_pin="som240_1_b1"/>
								<pin_map port_index="19" component_pin="som240_1_b2"/>
								<pin_map port_index="20" component_pin="som240_1_c12"/>
								<pin_map port_index="21" component_pin="som240_1_c13"/>							
							</pin_maps>
						</port_map>

						<port_map logical_port="TRI_O" physical_port="hsio2_gpio_o" dir="inout" left='21' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c3"/>
								<pin_map port_index="1" component_pin="som240_1_c4"/>
								<pin_map port_index="2" component_pin="som240_1_d7"/>
								<pin_map port_index="3" component_pin="som240_1_d8"/>
								<pin_map port_index="4" component_pin="som240_1_d4"/>
								<pin_map port_index="5" component_pin="som240_1_d5"/>							
								<pin_map port_index="6" component_pin="som240_1_c6"/>
								<pin_map port_index="7" component_pin="som240_1_c7"/>								
								<pin_map port_index="8" component_pin="som240_1_b4"/>
								<pin_map port_index="9" component_pin="som240_1_b5"/>
								<pin_map port_index="10" component_pin="som240_1_a3"/>
								<pin_map port_index="11" component_pin="som240_1_a4"/>
								<pin_map port_index="12" component_pin="som240_1_b7"/>
								<pin_map port_index="13" component_pin="som240_1_b8"/>							
								<pin_map port_index="14" component_pin="som240_1_c9"/>
								<pin_map port_index="15" component_pin="som240_1_c10"/>								
								<pin_map port_index="16" component_pin="som240_1_d10"/>
								<pin_map port_index="17" component_pin="som240_1_d11"/>
								<pin_map port_index="18" component_pin="som240_1_b1"/>
								<pin_map port_index="19" component_pin="som240_1_b2"/>
								<pin_map port_index="20" component_pin="som240_1_c12"/>
								<pin_map port_index="21" component_pin="som240_1_c13"/>							
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_T" physical_port="hsio2_gpio_t" dir="inout" left='21' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c3"/>
								<pin_map port_index="1" component_pin="som240_1_c4"/>
								<pin_map port_index="2" component_pin="som240_1_d7"/>
								<pin_map port_index="3" component_pin="som240_1_d8"/>
								<pin_map port_index="4" component_pin="som240_1_d4"/>
								<pin_map port_index="5" component_pin="som240_1_d5"/>							
								<pin_map port_index="6" component_pin="som240_1_c6"/>
								<pin_map port_index="7" component_pin="som240_1_c7"/>								
								<pin_map port_index="8" component_pin="som240_1_b4"/>
								<pin_map port_index="9" component_pin="som240_1_b5"/>
								<pin_map port_index="10" component_pin="som240_1_a3"/>
								<pin_map port_index="11" component_pin="som240_1_a4"/>
								<pin_map port_index="12" component_pin="som240_1_b7"/>
								<pin_map port_index="13" component_pin="som240_1_b8"/>							
								<pin_map port_index="14" component_pin="som240_1_c9"/>
								<pin_map port_index="15" component_pin="som240_1_c10"/>								
								<pin_map port_index="16" component_pin="som240_1_d10"/>
								<pin_map port_index="17" component_pin="som240_1_d11"/>
								<pin_map port_index="18" component_pin="som240_1_b1"/>
								<pin_map port_index="19" component_pin="som240_1_b2"/>
								<pin_map port_index="20" component_pin="som240_1_c12"/>
								<pin_map port_index="21" component_pin="som240_1_c13"/>							
							</pin_maps>
						</port_map>			
					</port_maps>
				</interface>

				<interface mode="master" name="pmod_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmod" preset_proc="pmod_gpio_preset">
					<description>PL Pmod GPIO</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="pmod_gpio_i" dir="inout" left='7' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
								<pin_map port_index="1" component_pin="som40_2_a5"/>
								<pin_map port_index="2" component_pin="som40_2_d5"/>
								<pin_map port_index="3" component_pin="som40_2_d6"/>
								<pin_map port_index="4" component_pin="som40_2_b9"/>
								<pin_map port_index="5" component_pin="som240_1_a16"/>							
								<pin_map port_index="6" component_pin="som40_2_c10"/>
								<pin_map port_index="7" component_pin="som40_2_a10"/>								
							</pin_maps>
						</port_map>

						<port_map logical_port="TRI_O" physical_port="pmod_gpio_o" dir="inout" left='7' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
								<pin_map port_index="1" component_pin="som40_2_a5"/>
								<pin_map port_index="2" component_pin="som40_2_d5"/>
								<pin_map port_index="3" component_pin="som40_2_d6"/>
								<pin_map port_index="4" component_pin="som40_2_b9"/>
								<pin_map port_index="5" component_pin="som240_1_a16"/>
								<pin_map port_index="6" component_pin="som40_2_c10"/>
								<pin_map port_index="7" component_pin="som40_2_a10"/>																															
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_T" physical_port="pmod_gpio_t" dir="inout" left='7' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
								<pin_map port_index="1" component_pin="som40_2_a5"/>
								<pin_map port_index="2" component_pin="som40_2_d5"/>
								<pin_map port_index="3" component_pin="som40_2_d6"/>
								<pin_map port_index="4" component_pin="som40_2_b9"/>
								<pin_map port_index="5" component_pin="som240_1_a16"/>
								<pin_map port_index="6" component_pin="som40_2_c10"/>
								<pin_map port_index="7" component_pin="som40_2_a10"/>															
							</pin_maps>
						</port_map>			
					</port_maps>
				</interface>
  
				<interface mode="master" name="pmod_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="pmod">
					<description>PL Pmod IIC</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="SDA_I" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_O" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_T" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_I" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a5"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_O" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a5"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_T" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a5"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="pmod_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="pmod">
					<description>PL Pmod SPI</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="IO0_I" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_O" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_T" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_I" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a5"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_O" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a5"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_T" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a5"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_I" physical_port="pmod_pin3" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d5"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_O" physical_port="pmod_pin3" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d5"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_T" physical_port="pmod_pin3" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d5"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_I" physical_port="pmod_pin4" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d6"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_O" physical_port="pmod_pin4" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d6"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_T" physical_port="pmod_pin4" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d6"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_I" physical_port="pmod_pin5" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_b9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_O" physical_port="pmod_pin5" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_b9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_T" physical_port="pmod_pin5" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_b9"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

                <!-- MikroE Click1 I2C -->

                <!-- MikroE Click2 I2C -->
    
                <!-- MikroE Click1 Interrupt -->

                <!-- MikroE Click2 Interrupt -->

                <!-- MikroE Click1 PWM -->

                <!-- MikroE Click2 PWM -->

                <!-- MikroE Click1 Reset-->
                <interface mode="master" name="click1_reset_pl" type="xilinx.com:interface:gpio_rtl:1.0" of_component="click1_reset_pl"   preset_proc="click1_reset_pl_preset">
                    <description>PL Click1 Reset</description>
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TRI_O" physical_port="click1_reset_pl_tri_o" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="som240_1_a15"/>
                           </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <!-- MikroE Click2 Reset-->
                <interface mode="master" name="click2_reset_pl" type="xilinx.com:interface:gpio_rtl:1.0" of_component="click2_reset_pl"   preset_proc="click2_reset_pl_preset">
                    <description>PL Click2 Reset</description>
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TRI_O" physical_port="click2_reset_pl_tri_o" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="som240_1_c24"/>
                           </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <!-- MikroE Click1 SPI -->             
                <interface mode="master" name="click1_spi_pl" type="xilinx.com:interface:spi_rtl:1.0" of_component="click1_spi_pl" preset_proc="click1_spi_pl_preset">
                <description>PL Click1 SPI</description>
                  <preferred_ips>
                      <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
                  </preferred_ips>
                  <port_maps>
                    <port_map logical_port="IO0_I" physical_port="click1_spi_mosi_i" dir="in">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="som240_1_d16"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO0_O" physical_port="click1_spi_mosi_o" dir="out">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="som240_1_d16"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO0_T" physical_port="click1_spi_mosi_t" dir="out">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="som240_1_d16"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO1_I" physical_port="click1_spi_miso_i" dir="in">
                      <pin_maps>
                        <pin_map port_index="1" component_pin="som240_1_d17"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO1_O" physical_port="click1_spi_miso_o" dir="out">
                      <pin_maps>
                        <pin_map port_index="1" component_pin="som240_1_d17"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO1_T" physical_port="click1_spi_miso_t" dir="out">
                      <pin_maps>
                        <pin_map port_index="1" component_pin="som240_1_d17"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="SCK_I" physical_port="click1_spi_sclk_i" dir="in">
                      <pin_maps>
                        <pin_map port_index="2" component_pin="som240_1_d18"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="SCK_O" physical_port="click1_spi_sclk_o" dir="out">
                      <pin_maps>
                        <pin_map port_index="2" component_pin="som240_1_d18"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="SCK_T" physical_port="click1_spi_sclk_t" dir="out">
                      <pin_maps>
                        <pin_map port_index="2" component_pin="som240_1_d18"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="SS_O" physical_port="click1_spi_ss_o" dir="out" left="1" right="0">
                      <pin_maps>
                        <pin_map port_index="3" component_pin="som240_1_b16"/> 
                        <pin_map port_index="4" component_pin="som240_1_b17"/> 
                      </pin_maps>
                    </port_map>
                  </port_maps>
                </interface>      

                <!-- MikroE Click2 SPI -->
                <interface mode="master" name="click2_spi_pl" type="xilinx.com:interface:spi_rtl:1.0" of_component="click2_spi_pl" preset_proc="click2_spi_pl_preset">
                <description>PL Click2 SPI</description>
                  <preferred_ips>
                      <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
                  </preferred_ips>
                  <port_maps>
                    <port_map logical_port="IO0_I" physical_port="click2_spi_mosi_i" dir="in">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="som240_1_a17"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO0_O" physical_port="click2_spi_mosi_o" dir="out">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="som240_1_a17"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO0_T" physical_port="click2_spi_mosi_t" dir="out">
                      <pin_maps>
                        <pin_map port_index="0" component_pin="som240_1_a17"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO1_I" physical_port="click2_spi_miso_i" dir="in">
                      <pin_maps>
                        <pin_map port_index="1" component_pin="som240_1_d20"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO1_O" physical_port="click2_spi_miso_o" dir="out">
                      <pin_maps>
                        <pin_map port_index="1" component_pin="som240_1_d20"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="IO1_T" physical_port="click2_spi_miso_t" dir="out">
                      <pin_maps>
                        <pin_map port_index="1" component_pin="som240_1_d20"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="SCK_I" physical_port="click2_spi_sclk_i" dir="in">
                      <pin_maps>
                        <pin_map port_index="2" component_pin="som240_1_d21"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="SCK_O" physical_port="click2_spi_sclk_o" dir="out">
                      <pin_maps>
                        <pin_map port_index="2" component_pin="som240_1_d21"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="SCK_T" physical_port="click2_spi_sclk_t" dir="out">
                      <pin_maps>
                        <pin_map port_index="2" component_pin="som240_1_d21"/> 
                      </pin_maps>
                    </port_map>
                    <port_map logical_port="SS_O" physical_port="click2_spi_ss_o" dir="out" left="1" right="0">
                      <pin_maps>
                        <pin_map port_index="3" component_pin="som240_1_d22"/> 
                        <pin_map port_index="4" component_pin="som240_1_b20"/>                         
                      </pin_maps>
                    </port_map>
                  </port_maps>
                </interface>      

                <!-- MikroE Click1 UART -->
                <interface mode="master" name="click1_uart_pl" type="xilinx.com:interface:uart_rtl:1.0" of_component="click1_uart_pl">
                <description>PL Click1 UART</description>
                  <preferred_ips>
                   <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
                  </preferred_ips>
                   <port_maps>
                     <port_map logical_port="TxD" physical_port="click1_uart_txd" dir="out">
                      <pin_maps>
                         <pin_map port_index="0" component_pin="som240_1_c19"/>
                      </pin_maps>
                     </port_map>
                     <port_map logical_port="RxD" physical_port="click1_uart_rxd" dir="in">
                       <pin_maps>
                          <pin_map port_index="1" component_pin="som240_1_c18"/>
                       </pin_maps>
                     </port_map>
                   </port_maps>
                </interface>

                <!-- MikroE Click2 UART -->
                <interface mode="master" name="click2_uart_pl" type="xilinx.com:interface:uart_rtl:1.0" of_component="click2_uart_pl">
                <description>PL Click2 UART</description>
                  <preferred_ips>
                   <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
                  </preferred_ips>
                   <port_maps>
                     <port_map logical_port="TxD" physical_port="click2_uart_txd" dir="out">
                      <pin_maps>
                         <pin_map port_index="0" component_pin="som240_1_c22"/>
                      </pin_maps>
                     </port_map>
                     <port_map logical_port="RxD" physical_port="click2_uart_rxd" dir="in">
                       <pin_maps>
                          <pin_map port_index="1" component_pin="som240_1_b22"/>
                       </pin_maps>
                     </port_map>
                   </port_maps>
                </interface>

                <!-- PL User LEDs -->                
				<interface mode="master" name="pl_led_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pl_led_2bits" preset_proc="pl_led_preset">
					<description>PL User LEDs</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="pl_led_2bits_tri_o" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c7"/>
								<pin_map port_index="1" component_pin="som40_2_c8"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

                <!-- PL Push Buttons -->								
				<interface mode="master" name="pl_pb_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pl_pb_2bits" preset_proc="pl_pb_preset">
					<description>PL Push Buttons</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="pl_pb_2bits_tri_i" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a7"/>
								<pin_map port_index="1" component_pin="som40_2_a8"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

                <!-- PL RGB LED -->
				<interface mode="master" name="pl_rgb_3bits"   type="xilinx.com:interface:gpio_rtl:1.0" of_component="pl_rgb_3bits"   preset_proc="pl_rgb_preset">
					<description>PL RGB LED</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="pl_rgb_3bits_tri_o" dir="out" left="2" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d8"/>
								<pin_map port_index="1" component_pin="som40_2_d9"/>
								<pin_map port_index="2" component_pin="som40_2_b8"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>               
                
  		    </interfaces>		
		</component>

        <!-- Processor SubSystem -->
		<component name="ps8_fixedio" display_name="MPSoC fixedio Interface on K24 I/O Carrier card" type="chip" sub_type="fixed_io" major_group=""/>

        <!-- Pmod Interface -->
		<component name="pmod" display_name="PL Pmod Protocol" type="chip" sub_type="chip" major_group="Pmod">
			<description>PL Pmod Interface</description>
			<component_modes>
				<component_mode name="pmod_gpio" display_name="Pmod GPIO Interface">
					<interfaces>
						<interface name="pmod_gpio"/>
					</interfaces>
				</component_mode>
				<component_mode name="pmod_iic" display_name="Pmod IIC Interface">
					<interfaces>
						<interface name="pmod_iic"/>
					</interfaces>
				</component_mode>
				<component_mode name="pmod_spi" display_name="Pmod SPI Interface">
					<interfaces>
						<interface name="pmod_spi"/>
					</interfaces>
				</component_mode>		
			</component_modes>
		</component>

        <!-- PL HSIO1 GPIO -->
        <component name="hsio1_gpio" display_name="PL HSIO1 GPIO" type="chip" sub_type="chip" major_group="HSIO" part_name="HSIO" vendor="Samtec">
          <description>PL HSIO1 GPIO</description>
        </component>

        <!-- PL HSIO2 GPIO -->
        <component name="hsio2_gpio" display_name="PL HSIO2 GPIO" type="chip" sub_type="chip" major_group="HSIO" part_name="HSIO" vendor="Samtec">
          <description>PL HSIO2 GPIO</description>
        </component>
	
        <!-- MikroE Click1 Reset -->
        <component name="click1_reset_pl" display_name="PL Click1 Reset" type="chip" sub_type="reset" major_group="Click1" part_name="Click1" vendor="MikroE">
          <description>PL Click1 Reset Input</description>
        </component>

        <!-- MikroE Click2 Reset -->
        <component name="click2_reset_pl" display_name="PL Click2 Reset" type="chip" sub_type="reset" major_group="Click2" part_name="Click1" vendor="MikroE">
          <description>PL Click2 Reset Input</description>
        </component>

        <!-- MikroE Click1 SPI -->
        <component name="click1_spi_pl" display_name="PL Click1 SPI" type="chip" sub_type="mux" major_group="Click1" part_name="Click1" vendor="MikroE">
            <description>PL Click1 SPI</description>
        </component>

        <!-- MikroE Click2 SPI -->
        <component name="click2_spi_pl" display_name="PL Click2 SPI" type="chip" sub_type="mux" major_group="Click2" part_name="Click2" vendor="MikroE">
            <description>PL Click2 SPI</description>
        </component>

        <!-- MikroE Click1 UART -->
        <component name="click1_uart_pl" display_name="PL Click1 UART" type="chip" sub_type="uart" major_group="Click1" part_name="Click1" vendor="MikroE">
          <description>PL Click1 UART</description>
        </component>

        <!-- MikroE Click2 UART -->
        <component name="click2_uart_pl" display_name="PL Click2 UART" type="chip" sub_type="uart" major_group="Click2" part_name="Click2" vendor="MikroE">
          <description>PL Click2 UART</description>
        </component>
        
        <!-- MikroE Click1 I2C -->

        <!-- MikroE Click2 I2C -->
    
        <!-- MikroE Click1 Interrupt -->

        <!-- MikroE Click2 Interrupt -->
   
        <!-- MikroE Click1 PWM -->

        <!-- MikroE Click2 PWM -->

		<component name="pl_led_2bits" display_name="PL User LEDs" type="chip" sub_type="led" major_group="GPIO" part_name="EAST0603RA0" vendor="Everlight" spec_url="en.everlight.com">
			<description>PL User LEDs, 1 to 0, Active High</description>
		</component>

		<component name="pl_pb_2bits" display_name="PL Push Buttons" type="chip" sub_type="switch" major_group="GPIO" part_name="PTS810SJG250SMTRLFS" vendor="CandK" spec_url="www.ck-components.com">
			<description>PL Push Button, 1 to 0, Active Low</description>
		</component>

		<component name="pl_rgb_3bits" display_name="PL RGB LED" type="chip" sub_type="led" major_group="GPIO" part_name="19-337C/RSBHGHC-A88/4T" vendor="Everlight" spec_url="en.everlight.com">
			<description>PL RGB LED, 2 to 0, Active High</description>
		</component>

	</components>

	<connections>
        <!-- MikroE Click1 Reset -->
        <connection name="som240_1_click1_reset_pl" component1="som_connectors" component2="click1_reset_pl">
          <connection_map name="som240_1_click1_reset_pl" typical_delay="5" c1_st_index="15" c1_end_index="15" component2="click1_reset_pl" c2_st_index="0" c2_end_index="0"/>
        </connection>

        <!-- MikroE Click2 Reset -->
        <connection name="som240_1_click2_reset_pl" component1="som_connectors" component2="click2_reset_pl">
          <connection_map name="som240_1_click2_reset_pl" typical_delay="5" c1_st_index="144" c1_end_index="144" component2="click2_reset_pl" c2_st_index="0" c2_end_index="0"/>
        </connection>
                                                                                                                                               
        <!-- MikroE Click1 SPI -->
        <connection name="som240_1_click1_spi_pl" component1="som_connectors" component2="click1_spi_pl">
          <connection_map name="som240_1_click1_spi_pl_mosi" typical_delay="5" c1_st_index="196" c1_end_index="196" c2_st_index="0" c2_end_index="0"/>
          <connection_map name="som240_1_click1_spi_pl_miso" typical_delay="5" c1_st_index="197" c1_end_index="197" c2_st_index="1" c2_end_index="1"/>
          <connection_map name="som240_1_click1_spi_pl_sck" typical_delay="5" c1_st_index="198" c1_end_index="198" c2_st_index="2" c2_end_index="2"/>
          <connection_map name="som240_1_click1_spi_pl_cs0" typical_delay="5" c1_st_index="76" c1_end_index="76" c2_st_index="3" c2_end_index="3"/>
          <connection_map name="som240_1_click1_spi_pl_cs1" typical_delay="5" c1_st_index="77" c1_end_index="77" c2_st_index="4" c2_end_index="4"/>
        </connection>

        <!-- MikroE Click2 SPI -->
        <connection name="som240_1_click2_spi_pl" component1="som_connectors" component2="click2_spi_pl">
          <connection_map name="som240_1_click2_spi_pl_mosi" typical_delay="5" c1_st_index="17" c1_end_index="17" c2_st_index="0" c2_end_index="0"/>
          <connection_map name="som240_1_click2_spi_pl_miso" typical_delay="5" c1_st_index="200" c1_end_index="200" c2_st_index="1" c2_end_index="1"/>
          <connection_map name="som240_1_click2_spi_pl_sck" typical_delay="5" c1_st_index="201" c1_end_index="201" c2_st_index="2" c2_end_index="2"/>
          <connection_map name="som240_1_click2_spi_pl_cs0" typical_delay="5" c1_st_index="202" c1_end_index="202" c2_st_index="3" c2_end_index="3"/>
          <connection_map name="som240_1_click2_spi_pl_cs1" typical_delay="5" c1_st_index="82" c1_end_index="82" c2_st_index="4" c2_end_index="4"/>          
        </connection>

        <!-- MikroE Click1 UART --> 
        <connection name="som240_1_click1_uart_pl" component1="som_connectors" component2="click1_uart_pl">
           <connection_map name="som240_1_click1_uart_pl_txd" typical_delay="5" c1_st_index="139" c1_end_index="139" c2_st_index="0" c2_end_index="0"/>
           <connection_map name="som240_1_click1_uart_pl_rxd" typical_delay="5" c1_st_index="138" c1_end_index="138" c2_st_index="1" c2_end_index="1"/>
        </connection>

        <!-- MikroE Click2 UART --> 
        <connection name="som240_1_click2_uart_pl" component1="som_connectors" component2="click2_uart_pl">
           <connection_map name="som240_1_click2_uart_pl_txd" typical_delay="5" c1_st_index="142" c1_end_index="142" c2_st_index="0" c2_end_index="0"/>
           <connection_map name="som240_1_click2_uart_pl_rxd" typical_delay="5" c1_st_index="82" c1_end_index="82" c2_st_index="1" c2_end_index="1"/>
        </connection>

        <!-- PMOD--> 
		<connection name="som_connectors_pmod" component1="som_connectors" component2="pmod">
			<connection_map name="som40_2_connector_pmod_0" typical_delay="5" c1_st_index="244" c1_end_index="244" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som40_2_connector_pmod_1" typical_delay="5" c1_st_index="245" c1_end_index="245" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som40_2_connector_pmod_2" typical_delay="5" c1_st_index="275" c1_end_index="275" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som40_2_connector_pmod_3" typical_delay="5" c1_st_index="276" c1_end_index="276" c2_st_index="3" c2_end_index="3"/>
			<connection_map name="som40_2_connector_pmod_4" typical_delay="5" c1_st_index="259" c1_end_index="259" c2_st_index="4" c2_end_index="4"/>
			<connection_map name="som240_1_connector_pmod_5" typical_delay="5" c1_st_index="16" c1_end_index="16" c2_st_index="5" c2_end_index="5"/>
			<connection_map name="som40_2_connector_pmod_6" typical_delay="5" c1_st_index="270" c1_end_index="270" c2_st_index="6" c2_end_index="6"/>
			<connection_map name="som40_2_connector_pmod_7" typical_delay="5" c1_st_index="250" c1_end_index="250" c2_st_index="7" c2_end_index="7"/>
		</connection>

        <!-- PL LED --> 
		<connection name="som40_2_connector_pl_led_2bits" component1="som_connectors" component2="pl_led_2bits">
			<connection_map name="som40_2_pl_led_2bits_0" typical_delay="5" c1_st_index="267" c1_end_index="267" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som40_2_pl_led_2bits_1" typical_delay="5" c1_st_index="268" c1_end_index="268" c2_st_index="1" c2_end_index="1"/>
		</connection>

        <!-- PL PB --> 
		<connection name="som40_2_connector_pl_pb_2bits" component1="som_connectors" component2="pl_pb_2bits">
			<connection_map name="som40_2_pl_pb_2bits_0" typical_delay="5" c1_st_index="247" c1_end_index="247" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som40_2_pl_pb_2bits_1" typical_delay="5" c1_st_index="248" c1_end_index="248" c2_st_index="1" c2_end_index="1"/>
		</connection>

        <!-- PL RGB LED --> 
		<connection name="som40_2_connector_pl_rgb_3bits" component1="som_connectors" component2="pl_rgb_3bits">
			<connection_map name="som40_2_pl_rgb_3bits_0" typical_delay="5" c1_st_index="278" c1_end_index="278" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som40_2_pl_rgb_3bits_1" typical_delay="5" c1_st_index="279" c1_end_index="279" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som40_2_pl_rgb_3bits_2" typical_delay="5" c1_st_index="258" c1_end_index="258" c2_st_index="2" c2_end_index="2"/>
		</connection>

      <!-- PL HSIO1 GPIO--> 
		<connection name="som_connectors_hsio1" component1="som_connectors" component2="hsio1_gpio">
			<connection_map name="som_connectors_hsio1_0" typical_delay="5" c1_st_index="70" c1_end_index="70" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som_connectors_hsio1_1" typical_delay="5" c1_st_index="71" c1_end_index="71" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som_connectors_hsio1_2" typical_delay="5" c1_st_index="9" c1_end_index="9" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som_connectors_hsio1_3" typical_delay="5" c1_st_index="10" c1_end_index="10" c2_st_index="3" c2_end_index="3"/>
			<connection_map name="som_connectors_hsio1_4" typical_delay="5" c1_st_index="12" c1_end_index="12" c2_st_index="4" c2_end_index="4"/>
			<connection_map name="som_connectors_hsio1_5" typical_delay="5" c1_st_index="13" c1_end_index="13" c2_st_index="5" c2_end_index="5"/>
			<connection_map name="som_connectors_hsio1_6" typical_delay="5" c1_st_index="193" c1_end_index="193" c2_st_index="6" c2_end_index="6"/>
			<connection_map name="som_connectors_hsio1_7" typical_delay="5" c1_st_index="194" c1_end_index="194" c2_st_index="7" c2_end_index="7"/>
			<connection_map name="som_connectors_hsio1_8" typical_delay="5" c1_st_index="241" c1_end_index="241" c2_st_index="8" c2_end_index="8"/>
			<connection_map name="som_connectors_hsio1_9" typical_delay="5" c1_st_index="242" c1_end_index="242" c2_st_index="9" c2_end_index="9"/>
			<connection_map name="som_connectors_hsio1_10" typical_delay="5" c1_st_index="272" c1_end_index="272" c2_st_index="10" c2_end_index="10"/>
			<connection_map name="som_connectors_hsio1_11" typical_delay="5" c1_st_index="273" c1_end_index="273" c2_st_index="11" c2_end_index="11"/>
			<connection_map name="som_connectors_hsio1_12" typical_delay="5" c1_st_index="252" c1_end_index="252" c2_st_index="12" c2_end_index="12"/>
			<connection_map name="som_connectors_hsio1_13" typical_delay="5" c1_st_index="253" c1_end_index="253" c2_st_index="13" c2_end_index="13"/>
			<connection_map name="som_connectors_hsio1_14" typical_delay="5" c1_st_index="264" c1_end_index="264" c2_st_index="14" c2_end_index="14"/>
			<connection_map name="som_connectors_hsio1_15" typical_delay="5" c1_st_index="265" c1_end_index="265" c2_st_index="15" c2_end_index="15"/>
			<connection_map name="som_connectors_hsio1_16" typical_delay="5" c1_st_index="255" c1_end_index="255" c2_st_index="16" c2_end_index="16"/>
			<connection_map name="som_connectors_hsio1_17" typical_delay="5" c1_st_index="256" c1_end_index="256" c2_st_index="17" c2_end_index="17"/>
			<connection_map name="som_connectors_hsio1_18" typical_delay="5" c1_st_index="6" c1_end_index="6" c2_st_index="18" c2_end_index="18"/>
			<connection_map name="som_connectors_hsio1_19" typical_delay="5" c1_st_index="7" c1_end_index="7" c2_st_index="19" c2_end_index="19"/>
			<connection_map name="som_connectors_hsio1_20" typical_delay="5" c1_st_index="261" c1_end_index="261" c2_st_index="20" c2_end_index="20"/>
			<connection_map name="som_connectors_hsio1_21" typical_delay="5" c1_st_index="262" c1_end_index="262" c2_st_index="21" c2_end_index="21"/>
		</connection>

      <!-- PL HSIO2 GPIO--> 
		<connection name="som_connectors_hsio2" component1="som_connectors" component2="hsio2">
			<connection_map name="som_connectors_hsio2_0" typical_delay="5" c1_st_index="123" c1_end_index="123" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som_connectors_hsio2_1" typical_delay="5" c1_st_index="124" c1_end_index="124" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som_connectors_hsio2_2" typical_delay="5" c1_st_index="187" c1_end_index="187" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som_connectors_hsio2_3" typical_delay="5" c1_st_index="188" c1_end_index="188" c2_st_index="3" c2_end_index="3"/>
			<connection_map name="som_connectors_hsio2_4" typical_delay="5" c1_st_index="184" c1_end_index="184" c2_st_index="4" c2_end_index="4"/>
			<connection_map name="som_connectors_hsio2_5" typical_delay="5" c1_st_index="185" c1_end_index="185" c2_st_index="5" c2_end_index="5"/>
			<connection_map name="som_connectors_hsio2_6" typical_delay="5" c1_st_index="126" c1_end_index="126" c2_st_index="6" c2_end_index="6"/>
			<connection_map name="som_connectors_hsio2_7" typical_delay="5" c1_st_index="127" c1_end_index="127" c2_st_index="7" c2_end_index="7"/>
			<connection_map name="som_connectors_hsio2_8" typical_delay="5" c1_st_index="64" c1_end_index="64" c2_st_index="8" c2_end_index="8"/>
			<connection_map name="som_connectors_hsio2_9" typical_delay="5" c1_st_index="65" c1_end_index="65" c2_st_index="9" c2_end_index="9"/>
			<connection_map name="som_connectors_hsio2_10" typical_delay="5" c1_st_index="3" c1_end_index="3" c2_st_index="10" c2_end_index="10"/>
			<connection_map name="som_connectors_hsio2_11" typical_delay="5" c1_st_index="4" c1_end_index="4" c2_st_index="11" c2_end_index="11"/>
			<connection_map name="som_connectors_hsio2_12" typical_delay="5" c1_st_index="67" c1_end_index="67" c2_st_index="12" c2_end_index="12"/>
			<connection_map name="som_connectors_hsio2_13" typical_delay="5" c1_st_index="68" c1_end_index="68" c2_st_index="13" c2_end_index="13"/>
			<connection_map name="som_connectors_hsio2_14" typical_delay="5" c1_st_index="129" c1_end_index="129" c2_st_index="14" c2_end_index="14"/>
			<connection_map name="som_connectors_hsio2_15" typical_delay="5" c1_st_index="130" c1_end_index="130" c2_st_index="15" c2_end_index="15"/>
			<connection_map name="som_connectors_hsio2_16" typical_delay="5" c1_st_index="190" c1_end_index="190" c2_st_index="16" c2_end_index="16"/>
			<connection_map name="som_connectors_hsio2_17" typical_delay="5" c1_st_index="191" c1_end_index="191" c2_st_index="17" c2_end_index="17"/>
			<connection_map name="som_connectors_hsio2_18" typical_delay="5" c1_st_index="61" c1_end_index="61" c2_st_index="18" c2_end_index="18"/>
			<connection_map name="som_connectors_hsio2_19" typical_delay="5" c1_st_index="62" c1_end_index="62" c2_st_index="19" c2_end_index="19"/>
			<connection_map name="som_connectors_hsio2_20" typical_delay="5" c1_st_index="132" c1_end_index="132" c2_st_index="20" c2_end_index="20"/>
			<connection_map name="som_connectors_hsio2_21" typical_delay="5" c1_st_index="133" c1_end_index="133" c2_st_index="21" c2_end_index="21"/>
		</connection>
	</connections>
</board>

