# Test script to read Verilog file directly in Yosys
read_verilog -sv dut.sv
hierarchy -check -top flipflop
stat
proc
opt
stat
write_rtlil flipflop_from_verilog.il
# Synthesize to gate-level netlist
synth -top flipflop
write_verilog -noexpr flipflop_from_verilog_synth.v
