// Seed: 1463820279
module module_0 (
    id_1
);
  inout wire id_1;
  always assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output wand id_2,
    input uwire id_3,
    output tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input wire id_9,
    inout tri0 id_10,
    output supply0 id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    input wor id_15
);
  wire id_17 = id_7;
  assign id_11 = (id_17) == (id_10);
  wire id_18;
  ;
  module_0 modCall_1 (id_18);
endmodule
