<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
		<table width="640" cellpadding="10">
			<tr>
				<td valign="TOP" width="640">Ports are Verilog structures that pass data between parent and child modules. Thus, ports can be thought of as wires connecting modules. The connections provided by ports can be either input, output, or bi-directional (inout).
					<p></p>
				</td>
			</tr>
		</table>
		<table cellpadding="3">
			<tr>
				<td>
					<table width="300">
						<tr>
							<td width="150"><u><b>Type</b></u></td>
							<td width="150"><u><b>Data Direction</b></u><b>&nbsp;&nbsp;&nbsp;</b></td>
						</tr>
						<tr>
							<td width="150"><tt>input</tt></td>
							<td width="150"><tt>parent-&gt;child</tt></td>
						</tr>
						<tr>
							<td width="150"><tt>output</tt></td>
							<td width="150"><tt>child-&gt;parent</tt></td>
						</tr>
						<tr>
							<td width="150"><tt>inout</tt></td>
							<td width="150"><tt>child&lt;-&gt;parent</tt></td>
						</tr>
					</table>
				</td>
				<td valign="CENTER" width="300"><font size="3" color="red"><b>Ports can pass data from a parent to a child, or a child to a parent.</b></font></td>
				</font></tr>
		</table>
		<p><map name="menu"><area shape="RECT" coords="229,14,239,84" href="a01036.htm"><area shape="RECT" coords="260,32,269,84" href="b01036.htm"><area shape="RECT" coords="261,27,324,34" href="b01036.htm"><area shape="RECT" coords="331,24,367,36" href="c01036.htm"><area shape="RECT" coords="331,74,367,86" href="c01036.htm"></map> <img src="images/v0112g2.gif" usemap="#menu" align="middle" border="0"></p>
		<p></p>
		<p></p>
		<table width="640" cellpadding="10">
			<tr>In this diagram there are three ports represented by red lines. These ports connect modules represented by blue boxes. <b>Click each port for a description of its function in this situation.</b></tr>
		</table>
		<p></p>
	</body>

</html>