
# Copyright (c) 2021 - 2022 Analog Devices, Inc. All Rights Reserved.
# This software is proprietary to Analog Devices, Inc. and its licensors.


# Registers parsed from ADSP-SC598-registers.xml



proc show_SCB0 {} {
	set SCB0_sp0a_read_qos 0x30042100
	set data [memread32_phys $SCB0_sp0a_read_qos]
	puts [format "SCB0_sp0a_read_qos:		%08X" $data]

	set SCB0_sp0a_write_qos 0x30042104
	set data [memread32_phys $SCB0_sp0a_write_qos]
	puts [format "SCB0_sp0a_write_qos:		%08X" $data]

	set SCB0_sp0b_read_qos 0x30043100
	set data [memread32_phys $SCB0_sp0b_read_qos]
	puts [format "SCB0_sp0b_read_qos:		%08X" $data]

	set SCB0_sp0b_write_qos 0x30043104
	set data [memread32_phys $SCB0_sp0b_write_qos]
	puts [format "SCB0_sp0b_write_qos:		%08X" $data]

	set SCB0_sp1a_read_qos 0x30044100
	set data [memread32_phys $SCB0_sp1a_read_qos]
	puts [format "SCB0_sp1a_read_qos:		%08X" $data]

	set SCB0_sp1a_write_qos 0x30044104
	set data [memread32_phys $SCB0_sp1a_write_qos]
	puts [format "SCB0_sp1a_write_qos:		%08X" $data]

	set SCB0_sp1b_read_qos 0x30045100
	set data [memread32_phys $SCB0_sp1b_read_qos]
	puts [format "SCB0_sp1b_read_qos:		%08X" $data]

	set SCB0_sp1b_write_qos 0x30045104
	set data [memread32_phys $SCB0_sp1b_write_qos]
	puts [format "SCB0_sp1b_write_qos:		%08X" $data]

	set SCB0_sp2a_read_qos 0x30046100
	set data [memread32_phys $SCB0_sp2a_read_qos]
	puts [format "SCB0_sp2a_read_qos:		%08X" $data]

	set SCB0_sp2a_write_qos 0x30046104
	set data [memread32_phys $SCB0_sp2a_write_qos]
	puts [format "SCB0_sp2a_write_qos:		%08X" $data]

	set SCB0_sp2b_read_qos 0x30047100
	set data [memread32_phys $SCB0_sp2b_read_qos]
	puts [format "SCB0_sp2b_read_qos:		%08X" $data]

	set SCB0_sp2b_write_qos 0x30047104
	set data [memread32_phys $SCB0_sp2b_write_qos]
	puts [format "SCB0_sp2b_write_qos:		%08X" $data]

	set SCB0_sp3a_read_qos 0x30048100
	set data [memread32_phys $SCB0_sp3a_read_qos]
	puts [format "SCB0_sp3a_read_qos:		%08X" $data]

	set SCB0_sp3a_write_qos 0x30048104
	set data [memread32_phys $SCB0_sp3a_write_qos]
	puts [format "SCB0_sp3a_write_qos:		%08X" $data]

	set SCB0_sp3b_read_qos 0x30049100
	set data [memread32_phys $SCB0_sp3b_read_qos]
	puts [format "SCB0_sp3b_read_qos:		%08X" $data]

	set SCB0_sp3b_write_qos 0x30049104
	set data [memread32_phys $SCB0_sp3b_write_qos]
	puts [format "SCB0_sp3b_write_qos:		%08X" $data]

	set SCB0_crc0_ch0_ib_read_qos 0x3004A100
	set data [memread32_phys $SCB0_crc0_ch0_ib_read_qos]
	puts [format "SCB0_crc0_ch0_ib_read_qos:		%08X" $data]

	set SCB0_crc0_ch0_ib_write_qos 0x3004A104
	set data [memread32_phys $SCB0_crc0_ch0_ib_write_qos]
	puts [format "SCB0_crc0_ch0_ib_write_qos:		%08X" $data]

	set SCB0_crc0_ch1_ib_read_qos 0x3004B100
	set data [memread32_phys $SCB0_crc0_ch1_ib_read_qos]
	puts [format "SCB0_crc0_ch1_ib_read_qos:		%08X" $data]

	set SCB0_crc0_ch1_ib_write_qos 0x3004B104
	set data [memread32_phys $SCB0_crc0_ch1_ib_write_qos]
	puts [format "SCB0_crc0_ch1_ib_write_qos:		%08X" $data]

	set SCB0_crc1_ch0_ib_read_qos 0x3004C100
	set data [memread32_phys $SCB0_crc1_ch0_ib_read_qos]
	puts [format "SCB0_crc1_ch0_ib_read_qos:		%08X" $data]

	set SCB0_crc1_ch0_ib_write_qos 0x3004C104
	set data [memread32_phys $SCB0_crc1_ch0_ib_write_qos]
	puts [format "SCB0_crc1_ch0_ib_write_qos:		%08X" $data]

	set SCB0_crc1_ch1_ib_read_qos 0x3004D100
	set data [memread32_phys $SCB0_crc1_ch1_ib_read_qos]
	puts [format "SCB0_crc1_ch1_ib_read_qos:		%08X" $data]

	set SCB0_crc1_ch1_ib_write_qos 0x3004D104
	set data [memread32_phys $SCB0_crc1_ch1_ib_write_qos]
	puts [format "SCB0_crc1_ch1_ib_write_qos:		%08X" $data]

	set SCB0_uart2_rx_read_qos 0x3004E100
	set data [memread32_phys $SCB0_uart2_rx_read_qos]
	puts [format "SCB0_uart2_rx_read_qos:		%08X" $data]

	set SCB0_uart2_rx_write_qos 0x3004E104
	set data [memread32_phys $SCB0_uart2_rx_write_qos]
	puts [format "SCB0_uart2_rx_write_qos:		%08X" $data]

	set SCB0_sh0_dport_read_qos 0x3004F100
	set data [memread32_phys $SCB0_sh0_dport_read_qos]
	puts [format "SCB0_sh0_dport_read_qos:		%08X" $data]

	set SCB0_sh0_dport_write_qos 0x3004F104
	set data [memread32_phys $SCB0_sh0_dport_write_qos]
	puts [format "SCB0_sh0_dport_write_qos:		%08X" $data]

	set SCB0_sh0_iport_read_qos 0x30050100
	set data [memread32_phys $SCB0_sh0_iport_read_qos]
	puts [format "SCB0_sh0_iport_read_qos:		%08X" $data]

	set SCB0_sh0_iport_write_qos 0x30050104
	set data [memread32_phys $SCB0_sh0_iport_write_qos]
	puts [format "SCB0_sh0_iport_write_qos:		%08X" $data]

	set SCB0_sp4a_read_qos 0x30051100
	set data [memread32_phys $SCB0_sp4a_read_qos]
	puts [format "SCB0_sp4a_read_qos:		%08X" $data]

	set SCB0_sp4a_write_qos 0x30051104
	set data [memread32_phys $SCB0_sp4a_write_qos]
	puts [format "SCB0_sp4a_write_qos:		%08X" $data]

	set SCB0_sp4b_read_qos 0x30052100
	set data [memread32_phys $SCB0_sp4b_read_qos]
	puts [format "SCB0_sp4b_read_qos:		%08X" $data]

	set SCB0_sp4b_write_qos 0x30052104
	set data [memread32_phys $SCB0_sp4b_write_qos]
	puts [format "SCB0_sp4b_write_qos:		%08X" $data]

	set SCB0_uart3_tx_read_qos 0x30053100
	set data [memread32_phys $SCB0_uart3_tx_read_qos]
	puts [format "SCB0_uart3_tx_read_qos:		%08X" $data]

	set SCB0_uart3_tx_write_qos 0x30053104
	set data [memread32_phys $SCB0_uart3_tx_write_qos]
	puts [format "SCB0_uart3_tx_write_qos:		%08X" $data]

	set SCB0_uart3_rx_read_qos 0x30054100
	set data [memread32_phys $SCB0_uart3_rx_read_qos]
	puts [format "SCB0_uart3_rx_read_qos:		%08X" $data]

	set SCB0_uart3_rx_write_qos 0x30054104
	set data [memread32_phys $SCB0_uart3_rx_write_qos]
	puts [format "SCB0_uart3_rx_write_qos:		%08X" $data]

	set SCB0_hsmdma_ch0_ib_read_qos 0x30055100
	set data [memread32_phys $SCB0_hsmdma_ch0_ib_read_qos]
	puts [format "SCB0_hsmdma_ch0_ib_read_qos:		%08X" $data]

	set SCB0_hsmdma_ch0_ib_write_qos 0x30055104
	set data [memread32_phys $SCB0_hsmdma_ch0_ib_write_qos]
	puts [format "SCB0_hsmdma_ch0_ib_write_qos:		%08X" $data]

	set SCB0_sp5a_read_qos 0x30056100
	set data [memread32_phys $SCB0_sp5a_read_qos]
	puts [format "SCB0_sp5a_read_qos:		%08X" $data]

	set SCB0_sp5a_write_qos 0x30056104
	set data [memread32_phys $SCB0_sp5a_write_qos]
	puts [format "SCB0_sp5a_write_qos:		%08X" $data]

	set SCB0_mlb_read_qos 0x30057100
	set data [memread32_phys $SCB0_mlb_read_qos]
	puts [format "SCB0_mlb_read_qos:		%08X" $data]

	set SCB0_mlb_write_qos 0x30057104
	set data [memread32_phys $SCB0_mlb_write_qos]
	puts [format "SCB0_mlb_write_qos:		%08X" $data]

	set SCB0_uart0_tx_read_qos 0x30058100
	set data [memread32_phys $SCB0_uart0_tx_read_qos]
	puts [format "SCB0_uart0_tx_read_qos:		%08X" $data]

	set SCB0_uart0_tx_write_qos 0x30058104
	set data [memread32_phys $SCB0_uart0_tx_write_qos]
	puts [format "SCB0_uart0_tx_write_qos:		%08X" $data]

	set SCB0_uart0_rx_read_qos 0x30059100
	set data [memread32_phys $SCB0_uart0_rx_read_qos]
	puts [format "SCB0_uart0_rx_read_qos:		%08X" $data]

	set SCB0_uart0_rx_write_qos 0x30059104
	set data [memread32_phys $SCB0_uart0_rx_write_qos]
	puts [format "SCB0_uart0_rx_write_qos:		%08X" $data]

	set SCB0_sp5b_read_qos 0x3005A100
	set data [memread32_phys $SCB0_sp5b_read_qos]
	puts [format "SCB0_sp5b_read_qos:		%08X" $data]

	set SCB0_sp5b_write_qos 0x3005A104
	set data [memread32_phys $SCB0_sp5b_write_qos]
	puts [format "SCB0_sp5b_write_qos:		%08X" $data]

	set SCB0_hsmdma_ch1_ib_read_qos 0x3005B100
	set data [memread32_phys $SCB0_hsmdma_ch1_ib_read_qos]
	puts [format "SCB0_hsmdma_ch1_ib_read_qos:		%08X" $data]

	set SCB0_hsmdma_ch1_ib_write_qos 0x3005B104
	set data [memread32_phys $SCB0_hsmdma_ch1_ib_write_qos]
	puts [format "SCB0_hsmdma_ch1_ib_write_qos:		%08X" $data]

	set SCB0_uart2_tx_read_qos 0x3005C100
	set data [memread32_phys $SCB0_uart2_tx_read_qos]
	puts [format "SCB0_uart2_tx_read_qos:		%08X" $data]

	set SCB0_uart2_tx_write_qos 0x3005C104
	set data [memread32_phys $SCB0_uart2_tx_write_qos]
	puts [format "SCB0_uart2_tx_write_qos:		%08X" $data]

	set SCB0_spi0tx_read_qos 0x3005D100
	set data [memread32_phys $SCB0_spi0tx_read_qos]
	puts [format "SCB0_spi0tx_read_qos:		%08X" $data]

	set SCB0_spi0tx_write_qos 0x3005D104
	set data [memread32_phys $SCB0_spi0tx_write_qos]
	puts [format "SCB0_spi0tx_write_qos:		%08X" $data]

	set SCB0_spi0rx_read_qos 0x3005E100
	set data [memread32_phys $SCB0_spi0rx_read_qos]
	puts [format "SCB0_spi0rx_read_qos:		%08X" $data]

	set SCB0_spi0rx_write_qos 0x3005E104
	set data [memread32_phys $SCB0_spi0rx_write_qos]
	puts [format "SCB0_spi0rx_write_qos:		%08X" $data]

	set SCB0_spi1tx_read_qos 0x3005F100
	set data [memread32_phys $SCB0_spi1tx_read_qos]
	puts [format "SCB0_spi1tx_read_qos:		%08X" $data]

	set SCB0_spi1tx_write_qos 0x3005F104
	set data [memread32_phys $SCB0_spi1tx_write_qos]
	puts [format "SCB0_spi1tx_write_qos:		%08X" $data]

	set SCB0_spi1rx_read_qos 0x30060100
	set data [memread32_phys $SCB0_spi1rx_read_qos]
	puts [format "SCB0_spi1rx_read_qos:		%08X" $data]

	set SCB0_spi1rx_write_qos 0x30060104
	set data [memread32_phys $SCB0_spi1rx_write_qos]
	puts [format "SCB0_spi1rx_write_qos:		%08X" $data]

	set SCB0_spi2tx_read_qos 0x30061100
	set data [memread32_phys $SCB0_spi2tx_read_qos]
	puts [format "SCB0_spi2tx_read_qos:		%08X" $data]

	set SCB0_spi2tx_write_qos 0x30061104
	set data [memread32_phys $SCB0_spi2tx_write_qos]
	puts [format "SCB0_spi2tx_write_qos:		%08X" $data]

	set SCB0_spi2rx_read_qos 0x30062100
	set data [memread32_phys $SCB0_spi2rx_read_qos]
	puts [format "SCB0_spi2rx_read_qos:		%08X" $data]

	set SCB0_spi2rx_write_qos 0x30062104
	set data [memread32_phys $SCB0_spi2rx_write_qos]
	puts [format "SCB0_spi2rx_write_qos:		%08X" $data]

	set SCB0_sp6a_read_qos 0x30063100
	set data [memread32_phys $SCB0_sp6a_read_qos]
	puts [format "SCB0_sp6a_read_qos:		%08X" $data]

	set SCB0_sp6a_write_qos 0x30063104
	set data [memread32_phys $SCB0_sp6a_write_qos]
	puts [format "SCB0_sp6a_write_qos:		%08X" $data]

	set SCB0_sp6b_read_qos 0x30064100
	set data [memread32_phys $SCB0_sp6b_read_qos]
	puts [format "SCB0_sp6b_read_qos:		%08X" $data]

	set SCB0_sp6b_write_qos 0x30064104
	set data [memread32_phys $SCB0_sp6b_write_qos]
	puts [format "SCB0_sp6b_write_qos:		%08X" $data]

	set SCB0_lp0_read_qos 0x30065100
	set data [memread32_phys $SCB0_lp0_read_qos]
	puts [format "SCB0_lp0_read_qos:		%08X" $data]

	set SCB0_lp0_write_qos 0x30065104
	set data [memread32_phys $SCB0_lp0_write_qos]
	puts [format "SCB0_lp0_write_qos:		%08X" $data]

	set SCB0_sp7a_read_qos 0x30066100
	set data [memread32_phys $SCB0_sp7a_read_qos]
	puts [format "SCB0_sp7a_read_qos:		%08X" $data]

	set SCB0_sp7a_write_qos 0x30066104
	set data [memread32_phys $SCB0_sp7a_write_qos]
	puts [format "SCB0_sp7a_write_qos:		%08X" $data]

	set SCB0_sp7b_read_qos 0x30067100
	set data [memread32_phys $SCB0_sp7b_read_qos]
	puts [format "SCB0_sp7b_read_qos:		%08X" $data]

	set SCB0_sp7b_write_qos 0x30067104
	set data [memread32_phys $SCB0_sp7b_write_qos]
	puts [format "SCB0_sp7b_write_qos:		%08X" $data]

	set SCB0_sh0_mmr_ib_read_qos 0x30068100
	set data [memread32_phys $SCB0_sh0_mmr_ib_read_qos]
	puts [format "SCB0_sh0_mmr_ib_read_qos:		%08X" $data]

	set SCB0_sh0_mmr_ib_write_qos 0x30068104
	set data [memread32_phys $SCB0_sh0_mmr_ib_write_qos]
	puts [format "SCB0_sh0_mmr_ib_write_qos:		%08X" $data]

	set SCB0_spi3rx_read_qos 0x30069100
	set data [memread32_phys $SCB0_spi3rx_read_qos]
	puts [format "SCB0_spi3rx_read_qos:		%08X" $data]

	set SCB0_spi3rx_write_qos 0x30069104
	set data [memread32_phys $SCB0_spi3rx_write_qos]
	puts [format "SCB0_spi3rx_write_qos:		%08X" $data]

	set SCB0_uart1_tx_read_qos 0x3006A100
	set data [memread32_phys $SCB0_uart1_tx_read_qos]
	puts [format "SCB0_uart1_tx_read_qos:		%08X" $data]

	set SCB0_uart1_tx_write_qos 0x3006A104
	set data [memread32_phys $SCB0_uart1_tx_write_qos]
	puts [format "SCB0_uart1_tx_write_qos:		%08X" $data]

	set SCB0_uart1_rx_read_qos 0x3006B100
	set data [memread32_phys $SCB0_uart1_rx_read_qos]
	puts [format "SCB0_uart1_rx_read_qos:		%08X" $data]

	set SCB0_uart1_rx_write_qos 0x3006B104
	set data [memread32_phys $SCB0_uart1_rx_write_qos]
	puts [format "SCB0_uart1_rx_write_qos:		%08X" $data]

	set SCB0_spi3tx_read_qos 0x3006C100
	set data [memread32_phys $SCB0_spi3tx_read_qos]
	puts [format "SCB0_spi3tx_read_qos:		%08X" $data]

	set SCB0_spi3tx_write_qos 0x3006C104
	set data [memread32_phys $SCB0_spi3tx_write_qos]
	puts [format "SCB0_spi3tx_write_qos:		%08X" $data]

	set SCB0_lp1_read_qos 0x3006D100
	set data [memread32_phys $SCB0_lp1_read_qos]
	puts [format "SCB0_lp1_read_qos:		%08X" $data]

	set SCB0_lp1_write_qos 0x3006D104
	set data [memread32_phys $SCB0_lp1_write_qos]
	puts [format "SCB0_lp1_write_qos:		%08X" $data]

	set SCB0_crc2_ch1_ib_read_qos 0x3006E100
	set data [memread32_phys $SCB0_crc2_ch1_ib_read_qos]
	puts [format "SCB0_crc2_ch1_ib_read_qos:		%08X" $data]

	set SCB0_crc2_ch1_ib_write_qos 0x3006E104
	set data [memread32_phys $SCB0_crc2_ch1_ib_write_qos]
	puts [format "SCB0_crc2_ch1_ib_write_qos:		%08X" $data]

	set SCB0_crc2_ch0_ib_read_qos 0x3006F100
	set data [memread32_phys $SCB0_crc2_ch0_ib_read_qos]
	puts [format "SCB0_crc2_ch0_ib_read_qos:		%08X" $data]

	set SCB0_crc2_ch0_ib_write_qos 0x3006F104
	set data [memread32_phys $SCB0_crc2_ch0_ib_write_qos]
	puts [format "SCB0_crc2_ch0_ib_write_qos:		%08X" $data]

	set SCB0_crc3_ch1_ib_read_qos 0x30070100
	set data [memread32_phys $SCB0_crc3_ch1_ib_read_qos]
	puts [format "SCB0_crc3_ch1_ib_read_qos:		%08X" $data]

	set SCB0_crc3_ch1_ib_write_qos 0x30070104
	set data [memread32_phys $SCB0_crc3_ch1_ib_write_qos]
	puts [format "SCB0_crc3_ch1_ib_write_qos:		%08X" $data]

	set SCB0_crypto_ib_read_qos 0x30071100
	set data [memread32_phys $SCB0_crypto_ib_read_qos]
	puts [format "SCB0_crypto_ib_read_qos:		%08X" $data]

	set SCB0_crypto_ib_write_qos 0x30071104
	set data [memread32_phys $SCB0_crypto_ib_write_qos]
	puts [format "SCB0_crypto_ib_write_qos:		%08X" $data]

	set SCB0_crc3_ch0_ib_read_qos 0x30072100
	set data [memread32_phys $SCB0_crc3_ch0_ib_read_qos]
	puts [format "SCB0_crc3_ch0_ib_read_qos:		%08X" $data]

	set SCB0_crc3_ch0_ib_write_qos 0x30072104
	set data [memread32_phys $SCB0_crc3_ch0_ib_write_qos]
	puts [format "SCB0_crc3_ch0_ib_write_qos:		%08X" $data]

	set SCB0_msmdma1_ch1_ib_read_qos 0x30073100
	set data [memread32_phys $SCB0_msmdma1_ch1_ib_read_qos]
	puts [format "SCB0_msmdma1_ch1_ib_read_qos:		%08X" $data]

	set SCB0_msmdma1_ch1_ib_write_qos 0x30073104
	set data [memread32_phys $SCB0_msmdma1_ch1_ib_write_qos]
	puts [format "SCB0_msmdma1_ch1_ib_write_qos:		%08X" $data]

	set SCB0_sh0_fir_ch0_read_qos 0x30074100
	set data [memread32_phys $SCB0_sh0_fir_ch0_read_qos]
	puts [format "SCB0_sh0_fir_ch0_read_qos:		%08X" $data]

	set SCB0_sh0_fir_ch0_write_qos 0x30074104
	set data [memread32_phys $SCB0_sh0_fir_ch0_write_qos]
	puts [format "SCB0_sh0_fir_ch0_write_qos:		%08X" $data]

	set SCB0_sh0_fir_ch1_read_qos 0x30075100
	set data [memread32_phys $SCB0_sh0_fir_ch1_read_qos]
	puts [format "SCB0_sh0_fir_ch1_read_qos:		%08X" $data]

	set SCB0_sh0_fir_ch1_write_qos 0x30075104
	set data [memread32_phys $SCB0_sh0_fir_ch1_write_qos]
	puts [format "SCB0_sh0_fir_ch1_write_qos:		%08X" $data]

	set SCB0_msmdma1_ch0_ib_read_qos 0x30076100
	set data [memread32_phys $SCB0_msmdma1_ch0_ib_read_qos]
	puts [format "SCB0_msmdma1_ch0_ib_read_qos:		%08X" $data]

	set SCB0_msmdma1_ch0_ib_write_qos 0x30076104
	set data [memread32_phys $SCB0_msmdma1_ch0_ib_write_qos]
	puts [format "SCB0_msmdma1_ch0_ib_write_qos:		%08X" $data]

	set SCB0_hsmdma1_ch1_ib_read_qos 0x30077100
	set data [memread32_phys $SCB0_hsmdma1_ch1_ib_read_qos]
	puts [format "SCB0_hsmdma1_ch1_ib_read_qos:		%08X" $data]

	set SCB0_hsmdma1_ch1_ib_write_qos 0x30077104
	set data [memread32_phys $SCB0_hsmdma1_ch1_ib_write_qos]
	puts [format "SCB0_hsmdma1_ch1_ib_write_qos:		%08X" $data]

	set SCB0_dldma0_ch0_ib_read_qos 0x30078100
	set data [memread32_phys $SCB0_dldma0_ch0_ib_read_qos]
	puts [format "SCB0_dldma0_ch0_ib_read_qos:		%08X" $data]

	set SCB0_dldma0_ch0_ib_write_qos 0x30078104
	set data [memread32_phys $SCB0_dldma0_ch0_ib_write_qos]
	puts [format "SCB0_dldma0_ch0_ib_write_qos:		%08X" $data]

	set SCB0_dldma0_ch1_ib_read_qos 0x30079100
	set data [memread32_phys $SCB0_dldma0_ch1_ib_read_qos]
	puts [format "SCB0_dldma0_ch1_ib_read_qos:		%08X" $data]

	set SCB0_dldma0_ch1_ib_write_qos 0x30079104
	set data [memread32_phys $SCB0_dldma0_ch1_ib_write_qos]
	puts [format "SCB0_dldma0_ch1_ib_write_qos:		%08X" $data]

	set SCB0_dldma1_ch0_ib_read_qos 0x3007A100
	set data [memread32_phys $SCB0_dldma1_ch0_ib_read_qos]
	puts [format "SCB0_dldma1_ch0_ib_read_qos:		%08X" $data]

	set SCB0_dldma1_ch0_ib_write_qos 0x3007A104
	set data [memread32_phys $SCB0_dldma1_ch0_ib_write_qos]
	puts [format "SCB0_dldma1_ch0_ib_write_qos:		%08X" $data]

	set SCB0_dldma1_ch1_ib_read_qos 0x3007B100
	set data [memread32_phys $SCB0_dldma1_ch1_ib_read_qos]
	puts [format "SCB0_dldma1_ch1_ib_read_qos:		%08X" $data]

	set SCB0_dldma1_ch1_ib_write_qos 0x3007B104
	set data [memread32_phys $SCB0_dldma1_ch1_ib_write_qos]
	puts [format "SCB0_dldma1_ch1_ib_write_qos:		%08X" $data]

	set SCB0_msmdma_ch0_ib_read_qos 0x3007C100
	set data [memread32_phys $SCB0_msmdma_ch0_ib_read_qos]
	puts [format "SCB0_msmdma_ch0_ib_read_qos:		%08X" $data]

	set SCB0_msmdma_ch0_ib_write_qos 0x3007C104
	set data [memread32_phys $SCB0_msmdma_ch0_ib_write_qos]
	puts [format "SCB0_msmdma_ch0_ib_write_qos:		%08X" $data]

	set SCB0_msmdma_ch1_ib_read_qos 0x3007D100
	set data [memread32_phys $SCB0_msmdma_ch1_ib_read_qos]
	puts [format "SCB0_msmdma_ch1_ib_read_qos:		%08X" $data]

	set SCB0_msmdma_ch1_ib_write_qos 0x3007D104
	set data [memread32_phys $SCB0_msmdma_ch1_ib_write_qos]
	puts [format "SCB0_msmdma_ch1_ib_write_qos:		%08X" $data]

	set SCB0_hsmdma1_ch0_ib_read_qos 0x3007E100
	set data [memread32_phys $SCB0_hsmdma1_ch0_ib_read_qos]
	puts [format "SCB0_hsmdma1_ch0_ib_read_qos:		%08X" $data]

	set SCB0_hsmdma1_ch0_ib_write_qos 0x3007E104
	set data [memread32_phys $SCB0_hsmdma1_ch0_ib_write_qos]
	puts [format "SCB0_hsmdma1_ch0_ib_write_qos:		%08X" $data]

	set SCB0_PPI_f0_read_qos 0x3007F100
	set data [memread32_phys $SCB0_PPI_f0_read_qos]
	puts [format "SCB0_PPI_f0_read_qos:		%08X" $data]

	set SCB0_ppi_f0_write_qos 0x3007F104
	set data [memread32_phys $SCB0_ppi_f0_write_qos]
	puts [format "SCB0_ppi_f0_write_qos:		%08X" $data]

	set SCB0_ppi_f1_read_qos 0x30080100
	set data [memread32_phys $SCB0_ppi_f1_read_qos]
	puts [format "SCB0_ppi_f1_read_qos:		%08X" $data]

	set SCB0_ppi_f1_write_qos 0x30080104
	set data [memread32_phys $SCB0_ppi_f1_write_qos]
	puts [format "SCB0_ppi_f1_write_qos:		%08X" $data]

	set SCB0_usb0_ib_read_qos 0x30081100
	set data [memread32_phys $SCB0_usb0_ib_read_qos]
	puts [format "SCB0_usb0_ib_read_qos:		%08X" $data]

	set SCB0_usb0_ib_write_qos 0x30081104
	set data [memread32_phys $SCB0_usb0_ib_write_qos]
	puts [format "SCB0_usb0_ib_write_qos:		%08X" $data]

	set SCB0_sh1_iport_read_qos 0x30082100
	set data [memread32_phys $SCB0_sh1_iport_read_qos]
	puts [format "SCB0_sh1_iport_read_qos:		%08X" $data]

	set SCB0_sh1_iport_write_qos 0x30082104
	set data [memread32_phys $SCB0_sh1_iport_write_qos]
	puts [format "SCB0_sh1_iport_write_qos:		%08X" $data]

	set SCB0_sh1_dport_read_qos 0x30083100
	set data [memread32_phys $SCB0_sh1_dport_read_qos]
	puts [format "SCB0_sh1_dport_read_qos:		%08X" $data]

	set SCB0_sh1_dport_write_qos 0x30083104
	set data [memread32_phys $SCB0_sh1_dport_write_qos]
	puts [format "SCB0_sh1_dport_write_qos:		%08X" $data]

	set SCB0_sh1_mmr_ib_read_qos 0x30084100
	set data [memread32_phys $SCB0_sh1_mmr_ib_read_qos]
	puts [format "SCB0_sh1_mmr_ib_read_qos:		%08X" $data]

	set SCB0_sh1_mmr_ib_write_qos 0x30084104
	set data [memread32_phys $SCB0_sh1_mmr_ib_write_qos]
	puts [format "SCB0_sh1_mmr_ib_write_qos:		%08X" $data]

	set SCB0_pl310_m0_ib_read_qos 0x30085100
	set data [memread32_phys $SCB0_pl310_m0_ib_read_qos]
	puts [format "SCB0_pl310_m0_ib_read_qos:		%08X" $data]

	set SCB0_pl310_m0_ib_write_qos 0x30085104
	set data [memread32_phys $SCB0_pl310_m0_ib_write_qos]
	puts [format "SCB0_pl310_m0_ib_write_qos:		%08X" $data]

	set SCB0_pl310_mmr_ib_read_qos 0x30086100
	set data [memread32_phys $SCB0_pl310_mmr_ib_read_qos]
	puts [format "SCB0_pl310_mmr_ib_read_qos:		%08X" $data]

	set SCB0_pl310_mmr_ib_write_qos 0x30086104
	set data [memread32_phys $SCB0_pl310_mmr_ib_write_qos]
	puts [format "SCB0_pl310_mmr_ib_write_qos:		%08X" $data]

	set SCB0_gige_ib_read_qos 0x30087100
	set data [memread32_phys $SCB0_gige_ib_read_qos]
	puts [format "SCB0_gige_ib_read_qos:		%08X" $data]

	set SCB0_gige_ib_write_qos 0x30087104
	set data [memread32_phys $SCB0_gige_ib_write_qos]
	puts [format "SCB0_gige_ib_write_qos:		%08X" $data]

	set SCB0_dbg_ib_read_qos 0x30088100
	set data [memread32_phys $SCB0_dbg_ib_read_qos]
	puts [format "SCB0_dbg_ib_read_qos:		%08X" $data]

	set SCB0_dbg_ib_write_qos 0x30088104
	set data [memread32_phys $SCB0_dbg_ib_write_qos]
	puts [format "SCB0_dbg_ib_write_qos:		%08X" $data]

	set SCB0_etr_ib_read_qos 0x30089100
	set data [memread32_phys $SCB0_etr_ib_read_qos]
	puts [format "SCB0_etr_ib_read_qos:		%08X" $data]

	set SCB0_etr_ib_write_qos 0x30089104
	set data [memread32_phys $SCB0_etr_ib_write_qos]
	puts [format "SCB0_etr_ib_write_qos:		%08X" $data]

	set SCB0_emac_ib_read_qos 0x3008A100
	set data [memread32_phys $SCB0_emac_ib_read_qos]
	puts [format "SCB0_emac_ib_read_qos:		%08X" $data]

	set SCB0_emac_ib_write_qos 0x3008A104
	set data [memread32_phys $SCB0_emac_ib_write_qos]
	puts [format "SCB0_emac_ib_write_qos:		%08X" $data]

	set SCB0_sh1_fir_ch1_read_qos 0x3008B100
	set data [memread32_phys $SCB0_sh1_fir_ch1_read_qos]
	puts [format "SCB0_sh1_fir_ch1_read_qos:		%08X" $data]

	set SCB0_sh1_fir_ch1_write_qos 0x3008B104
	set data [memread32_phys $SCB0_sh1_fir_ch1_write_qos]
	puts [format "SCB0_sh1_fir_ch1_write_qos:		%08X" $data]

	set SCB0_sh1_fir_ch0_read_qos 0x3008C100
	set data [memread32_phys $SCB0_sh1_fir_ch0_read_qos]
	puts [format "SCB0_sh1_fir_ch0_read_qos:		%08X" $data]

	set SCB0_sh1_fir_ch0_write_qos 0x3008C104
	set data [memread32_phys $SCB0_sh1_fir_ch0_write_qos]
	puts [format "SCB0_sh1_fir_ch0_write_qos:		%08X" $data]

	set SCB0_sh0_iir_ch0_read_qos 0x3008D100
	set data [memread32_phys $SCB0_sh0_iir_ch0_read_qos]
	puts [format "SCB0_sh0_iir_ch0_read_qos:		%08X" $data]

	set SCB0_sh0_iir_ch0_write_qos 0x3008D104
	set data [memread32_phys $SCB0_sh0_iir_ch0_write_qos]
	puts [format "SCB0_sh0_iir_ch0_write_qos:		%08X" $data]

	set SCB0_sh0_iir_ch1_read_qos 0x3008E100
	set data [memread32_phys $SCB0_sh0_iir_ch1_read_qos]
	puts [format "SCB0_sh0_iir_ch1_read_qos:		%08X" $data]

	set SCB0_sh0_iir_ch1_write_qos 0x3008E104
	set data [memread32_phys $SCB0_sh0_iir_ch1_write_qos]
	puts [format "SCB0_sh0_iir_ch1_write_qos:		%08X" $data]

	set SCB0_sh1_iir_ch0_read_qos 0x3008F100
	set data [memread32_phys $SCB0_sh1_iir_ch0_read_qos]
	puts [format "SCB0_sh1_iir_ch0_read_qos:		%08X" $data]

	set SCB0_sh1_iir_ch0_write_qos 0x3008F104
	set data [memread32_phys $SCB0_sh1_iir_ch0_write_qos]
	puts [format "SCB0_sh1_iir_ch0_write_qos:		%08X" $data]

	set SCB0_sh1_iir_ch1_read_qos 0x30090100
	set data [memread32_phys $SCB0_sh1_iir_ch1_read_qos]
	puts [format "SCB0_sh1_iir_ch1_read_qos:		%08X" $data]

	set SCB0_sh1_iir_ch1_write_qos 0x30090104
	set data [memread32_phys $SCB0_sh1_iir_ch1_write_qos]
	puts [format "SCB0_sh1_iir_ch1_write_qos:		%08X" $data]

	set SCB0_sdio0_ib_read_qos 0x30091100
	set data [memread32_phys $SCB0_sdio0_ib_read_qos]
	puts [format "SCB0_sdio0_ib_read_qos:		%08X" $data]

	set SCB0_sdio0_ib_write_qos 0x30091104
	set data [memread32_phys $SCB0_sdio0_ib_write_qos]
	puts [format "SCB0_sdio0_ib_write_qos:		%08X" $data]

	set SCB0_pl310_m1_ib_read_qos 0x30092100
	set data [memread32_phys $SCB0_pl310_m1_ib_read_qos]
	puts [format "SCB0_pl310_m1_ib_read_qos:		%08X" $data]

	set SCB0_pl310_m1_ib_write_qos 0x30092104
	set data [memread32_phys $SCB0_pl310_m1_ib_write_qos]
	puts [format "SCB0_pl310_m1_ib_write_qos:		%08X" $data]

	set SCB0_scb6_ib_sync_mode 0x300C2020
	set data [memread32_phys $SCB0_scb6_ib_sync_mode]
	puts [format "SCB0_scb6_ib_sync_mode:		%08X" $data]

}

proc show_SCB3 {} {
	set SCB3_apb_clko8_ib_sync_mode 0x30102020
	set data [memread32_phys $SCB3_apb_clko8_ib_sync_mode]
	puts [format "SCB3_apb_clko8_ib_sync_mode:		%08X" $data]

	set SCB3_apb_clko3_ib_sync_mode 0x30105020
	set data [memread32_phys $SCB3_apb_clko3_ib_sync_mode]
	puts [format "SCB3_apb_clko3_ib_sync_mode:		%08X" $data]

	set SCB3_apb_clko4_ib_sync_mode 0x3010B020
	set data [memread32_phys $SCB3_apb_clko4_ib_sync_mode]
	puts [format "SCB3_apb_clko4_ib_sync_mode:		%08X" $data]

}

proc show_SCB1 {} {
	set SCB1_mst_ib_sync_mode 0x30200020
	set data [memread32_phys $SCB1_mst_ib_sync_mode]
	puts [format "SCB1_mst_ib_sync_mode:		%08X" $data]

}

proc show_SCB4 {} {
	set SCB4_iir2_ch0_ib_read_qos 0x30342100
	set data [memread32_phys $SCB4_iir2_ch0_ib_read_qos]
	puts [format "SCB4_iir2_ch0_ib_read_qos:		%08X" $data]

	set SCB4_iir2_ch0_ib_write_qos 0x30342104
	set data [memread32_phys $SCB4_iir2_ch0_ib_write_qos]
	puts [format "SCB4_iir2_ch0_ib_write_qos:		%08X" $data]

	set SCB4_sharc_dport_read_qos 0x30343100
	set data [memread32_phys $SCB4_sharc_dport_read_qos]
	puts [format "SCB4_sharc_dport_read_qos:		%08X" $data]

	set SCB4_sharc_dport_write_qos 0x30343104
	set data [memread32_phys $SCB4_sharc_dport_write_qos]
	puts [format "SCB4_sharc_dport_write_qos:		%08X" $data]

	set SCB4_fabric_s2port_ib_read_qos 0x30344100
	set data [memread32_phys $SCB4_fabric_s2port_ib_read_qos]
	puts [format "SCB4_fabric_s2port_ib_read_qos:		%08X" $data]

	set SCB4_fabric_s2port_ib_write_qos 0x30344104
	set data [memread32_phys $SCB4_fabric_s2port_ib_write_qos]
	puts [format "SCB4_fabric_s2port_ib_write_qos:		%08X" $data]

	set SCB4_fir_ch0_ib_read_qos 0x30345100
	set data [memread32_phys $SCB4_fir_ch0_ib_read_qos]
	puts [format "SCB4_fir_ch0_ib_read_qos:		%08X" $data]

	set SCB4_fir_ch0_ib_write_qos 0x30345104
	set data [memread32_phys $SCB4_fir_ch0_ib_write_qos]
	puts [format "SCB4_fir_ch0_ib_write_qos:		%08X" $data]

	set SCB4_fir_ch1_ib_read_qos 0x30346100
	set data [memread32_phys $SCB4_fir_ch1_ib_read_qos]
	puts [format "SCB4_fir_ch1_ib_read_qos:		%08X" $data]

	set SCB4_fir_ch1_ib_write_qos 0x30346104
	set data [memread32_phys $SCB4_fir_ch1_ib_write_qos]
	puts [format "SCB4_fir_ch1_ib_write_qos:		%08X" $data]

	set SCB4_iir0_ch0_ib_read_qos 0x30347100
	set data [memread32_phys $SCB4_iir0_ch0_ib_read_qos]
	puts [format "SCB4_iir0_ch0_ib_read_qos:		%08X" $data]

	set SCB4_iir0_ch0_ib_write_qos 0x30347104
	set data [memread32_phys $SCB4_iir0_ch0_ib_write_qos]
	puts [format "SCB4_iir0_ch0_ib_write_qos:		%08X" $data]

	set SCB4_iir0_ch1_ib_read_qos 0x30348100
	set data [memread32_phys $SCB4_iir0_ch1_ib_read_qos]
	puts [format "SCB4_iir0_ch1_ib_read_qos:		%08X" $data]

	set SCB4_iir0_ch1_ib_write_qos 0x30348104
	set data [memread32_phys $SCB4_iir0_ch1_ib_write_qos]
	puts [format "SCB4_iir0_ch1_ib_write_qos:		%08X" $data]

	set SCB4_iir2_ch1_ib_read_qos 0x30349100
	set data [memread32_phys $SCB4_iir2_ch1_ib_read_qos]
	puts [format "SCB4_iir2_ch1_ib_read_qos:		%08X" $data]

	set SCB4_iir2_ch1_ib_write_qos 0x30349104
	set data [memread32_phys $SCB4_iir2_ch1_ib_write_qos]
	puts [format "SCB4_iir2_ch1_ib_write_qos:		%08X" $data]

	set SCB4_fabric_s1port_ib_read_qos 0x3034A100
	set data [memread32_phys $SCB4_fabric_s1port_ib_read_qos]
	puts [format "SCB4_fabric_s1port_ib_read_qos:		%08X" $data]

	set SCB4_fabric_s1port_ib_write_qos 0x3034A104
	set data [memread32_phys $SCB4_fabric_s1port_ib_write_qos]
	puts [format "SCB4_fabric_s1port_ib_write_qos:		%08X" $data]

	set SCB4_iir3_ch0_ib_read_qos 0x3034B100
	set data [memread32_phys $SCB4_iir3_ch0_ib_read_qos]
	puts [format "SCB4_iir3_ch0_ib_read_qos:		%08X" $data]

	set SCB4_iir3_ch0_ib_write_qos 0x3034B104
	set data [memread32_phys $SCB4_iir3_ch0_ib_write_qos]
	puts [format "SCB4_iir3_ch0_ib_write_qos:		%08X" $data]

	set SCB4_iir3_ch1_ib_read_qos 0x3034C100
	set data [memread32_phys $SCB4_iir3_ch1_ib_read_qos]
	puts [format "SCB4_iir3_ch1_ib_read_qos:		%08X" $data]

	set SCB4_iir3_ch1_ib_write_qos 0x3034C104
	set data [memread32_phys $SCB4_iir3_ch1_ib_write_qos]
	puts [format "SCB4_iir3_ch1_ib_write_qos:		%08X" $data]

	set SCB4_fabric_acc_mmr_ib_read_qos 0x3034D100
	set data [memread32_phys $SCB4_fabric_acc_mmr_ib_read_qos]
	puts [format "SCB4_fabric_acc_mmr_ib_read_qos:		%08X" $data]

	set SCB4_fabric_acc_mmr_ib_write_qos 0x3034D104
	set data [memread32_phys $SCB4_fabric_acc_mmr_ib_write_qos]
	puts [format "SCB4_fabric_acc_mmr_ib_write_qos:		%08X" $data]

	set SCB4_iir1_ch0_ib_read_qos 0x3034E100
	set data [memread32_phys $SCB4_iir1_ch0_ib_read_qos]
	puts [format "SCB4_iir1_ch0_ib_read_qos:		%08X" $data]

	set SCB4_iir1_ch0_ib_write_qos 0x3034E104
	set data [memread32_phys $SCB4_iir1_ch0_ib_write_qos]
	puts [format "SCB4_iir1_ch0_ib_write_qos:		%08X" $data]

	set SCB4_iir1_ch1_ib_read_qos 0x3034F100
	set data [memread32_phys $SCB4_iir1_ch1_ib_read_qos]
	puts [format "SCB4_iir1_ch1_ib_read_qos:		%08X" $data]

	set SCB4_iir1_ch1_ib_write_qos 0x3034F104
	set data [memread32_phys $SCB4_iir1_ch1_ib_write_qos]
	puts [format "SCB4_iir1_ch1_ib_write_qos:		%08X" $data]

}

proc show_SCB5 {} {
	set SCB5_spi2_ospi_remap 0x30400000
	set data [memread32_phys $SCB5_spi2_ospi_remap]
	puts [format "SCB5_spi2_ospi_remap:		%08X" $data]

}

proc show_SCB6 {} {
	set SCB6_A55_M0_ib_fn_mod 0x30643108
	set data [memread32_phys $SCB6_A55_M0_ib_fn_mod]
	puts [format "SCB6_A55_M0_ib_fn_mod:		%08X" $data]

}

proc show_LP0 {} {
	set LP0_CTL 0x30FFE000
	set data [memread32_phys $LP0_CTL]
	puts [format "LP0_CTL:		%08X" $data]

	set LP0_STAT 0x30FFE004
	set data [memread32_phys $LP0_STAT]
	puts [format "LP0_STAT:		%08X" $data]

	set LP0_DIV 0x30FFE008
	set data [memread32_phys $LP0_DIV]
	puts [format "LP0_DIV:		%08X" $data]

	set LP0_TX 0x30FFE010
	set data [memread32_phys $LP0_TX]
	puts [format "LP0_TX:		%08X" $data]

	set LP0_RX 0x30FFE014
	set data [memread32_phys $LP0_RX]
	puts [format "LP0_RX:		%08X" $data]

	set LP0_TXIN_SHDW 0x30FFE018
	set data [memread32_phys $LP0_TXIN_SHDW]
	puts [format "LP0_TXIN_SHDW:		%08X" $data]

	set LP0_TXOUT_SHDW 0x30FFE01C
	set data [memread32_phys $LP0_TXOUT_SHDW]
	puts [format "LP0_TXOUT_SHDW:		%08X" $data]

}

proc show_LP1 {} {
	set LP1_CTL 0x30FFE100
	set data [memread32_phys $LP1_CTL]
	puts [format "LP1_CTL:		%08X" $data]

	set LP1_STAT 0x30FFE104
	set data [memread32_phys $LP1_STAT]
	puts [format "LP1_STAT:		%08X" $data]

	set LP1_DIV 0x30FFE108
	set data [memread32_phys $LP1_DIV]
	puts [format "LP1_DIV:		%08X" $data]

	set LP1_TX 0x30FFE110
	set data [memread32_phys $LP1_TX]
	puts [format "LP1_TX:		%08X" $data]

	set LP1_RX 0x30FFE114
	set data [memread32_phys $LP1_RX]
	puts [format "LP1_RX:		%08X" $data]

	set LP1_TXIN_SHDW 0x30FFE118
	set data [memread32_phys $LP1_TXIN_SHDW]
	puts [format "LP1_TXIN_SHDW:		%08X" $data]

	set LP1_TXOUT_SHDW 0x30FFE11C
	set data [memread32_phys $LP1_TXOUT_SHDW]
	puts [format "LP1_TXOUT_SHDW:		%08X" $data]

}

proc show_DMA30 {} {
	set DMA30_DSCPTR_NXT 0x30FFF000
	set data [memread32_phys $DMA30_DSCPTR_NXT]
	puts [format "DMA30_DSCPTR_NXT:		%08X" $data]

	set DMA30_ADDRSTART 0x30FFF004
	set data [memread32_phys $DMA30_ADDRSTART]
	puts [format "DMA30_ADDRSTART:		%08X" $data]

	set DMA30_CFG 0x30FFF008
	set data [memread32_phys $DMA30_CFG]
	puts [format "DMA30_CFG:		%08X" $data]

	set DMA30_XCNT 0x30FFF00C
	set data [memread32_phys $DMA30_XCNT]
	puts [format "DMA30_XCNT:		%08X" $data]

	set DMA30_XMOD 0x30FFF010
	set data [memread32_phys $DMA30_XMOD]
	puts [format "DMA30_XMOD:		%08X" $data]

	set DMA30_YCNT 0x30FFF014
	set data [memread32_phys $DMA30_YCNT]
	puts [format "DMA30_YCNT:		%08X" $data]

	set DMA30_YMOD 0x30FFF018
	set data [memread32_phys $DMA30_YMOD]
	puts [format "DMA30_YMOD:		%08X" $data]

	set DMA30_DSCPTR_CUR 0x30FFF024
	set data [memread32_phys $DMA30_DSCPTR_CUR]
	puts [format "DMA30_DSCPTR_CUR:		%08X" $data]

	set DMA30_DSCPTR_PRV 0x30FFF028
	set data [memread32_phys $DMA30_DSCPTR_PRV]
	puts [format "DMA30_DSCPTR_PRV:		%08X" $data]

	set DMA30_ADDR_CUR 0x30FFF02C
	set data [memread32_phys $DMA30_ADDR_CUR]
	puts [format "DMA30_ADDR_CUR:		%08X" $data]

	set DMA30_STAT 0x30FFF030
	set data [memread32_phys $DMA30_STAT]
	puts [format "DMA30_STAT:		%08X" $data]

	set DMA30_XCNT_CUR 0x30FFF034
	set data [memread32_phys $DMA30_XCNT_CUR]
	puts [format "DMA30_XCNT_CUR:		%08X" $data]

	set DMA30_YCNT_CUR 0x30FFF038
	set data [memread32_phys $DMA30_YCNT_CUR]
	puts [format "DMA30_YCNT_CUR:		%08X" $data]

	set DMA30_BWLCNT 0x30FFF040
	set data [memread32_phys $DMA30_BWLCNT]
	puts [format "DMA30_BWLCNT:		%08X" $data]

	set DMA30_BWLCNT_CUR 0x30FFF044
	set data [memread32_phys $DMA30_BWLCNT_CUR]
	puts [format "DMA30_BWLCNT_CUR:		%08X" $data]

	set DMA30_BWMCNT 0x30FFF048
	set data [memread32_phys $DMA30_BWMCNT]
	puts [format "DMA30_BWMCNT:		%08X" $data]

	set DMA30_BWMCNT_CUR 0x30FFF04C
	set data [memread32_phys $DMA30_BWMCNT_CUR]
	puts [format "DMA30_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA36 {} {
	set DMA36_DSCPTR_NXT 0x30FFF080
	set data [memread32_phys $DMA36_DSCPTR_NXT]
	puts [format "DMA36_DSCPTR_NXT:		%08X" $data]

	set DMA36_ADDRSTART 0x30FFF084
	set data [memread32_phys $DMA36_ADDRSTART]
	puts [format "DMA36_ADDRSTART:		%08X" $data]

	set DMA36_CFG 0x30FFF088
	set data [memread32_phys $DMA36_CFG]
	puts [format "DMA36_CFG:		%08X" $data]

	set DMA36_XCNT 0x30FFF08C
	set data [memread32_phys $DMA36_XCNT]
	puts [format "DMA36_XCNT:		%08X" $data]

	set DMA36_XMOD 0x30FFF090
	set data [memread32_phys $DMA36_XMOD]
	puts [format "DMA36_XMOD:		%08X" $data]

	set DMA36_YCNT 0x30FFF094
	set data [memread32_phys $DMA36_YCNT]
	puts [format "DMA36_YCNT:		%08X" $data]

	set DMA36_YMOD 0x30FFF098
	set data [memread32_phys $DMA36_YMOD]
	puts [format "DMA36_YMOD:		%08X" $data]

	set DMA36_DSCPTR_CUR 0x30FFF0A4
	set data [memread32_phys $DMA36_DSCPTR_CUR]
	puts [format "DMA36_DSCPTR_CUR:		%08X" $data]

	set DMA36_DSCPTR_PRV 0x30FFF0A8
	set data [memread32_phys $DMA36_DSCPTR_PRV]
	puts [format "DMA36_DSCPTR_PRV:		%08X" $data]

	set DMA36_ADDR_CUR 0x30FFF0AC
	set data [memread32_phys $DMA36_ADDR_CUR]
	puts [format "DMA36_ADDR_CUR:		%08X" $data]

	set DMA36_STAT 0x30FFF0B0
	set data [memread32_phys $DMA36_STAT]
	puts [format "DMA36_STAT:		%08X" $data]

	set DMA36_XCNT_CUR 0x30FFF0B4
	set data [memread32_phys $DMA36_XCNT_CUR]
	puts [format "DMA36_XCNT_CUR:		%08X" $data]

	set DMA36_YCNT_CUR 0x30FFF0B8
	set data [memread32_phys $DMA36_YCNT_CUR]
	puts [format "DMA36_YCNT_CUR:		%08X" $data]

	set DMA36_BWLCNT 0x30FFF0C0
	set data [memread32_phys $DMA36_BWLCNT]
	puts [format "DMA36_BWLCNT:		%08X" $data]

	set DMA36_BWLCNT_CUR 0x30FFF0C4
	set data [memread32_phys $DMA36_BWLCNT_CUR]
	puts [format "DMA36_BWLCNT_CUR:		%08X" $data]

	set DMA36_BWMCNT 0x30FFF0C8
	set data [memread32_phys $DMA36_BWMCNT]
	puts [format "DMA36_BWMCNT:		%08X" $data]

	set DMA36_BWMCNT_CUR 0x30FFF0CC
	set data [memread32_phys $DMA36_BWMCNT_CUR]
	puts [format "DMA36_BWMCNT_CUR:		%08X" $data]

}

proc show_TWI0 {} {
	set TWI0_CLKDIV 0x31001400
	set data [memread16_phys $TWI0_CLKDIV]
	puts [format "TWI0_CLKDIV:		%04X" $data]

	set TWI0_CTL 0x31001404
	set data [memread16_phys $TWI0_CTL]
	puts [format "TWI0_CTL:		%04X" $data]

	set TWI0_SLVCTL 0x31001408
	set data [memread16_phys $TWI0_SLVCTL]
	puts [format "TWI0_SLVCTL:		%04X" $data]

	set TWI0_SLVSTAT 0x3100140C
	set data [memread16_phys $TWI0_SLVSTAT]
	puts [format "TWI0_SLVSTAT:		%04X" $data]

	set TWI0_SLVADDR 0x31001410
	set data [memread16_phys $TWI0_SLVADDR]
	puts [format "TWI0_SLVADDR:		%04X" $data]

	set TWI0_MSTRCTL 0x31001414
	set data [memread16_phys $TWI0_MSTRCTL]
	puts [format "TWI0_MSTRCTL:		%04X" $data]

	set TWI0_MSTRSTAT 0x31001418
	set data [memread16_phys $TWI0_MSTRSTAT]
	puts [format "TWI0_MSTRSTAT:		%04X" $data]

	set TWI0_MSTRADDR 0x3100141C
	set data [memread16_phys $TWI0_MSTRADDR]
	puts [format "TWI0_MSTRADDR:		%04X" $data]

	set TWI0_ISTAT 0x31001420
	set data [memread16_phys $TWI0_ISTAT]
	puts [format "TWI0_ISTAT:		%04X" $data]

	set TWI0_IMSK 0x31001424
	set data [memread16_phys $TWI0_IMSK]
	puts [format "TWI0_IMSK:		%04X" $data]

	set TWI0_FIFOCTL 0x31001428
	set data [memread16_phys $TWI0_FIFOCTL]
	puts [format "TWI0_FIFOCTL:		%04X" $data]

	set TWI0_FIFOSTAT 0x3100142C
	set data [memread16_phys $TWI0_FIFOSTAT]
	puts [format "TWI0_FIFOSTAT:		%04X" $data]

	set TWI0_TXDATA8 0x31001480
	set data [memread16_phys $TWI0_TXDATA8]
	puts [format "TWI0_TXDATA8:		%04X" $data]

	set TWI0_TXDATA16 0x31001484
	set data [memread16_phys $TWI0_TXDATA16]
	puts [format "TWI0_TXDATA16:		%04X" $data]

	set TWI0_RXDATA8 0x31001488
	set data [memread16_phys $TWI0_RXDATA8]
	puts [format "TWI0_RXDATA8:		%04X" $data]

	set TWI0_RXDATA16 0x3100148C
	set data [memread16_phys $TWI0_RXDATA16]
	puts [format "TWI0_RXDATA16:		%04X" $data]

}

proc show_TWI1 {} {
	set TWI1_CLKDIV 0x31001500
	set data [memread16_phys $TWI1_CLKDIV]
	puts [format "TWI1_CLKDIV:		%04X" $data]

	set TWI1_CTL 0x31001504
	set data [memread16_phys $TWI1_CTL]
	puts [format "TWI1_CTL:		%04X" $data]

	set TWI1_SLVCTL 0x31001508
	set data [memread16_phys $TWI1_SLVCTL]
	puts [format "TWI1_SLVCTL:		%04X" $data]

	set TWI1_SLVSTAT 0x3100150C
	set data [memread16_phys $TWI1_SLVSTAT]
	puts [format "TWI1_SLVSTAT:		%04X" $data]

	set TWI1_SLVADDR 0x31001510
	set data [memread16_phys $TWI1_SLVADDR]
	puts [format "TWI1_SLVADDR:		%04X" $data]

	set TWI1_MSTRCTL 0x31001514
	set data [memread16_phys $TWI1_MSTRCTL]
	puts [format "TWI1_MSTRCTL:		%04X" $data]

	set TWI1_MSTRSTAT 0x31001518
	set data [memread16_phys $TWI1_MSTRSTAT]
	puts [format "TWI1_MSTRSTAT:		%04X" $data]

	set TWI1_MSTRADDR 0x3100151C
	set data [memread16_phys $TWI1_MSTRADDR]
	puts [format "TWI1_MSTRADDR:		%04X" $data]

	set TWI1_ISTAT 0x31001520
	set data [memread16_phys $TWI1_ISTAT]
	puts [format "TWI1_ISTAT:		%04X" $data]

	set TWI1_IMSK 0x31001524
	set data [memread16_phys $TWI1_IMSK]
	puts [format "TWI1_IMSK:		%04X" $data]

	set TWI1_FIFOCTL 0x31001528
	set data [memread16_phys $TWI1_FIFOCTL]
	puts [format "TWI1_FIFOCTL:		%04X" $data]

	set TWI1_FIFOSTAT 0x3100152C
	set data [memread16_phys $TWI1_FIFOSTAT]
	puts [format "TWI1_FIFOSTAT:		%04X" $data]

	set TWI1_TXDATA8 0x31001580
	set data [memread16_phys $TWI1_TXDATA8]
	puts [format "TWI1_TXDATA8:		%04X" $data]

	set TWI1_TXDATA16 0x31001584
	set data [memread16_phys $TWI1_TXDATA16]
	puts [format "TWI1_TXDATA16:		%04X" $data]

	set TWI1_RXDATA8 0x31001588
	set data [memread16_phys $TWI1_RXDATA8]
	puts [format "TWI1_RXDATA8:		%04X" $data]

	set TWI1_RXDATA16 0x3100158C
	set data [memread16_phys $TWI1_RXDATA16]
	puts [format "TWI1_RXDATA16:		%04X" $data]

}

proc show_TWI2 {} {
	set TWI2_CLKDIV 0x31001600
	set data [memread16_phys $TWI2_CLKDIV]
	puts [format "TWI2_CLKDIV:		%04X" $data]

	set TWI2_CTL 0x31001604
	set data [memread16_phys $TWI2_CTL]
	puts [format "TWI2_CTL:		%04X" $data]

	set TWI2_SLVCTL 0x31001608
	set data [memread16_phys $TWI2_SLVCTL]
	puts [format "TWI2_SLVCTL:		%04X" $data]

	set TWI2_SLVSTAT 0x3100160C
	set data [memread16_phys $TWI2_SLVSTAT]
	puts [format "TWI2_SLVSTAT:		%04X" $data]

	set TWI2_SLVADDR 0x31001610
	set data [memread16_phys $TWI2_SLVADDR]
	puts [format "TWI2_SLVADDR:		%04X" $data]

	set TWI2_MSTRCTL 0x31001614
	set data [memread16_phys $TWI2_MSTRCTL]
	puts [format "TWI2_MSTRCTL:		%04X" $data]

	set TWI2_MSTRSTAT 0x31001618
	set data [memread16_phys $TWI2_MSTRSTAT]
	puts [format "TWI2_MSTRSTAT:		%04X" $data]

	set TWI2_MSTRADDR 0x3100161C
	set data [memread16_phys $TWI2_MSTRADDR]
	puts [format "TWI2_MSTRADDR:		%04X" $data]

	set TWI2_ISTAT 0x31001620
	set data [memread16_phys $TWI2_ISTAT]
	puts [format "TWI2_ISTAT:		%04X" $data]

	set TWI2_IMSK 0x31001624
	set data [memread16_phys $TWI2_IMSK]
	puts [format "TWI2_IMSK:		%04X" $data]

	set TWI2_FIFOCTL 0x31001628
	set data [memread16_phys $TWI2_FIFOCTL]
	puts [format "TWI2_FIFOCTL:		%04X" $data]

	set TWI2_FIFOSTAT 0x3100162C
	set data [memread16_phys $TWI2_FIFOSTAT]
	puts [format "TWI2_FIFOSTAT:		%04X" $data]

	set TWI2_TXDATA8 0x31001680
	set data [memread16_phys $TWI2_TXDATA8]
	puts [format "TWI2_TXDATA8:		%04X" $data]

	set TWI2_TXDATA16 0x31001684
	set data [memread16_phys $TWI2_TXDATA16]
	puts [format "TWI2_TXDATA16:		%04X" $data]

	set TWI2_RXDATA8 0x31001688
	set data [memread16_phys $TWI2_RXDATA8]
	puts [format "TWI2_RXDATA8:		%04X" $data]

	set TWI2_RXDATA16 0x3100168C
	set data [memread16_phys $TWI2_RXDATA16]
	puts [format "TWI2_RXDATA16:		%04X" $data]

}

proc show_TWI3 {} {
	set TWI3_CLKDIV 0x31001000
	set data [memread16_phys $TWI3_CLKDIV]
	puts [format "TWI3_CLKDIV:		%04X" $data]

	set TWI3_CTL 0x31001004
	set data [memread16_phys $TWI3_CTL]
	puts [format "TWI3_CTL:		%04X" $data]

	set TWI3_SLVCTL 0x31001008
	set data [memread16_phys $TWI3_SLVCTL]
	puts [format "TWI3_SLVCTL:		%04X" $data]

	set TWI3_SLVSTAT 0x3100100C
	set data [memread16_phys $TWI3_SLVSTAT]
	puts [format "TWI3_SLVSTAT:		%04X" $data]

	set TWI3_SLVADDR 0x31001010
	set data [memread16_phys $TWI3_SLVADDR]
	puts [format "TWI3_SLVADDR:		%04X" $data]

	set TWI3_MSTRCTL 0x31001014
	set data [memread16_phys $TWI3_MSTRCTL]
	puts [format "TWI3_MSTRCTL:		%04X" $data]

	set TWI3_MSTRSTAT 0x31001018
	set data [memread16_phys $TWI3_MSTRSTAT]
	puts [format "TWI3_MSTRSTAT:		%04X" $data]

	set TWI3_MSTRADDR 0x3100101C
	set data [memread16_phys $TWI3_MSTRADDR]
	puts [format "TWI3_MSTRADDR:		%04X" $data]

	set TWI3_ISTAT 0x31001020
	set data [memread16_phys $TWI3_ISTAT]
	puts [format "TWI3_ISTAT:		%04X" $data]

	set TWI3_IMSK 0x31001024
	set data [memread16_phys $TWI3_IMSK]
	puts [format "TWI3_IMSK:		%04X" $data]

	set TWI3_FIFOCTL 0x31001028
	set data [memread16_phys $TWI3_FIFOCTL]
	puts [format "TWI3_FIFOCTL:		%04X" $data]

	set TWI3_FIFOSTAT 0x3100102C
	set data [memread16_phys $TWI3_FIFOSTAT]
	puts [format "TWI3_FIFOSTAT:		%04X" $data]

	set TWI3_TXDATA8 0x31001080
	set data [memread16_phys $TWI3_TXDATA8]
	puts [format "TWI3_TXDATA8:		%04X" $data]

	set TWI3_TXDATA16 0x31001084
	set data [memread16_phys $TWI3_TXDATA16]
	puts [format "TWI3_TXDATA16:		%04X" $data]

	set TWI3_RXDATA8 0x31001088
	set data [memread16_phys $TWI3_RXDATA8]
	puts [format "TWI3_RXDATA8:		%04X" $data]

	set TWI3_RXDATA16 0x3100108C
	set data [memread16_phys $TWI3_RXDATA16]
	puts [format "TWI3_RXDATA16:		%04X" $data]

}

proc show_TWI4 {} {
	set TWI4_CLKDIV 0x31001100
	set data [memread16_phys $TWI4_CLKDIV]
	puts [format "TWI4_CLKDIV:		%04X" $data]

	set TWI4_CTL 0x31001104
	set data [memread16_phys $TWI4_CTL]
	puts [format "TWI4_CTL:		%04X" $data]

	set TWI4_SLVCTL 0x31001108
	set data [memread16_phys $TWI4_SLVCTL]
	puts [format "TWI4_SLVCTL:		%04X" $data]

	set TWI4_SLVSTAT 0x3100110C
	set data [memread16_phys $TWI4_SLVSTAT]
	puts [format "TWI4_SLVSTAT:		%04X" $data]

	set TWI4_SLVADDR 0x31001110
	set data [memread16_phys $TWI4_SLVADDR]
	puts [format "TWI4_SLVADDR:		%04X" $data]

	set TWI4_MSTRCTL 0x31001114
	set data [memread16_phys $TWI4_MSTRCTL]
	puts [format "TWI4_MSTRCTL:		%04X" $data]

	set TWI4_MSTRSTAT 0x31001118
	set data [memread16_phys $TWI4_MSTRSTAT]
	puts [format "TWI4_MSTRSTAT:		%04X" $data]

	set TWI4_MSTRADDR 0x3100111C
	set data [memread16_phys $TWI4_MSTRADDR]
	puts [format "TWI4_MSTRADDR:		%04X" $data]

	set TWI4_ISTAT 0x31001120
	set data [memread16_phys $TWI4_ISTAT]
	puts [format "TWI4_ISTAT:		%04X" $data]

	set TWI4_IMSK 0x31001124
	set data [memread16_phys $TWI4_IMSK]
	puts [format "TWI4_IMSK:		%04X" $data]

	set TWI4_FIFOCTL 0x31001128
	set data [memread16_phys $TWI4_FIFOCTL]
	puts [format "TWI4_FIFOCTL:		%04X" $data]

	set TWI4_FIFOSTAT 0x3100112C
	set data [memread16_phys $TWI4_FIFOSTAT]
	puts [format "TWI4_FIFOSTAT:		%04X" $data]

	set TWI4_TXDATA8 0x31001180
	set data [memread16_phys $TWI4_TXDATA8]
	puts [format "TWI4_TXDATA8:		%04X" $data]

	set TWI4_TXDATA16 0x31001184
	set data [memread16_phys $TWI4_TXDATA16]
	puts [format "TWI4_TXDATA16:		%04X" $data]

	set TWI4_RXDATA8 0x31001188
	set data [memread16_phys $TWI4_RXDATA8]
	puts [format "TWI4_RXDATA8:		%04X" $data]

	set TWI4_RXDATA16 0x3100118C
	set data [memread16_phys $TWI4_RXDATA16]
	puts [format "TWI4_RXDATA16:		%04X" $data]

}

proc show_TWI5 {} {
	set TWI5_CLKDIV 0x31001200
	set data [memread16_phys $TWI5_CLKDIV]
	puts [format "TWI5_CLKDIV:		%04X" $data]

	set TWI5_CTL 0x31001204
	set data [memread16_phys $TWI5_CTL]
	puts [format "TWI5_CTL:		%04X" $data]

	set TWI5_SLVCTL 0x31001208
	set data [memread16_phys $TWI5_SLVCTL]
	puts [format "TWI5_SLVCTL:		%04X" $data]

	set TWI5_SLVSTAT 0x3100120C
	set data [memread16_phys $TWI5_SLVSTAT]
	puts [format "TWI5_SLVSTAT:		%04X" $data]

	set TWI5_SLVADDR 0x31001210
	set data [memread16_phys $TWI5_SLVADDR]
	puts [format "TWI5_SLVADDR:		%04X" $data]

	set TWI5_MSTRCTL 0x31001214
	set data [memread16_phys $TWI5_MSTRCTL]
	puts [format "TWI5_MSTRCTL:		%04X" $data]

	set TWI5_MSTRSTAT 0x31001218
	set data [memread16_phys $TWI5_MSTRSTAT]
	puts [format "TWI5_MSTRSTAT:		%04X" $data]

	set TWI5_MSTRADDR 0x3100121C
	set data [memread16_phys $TWI5_MSTRADDR]
	puts [format "TWI5_MSTRADDR:		%04X" $data]

	set TWI5_ISTAT 0x31001220
	set data [memread16_phys $TWI5_ISTAT]
	puts [format "TWI5_ISTAT:		%04X" $data]

	set TWI5_IMSK 0x31001224
	set data [memread16_phys $TWI5_IMSK]
	puts [format "TWI5_IMSK:		%04X" $data]

	set TWI5_FIFOCTL 0x31001228
	set data [memread16_phys $TWI5_FIFOCTL]
	puts [format "TWI5_FIFOCTL:		%04X" $data]

	set TWI5_FIFOSTAT 0x3100122C
	set data [memread16_phys $TWI5_FIFOSTAT]
	puts [format "TWI5_FIFOSTAT:		%04X" $data]

	set TWI5_TXDATA8 0x31001280
	set data [memread16_phys $TWI5_TXDATA8]
	puts [format "TWI5_TXDATA8:		%04X" $data]

	set TWI5_TXDATA16 0x31001284
	set data [memread16_phys $TWI5_TXDATA16]
	puts [format "TWI5_TXDATA16:		%04X" $data]

	set TWI5_RXDATA8 0x31001288
	set data [memread16_phys $TWI5_RXDATA8]
	puts [format "TWI5_RXDATA8:		%04X" $data]

	set TWI5_RXDATA16 0x3100128C
	set data [memread16_phys $TWI5_RXDATA16]
	puts [format "TWI5_RXDATA16:		%04X" $data]

}

proc show_SPORT0 {} {
	set SPORT0_CTL_A 0x31002000
	set data [memread32_phys $SPORT0_CTL_A]
	puts [format "SPORT0_CTL_A:		%08X" $data]

	set SPORT0_DIV_A 0x31002004
	set data [memread32_phys $SPORT0_DIV_A]
	puts [format "SPORT0_DIV_A:		%08X" $data]

	set SPORT0_MCTL_A 0x31002008
	set data [memread32_phys $SPORT0_MCTL_A]
	puts [format "SPORT0_MCTL_A:		%08X" $data]

	set SPORT0_CS0_A 0x3100200C
	set data [memread32_phys $SPORT0_CS0_A]
	puts [format "SPORT0_CS0_A:		%08X" $data]

	set SPORT0_CS1_A 0x31002010
	set data [memread32_phys $SPORT0_CS1_A]
	puts [format "SPORT0_CS1_A:		%08X" $data]

	set SPORT0_CS2_A 0x31002014
	set data [memread32_phys $SPORT0_CS2_A]
	puts [format "SPORT0_CS2_A:		%08X" $data]

	set SPORT0_CS3_A 0x31002018
	set data [memread32_phys $SPORT0_CS3_A]
	puts [format "SPORT0_CS3_A:		%08X" $data]

	set SPORT0_ERR_A 0x31002020
	set data [memread32_phys $SPORT0_ERR_A]
	puts [format "SPORT0_ERR_A:		%08X" $data]

	set SPORT0_MSTAT_A 0x31002024
	set data [memread32_phys $SPORT0_MSTAT_A]
	puts [format "SPORT0_MSTAT_A:		%08X" $data]

	set SPORT0_CTL2_A 0x31002028
	set data [memread32_phys $SPORT0_CTL2_A]
	puts [format "SPORT0_CTL2_A:		%08X" $data]

	set SPORT0_TXPRI_A 0x31002040
	set data [memread32_phys $SPORT0_TXPRI_A]
	puts [format "SPORT0_TXPRI_A:		%08X" $data]

	set SPORT0_RXPRI_A 0x31002044
	set data [memread32_phys $SPORT0_RXPRI_A]
	puts [format "SPORT0_RXPRI_A:		%08X" $data]

	set SPORT0_TXSEC_A 0x31002048
	set data [memread32_phys $SPORT0_TXSEC_A]
	puts [format "SPORT0_TXSEC_A:		%08X" $data]

	set SPORT0_RXSEC_A 0x3100204C
	set data [memread32_phys $SPORT0_RXSEC_A]
	puts [format "SPORT0_RXSEC_A:		%08X" $data]

	set SPORT0_CTL_B 0x31002080
	set data [memread32_phys $SPORT0_CTL_B]
	puts [format "SPORT0_CTL_B:		%08X" $data]

	set SPORT0_DIV_B 0x31002084
	set data [memread32_phys $SPORT0_DIV_B]
	puts [format "SPORT0_DIV_B:		%08X" $data]

	set SPORT0_MCTL_B 0x31002088
	set data [memread32_phys $SPORT0_MCTL_B]
	puts [format "SPORT0_MCTL_B:		%08X" $data]

	set SPORT0_CS0_B 0x3100208C
	set data [memread32_phys $SPORT0_CS0_B]
	puts [format "SPORT0_CS0_B:		%08X" $data]

	set SPORT0_CS1_B 0x31002090
	set data [memread32_phys $SPORT0_CS1_B]
	puts [format "SPORT0_CS1_B:		%08X" $data]

	set SPORT0_CS2_B 0x31002094
	set data [memread32_phys $SPORT0_CS2_B]
	puts [format "SPORT0_CS2_B:		%08X" $data]

	set SPORT0_CS3_B 0x31002098
	set data [memread32_phys $SPORT0_CS3_B]
	puts [format "SPORT0_CS3_B:		%08X" $data]

	set SPORT0_ERR_B 0x310020A0
	set data [memread32_phys $SPORT0_ERR_B]
	puts [format "SPORT0_ERR_B:		%08X" $data]

	set SPORT0_MSTAT_B 0x310020A4
	set data [memread32_phys $SPORT0_MSTAT_B]
	puts [format "SPORT0_MSTAT_B:		%08X" $data]

	set SPORT0_CTL2_B 0x310020A8
	set data [memread32_phys $SPORT0_CTL2_B]
	puts [format "SPORT0_CTL2_B:		%08X" $data]

	set SPORT0_TXPRI_B 0x310020C0
	set data [memread32_phys $SPORT0_TXPRI_B]
	puts [format "SPORT0_TXPRI_B:		%08X" $data]

	set SPORT0_RXPRI_B 0x310020C4
	set data [memread32_phys $SPORT0_RXPRI_B]
	puts [format "SPORT0_RXPRI_B:		%08X" $data]

	set SPORT0_TXSEC_B 0x310020C8
	set data [memread32_phys $SPORT0_TXSEC_B]
	puts [format "SPORT0_TXSEC_B:		%08X" $data]

	set SPORT0_RXSEC_B 0x310020CC
	set data [memread32_phys $SPORT0_RXSEC_B]
	puts [format "SPORT0_RXSEC_B:		%08X" $data]

}

proc show_SPORT1 {} {
	set SPORT1_CTL_A 0x31002100
	set data [memread32_phys $SPORT1_CTL_A]
	puts [format "SPORT1_CTL_A:		%08X" $data]

	set SPORT1_DIV_A 0x31002104
	set data [memread32_phys $SPORT1_DIV_A]
	puts [format "SPORT1_DIV_A:		%08X" $data]

	set SPORT1_MCTL_A 0x31002108
	set data [memread32_phys $SPORT1_MCTL_A]
	puts [format "SPORT1_MCTL_A:		%08X" $data]

	set SPORT1_CS0_A 0x3100210C
	set data [memread32_phys $SPORT1_CS0_A]
	puts [format "SPORT1_CS0_A:		%08X" $data]

	set SPORT1_CS1_A 0x31002110
	set data [memread32_phys $SPORT1_CS1_A]
	puts [format "SPORT1_CS1_A:		%08X" $data]

	set SPORT1_CS2_A 0x31002114
	set data [memread32_phys $SPORT1_CS2_A]
	puts [format "SPORT1_CS2_A:		%08X" $data]

	set SPORT1_CS3_A 0x31002118
	set data [memread32_phys $SPORT1_CS3_A]
	puts [format "SPORT1_CS3_A:		%08X" $data]

	set SPORT1_ERR_A 0x31002120
	set data [memread32_phys $SPORT1_ERR_A]
	puts [format "SPORT1_ERR_A:		%08X" $data]

	set SPORT1_MSTAT_A 0x31002124
	set data [memread32_phys $SPORT1_MSTAT_A]
	puts [format "SPORT1_MSTAT_A:		%08X" $data]

	set SPORT1_CTL2_A 0x31002128
	set data [memread32_phys $SPORT1_CTL2_A]
	puts [format "SPORT1_CTL2_A:		%08X" $data]

	set SPORT1_TXPRI_A 0x31002140
	set data [memread32_phys $SPORT1_TXPRI_A]
	puts [format "SPORT1_TXPRI_A:		%08X" $data]

	set SPORT1_RXPRI_A 0x31002144
	set data [memread32_phys $SPORT1_RXPRI_A]
	puts [format "SPORT1_RXPRI_A:		%08X" $data]

	set SPORT1_TXSEC_A 0x31002148
	set data [memread32_phys $SPORT1_TXSEC_A]
	puts [format "SPORT1_TXSEC_A:		%08X" $data]

	set SPORT1_RXSEC_A 0x3100214C
	set data [memread32_phys $SPORT1_RXSEC_A]
	puts [format "SPORT1_RXSEC_A:		%08X" $data]

	set SPORT1_CTL_B 0x31002180
	set data [memread32_phys $SPORT1_CTL_B]
	puts [format "SPORT1_CTL_B:		%08X" $data]

	set SPORT1_DIV_B 0x31002184
	set data [memread32_phys $SPORT1_DIV_B]
	puts [format "SPORT1_DIV_B:		%08X" $data]

	set SPORT1_MCTL_B 0x31002188
	set data [memread32_phys $SPORT1_MCTL_B]
	puts [format "SPORT1_MCTL_B:		%08X" $data]

	set SPORT1_CS0_B 0x3100218C
	set data [memread32_phys $SPORT1_CS0_B]
	puts [format "SPORT1_CS0_B:		%08X" $data]

	set SPORT1_CS1_B 0x31002190
	set data [memread32_phys $SPORT1_CS1_B]
	puts [format "SPORT1_CS1_B:		%08X" $data]

	set SPORT1_CS2_B 0x31002194
	set data [memread32_phys $SPORT1_CS2_B]
	puts [format "SPORT1_CS2_B:		%08X" $data]

	set SPORT1_CS3_B 0x31002198
	set data [memread32_phys $SPORT1_CS3_B]
	puts [format "SPORT1_CS3_B:		%08X" $data]

	set SPORT1_ERR_B 0x310021A0
	set data [memread32_phys $SPORT1_ERR_B]
	puts [format "SPORT1_ERR_B:		%08X" $data]

	set SPORT1_MSTAT_B 0x310021A4
	set data [memread32_phys $SPORT1_MSTAT_B]
	puts [format "SPORT1_MSTAT_B:		%08X" $data]

	set SPORT1_CTL2_B 0x310021A8
	set data [memread32_phys $SPORT1_CTL2_B]
	puts [format "SPORT1_CTL2_B:		%08X" $data]

	set SPORT1_TXPRI_B 0x310021C0
	set data [memread32_phys $SPORT1_TXPRI_B]
	puts [format "SPORT1_TXPRI_B:		%08X" $data]

	set SPORT1_RXPRI_B 0x310021C4
	set data [memread32_phys $SPORT1_RXPRI_B]
	puts [format "SPORT1_RXPRI_B:		%08X" $data]

	set SPORT1_TXSEC_B 0x310021C8
	set data [memread32_phys $SPORT1_TXSEC_B]
	puts [format "SPORT1_TXSEC_B:		%08X" $data]

	set SPORT1_RXSEC_B 0x310021CC
	set data [memread32_phys $SPORT1_RXSEC_B]
	puts [format "SPORT1_RXSEC_B:		%08X" $data]

}

proc show_SPORT2 {} {
	set SPORT2_CTL_A 0x31002200
	set data [memread32_phys $SPORT2_CTL_A]
	puts [format "SPORT2_CTL_A:		%08X" $data]

	set SPORT2_DIV_A 0x31002204
	set data [memread32_phys $SPORT2_DIV_A]
	puts [format "SPORT2_DIV_A:		%08X" $data]

	set SPORT2_MCTL_A 0x31002208
	set data [memread32_phys $SPORT2_MCTL_A]
	puts [format "SPORT2_MCTL_A:		%08X" $data]

	set SPORT2_CS0_A 0x3100220C
	set data [memread32_phys $SPORT2_CS0_A]
	puts [format "SPORT2_CS0_A:		%08X" $data]

	set SPORT2_CS1_A 0x31002210
	set data [memread32_phys $SPORT2_CS1_A]
	puts [format "SPORT2_CS1_A:		%08X" $data]

	set SPORT2_CS2_A 0x31002214
	set data [memread32_phys $SPORT2_CS2_A]
	puts [format "SPORT2_CS2_A:		%08X" $data]

	set SPORT2_CS3_A 0x31002218
	set data [memread32_phys $SPORT2_CS3_A]
	puts [format "SPORT2_CS3_A:		%08X" $data]

	set SPORT2_ERR_A 0x31002220
	set data [memread32_phys $SPORT2_ERR_A]
	puts [format "SPORT2_ERR_A:		%08X" $data]

	set SPORT2_MSTAT_A 0x31002224
	set data [memread32_phys $SPORT2_MSTAT_A]
	puts [format "SPORT2_MSTAT_A:		%08X" $data]

	set SPORT2_CTL2_A 0x31002228
	set data [memread32_phys $SPORT2_CTL2_A]
	puts [format "SPORT2_CTL2_A:		%08X" $data]

	set SPORT2_TXPRI_A 0x31002240
	set data [memread32_phys $SPORT2_TXPRI_A]
	puts [format "SPORT2_TXPRI_A:		%08X" $data]

	set SPORT2_RXPRI_A 0x31002244
	set data [memread32_phys $SPORT2_RXPRI_A]
	puts [format "SPORT2_RXPRI_A:		%08X" $data]

	set SPORT2_TXSEC_A 0x31002248
	set data [memread32_phys $SPORT2_TXSEC_A]
	puts [format "SPORT2_TXSEC_A:		%08X" $data]

	set SPORT2_RXSEC_A 0x3100224C
	set data [memread32_phys $SPORT2_RXSEC_A]
	puts [format "SPORT2_RXSEC_A:		%08X" $data]

	set SPORT2_CTL_B 0x31002280
	set data [memread32_phys $SPORT2_CTL_B]
	puts [format "SPORT2_CTL_B:		%08X" $data]

	set SPORT2_DIV_B 0x31002284
	set data [memread32_phys $SPORT2_DIV_B]
	puts [format "SPORT2_DIV_B:		%08X" $data]

	set SPORT2_MCTL_B 0x31002288
	set data [memread32_phys $SPORT2_MCTL_B]
	puts [format "SPORT2_MCTL_B:		%08X" $data]

	set SPORT2_CS0_B 0x3100228C
	set data [memread32_phys $SPORT2_CS0_B]
	puts [format "SPORT2_CS0_B:		%08X" $data]

	set SPORT2_CS1_B 0x31002290
	set data [memread32_phys $SPORT2_CS1_B]
	puts [format "SPORT2_CS1_B:		%08X" $data]

	set SPORT2_CS2_B 0x31002294
	set data [memread32_phys $SPORT2_CS2_B]
	puts [format "SPORT2_CS2_B:		%08X" $data]

	set SPORT2_CS3_B 0x31002298
	set data [memread32_phys $SPORT2_CS3_B]
	puts [format "SPORT2_CS3_B:		%08X" $data]

	set SPORT2_ERR_B 0x310022A0
	set data [memread32_phys $SPORT2_ERR_B]
	puts [format "SPORT2_ERR_B:		%08X" $data]

	set SPORT2_MSTAT_B 0x310022A4
	set data [memread32_phys $SPORT2_MSTAT_B]
	puts [format "SPORT2_MSTAT_B:		%08X" $data]

	set SPORT2_CTL2_B 0x310022A8
	set data [memread32_phys $SPORT2_CTL2_B]
	puts [format "SPORT2_CTL2_B:		%08X" $data]

	set SPORT2_TXPRI_B 0x310022C0
	set data [memread32_phys $SPORT2_TXPRI_B]
	puts [format "SPORT2_TXPRI_B:		%08X" $data]

	set SPORT2_RXPRI_B 0x310022C4
	set data [memread32_phys $SPORT2_RXPRI_B]
	puts [format "SPORT2_RXPRI_B:		%08X" $data]

	set SPORT2_TXSEC_B 0x310022C8
	set data [memread32_phys $SPORT2_TXSEC_B]
	puts [format "SPORT2_TXSEC_B:		%08X" $data]

	set SPORT2_RXSEC_B 0x310022CC
	set data [memread32_phys $SPORT2_RXSEC_B]
	puts [format "SPORT2_RXSEC_B:		%08X" $data]

}

proc show_SPORT3 {} {
	set SPORT3_CTL_A 0x31002300
	set data [memread32_phys $SPORT3_CTL_A]
	puts [format "SPORT3_CTL_A:		%08X" $data]

	set SPORT3_DIV_A 0x31002304
	set data [memread32_phys $SPORT3_DIV_A]
	puts [format "SPORT3_DIV_A:		%08X" $data]

	set SPORT3_MCTL_A 0x31002308
	set data [memread32_phys $SPORT3_MCTL_A]
	puts [format "SPORT3_MCTL_A:		%08X" $data]

	set SPORT3_CS0_A 0x3100230C
	set data [memread32_phys $SPORT3_CS0_A]
	puts [format "SPORT3_CS0_A:		%08X" $data]

	set SPORT3_CS1_A 0x31002310
	set data [memread32_phys $SPORT3_CS1_A]
	puts [format "SPORT3_CS1_A:		%08X" $data]

	set SPORT3_CS2_A 0x31002314
	set data [memread32_phys $SPORT3_CS2_A]
	puts [format "SPORT3_CS2_A:		%08X" $data]

	set SPORT3_CS3_A 0x31002318
	set data [memread32_phys $SPORT3_CS3_A]
	puts [format "SPORT3_CS3_A:		%08X" $data]

	set SPORT3_ERR_A 0x31002320
	set data [memread32_phys $SPORT3_ERR_A]
	puts [format "SPORT3_ERR_A:		%08X" $data]

	set SPORT3_MSTAT_A 0x31002324
	set data [memread32_phys $SPORT3_MSTAT_A]
	puts [format "SPORT3_MSTAT_A:		%08X" $data]

	set SPORT3_CTL2_A 0x31002328
	set data [memread32_phys $SPORT3_CTL2_A]
	puts [format "SPORT3_CTL2_A:		%08X" $data]

	set SPORT3_TXPRI_A 0x31002340
	set data [memread32_phys $SPORT3_TXPRI_A]
	puts [format "SPORT3_TXPRI_A:		%08X" $data]

	set SPORT3_RXPRI_A 0x31002344
	set data [memread32_phys $SPORT3_RXPRI_A]
	puts [format "SPORT3_RXPRI_A:		%08X" $data]

	set SPORT3_TXSEC_A 0x31002348
	set data [memread32_phys $SPORT3_TXSEC_A]
	puts [format "SPORT3_TXSEC_A:		%08X" $data]

	set SPORT3_RXSEC_A 0x3100234C
	set data [memread32_phys $SPORT3_RXSEC_A]
	puts [format "SPORT3_RXSEC_A:		%08X" $data]

	set SPORT3_CTL_B 0x31002380
	set data [memread32_phys $SPORT3_CTL_B]
	puts [format "SPORT3_CTL_B:		%08X" $data]

	set SPORT3_DIV_B 0x31002384
	set data [memread32_phys $SPORT3_DIV_B]
	puts [format "SPORT3_DIV_B:		%08X" $data]

	set SPORT3_MCTL_B 0x31002388
	set data [memread32_phys $SPORT3_MCTL_B]
	puts [format "SPORT3_MCTL_B:		%08X" $data]

	set SPORT3_CS0_B 0x3100238C
	set data [memread32_phys $SPORT3_CS0_B]
	puts [format "SPORT3_CS0_B:		%08X" $data]

	set SPORT3_CS1_B 0x31002390
	set data [memread32_phys $SPORT3_CS1_B]
	puts [format "SPORT3_CS1_B:		%08X" $data]

	set SPORT3_CS2_B 0x31002394
	set data [memread32_phys $SPORT3_CS2_B]
	puts [format "SPORT3_CS2_B:		%08X" $data]

	set SPORT3_CS3_B 0x31002398
	set data [memread32_phys $SPORT3_CS3_B]
	puts [format "SPORT3_CS3_B:		%08X" $data]

	set SPORT3_ERR_B 0x310023A0
	set data [memread32_phys $SPORT3_ERR_B]
	puts [format "SPORT3_ERR_B:		%08X" $data]

	set SPORT3_MSTAT_B 0x310023A4
	set data [memread32_phys $SPORT3_MSTAT_B]
	puts [format "SPORT3_MSTAT_B:		%08X" $data]

	set SPORT3_CTL2_B 0x310023A8
	set data [memread32_phys $SPORT3_CTL2_B]
	puts [format "SPORT3_CTL2_B:		%08X" $data]

	set SPORT3_TXPRI_B 0x310023C0
	set data [memread32_phys $SPORT3_TXPRI_B]
	puts [format "SPORT3_TXPRI_B:		%08X" $data]

	set SPORT3_RXPRI_B 0x310023C4
	set data [memread32_phys $SPORT3_RXPRI_B]
	puts [format "SPORT3_RXPRI_B:		%08X" $data]

	set SPORT3_TXSEC_B 0x310023C8
	set data [memread32_phys $SPORT3_TXSEC_B]
	puts [format "SPORT3_TXSEC_B:		%08X" $data]

	set SPORT3_RXSEC_B 0x310023CC
	set data [memread32_phys $SPORT3_RXSEC_B]
	puts [format "SPORT3_RXSEC_B:		%08X" $data]

}

proc show_SPORT4 {} {
	set SPORT4_CTL_A 0x31002400
	set data [memread32_phys $SPORT4_CTL_A]
	puts [format "SPORT4_CTL_A:		%08X" $data]

	set SPORT4_DIV_A 0x31002404
	set data [memread32_phys $SPORT4_DIV_A]
	puts [format "SPORT4_DIV_A:		%08X" $data]

	set SPORT4_MCTL_A 0x31002408
	set data [memread32_phys $SPORT4_MCTL_A]
	puts [format "SPORT4_MCTL_A:		%08X" $data]

	set SPORT4_CS0_A 0x3100240C
	set data [memread32_phys $SPORT4_CS0_A]
	puts [format "SPORT4_CS0_A:		%08X" $data]

	set SPORT4_CS1_A 0x31002410
	set data [memread32_phys $SPORT4_CS1_A]
	puts [format "SPORT4_CS1_A:		%08X" $data]

	set SPORT4_CS2_A 0x31002414
	set data [memread32_phys $SPORT4_CS2_A]
	puts [format "SPORT4_CS2_A:		%08X" $data]

	set SPORT4_CS3_A 0x31002418
	set data [memread32_phys $SPORT4_CS3_A]
	puts [format "SPORT4_CS3_A:		%08X" $data]

	set SPORT4_ERR_A 0x31002420
	set data [memread32_phys $SPORT4_ERR_A]
	puts [format "SPORT4_ERR_A:		%08X" $data]

	set SPORT4_MSTAT_A 0x31002424
	set data [memread32_phys $SPORT4_MSTAT_A]
	puts [format "SPORT4_MSTAT_A:		%08X" $data]

	set SPORT4_CTL2_A 0x31002428
	set data [memread32_phys $SPORT4_CTL2_A]
	puts [format "SPORT4_CTL2_A:		%08X" $data]

	set SPORT4_TXPRI_A 0x31002440
	set data [memread32_phys $SPORT4_TXPRI_A]
	puts [format "SPORT4_TXPRI_A:		%08X" $data]

	set SPORT4_RXPRI_A 0x31002444
	set data [memread32_phys $SPORT4_RXPRI_A]
	puts [format "SPORT4_RXPRI_A:		%08X" $data]

	set SPORT4_TXSEC_A 0x31002448
	set data [memread32_phys $SPORT4_TXSEC_A]
	puts [format "SPORT4_TXSEC_A:		%08X" $data]

	set SPORT4_RXSEC_A 0x3100244C
	set data [memread32_phys $SPORT4_RXSEC_A]
	puts [format "SPORT4_RXSEC_A:		%08X" $data]

	set SPORT4_CTL_B 0x31002480
	set data [memread32_phys $SPORT4_CTL_B]
	puts [format "SPORT4_CTL_B:		%08X" $data]

	set SPORT4_DIV_B 0x31002484
	set data [memread32_phys $SPORT4_DIV_B]
	puts [format "SPORT4_DIV_B:		%08X" $data]

	set SPORT4_MCTL_B 0x31002488
	set data [memread32_phys $SPORT4_MCTL_B]
	puts [format "SPORT4_MCTL_B:		%08X" $data]

	set SPORT4_CS0_B 0x3100248C
	set data [memread32_phys $SPORT4_CS0_B]
	puts [format "SPORT4_CS0_B:		%08X" $data]

	set SPORT4_CS1_B 0x31002490
	set data [memread32_phys $SPORT4_CS1_B]
	puts [format "SPORT4_CS1_B:		%08X" $data]

	set SPORT4_CS2_B 0x31002494
	set data [memread32_phys $SPORT4_CS2_B]
	puts [format "SPORT4_CS2_B:		%08X" $data]

	set SPORT4_CS3_B 0x31002498
	set data [memread32_phys $SPORT4_CS3_B]
	puts [format "SPORT4_CS3_B:		%08X" $data]

	set SPORT4_ERR_B 0x310024A0
	set data [memread32_phys $SPORT4_ERR_B]
	puts [format "SPORT4_ERR_B:		%08X" $data]

	set SPORT4_MSTAT_B 0x310024A4
	set data [memread32_phys $SPORT4_MSTAT_B]
	puts [format "SPORT4_MSTAT_B:		%08X" $data]

	set SPORT4_CTL2_B 0x310024A8
	set data [memread32_phys $SPORT4_CTL2_B]
	puts [format "SPORT4_CTL2_B:		%08X" $data]

	set SPORT4_TXPRI_B 0x310024C0
	set data [memread32_phys $SPORT4_TXPRI_B]
	puts [format "SPORT4_TXPRI_B:		%08X" $data]

	set SPORT4_RXPRI_B 0x310024C4
	set data [memread32_phys $SPORT4_RXPRI_B]
	puts [format "SPORT4_RXPRI_B:		%08X" $data]

	set SPORT4_TXSEC_B 0x310024C8
	set data [memread32_phys $SPORT4_TXSEC_B]
	puts [format "SPORT4_TXSEC_B:		%08X" $data]

	set SPORT4_RXSEC_B 0x310024CC
	set data [memread32_phys $SPORT4_RXSEC_B]
	puts [format "SPORT4_RXSEC_B:		%08X" $data]

}

proc show_SPORT5 {} {
	set SPORT5_CTL_A 0x31002500
	set data [memread32_phys $SPORT5_CTL_A]
	puts [format "SPORT5_CTL_A:		%08X" $data]

	set SPORT5_DIV_A 0x31002504
	set data [memread32_phys $SPORT5_DIV_A]
	puts [format "SPORT5_DIV_A:		%08X" $data]

	set SPORT5_MCTL_A 0x31002508
	set data [memread32_phys $SPORT5_MCTL_A]
	puts [format "SPORT5_MCTL_A:		%08X" $data]

	set SPORT5_CS0_A 0x3100250C
	set data [memread32_phys $SPORT5_CS0_A]
	puts [format "SPORT5_CS0_A:		%08X" $data]

	set SPORT5_CS1_A 0x31002510
	set data [memread32_phys $SPORT5_CS1_A]
	puts [format "SPORT5_CS1_A:		%08X" $data]

	set SPORT5_CS2_A 0x31002514
	set data [memread32_phys $SPORT5_CS2_A]
	puts [format "SPORT5_CS2_A:		%08X" $data]

	set SPORT5_CS3_A 0x31002518
	set data [memread32_phys $SPORT5_CS3_A]
	puts [format "SPORT5_CS3_A:		%08X" $data]

	set SPORT5_ERR_A 0x31002520
	set data [memread32_phys $SPORT5_ERR_A]
	puts [format "SPORT5_ERR_A:		%08X" $data]

	set SPORT5_MSTAT_A 0x31002524
	set data [memread32_phys $SPORT5_MSTAT_A]
	puts [format "SPORT5_MSTAT_A:		%08X" $data]

	set SPORT5_CTL2_A 0x31002528
	set data [memread32_phys $SPORT5_CTL2_A]
	puts [format "SPORT5_CTL2_A:		%08X" $data]

	set SPORT5_TXPRI_A 0x31002540
	set data [memread32_phys $SPORT5_TXPRI_A]
	puts [format "SPORT5_TXPRI_A:		%08X" $data]

	set SPORT5_RXPRI_A 0x31002544
	set data [memread32_phys $SPORT5_RXPRI_A]
	puts [format "SPORT5_RXPRI_A:		%08X" $data]

	set SPORT5_TXSEC_A 0x31002548
	set data [memread32_phys $SPORT5_TXSEC_A]
	puts [format "SPORT5_TXSEC_A:		%08X" $data]

	set SPORT5_RXSEC_A 0x3100254C
	set data [memread32_phys $SPORT5_RXSEC_A]
	puts [format "SPORT5_RXSEC_A:		%08X" $data]

	set SPORT5_CTL_B 0x31002580
	set data [memread32_phys $SPORT5_CTL_B]
	puts [format "SPORT5_CTL_B:		%08X" $data]

	set SPORT5_DIV_B 0x31002584
	set data [memread32_phys $SPORT5_DIV_B]
	puts [format "SPORT5_DIV_B:		%08X" $data]

	set SPORT5_MCTL_B 0x31002588
	set data [memread32_phys $SPORT5_MCTL_B]
	puts [format "SPORT5_MCTL_B:		%08X" $data]

	set SPORT5_CS0_B 0x3100258C
	set data [memread32_phys $SPORT5_CS0_B]
	puts [format "SPORT5_CS0_B:		%08X" $data]

	set SPORT5_CS1_B 0x31002590
	set data [memread32_phys $SPORT5_CS1_B]
	puts [format "SPORT5_CS1_B:		%08X" $data]

	set SPORT5_CS2_B 0x31002594
	set data [memread32_phys $SPORT5_CS2_B]
	puts [format "SPORT5_CS2_B:		%08X" $data]

	set SPORT5_CS3_B 0x31002598
	set data [memread32_phys $SPORT5_CS3_B]
	puts [format "SPORT5_CS3_B:		%08X" $data]

	set SPORT5_ERR_B 0x310025A0
	set data [memread32_phys $SPORT5_ERR_B]
	puts [format "SPORT5_ERR_B:		%08X" $data]

	set SPORT5_MSTAT_B 0x310025A4
	set data [memread32_phys $SPORT5_MSTAT_B]
	puts [format "SPORT5_MSTAT_B:		%08X" $data]

	set SPORT5_CTL2_B 0x310025A8
	set data [memread32_phys $SPORT5_CTL2_B]
	puts [format "SPORT5_CTL2_B:		%08X" $data]

	set SPORT5_TXPRI_B 0x310025C0
	set data [memread32_phys $SPORT5_TXPRI_B]
	puts [format "SPORT5_TXPRI_B:		%08X" $data]

	set SPORT5_RXPRI_B 0x310025C4
	set data [memread32_phys $SPORT5_RXPRI_B]
	puts [format "SPORT5_RXPRI_B:		%08X" $data]

	set SPORT5_TXSEC_B 0x310025C8
	set data [memread32_phys $SPORT5_TXSEC_B]
	puts [format "SPORT5_TXSEC_B:		%08X" $data]

	set SPORT5_RXSEC_B 0x310025CC
	set data [memread32_phys $SPORT5_RXSEC_B]
	puts [format "SPORT5_RXSEC_B:		%08X" $data]

}

proc show_SPORT6 {} {
	set SPORT6_CTL_A 0x31002600
	set data [memread32_phys $SPORT6_CTL_A]
	puts [format "SPORT6_CTL_A:		%08X" $data]

	set SPORT6_DIV_A 0x31002604
	set data [memread32_phys $SPORT6_DIV_A]
	puts [format "SPORT6_DIV_A:		%08X" $data]

	set SPORT6_MCTL_A 0x31002608
	set data [memread32_phys $SPORT6_MCTL_A]
	puts [format "SPORT6_MCTL_A:		%08X" $data]

	set SPORT6_CS0_A 0x3100260C
	set data [memread32_phys $SPORT6_CS0_A]
	puts [format "SPORT6_CS0_A:		%08X" $data]

	set SPORT6_CS1_A 0x31002610
	set data [memread32_phys $SPORT6_CS1_A]
	puts [format "SPORT6_CS1_A:		%08X" $data]

	set SPORT6_CS2_A 0x31002614
	set data [memread32_phys $SPORT6_CS2_A]
	puts [format "SPORT6_CS2_A:		%08X" $data]

	set SPORT6_CS3_A 0x31002618
	set data [memread32_phys $SPORT6_CS3_A]
	puts [format "SPORT6_CS3_A:		%08X" $data]

	set SPORT6_ERR_A 0x31002620
	set data [memread32_phys $SPORT6_ERR_A]
	puts [format "SPORT6_ERR_A:		%08X" $data]

	set SPORT6_MSTAT_A 0x31002624
	set data [memread32_phys $SPORT6_MSTAT_A]
	puts [format "SPORT6_MSTAT_A:		%08X" $data]

	set SPORT6_CTL2_A 0x31002628
	set data [memread32_phys $SPORT6_CTL2_A]
	puts [format "SPORT6_CTL2_A:		%08X" $data]

	set SPORT6_TXPRI_A 0x31002640
	set data [memread32_phys $SPORT6_TXPRI_A]
	puts [format "SPORT6_TXPRI_A:		%08X" $data]

	set SPORT6_RXPRI_A 0x31002644
	set data [memread32_phys $SPORT6_RXPRI_A]
	puts [format "SPORT6_RXPRI_A:		%08X" $data]

	set SPORT6_TXSEC_A 0x31002648
	set data [memread32_phys $SPORT6_TXSEC_A]
	puts [format "SPORT6_TXSEC_A:		%08X" $data]

	set SPORT6_RXSEC_A 0x3100264C
	set data [memread32_phys $SPORT6_RXSEC_A]
	puts [format "SPORT6_RXSEC_A:		%08X" $data]

	set SPORT6_CTL_B 0x31002680
	set data [memread32_phys $SPORT6_CTL_B]
	puts [format "SPORT6_CTL_B:		%08X" $data]

	set SPORT6_DIV_B 0x31002684
	set data [memread32_phys $SPORT6_DIV_B]
	puts [format "SPORT6_DIV_B:		%08X" $data]

	set SPORT6_MCTL_B 0x31002688
	set data [memread32_phys $SPORT6_MCTL_B]
	puts [format "SPORT6_MCTL_B:		%08X" $data]

	set SPORT6_CS0_B 0x3100268C
	set data [memread32_phys $SPORT6_CS0_B]
	puts [format "SPORT6_CS0_B:		%08X" $data]

	set SPORT6_CS1_B 0x31002690
	set data [memread32_phys $SPORT6_CS1_B]
	puts [format "SPORT6_CS1_B:		%08X" $data]

	set SPORT6_CS2_B 0x31002694
	set data [memread32_phys $SPORT6_CS2_B]
	puts [format "SPORT6_CS2_B:		%08X" $data]

	set SPORT6_CS3_B 0x31002698
	set data [memread32_phys $SPORT6_CS3_B]
	puts [format "SPORT6_CS3_B:		%08X" $data]

	set SPORT6_ERR_B 0x310026A0
	set data [memread32_phys $SPORT6_ERR_B]
	puts [format "SPORT6_ERR_B:		%08X" $data]

	set SPORT6_MSTAT_B 0x310026A4
	set data [memread32_phys $SPORT6_MSTAT_B]
	puts [format "SPORT6_MSTAT_B:		%08X" $data]

	set SPORT6_CTL2_B 0x310026A8
	set data [memread32_phys $SPORT6_CTL2_B]
	puts [format "SPORT6_CTL2_B:		%08X" $data]

	set SPORT6_TXPRI_B 0x310026C0
	set data [memread32_phys $SPORT6_TXPRI_B]
	puts [format "SPORT6_TXPRI_B:		%08X" $data]

	set SPORT6_RXPRI_B 0x310026C4
	set data [memread32_phys $SPORT6_RXPRI_B]
	puts [format "SPORT6_RXPRI_B:		%08X" $data]

	set SPORT6_TXSEC_B 0x310026C8
	set data [memread32_phys $SPORT6_TXSEC_B]
	puts [format "SPORT6_TXSEC_B:		%08X" $data]

	set SPORT6_RXSEC_B 0x310026CC
	set data [memread32_phys $SPORT6_RXSEC_B]
	puts [format "SPORT6_RXSEC_B:		%08X" $data]

}

proc show_SPORT7 {} {
	set SPORT7_CTL_A 0x31002700
	set data [memread32_phys $SPORT7_CTL_A]
	puts [format "SPORT7_CTL_A:		%08X" $data]

	set SPORT7_DIV_A 0x31002704
	set data [memread32_phys $SPORT7_DIV_A]
	puts [format "SPORT7_DIV_A:		%08X" $data]

	set SPORT7_MCTL_A 0x31002708
	set data [memread32_phys $SPORT7_MCTL_A]
	puts [format "SPORT7_MCTL_A:		%08X" $data]

	set SPORT7_CS0_A 0x3100270C
	set data [memread32_phys $SPORT7_CS0_A]
	puts [format "SPORT7_CS0_A:		%08X" $data]

	set SPORT7_CS1_A 0x31002710
	set data [memread32_phys $SPORT7_CS1_A]
	puts [format "SPORT7_CS1_A:		%08X" $data]

	set SPORT7_CS2_A 0x31002714
	set data [memread32_phys $SPORT7_CS2_A]
	puts [format "SPORT7_CS2_A:		%08X" $data]

	set SPORT7_CS3_A 0x31002718
	set data [memread32_phys $SPORT7_CS3_A]
	puts [format "SPORT7_CS3_A:		%08X" $data]

	set SPORT7_ERR_A 0x31002720
	set data [memread32_phys $SPORT7_ERR_A]
	puts [format "SPORT7_ERR_A:		%08X" $data]

	set SPORT7_MSTAT_A 0x31002724
	set data [memread32_phys $SPORT7_MSTAT_A]
	puts [format "SPORT7_MSTAT_A:		%08X" $data]

	set SPORT7_CTL2_A 0x31002728
	set data [memread32_phys $SPORT7_CTL2_A]
	puts [format "SPORT7_CTL2_A:		%08X" $data]

	set SPORT7_TXPRI_A 0x31002740
	set data [memread32_phys $SPORT7_TXPRI_A]
	puts [format "SPORT7_TXPRI_A:		%08X" $data]

	set SPORT7_RXPRI_A 0x31002744
	set data [memread32_phys $SPORT7_RXPRI_A]
	puts [format "SPORT7_RXPRI_A:		%08X" $data]

	set SPORT7_TXSEC_A 0x31002748
	set data [memread32_phys $SPORT7_TXSEC_A]
	puts [format "SPORT7_TXSEC_A:		%08X" $data]

	set SPORT7_RXSEC_A 0x3100274C
	set data [memread32_phys $SPORT7_RXSEC_A]
	puts [format "SPORT7_RXSEC_A:		%08X" $data]

	set SPORT7_CTL_B 0x31002780
	set data [memread32_phys $SPORT7_CTL_B]
	puts [format "SPORT7_CTL_B:		%08X" $data]

	set SPORT7_DIV_B 0x31002784
	set data [memread32_phys $SPORT7_DIV_B]
	puts [format "SPORT7_DIV_B:		%08X" $data]

	set SPORT7_MCTL_B 0x31002788
	set data [memread32_phys $SPORT7_MCTL_B]
	puts [format "SPORT7_MCTL_B:		%08X" $data]

	set SPORT7_CS0_B 0x3100278C
	set data [memread32_phys $SPORT7_CS0_B]
	puts [format "SPORT7_CS0_B:		%08X" $data]

	set SPORT7_CS1_B 0x31002790
	set data [memread32_phys $SPORT7_CS1_B]
	puts [format "SPORT7_CS1_B:		%08X" $data]

	set SPORT7_CS2_B 0x31002794
	set data [memread32_phys $SPORT7_CS2_B]
	puts [format "SPORT7_CS2_B:		%08X" $data]

	set SPORT7_CS3_B 0x31002798
	set data [memread32_phys $SPORT7_CS3_B]
	puts [format "SPORT7_CS3_B:		%08X" $data]

	set SPORT7_ERR_B 0x310027A0
	set data [memread32_phys $SPORT7_ERR_B]
	puts [format "SPORT7_ERR_B:		%08X" $data]

	set SPORT7_MSTAT_B 0x310027A4
	set data [memread32_phys $SPORT7_MSTAT_B]
	puts [format "SPORT7_MSTAT_B:		%08X" $data]

	set SPORT7_CTL2_B 0x310027A8
	set data [memread32_phys $SPORT7_CTL2_B]
	puts [format "SPORT7_CTL2_B:		%08X" $data]

	set SPORT7_TXPRI_B 0x310027C0
	set data [memread32_phys $SPORT7_TXPRI_B]
	puts [format "SPORT7_TXPRI_B:		%08X" $data]

	set SPORT7_RXPRI_B 0x310027C4
	set data [memread32_phys $SPORT7_RXPRI_B]
	puts [format "SPORT7_RXPRI_B:		%08X" $data]

	set SPORT7_TXSEC_B 0x310027C8
	set data [memread32_phys $SPORT7_TXSEC_B]
	puts [format "SPORT7_TXSEC_B:		%08X" $data]

	set SPORT7_RXSEC_B 0x310027CC
	set data [memread32_phys $SPORT7_RXSEC_B]
	puts [format "SPORT7_RXSEC_B:		%08X" $data]

}

proc show_UART0 {} {
	set UART0_CTL 0x31003004
	set data [memread32_phys $UART0_CTL]
	puts [format "UART0_CTL:		%08X" $data]

	set UART0_STAT 0x31003008
	set data [memread32_phys $UART0_STAT]
	puts [format "UART0_STAT:		%08X" $data]

	set UART0_SCR 0x3100300C
	set data [memread32_phys $UART0_SCR]
	puts [format "UART0_SCR:		%08X" $data]

	set UART0_CLK 0x31003010
	set data [memread32_phys $UART0_CLK]
	puts [format "UART0_CLK:		%08X" $data]

	set UART0_IMSK 0x31003014
	set data [memread32_phys $UART0_IMSK]
	puts [format "UART0_IMSK:		%08X" $data]

	set UART0_IMSK_SET 0x31003018
	set data [memread32_phys $UART0_IMSK_SET]
	puts [format "UART0_IMSK_SET:		%08X" $data]

	set UART0_IMSK_CLR 0x3100301C
	set data [memread32_phys $UART0_IMSK_CLR]
	puts [format "UART0_IMSK_CLR:		%08X" $data]

	set UART0_RBR 0x31003020
	set data [memread32_phys $UART0_RBR]
	puts [format "UART0_RBR:		%08X" $data]

	set UART0_THR 0x31003024
	set data [memread32_phys $UART0_THR]
	puts [format "UART0_THR:		%08X" $data]

	set UART0_TAIP 0x31003028
	set data [memread32_phys $UART0_TAIP]
	puts [format "UART0_TAIP:		%08X" $data]

	set UART0_TSR 0x3100302C
	set data [memread32_phys $UART0_TSR]
	puts [format "UART0_TSR:		%08X" $data]

	set UART0_RSR 0x31003030
	set data [memread32_phys $UART0_RSR]
	puts [format "UART0_RSR:		%08X" $data]

	set UART0_TXCNT 0x31003034
	set data [memread32_phys $UART0_TXCNT]
	puts [format "UART0_TXCNT:		%08X" $data]

	set UART0_RXCNT 0x31003038
	set data [memread32_phys $UART0_RXCNT]
	puts [format "UART0_RXCNT:		%08X" $data]

}

proc show_UART1 {} {
	set UART1_CTL 0x31003404
	set data [memread32_phys $UART1_CTL]
	puts [format "UART1_CTL:		%08X" $data]

	set UART1_STAT 0x31003408
	set data [memread32_phys $UART1_STAT]
	puts [format "UART1_STAT:		%08X" $data]

	set UART1_SCR 0x3100340C
	set data [memread32_phys $UART1_SCR]
	puts [format "UART1_SCR:		%08X" $data]

	set UART1_CLK 0x31003410
	set data [memread32_phys $UART1_CLK]
	puts [format "UART1_CLK:		%08X" $data]

	set UART1_IMSK 0x31003414
	set data [memread32_phys $UART1_IMSK]
	puts [format "UART1_IMSK:		%08X" $data]

	set UART1_IMSK_SET 0x31003418
	set data [memread32_phys $UART1_IMSK_SET]
	puts [format "UART1_IMSK_SET:		%08X" $data]

	set UART1_IMSK_CLR 0x3100341C
	set data [memread32_phys $UART1_IMSK_CLR]
	puts [format "UART1_IMSK_CLR:		%08X" $data]

	set UART1_RBR 0x31003420
	set data [memread32_phys $UART1_RBR]
	puts [format "UART1_RBR:		%08X" $data]

	set UART1_THR 0x31003424
	set data [memread32_phys $UART1_THR]
	puts [format "UART1_THR:		%08X" $data]

	set UART1_TAIP 0x31003428
	set data [memread32_phys $UART1_TAIP]
	puts [format "UART1_TAIP:		%08X" $data]

	set UART1_TSR 0x3100342C
	set data [memread32_phys $UART1_TSR]
	puts [format "UART1_TSR:		%08X" $data]

	set UART1_RSR 0x31003430
	set data [memread32_phys $UART1_RSR]
	puts [format "UART1_RSR:		%08X" $data]

	set UART1_TXCNT 0x31003434
	set data [memread32_phys $UART1_TXCNT]
	puts [format "UART1_TXCNT:		%08X" $data]

	set UART1_RXCNT 0x31003438
	set data [memread32_phys $UART1_RXCNT]
	puts [format "UART1_RXCNT:		%08X" $data]

}

proc show_UART2 {} {
	set UART2_CTL 0x31003804
	set data [memread32_phys $UART2_CTL]
	puts [format "UART2_CTL:		%08X" $data]

	set UART2_STAT 0x31003808
	set data [memread32_phys $UART2_STAT]
	puts [format "UART2_STAT:		%08X" $data]

	set UART2_SCR 0x3100380C
	set data [memread32_phys $UART2_SCR]
	puts [format "UART2_SCR:		%08X" $data]

	set UART2_CLK 0x31003810
	set data [memread32_phys $UART2_CLK]
	puts [format "UART2_CLK:		%08X" $data]

	set UART2_IMSK 0x31003814
	set data [memread32_phys $UART2_IMSK]
	puts [format "UART2_IMSK:		%08X" $data]

	set UART2_IMSK_SET 0x31003818
	set data [memread32_phys $UART2_IMSK_SET]
	puts [format "UART2_IMSK_SET:		%08X" $data]

	set UART2_IMSK_CLR 0x3100381C
	set data [memread32_phys $UART2_IMSK_CLR]
	puts [format "UART2_IMSK_CLR:		%08X" $data]

	set UART2_RBR 0x31003820
	set data [memread32_phys $UART2_RBR]
	puts [format "UART2_RBR:		%08X" $data]

	set UART2_THR 0x31003824
	set data [memread32_phys $UART2_THR]
	puts [format "UART2_THR:		%08X" $data]

	set UART2_TAIP 0x31003828
	set data [memread32_phys $UART2_TAIP]
	puts [format "UART2_TAIP:		%08X" $data]

	set UART2_TSR 0x3100382C
	set data [memread32_phys $UART2_TSR]
	puts [format "UART2_TSR:		%08X" $data]

	set UART2_RSR 0x31003830
	set data [memread32_phys $UART2_RSR]
	puts [format "UART2_RSR:		%08X" $data]

	set UART2_TXCNT 0x31003834
	set data [memread32_phys $UART2_TXCNT]
	puts [format "UART2_TXCNT:		%08X" $data]

	set UART2_RXCNT 0x31003838
	set data [memread32_phys $UART2_RXCNT]
	puts [format "UART2_RXCNT:		%08X" $data]

}

proc show_UART3 {} {
	set UART3_CTL 0x31003C04
	set data [memread32_phys $UART3_CTL]
	puts [format "UART3_CTL:		%08X" $data]

	set UART3_STAT 0x31003C08
	set data [memread32_phys $UART3_STAT]
	puts [format "UART3_STAT:		%08X" $data]

	set UART3_SCR 0x31003C0C
	set data [memread32_phys $UART3_SCR]
	puts [format "UART3_SCR:		%08X" $data]

	set UART3_CLK 0x31003C10
	set data [memread32_phys $UART3_CLK]
	puts [format "UART3_CLK:		%08X" $data]

	set UART3_IMSK 0x31003C14
	set data [memread32_phys $UART3_IMSK]
	puts [format "UART3_IMSK:		%08X" $data]

	set UART3_IMSK_SET 0x31003C18
	set data [memread32_phys $UART3_IMSK_SET]
	puts [format "UART3_IMSK_SET:		%08X" $data]

	set UART3_IMSK_CLR 0x31003C1C
	set data [memread32_phys $UART3_IMSK_CLR]
	puts [format "UART3_IMSK_CLR:		%08X" $data]

	set UART3_RBR 0x31003C20
	set data [memread32_phys $UART3_RBR]
	puts [format "UART3_RBR:		%08X" $data]

	set UART3_THR 0x31003C24
	set data [memread32_phys $UART3_THR]
	puts [format "UART3_THR:		%08X" $data]

	set UART3_TAIP 0x31003C28
	set data [memread32_phys $UART3_TAIP]
	puts [format "UART3_TAIP:		%08X" $data]

	set UART3_TSR 0x31003C2C
	set data [memread32_phys $UART3_TSR]
	puts [format "UART3_TSR:		%08X" $data]

	set UART3_RSR 0x31003C30
	set data [memread32_phys $UART3_RSR]
	puts [format "UART3_RSR:		%08X" $data]

	set UART3_TXCNT 0x31003C34
	set data [memread32_phys $UART3_TXCNT]
	puts [format "UART3_TXCNT:		%08X" $data]

	set UART3_RXCNT 0x31003C38
	set data [memread32_phys $UART3_RXCNT]
	puts [format "UART3_RXCNT:		%08X" $data]

}

proc show_PORTA {} {
	set PORTA_FER 0x31004000
	set data [memread32_phys $PORTA_FER]
	puts [format "PORTA_FER:		%08X" $data]

	set PORTA_FER_SET 0x31004004
	set data [memread32_phys $PORTA_FER_SET]
	puts [format "PORTA_FER_SET:		%08X" $data]

	set PORTA_FER_CLR 0x31004008
	set data [memread32_phys $PORTA_FER_CLR]
	puts [format "PORTA_FER_CLR:		%08X" $data]

	set PORTA_DATA 0x3100400C
	set data [memread32_phys $PORTA_DATA]
	puts [format "PORTA_DATA:		%08X" $data]

	set PORTA_DATA_SET 0x31004010
	set data [memread32_phys $PORTA_DATA_SET]
	puts [format "PORTA_DATA_SET:		%08X" $data]

	set PORTA_DATA_CLR 0x31004014
	set data [memread32_phys $PORTA_DATA_CLR]
	puts [format "PORTA_DATA_CLR:		%08X" $data]

	set PORTA_DIR 0x31004018
	set data [memread32_phys $PORTA_DIR]
	puts [format "PORTA_DIR:		%08X" $data]

	set PORTA_DIR_SET 0x3100401C
	set data [memread32_phys $PORTA_DIR_SET]
	puts [format "PORTA_DIR_SET:		%08X" $data]

	set PORTA_DIR_CLR 0x31004020
	set data [memread32_phys $PORTA_DIR_CLR]
	puts [format "PORTA_DIR_CLR:		%08X" $data]

	set PORTA_INEN 0x31004024
	set data [memread32_phys $PORTA_INEN]
	puts [format "PORTA_INEN:		%08X" $data]

	set PORTA_INEN_SET 0x31004028
	set data [memread32_phys $PORTA_INEN_SET]
	puts [format "PORTA_INEN_SET:		%08X" $data]

	set PORTA_INEN_CLR 0x3100402C
	set data [memread32_phys $PORTA_INEN_CLR]
	puts [format "PORTA_INEN_CLR:		%08X" $data]

	set PORTA_MUX 0x31004030
	set data [memread32_phys $PORTA_MUX]
	puts [format "PORTA_MUX:		%08X" $data]

	set PORTA_DATA_TGL 0x31004034
	set data [memread32_phys $PORTA_DATA_TGL]
	puts [format "PORTA_DATA_TGL:		%08X" $data]

	set PORTA_POL 0x31004038
	set data [memread32_phys $PORTA_POL]
	puts [format "PORTA_POL:		%08X" $data]

	set PORTA_POL_SET 0x3100403C
	set data [memread32_phys $PORTA_POL_SET]
	puts [format "PORTA_POL_SET:		%08X" $data]

	set PORTA_POL_CLR 0x31004040
	set data [memread32_phys $PORTA_POL_CLR]
	puts [format "PORTA_POL_CLR:		%08X" $data]

	set PORTA_LOCK 0x31004044
	set data [memread32_phys $PORTA_LOCK]
	puts [format "PORTA_LOCK:		%08X" $data]

	set PORTA_TRIG_TGL 0x31004048
	set data [memread32_phys $PORTA_TRIG_TGL]
	puts [format "PORTA_TRIG_TGL:		%08X" $data]

}

proc show_PORTB {} {
	set PORTB_FER 0x31004080
	set data [memread32_phys $PORTB_FER]
	puts [format "PORTB_FER:		%08X" $data]

	set PORTB_FER_SET 0x31004084
	set data [memread32_phys $PORTB_FER_SET]
	puts [format "PORTB_FER_SET:		%08X" $data]

	set PORTB_FER_CLR 0x31004088
	set data [memread32_phys $PORTB_FER_CLR]
	puts [format "PORTB_FER_CLR:		%08X" $data]

	set PORTB_DATA 0x3100408C
	set data [memread32_phys $PORTB_DATA]
	puts [format "PORTB_DATA:		%08X" $data]

	set PORTB_DATA_SET 0x31004090
	set data [memread32_phys $PORTB_DATA_SET]
	puts [format "PORTB_DATA_SET:		%08X" $data]

	set PORTB_DATA_CLR 0x31004094
	set data [memread32_phys $PORTB_DATA_CLR]
	puts [format "PORTB_DATA_CLR:		%08X" $data]

	set PORTB_DIR 0x31004098
	set data [memread32_phys $PORTB_DIR]
	puts [format "PORTB_DIR:		%08X" $data]

	set PORTB_DIR_SET 0x3100409C
	set data [memread32_phys $PORTB_DIR_SET]
	puts [format "PORTB_DIR_SET:		%08X" $data]

	set PORTB_DIR_CLR 0x310040A0
	set data [memread32_phys $PORTB_DIR_CLR]
	puts [format "PORTB_DIR_CLR:		%08X" $data]

	set PORTB_INEN 0x310040A4
	set data [memread32_phys $PORTB_INEN]
	puts [format "PORTB_INEN:		%08X" $data]

	set PORTB_INEN_SET 0x310040A8
	set data [memread32_phys $PORTB_INEN_SET]
	puts [format "PORTB_INEN_SET:		%08X" $data]

	set PORTB_INEN_CLR 0x310040AC
	set data [memread32_phys $PORTB_INEN_CLR]
	puts [format "PORTB_INEN_CLR:		%08X" $data]

	set PORTB_MUX 0x310040B0
	set data [memread32_phys $PORTB_MUX]
	puts [format "PORTB_MUX:		%08X" $data]

	set PORTB_DATA_TGL 0x310040B4
	set data [memread32_phys $PORTB_DATA_TGL]
	puts [format "PORTB_DATA_TGL:		%08X" $data]

	set PORTB_POL 0x310040B8
	set data [memread32_phys $PORTB_POL]
	puts [format "PORTB_POL:		%08X" $data]

	set PORTB_POL_SET 0x310040BC
	set data [memread32_phys $PORTB_POL_SET]
	puts [format "PORTB_POL_SET:		%08X" $data]

	set PORTB_POL_CLR 0x310040C0
	set data [memread32_phys $PORTB_POL_CLR]
	puts [format "PORTB_POL_CLR:		%08X" $data]

	set PORTB_LOCK 0x310040C4
	set data [memread32_phys $PORTB_LOCK]
	puts [format "PORTB_LOCK:		%08X" $data]

	set PORTB_TRIG_TGL 0x310040C8
	set data [memread32_phys $PORTB_TRIG_TGL]
	puts [format "PORTB_TRIG_TGL:		%08X" $data]

}

proc show_PORTD {} {
	set PORTD_FER 0x31004180
	set data [memread32_phys $PORTD_FER]
	puts [format "PORTD_FER:		%08X" $data]

	set PORTD_FER_SET 0x31004184
	set data [memread32_phys $PORTD_FER_SET]
	puts [format "PORTD_FER_SET:		%08X" $data]

	set PORTD_FER_CLR 0x31004188
	set data [memread32_phys $PORTD_FER_CLR]
	puts [format "PORTD_FER_CLR:		%08X" $data]

	set PORTD_DATA 0x3100418C
	set data [memread32_phys $PORTD_DATA]
	puts [format "PORTD_DATA:		%08X" $data]

	set PORTD_DATA_SET 0x31004190
	set data [memread32_phys $PORTD_DATA_SET]
	puts [format "PORTD_DATA_SET:		%08X" $data]

	set PORTD_DATA_CLR 0x31004194
	set data [memread32_phys $PORTD_DATA_CLR]
	puts [format "PORTD_DATA_CLR:		%08X" $data]

	set PORTD_DIR 0x31004198
	set data [memread32_phys $PORTD_DIR]
	puts [format "PORTD_DIR:		%08X" $data]

	set PORTD_DIR_SET 0x3100419C
	set data [memread32_phys $PORTD_DIR_SET]
	puts [format "PORTD_DIR_SET:		%08X" $data]

	set PORTD_DIR_CLR 0x310041A0
	set data [memread32_phys $PORTD_DIR_CLR]
	puts [format "PORTD_DIR_CLR:		%08X" $data]

	set PORTD_INEN 0x310041A4
	set data [memread32_phys $PORTD_INEN]
	puts [format "PORTD_INEN:		%08X" $data]

	set PORTD_INEN_SET 0x310041A8
	set data [memread32_phys $PORTD_INEN_SET]
	puts [format "PORTD_INEN_SET:		%08X" $data]

	set PORTD_INEN_CLR 0x310041AC
	set data [memread32_phys $PORTD_INEN_CLR]
	puts [format "PORTD_INEN_CLR:		%08X" $data]

	set PORTD_MUX 0x310041B0
	set data [memread32_phys $PORTD_MUX]
	puts [format "PORTD_MUX:		%08X" $data]

	set PORTD_DATA_TGL 0x310041B4
	set data [memread32_phys $PORTD_DATA_TGL]
	puts [format "PORTD_DATA_TGL:		%08X" $data]

	set PORTD_POL 0x310041B8
	set data [memread32_phys $PORTD_POL]
	puts [format "PORTD_POL:		%08X" $data]

	set PORTD_POL_SET 0x310041BC
	set data [memread32_phys $PORTD_POL_SET]
	puts [format "PORTD_POL_SET:		%08X" $data]

	set PORTD_POL_CLR 0x310041C0
	set data [memread32_phys $PORTD_POL_CLR]
	puts [format "PORTD_POL_CLR:		%08X" $data]

	set PORTD_LOCK 0x310041C4
	set data [memread32_phys $PORTD_LOCK]
	puts [format "PORTD_LOCK:		%08X" $data]

	set PORTD_TRIG_TGL 0x310041C8
	set data [memread32_phys $PORTD_TRIG_TGL]
	puts [format "PORTD_TRIG_TGL:		%08X" $data]

}

proc show_PORTE {} {
	set PORTE_FER 0x31004200
	set data [memread32_phys $PORTE_FER]
	puts [format "PORTE_FER:		%08X" $data]

	set PORTE_FER_SET 0x31004204
	set data [memread32_phys $PORTE_FER_SET]
	puts [format "PORTE_FER_SET:		%08X" $data]

	set PORTE_FER_CLR 0x31004208
	set data [memread32_phys $PORTE_FER_CLR]
	puts [format "PORTE_FER_CLR:		%08X" $data]

	set PORTE_DATA 0x3100420C
	set data [memread32_phys $PORTE_DATA]
	puts [format "PORTE_DATA:		%08X" $data]

	set PORTE_DATA_SET 0x31004210
	set data [memread32_phys $PORTE_DATA_SET]
	puts [format "PORTE_DATA_SET:		%08X" $data]

	set PORTE_DATA_CLR 0x31004214
	set data [memread32_phys $PORTE_DATA_CLR]
	puts [format "PORTE_DATA_CLR:		%08X" $data]

	set PORTE_DIR 0x31004218
	set data [memread32_phys $PORTE_DIR]
	puts [format "PORTE_DIR:		%08X" $data]

	set PORTE_DIR_SET 0x3100421C
	set data [memread32_phys $PORTE_DIR_SET]
	puts [format "PORTE_DIR_SET:		%08X" $data]

	set PORTE_DIR_CLR 0x31004220
	set data [memread32_phys $PORTE_DIR_CLR]
	puts [format "PORTE_DIR_CLR:		%08X" $data]

	set PORTE_INEN 0x31004224
	set data [memread32_phys $PORTE_INEN]
	puts [format "PORTE_INEN:		%08X" $data]

	set PORTE_INEN_SET 0x31004228
	set data [memread32_phys $PORTE_INEN_SET]
	puts [format "PORTE_INEN_SET:		%08X" $data]

	set PORTE_INEN_CLR 0x3100422C
	set data [memread32_phys $PORTE_INEN_CLR]
	puts [format "PORTE_INEN_CLR:		%08X" $data]

	set PORTE_MUX 0x31004230
	set data [memread32_phys $PORTE_MUX]
	puts [format "PORTE_MUX:		%08X" $data]

	set PORTE_DATA_TGL 0x31004234
	set data [memread32_phys $PORTE_DATA_TGL]
	puts [format "PORTE_DATA_TGL:		%08X" $data]

	set PORTE_POL 0x31004238
	set data [memread32_phys $PORTE_POL]
	puts [format "PORTE_POL:		%08X" $data]

	set PORTE_POL_SET 0x3100423C
	set data [memread32_phys $PORTE_POL_SET]
	puts [format "PORTE_POL_SET:		%08X" $data]

	set PORTE_POL_CLR 0x31004240
	set data [memread32_phys $PORTE_POL_CLR]
	puts [format "PORTE_POL_CLR:		%08X" $data]

	set PORTE_LOCK 0x31004244
	set data [memread32_phys $PORTE_LOCK]
	puts [format "PORTE_LOCK:		%08X" $data]

	set PORTE_TRIG_TGL 0x31004248
	set data [memread32_phys $PORTE_TRIG_TGL]
	puts [format "PORTE_TRIG_TGL:		%08X" $data]

}

proc show_PORTF {} {
	set PORTF_FER 0x31004280
	set data [memread32_phys $PORTF_FER]
	puts [format "PORTF_FER:		%08X" $data]

	set PORTF_FER_SET 0x31004284
	set data [memread32_phys $PORTF_FER_SET]
	puts [format "PORTF_FER_SET:		%08X" $data]

	set PORTF_FER_CLR 0x31004288
	set data [memread32_phys $PORTF_FER_CLR]
	puts [format "PORTF_FER_CLR:		%08X" $data]

	set PORTF_DATA 0x3100428C
	set data [memread32_phys $PORTF_DATA]
	puts [format "PORTF_DATA:		%08X" $data]

	set PORTF_DATA_SET 0x31004290
	set data [memread32_phys $PORTF_DATA_SET]
	puts [format "PORTF_DATA_SET:		%08X" $data]

	set PORTF_DATA_CLR 0x31004294
	set data [memread32_phys $PORTF_DATA_CLR]
	puts [format "PORTF_DATA_CLR:		%08X" $data]

	set PORTF_DIR 0x31004298
	set data [memread32_phys $PORTF_DIR]
	puts [format "PORTF_DIR:		%08X" $data]

	set PORTF_DIR_SET 0x3100429C
	set data [memread32_phys $PORTF_DIR_SET]
	puts [format "PORTF_DIR_SET:		%08X" $data]

	set PORTF_DIR_CLR 0x310042A0
	set data [memread32_phys $PORTF_DIR_CLR]
	puts [format "PORTF_DIR_CLR:		%08X" $data]

	set PORTF_INEN 0x310042A4
	set data [memread32_phys $PORTF_INEN]
	puts [format "PORTF_INEN:		%08X" $data]

	set PORTF_INEN_SET 0x310042A8
	set data [memread32_phys $PORTF_INEN_SET]
	puts [format "PORTF_INEN_SET:		%08X" $data]

	set PORTF_INEN_CLR 0x310042AC
	set data [memread32_phys $PORTF_INEN_CLR]
	puts [format "PORTF_INEN_CLR:		%08X" $data]

	set PORTF_MUX 0x310042B0
	set data [memread32_phys $PORTF_MUX]
	puts [format "PORTF_MUX:		%08X" $data]

	set PORTF_DATA_TGL 0x310042B4
	set data [memread32_phys $PORTF_DATA_TGL]
	puts [format "PORTF_DATA_TGL:		%08X" $data]

	set PORTF_POL 0x310042B8
	set data [memread32_phys $PORTF_POL]
	puts [format "PORTF_POL:		%08X" $data]

	set PORTF_POL_SET 0x310042BC
	set data [memread32_phys $PORTF_POL_SET]
	puts [format "PORTF_POL_SET:		%08X" $data]

	set PORTF_POL_CLR 0x310042C0
	set data [memread32_phys $PORTF_POL_CLR]
	puts [format "PORTF_POL_CLR:		%08X" $data]

	set PORTF_LOCK 0x310042C4
	set data [memread32_phys $PORTF_LOCK]
	puts [format "PORTF_LOCK:		%08X" $data]

	set PORTF_TRIG_TGL 0x310042C8
	set data [memread32_phys $PORTF_TRIG_TGL]
	puts [format "PORTF_TRIG_TGL:		%08X" $data]

}

proc show_PORTG {} {
	set PORTG_FER 0x31004300
	set data [memread32_phys $PORTG_FER]
	puts [format "PORTG_FER:		%08X" $data]

	set PORTG_FER_SET 0x31004304
	set data [memread32_phys $PORTG_FER_SET]
	puts [format "PORTG_FER_SET:		%08X" $data]

	set PORTG_FER_CLR 0x31004308
	set data [memread32_phys $PORTG_FER_CLR]
	puts [format "PORTG_FER_CLR:		%08X" $data]

	set PORTG_DATA 0x3100430C
	set data [memread32_phys $PORTG_DATA]
	puts [format "PORTG_DATA:		%08X" $data]

	set PORTG_DATA_SET 0x31004310
	set data [memread32_phys $PORTG_DATA_SET]
	puts [format "PORTG_DATA_SET:		%08X" $data]

	set PORTG_DATA_CLR 0x31004314
	set data [memread32_phys $PORTG_DATA_CLR]
	puts [format "PORTG_DATA_CLR:		%08X" $data]

	set PORTG_DIR 0x31004318
	set data [memread32_phys $PORTG_DIR]
	puts [format "PORTG_DIR:		%08X" $data]

	set PORTG_DIR_SET 0x3100431C
	set data [memread32_phys $PORTG_DIR_SET]
	puts [format "PORTG_DIR_SET:		%08X" $data]

	set PORTG_DIR_CLR 0x31004320
	set data [memread32_phys $PORTG_DIR_CLR]
	puts [format "PORTG_DIR_CLR:		%08X" $data]

	set PORTG_INEN 0x31004324
	set data [memread32_phys $PORTG_INEN]
	puts [format "PORTG_INEN:		%08X" $data]

	set PORTG_INEN_SET 0x31004328
	set data [memread32_phys $PORTG_INEN_SET]
	puts [format "PORTG_INEN_SET:		%08X" $data]

	set PORTG_INEN_CLR 0x3100432C
	set data [memread32_phys $PORTG_INEN_CLR]
	puts [format "PORTG_INEN_CLR:		%08X" $data]

	set PORTG_MUX 0x31004330
	set data [memread32_phys $PORTG_MUX]
	puts [format "PORTG_MUX:		%08X" $data]

	set PORTG_DATA_TGL 0x31004334
	set data [memread32_phys $PORTG_DATA_TGL]
	puts [format "PORTG_DATA_TGL:		%08X" $data]

	set PORTG_POL 0x31004338
	set data [memread32_phys $PORTG_POL]
	puts [format "PORTG_POL:		%08X" $data]

	set PORTG_POL_SET 0x3100433C
	set data [memread32_phys $PORTG_POL_SET]
	puts [format "PORTG_POL_SET:		%08X" $data]

	set PORTG_POL_CLR 0x31004340
	set data [memread32_phys $PORTG_POL_CLR]
	puts [format "PORTG_POL_CLR:		%08X" $data]

	set PORTG_LOCK 0x31004344
	set data [memread32_phys $PORTG_LOCK]
	puts [format "PORTG_LOCK:		%08X" $data]

	set PORTG_TRIG_TGL 0x31004348
	set data [memread32_phys $PORTG_TRIG_TGL]
	puts [format "PORTG_TRIG_TGL:		%08X" $data]

}

proc show_PORTH {} {
	set PORTH_FER 0x31004380
	set data [memread32_phys $PORTH_FER]
	puts [format "PORTH_FER:		%08X" $data]

	set PORTH_FER_SET 0x31004384
	set data [memread32_phys $PORTH_FER_SET]
	puts [format "PORTH_FER_SET:		%08X" $data]

	set PORTH_FER_CLR 0x31004388
	set data [memread32_phys $PORTH_FER_CLR]
	puts [format "PORTH_FER_CLR:		%08X" $data]

	set PORTH_DATA 0x3100438C
	set data [memread32_phys $PORTH_DATA]
	puts [format "PORTH_DATA:		%08X" $data]

	set PORTH_DATA_SET 0x31004390
	set data [memread32_phys $PORTH_DATA_SET]
	puts [format "PORTH_DATA_SET:		%08X" $data]

	set PORTH_DATA_CLR 0x31004394
	set data [memread32_phys $PORTH_DATA_CLR]
	puts [format "PORTH_DATA_CLR:		%08X" $data]

	set PORTH_DIR 0x31004398
	set data [memread32_phys $PORTH_DIR]
	puts [format "PORTH_DIR:		%08X" $data]

	set PORTH_DIR_SET 0x3100439C
	set data [memread32_phys $PORTH_DIR_SET]
	puts [format "PORTH_DIR_SET:		%08X" $data]

	set PORTH_DIR_CLR 0x310043A0
	set data [memread32_phys $PORTH_DIR_CLR]
	puts [format "PORTH_DIR_CLR:		%08X" $data]

	set PORTH_INEN 0x310043A4
	set data [memread32_phys $PORTH_INEN]
	puts [format "PORTH_INEN:		%08X" $data]

	set PORTH_INEN_SET 0x310043A8
	set data [memread32_phys $PORTH_INEN_SET]
	puts [format "PORTH_INEN_SET:		%08X" $data]

	set PORTH_INEN_CLR 0x310043AC
	set data [memread32_phys $PORTH_INEN_CLR]
	puts [format "PORTH_INEN_CLR:		%08X" $data]

	set PORTH_MUX 0x310043B0
	set data [memread32_phys $PORTH_MUX]
	puts [format "PORTH_MUX:		%08X" $data]

	set PORTH_DATA_TGL 0x310043B4
	set data [memread32_phys $PORTH_DATA_TGL]
	puts [format "PORTH_DATA_TGL:		%08X" $data]

	set PORTH_POL 0x310043B8
	set data [memread32_phys $PORTH_POL]
	puts [format "PORTH_POL:		%08X" $data]

	set PORTH_POL_SET 0x310043BC
	set data [memread32_phys $PORTH_POL_SET]
	puts [format "PORTH_POL_SET:		%08X" $data]

	set PORTH_POL_CLR 0x310043C0
	set data [memread32_phys $PORTH_POL_CLR]
	puts [format "PORTH_POL_CLR:		%08X" $data]

	set PORTH_LOCK 0x310043C4
	set data [memread32_phys $PORTH_LOCK]
	puts [format "PORTH_LOCK:		%08X" $data]

	set PORTH_TRIG_TGL 0x310043C8
	set data [memread32_phys $PORTH_TRIG_TGL]
	puts [format "PORTH_TRIG_TGL:		%08X" $data]

}

proc show_PORTC {} {
	set PORTC_FER 0x31004100
	set data [memread32_phys $PORTC_FER]
	puts [format "PORTC_FER:		%08X" $data]

	set PORTC_FER_SET 0x31004104
	set data [memread32_phys $PORTC_FER_SET]
	puts [format "PORTC_FER_SET:		%08X" $data]

	set PORTC_FER_CLR 0x31004108
	set data [memread32_phys $PORTC_FER_CLR]
	puts [format "PORTC_FER_CLR:		%08X" $data]

	set PORTC_DATA 0x3100410C
	set data [memread32_phys $PORTC_DATA]
	puts [format "PORTC_DATA:		%08X" $data]

	set PORTC_DATA_SET 0x31004110
	set data [memread32_phys $PORTC_DATA_SET]
	puts [format "PORTC_DATA_SET:		%08X" $data]

	set PORTC_DATA_CLR 0x31004114
	set data [memread32_phys $PORTC_DATA_CLR]
	puts [format "PORTC_DATA_CLR:		%08X" $data]

	set PORTC_DIR 0x31004118
	set data [memread32_phys $PORTC_DIR]
	puts [format "PORTC_DIR:		%08X" $data]

	set PORTC_DIR_SET 0x3100411C
	set data [memread32_phys $PORTC_DIR_SET]
	puts [format "PORTC_DIR_SET:		%08X" $data]

	set PORTC_DIR_CLR 0x31004120
	set data [memread32_phys $PORTC_DIR_CLR]
	puts [format "PORTC_DIR_CLR:		%08X" $data]

	set PORTC_INEN 0x31004124
	set data [memread32_phys $PORTC_INEN]
	puts [format "PORTC_INEN:		%08X" $data]

	set PORTC_INEN_SET 0x31004128
	set data [memread32_phys $PORTC_INEN_SET]
	puts [format "PORTC_INEN_SET:		%08X" $data]

	set PORTC_INEN_CLR 0x3100412C
	set data [memread32_phys $PORTC_INEN_CLR]
	puts [format "PORTC_INEN_CLR:		%08X" $data]

	set PORTC_MUX 0x31004130
	set data [memread32_phys $PORTC_MUX]
	puts [format "PORTC_MUX:		%08X" $data]

	set PORTC_DATA_TGL 0x31004134
	set data [memread32_phys $PORTC_DATA_TGL]
	puts [format "PORTC_DATA_TGL:		%08X" $data]

	set PORTC_POL 0x31004138
	set data [memread32_phys $PORTC_POL]
	puts [format "PORTC_POL:		%08X" $data]

	set PORTC_POL_SET 0x3100413C
	set data [memread32_phys $PORTC_POL_SET]
	puts [format "PORTC_POL_SET:		%08X" $data]

	set PORTC_POL_CLR 0x31004140
	set data [memread32_phys $PORTC_POL_CLR]
	puts [format "PORTC_POL_CLR:		%08X" $data]

	set PORTC_LOCK 0x31004144
	set data [memread32_phys $PORTC_LOCK]
	puts [format "PORTC_LOCK:		%08X" $data]

	set PORTC_TRIG_TGL 0x31004148
	set data [memread32_phys $PORTC_TRIG_TGL]
	puts [format "PORTC_TRIG_TGL:		%08X" $data]

}

proc show_PORTI {} {
	set PORTI_FER 0x31004400
	set data [memread32_phys $PORTI_FER]
	puts [format "PORTI_FER:		%08X" $data]

	set PORTI_FER_SET 0x31004404
	set data [memread32_phys $PORTI_FER_SET]
	puts [format "PORTI_FER_SET:		%08X" $data]

	set PORTI_FER_CLR 0x31004408
	set data [memread32_phys $PORTI_FER_CLR]
	puts [format "PORTI_FER_CLR:		%08X" $data]

	set PORTI_DATA 0x3100440C
	set data [memread32_phys $PORTI_DATA]
	puts [format "PORTI_DATA:		%08X" $data]

	set PORTI_DATA_SET 0x31004410
	set data [memread32_phys $PORTI_DATA_SET]
	puts [format "PORTI_DATA_SET:		%08X" $data]

	set PORTI_DATA_CLR 0x31004414
	set data [memread32_phys $PORTI_DATA_CLR]
	puts [format "PORTI_DATA_CLR:		%08X" $data]

	set PORTI_DIR 0x31004418
	set data [memread32_phys $PORTI_DIR]
	puts [format "PORTI_DIR:		%08X" $data]

	set PORTI_DIR_SET 0x3100441C
	set data [memread32_phys $PORTI_DIR_SET]
	puts [format "PORTI_DIR_SET:		%08X" $data]

	set PORTI_DIR_CLR 0x31004420
	set data [memread32_phys $PORTI_DIR_CLR]
	puts [format "PORTI_DIR_CLR:		%08X" $data]

	set PORTI_INEN 0x31004424
	set data [memread32_phys $PORTI_INEN]
	puts [format "PORTI_INEN:		%08X" $data]

	set PORTI_INEN_SET 0x31004428
	set data [memread32_phys $PORTI_INEN_SET]
	puts [format "PORTI_INEN_SET:		%08X" $data]

	set PORTI_INEN_CLR 0x3100442C
	set data [memread32_phys $PORTI_INEN_CLR]
	puts [format "PORTI_INEN_CLR:		%08X" $data]

	set PORTI_MUX 0x31004430
	set data [memread32_phys $PORTI_MUX]
	puts [format "PORTI_MUX:		%08X" $data]

	set PORTI_DATA_TGL 0x31004434
	set data [memread32_phys $PORTI_DATA_TGL]
	puts [format "PORTI_DATA_TGL:		%08X" $data]

	set PORTI_POL 0x31004438
	set data [memread32_phys $PORTI_POL]
	puts [format "PORTI_POL:		%08X" $data]

	set PORTI_POL_SET 0x3100443C
	set data [memread32_phys $PORTI_POL_SET]
	puts [format "PORTI_POL_SET:		%08X" $data]

	set PORTI_POL_CLR 0x31004440
	set data [memread32_phys $PORTI_POL_CLR]
	puts [format "PORTI_POL_CLR:		%08X" $data]

	set PORTI_LOCK 0x31004444
	set data [memread32_phys $PORTI_LOCK]
	puts [format "PORTI_LOCK:		%08X" $data]

	set PORTI_TRIG_TGL 0x31004448
	set data [memread32_phys $PORTI_TRIG_TGL]
	puts [format "PORTI_TRIG_TGL:		%08X" $data]

}

proc show_PADS0 {} {
	set PADS0_PCFG0 0x31004604
	set data [memread32_phys $PADS0_PCFG0]
	puts [format "PADS0_PCFG0:		%08X" $data]

	set PADS0_PCFG1 0x31004608
	set data [memread32_phys $PADS0_PCFG1]
	puts [format "PADS0_PCFG1:		%08X" $data]

	set PADS0_PORTA0_DS 0x3100460C
	set data [memread32_phys $PADS0_PORTA0_DS]
	puts [format "PADS0_PORTA0_DS:		%08X" $data]

	set PADS0_PORTA1_DS 0x31004610
	set data [memread32_phys $PADS0_PORTA1_DS]
	puts [format "PADS0_PORTA1_DS:		%08X" $data]

	set PADS0_PORTB0_DS 0x31004614
	set data [memread32_phys $PADS0_PORTB0_DS]
	puts [format "PADS0_PORTB0_DS:		%08X" $data]

	set PADS0_PORTB1_DS 0x31004618
	set data [memread32_phys $PADS0_PORTB1_DS]
	puts [format "PADS0_PORTB1_DS:		%08X" $data]

	set PADS0_PORTC0_DS 0x3100461C
	set data [memread32_phys $PADS0_PORTC0_DS]
	puts [format "PADS0_PORTC0_DS:		%08X" $data]

	set PADS0_PORTC1_DS 0x31004620
	set data [memread32_phys $PADS0_PORTC1_DS]
	puts [format "PADS0_PORTC1_DS:		%08X" $data]

	set PADS0_PORTD0_DS 0x31004624
	set data [memread32_phys $PADS0_PORTD0_DS]
	puts [format "PADS0_PORTD0_DS:		%08X" $data]

	set PADS0_PORTD1_DS 0x31004628
	set data [memread32_phys $PADS0_PORTD1_DS]
	puts [format "PADS0_PORTD1_DS:		%08X" $data]

	set PADS0_PORTE0_DS 0x3100462C
	set data [memread32_phys $PADS0_PORTE0_DS]
	puts [format "PADS0_PORTE0_DS:		%08X" $data]

	set PADS0_PORTE1_DS 0x31004630
	set data [memread32_phys $PADS0_PORTE1_DS]
	puts [format "PADS0_PORTE1_DS:		%08X" $data]

	set PADS0_PORTF0_DS 0x31004634
	set data [memread32_phys $PADS0_PORTF0_DS]
	puts [format "PADS0_PORTF0_DS:		%08X" $data]

	set PADS0_PORTF1_DS 0x31004638
	set data [memread32_phys $PADS0_PORTF1_DS]
	puts [format "PADS0_PORTF1_DS:		%08X" $data]

	set PADS0_PORTG0_DS 0x3100463C
	set data [memread32_phys $PADS0_PORTG0_DS]
	puts [format "PADS0_PORTG0_DS:		%08X" $data]

	set PADS0_PORTG1_DS 0x31004640
	set data [memread32_phys $PADS0_PORTG1_DS]
	puts [format "PADS0_PORTG1_DS:		%08X" $data]

	set PADS0_PORTH0_DS 0x31004644
	set data [memread32_phys $PADS0_PORTH0_DS]
	puts [format "PADS0_PORTH0_DS:		%08X" $data]

	set PADS0_PORTH1_DS 0x31004648
	set data [memread32_phys $PADS0_PORTH1_DS]
	puts [format "PADS0_PORTH1_DS:		%08X" $data]

	set PADS0_PORTI0_DS 0x3100464C
	set data [memread32_phys $PADS0_PORTI0_DS]
	puts [format "PADS0_PORTI0_DS:		%08X" $data]

	set PADS0_NONPORTS_DS 0x31004650
	set data [memread32_phys $PADS0_NONPORTS_DS]
	puts [format "PADS0_NONPORTS_DS:		%08X" $data]

	set PADS0_DAI0_0_DS 0x31004678
	set data [memread32_phys $PADS0_DAI0_0_DS]
	puts [format "PADS0_DAI0_0_DS:		%08X" $data]

	set PADS0_DAI0_1_DS 0x3100467C
	set data [memread32_phys $PADS0_DAI0_1_DS]
	puts [format "PADS0_DAI0_1_DS:		%08X" $data]

	set PADS0_DAI1_0_DS 0x31004680
	set data [memread32_phys $PADS0_DAI1_0_DS]
	puts [format "PADS0_DAI1_0_DS:		%08X" $data]

	set PADS0_DAI1_1_DS 0x31004684
	set data [memread32_phys $PADS0_DAI1_1_DS]
	puts [format "PADS0_DAI1_1_DS:		%08X" $data]

	set PADS0_DAI0_IE 0x31004690
	set data [memread32_phys $PADS0_DAI0_IE]
	puts [format "PADS0_DAI0_IE:		%08X" $data]

	set PADS0_DAI1_IE 0x31004694
	set data [memread32_phys $PADS0_DAI1_IE]
	puts [format "PADS0_DAI1_IE:		%08X" $data]

	set PADS0_PORTA_PUE 0x31004698
	set data [memread32_phys $PADS0_PORTA_PUE]
	puts [format "PADS0_PORTA_PUE:		%08X" $data]

	set PADS0_PORTB_PUE 0x3100469C
	set data [memread32_phys $PADS0_PORTB_PUE]
	puts [format "PADS0_PORTB_PUE:		%08X" $data]

	set PADS0_PORTC_PUE 0x310046A0
	set data [memread32_phys $PADS0_PORTC_PUE]
	puts [format "PADS0_PORTC_PUE:		%08X" $data]

	set PADS0_PORTD_PUE 0x310046A4
	set data [memread32_phys $PADS0_PORTD_PUE]
	puts [format "PADS0_PORTD_PUE:		%08X" $data]

	set PADS0_PORTE_PUE 0x310046A8
	set data [memread32_phys $PADS0_PORTE_PUE]
	puts [format "PADS0_PORTE_PUE:		%08X" $data]

	set PADS0_PORTF_PUE 0x310046AC
	set data [memread32_phys $PADS0_PORTF_PUE]
	puts [format "PADS0_PORTF_PUE:		%08X" $data]

	set PADS0_PORTG_PUE 0x310046B0
	set data [memread32_phys $PADS0_PORTG_PUE]
	puts [format "PADS0_PORTG_PUE:		%08X" $data]

	set PADS0_PORTH_PUE 0x310046B4
	set data [memread32_phys $PADS0_PORTH_PUE]
	puts [format "PADS0_PORTH_PUE:		%08X" $data]

	set PADS0_PORTI_PUE 0x310046B8
	set data [memread32_phys $PADS0_PORTI_PUE]
	puts [format "PADS0_PORTI_PUE:		%08X" $data]

	set PADS0_DAI0_PUE 0x310046BC
	set data [memread32_phys $PADS0_DAI0_PUE]
	puts [format "PADS0_DAI0_PUE:		%08X" $data]

	set PADS0_DAI1_PUE 0x310046C0
	set data [memread32_phys $PADS0_DAI1_PUE]
	puts [format "PADS0_DAI1_PUE:		%08X" $data]

	set PADS0_PORTA_PDE 0x310046C4
	set data [memread32_phys $PADS0_PORTA_PDE]
	puts [format "PADS0_PORTA_PDE:		%08X" $data]

	set PADS0_PORTB_PDE 0x310046C8
	set data [memread32_phys $PADS0_PORTB_PDE]
	puts [format "PADS0_PORTB_PDE:		%08X" $data]

	set PADS0_PORTC_PDE 0x310046CC
	set data [memread32_phys $PADS0_PORTC_PDE]
	puts [format "PADS0_PORTC_PDE:		%08X" $data]

	set PADS0_PORTD_PDE 0x310046D0
	set data [memread32_phys $PADS0_PORTD_PDE]
	puts [format "PADS0_PORTD_PDE:		%08X" $data]

	set PADS0_PORTE_PDE 0x310046D4
	set data [memread32_phys $PADS0_PORTE_PDE]
	puts [format "PADS0_PORTE_PDE:		%08X" $data]

	set PADS0_PORTF_PDE 0x310046D8
	set data [memread32_phys $PADS0_PORTF_PDE]
	puts [format "PADS0_PORTF_PDE:		%08X" $data]

	set PADS0_PORTG_PDE 0x310046DC
	set data [memread32_phys $PADS0_PORTG_PDE]
	puts [format "PADS0_PORTG_PDE:		%08X" $data]

	set PADS0_PORTH_PDE 0x310046E0
	set data [memread32_phys $PADS0_PORTH_PDE]
	puts [format "PADS0_PORTH_PDE:		%08X" $data]

	set PADS0_PORTI_PDE 0x310046E4
	set data [memread32_phys $PADS0_PORTI_PDE]
	puts [format "PADS0_PORTI_PDE:		%08X" $data]

	set PADS0_DAI0_PDE 0x310046FC
	set data [memread32_phys $PADS0_DAI0_PDE]
	puts [format "PADS0_DAI0_PDE:		%08X" $data]

	set PADS0_DAI1_PDE 0x31004700
	set data [memread32_phys $PADS0_DAI1_PDE]
	puts [format "PADS0_DAI1_PDE:		%08X" $data]

}

proc show_PINT0 {} {
	set PINT0_MSK_SET 0x31005000
	set data [memread32_phys $PINT0_MSK_SET]
	puts [format "PINT0_MSK_SET:		%08X" $data]

	set PINT0_MSK_CLR 0x31005004
	set data [memread32_phys $PINT0_MSK_CLR]
	puts [format "PINT0_MSK_CLR:		%08X" $data]

	set PINT0_REQ 0x31005008
	set data [memread32_phys $PINT0_REQ]
	puts [format "PINT0_REQ:		%08X" $data]

	set PINT0_ASSIGN 0x3100500C
	set data [memread32_phys $PINT0_ASSIGN]
	puts [format "PINT0_ASSIGN:		%08X" $data]

	set PINT0_EDGE_SET 0x31005010
	set data [memread32_phys $PINT0_EDGE_SET]
	puts [format "PINT0_EDGE_SET:		%08X" $data]

	set PINT0_EDGE_CLR 0x31005014
	set data [memread32_phys $PINT0_EDGE_CLR]
	puts [format "PINT0_EDGE_CLR:		%08X" $data]

	set PINT0_INV_SET 0x31005018
	set data [memread32_phys $PINT0_INV_SET]
	puts [format "PINT0_INV_SET:		%08X" $data]

	set PINT0_INV_CLR 0x3100501C
	set data [memread32_phys $PINT0_INV_CLR]
	puts [format "PINT0_INV_CLR:		%08X" $data]

	set PINT0_PINSTATE 0x31005020
	set data [memread32_phys $PINT0_PINSTATE]
	puts [format "PINT0_PINSTATE:		%08X" $data]

	set PINT0_LATCH 0x31005024
	set data [memread32_phys $PINT0_LATCH]
	puts [format "PINT0_LATCH:		%08X" $data]

}

proc show_PINT1 {} {
	set PINT1_MSK_SET 0x31005100
	set data [memread32_phys $PINT1_MSK_SET]
	puts [format "PINT1_MSK_SET:		%08X" $data]

	set PINT1_MSK_CLR 0x31005104
	set data [memread32_phys $PINT1_MSK_CLR]
	puts [format "PINT1_MSK_CLR:		%08X" $data]

	set PINT1_REQ 0x31005108
	set data [memread32_phys $PINT1_REQ]
	puts [format "PINT1_REQ:		%08X" $data]

	set PINT1_ASSIGN 0x3100510C
	set data [memread32_phys $PINT1_ASSIGN]
	puts [format "PINT1_ASSIGN:		%08X" $data]

	set PINT1_EDGE_SET 0x31005110
	set data [memread32_phys $PINT1_EDGE_SET]
	puts [format "PINT1_EDGE_SET:		%08X" $data]

	set PINT1_EDGE_CLR 0x31005114
	set data [memread32_phys $PINT1_EDGE_CLR]
	puts [format "PINT1_EDGE_CLR:		%08X" $data]

	set PINT1_INV_SET 0x31005118
	set data [memread32_phys $PINT1_INV_SET]
	puts [format "PINT1_INV_SET:		%08X" $data]

	set PINT1_INV_CLR 0x3100511C
	set data [memread32_phys $PINT1_INV_CLR]
	puts [format "PINT1_INV_CLR:		%08X" $data]

	set PINT1_PINSTATE 0x31005120
	set data [memread32_phys $PINT1_PINSTATE]
	puts [format "PINT1_PINSTATE:		%08X" $data]

	set PINT1_LATCH 0x31005124
	set data [memread32_phys $PINT1_LATCH]
	puts [format "PINT1_LATCH:		%08X" $data]

}

proc show_PINT2 {} {
	set PINT2_MSK_SET 0x31005200
	set data [memread32_phys $PINT2_MSK_SET]
	puts [format "PINT2_MSK_SET:		%08X" $data]

	set PINT2_MSK_CLR 0x31005204
	set data [memread32_phys $PINT2_MSK_CLR]
	puts [format "PINT2_MSK_CLR:		%08X" $data]

	set PINT2_REQ 0x31005208
	set data [memread32_phys $PINT2_REQ]
	puts [format "PINT2_REQ:		%08X" $data]

	set PINT2_ASSIGN 0x3100520C
	set data [memread32_phys $PINT2_ASSIGN]
	puts [format "PINT2_ASSIGN:		%08X" $data]

	set PINT2_EDGE_SET 0x31005210
	set data [memread32_phys $PINT2_EDGE_SET]
	puts [format "PINT2_EDGE_SET:		%08X" $data]

	set PINT2_EDGE_CLR 0x31005214
	set data [memread32_phys $PINT2_EDGE_CLR]
	puts [format "PINT2_EDGE_CLR:		%08X" $data]

	set PINT2_INV_SET 0x31005218
	set data [memread32_phys $PINT2_INV_SET]
	puts [format "PINT2_INV_SET:		%08X" $data]

	set PINT2_INV_CLR 0x3100521C
	set data [memread32_phys $PINT2_INV_CLR]
	puts [format "PINT2_INV_CLR:		%08X" $data]

	set PINT2_PINSTATE 0x31005220
	set data [memread32_phys $PINT2_PINSTATE]
	puts [format "PINT2_PINSTATE:		%08X" $data]

	set PINT2_LATCH 0x31005224
	set data [memread32_phys $PINT2_LATCH]
	puts [format "PINT2_LATCH:		%08X" $data]

}

proc show_PINT3 {} {
	set PINT3_MSK_SET 0x31005300
	set data [memread32_phys $PINT3_MSK_SET]
	puts [format "PINT3_MSK_SET:		%08X" $data]

	set PINT3_MSK_CLR 0x31005304
	set data [memread32_phys $PINT3_MSK_CLR]
	puts [format "PINT3_MSK_CLR:		%08X" $data]

	set PINT3_REQ 0x31005308
	set data [memread32_phys $PINT3_REQ]
	puts [format "PINT3_REQ:		%08X" $data]

	set PINT3_ASSIGN 0x3100530C
	set data [memread32_phys $PINT3_ASSIGN]
	puts [format "PINT3_ASSIGN:		%08X" $data]

	set PINT3_EDGE_SET 0x31005310
	set data [memread32_phys $PINT3_EDGE_SET]
	puts [format "PINT3_EDGE_SET:		%08X" $data]

	set PINT3_EDGE_CLR 0x31005314
	set data [memread32_phys $PINT3_EDGE_CLR]
	puts [format "PINT3_EDGE_CLR:		%08X" $data]

	set PINT3_INV_SET 0x31005318
	set data [memread32_phys $PINT3_INV_SET]
	puts [format "PINT3_INV_SET:		%08X" $data]

	set PINT3_INV_CLR 0x3100531C
	set data [memread32_phys $PINT3_INV_CLR]
	puts [format "PINT3_INV_CLR:		%08X" $data]

	set PINT3_PINSTATE 0x31005320
	set data [memread32_phys $PINT3_PINSTATE]
	puts [format "PINT3_PINSTATE:		%08X" $data]

	set PINT3_LATCH 0x31005324
	set data [memread32_phys $PINT3_LATCH]
	puts [format "PINT3_LATCH:		%08X" $data]

}

proc show_PINT4 {} {
	set PINT4_MSK_SET 0x31005400
	set data [memread32_phys $PINT4_MSK_SET]
	puts [format "PINT4_MSK_SET:		%08X" $data]

	set PINT4_MSK_CLR 0x31005404
	set data [memread32_phys $PINT4_MSK_CLR]
	puts [format "PINT4_MSK_CLR:		%08X" $data]

	set PINT4_REQ 0x31005408
	set data [memread32_phys $PINT4_REQ]
	puts [format "PINT4_REQ:		%08X" $data]

	set PINT4_ASSIGN 0x3100540C
	set data [memread32_phys $PINT4_ASSIGN]
	puts [format "PINT4_ASSIGN:		%08X" $data]

	set PINT4_EDGE_SET 0x31005410
	set data [memread32_phys $PINT4_EDGE_SET]
	puts [format "PINT4_EDGE_SET:		%08X" $data]

	set PINT4_EDGE_CLR 0x31005414
	set data [memread32_phys $PINT4_EDGE_CLR]
	puts [format "PINT4_EDGE_CLR:		%08X" $data]

	set PINT4_INV_SET 0x31005418
	set data [memread32_phys $PINT4_INV_SET]
	puts [format "PINT4_INV_SET:		%08X" $data]

	set PINT4_INV_CLR 0x3100541C
	set data [memread32_phys $PINT4_INV_CLR]
	puts [format "PINT4_INV_CLR:		%08X" $data]

	set PINT4_PINSTATE 0x31005420
	set data [memread32_phys $PINT4_PINSTATE]
	puts [format "PINT4_PINSTATE:		%08X" $data]

	set PINT4_LATCH 0x31005424
	set data [memread32_phys $PINT4_LATCH]
	puts [format "PINT4_LATCH:		%08X" $data]

}

proc show_PINT5 {} {
	set PINT5_MSK_SET 0x31005500
	set data [memread32_phys $PINT5_MSK_SET]
	puts [format "PINT5_MSK_SET:		%08X" $data]

	set PINT5_MSK_CLR 0x31005504
	set data [memread32_phys $PINT5_MSK_CLR]
	puts [format "PINT5_MSK_CLR:		%08X" $data]

	set PINT5_REQ 0x31005508
	set data [memread32_phys $PINT5_REQ]
	puts [format "PINT5_REQ:		%08X" $data]

	set PINT5_ASSIGN 0x3100550C
	set data [memread32_phys $PINT5_ASSIGN]
	puts [format "PINT5_ASSIGN:		%08X" $data]

	set PINT5_EDGE_SET 0x31005510
	set data [memread32_phys $PINT5_EDGE_SET]
	puts [format "PINT5_EDGE_SET:		%08X" $data]

	set PINT5_EDGE_CLR 0x31005514
	set data [memread32_phys $PINT5_EDGE_CLR]
	puts [format "PINT5_EDGE_CLR:		%08X" $data]

	set PINT5_INV_SET 0x31005518
	set data [memread32_phys $PINT5_INV_SET]
	puts [format "PINT5_INV_SET:		%08X" $data]

	set PINT5_INV_CLR 0x3100551C
	set data [memread32_phys $PINT5_INV_CLR]
	puts [format "PINT5_INV_CLR:		%08X" $data]

	set PINT5_PINSTATE 0x31005520
	set data [memread32_phys $PINT5_PINSTATE]
	puts [format "PINT5_PINSTATE:		%08X" $data]

	set PINT5_LATCH 0x31005524
	set data [memread32_phys $PINT5_LATCH]
	puts [format "PINT5_LATCH:		%08X" $data]

}

proc show_PINT6 {} {
	set PINT6_MSK_SET 0x31005600
	set data [memread32_phys $PINT6_MSK_SET]
	puts [format "PINT6_MSK_SET:		%08X" $data]

	set PINT6_MSK_CLR 0x31005604
	set data [memread32_phys $PINT6_MSK_CLR]
	puts [format "PINT6_MSK_CLR:		%08X" $data]

	set PINT6_REQ 0x31005608
	set data [memread32_phys $PINT6_REQ]
	puts [format "PINT6_REQ:		%08X" $data]

	set PINT6_ASSIGN 0x3100560C
	set data [memread32_phys $PINT6_ASSIGN]
	puts [format "PINT6_ASSIGN:		%08X" $data]

	set PINT6_EDGE_SET 0x31005610
	set data [memread32_phys $PINT6_EDGE_SET]
	puts [format "PINT6_EDGE_SET:		%08X" $data]

	set PINT6_EDGE_CLR 0x31005614
	set data [memread32_phys $PINT6_EDGE_CLR]
	puts [format "PINT6_EDGE_CLR:		%08X" $data]

	set PINT6_INV_SET 0x31005618
	set data [memread32_phys $PINT6_INV_SET]
	puts [format "PINT6_INV_SET:		%08X" $data]

	set PINT6_INV_CLR 0x3100561C
	set data [memread32_phys $PINT6_INV_CLR]
	puts [format "PINT6_INV_CLR:		%08X" $data]

	set PINT6_PINSTATE 0x31005620
	set data [memread32_phys $PINT6_PINSTATE]
	puts [format "PINT6_PINSTATE:		%08X" $data]

	set PINT6_LATCH 0x31005624
	set data [memread32_phys $PINT6_LATCH]
	puts [format "PINT6_LATCH:		%08X" $data]

}

proc show_PINT7 {} {
	set PINT7_MSK_SET 0x31005700
	set data [memread32_phys $PINT7_MSK_SET]
	puts [format "PINT7_MSK_SET:		%08X" $data]

	set PINT7_MSK_CLR 0x31005704
	set data [memread32_phys $PINT7_MSK_CLR]
	puts [format "PINT7_MSK_CLR:		%08X" $data]

	set PINT7_REQ 0x31005708
	set data [memread32_phys $PINT7_REQ]
	puts [format "PINT7_REQ:		%08X" $data]

	set PINT7_ASSIGN 0x3100570C
	set data [memread32_phys $PINT7_ASSIGN]
	puts [format "PINT7_ASSIGN:		%08X" $data]

	set PINT7_EDGE_SET 0x31005710
	set data [memread32_phys $PINT7_EDGE_SET]
	puts [format "PINT7_EDGE_SET:		%08X" $data]

	set PINT7_EDGE_CLR 0x31005714
	set data [memread32_phys $PINT7_EDGE_CLR]
	puts [format "PINT7_EDGE_CLR:		%08X" $data]

	set PINT7_INV_SET 0x31005718
	set data [memread32_phys $PINT7_INV_SET]
	puts [format "PINT7_INV_SET:		%08X" $data]

	set PINT7_INV_CLR 0x3100571C
	set data [memread32_phys $PINT7_INV_CLR]
	puts [format "PINT7_INV_CLR:		%08X" $data]

	set PINT7_PINSTATE 0x31005720
	set data [memread32_phys $PINT7_PINSTATE]
	puts [format "PINT7_PINSTATE:		%08X" $data]

	set PINT7_LATCH 0x31005724
	set data [memread32_phys $PINT7_LATCH]
	puts [format "PINT7_LATCH:		%08X" $data]

}

proc show_WDOG0 {} {
	set WDOG0_CTL 0x31008000
	set data [memread32_phys $WDOG0_CTL]
	puts [format "WDOG0_CTL:		%08X" $data]

	set WDOG0_CNT 0x31008004
	set data [memread32_phys $WDOG0_CNT]
	puts [format "WDOG0_CNT:		%08X" $data]

	set WDOG0_STAT 0x31008008
	set data [memread32_phys $WDOG0_STAT]
	puts [format "WDOG0_STAT:		%08X" $data]

	set WDOG0_WIN 0x3100800C
	set data [memread32_phys $WDOG0_WIN]
	puts [format "WDOG0_WIN:		%08X" $data]

}

proc show_WDOG1 {} {
	set WDOG1_CTL 0x31008800
	set data [memread32_phys $WDOG1_CTL]
	puts [format "WDOG1_CTL:		%08X" $data]

	set WDOG1_CNT 0x31008804
	set data [memread32_phys $WDOG1_CNT]
	puts [format "WDOG1_CNT:		%08X" $data]

	set WDOG1_STAT 0x31008808
	set data [memread32_phys $WDOG1_STAT]
	puts [format "WDOG1_STAT:		%08X" $data]

	set WDOG1_WIN 0x3100880C
	set data [memread32_phys $WDOG1_WIN]
	puts [format "WDOG1_WIN:		%08X" $data]

}

proc show_WDOG2 {} {
	set WDOG2_CTL 0x31009000
	set data [memread32_phys $WDOG2_CTL]
	puts [format "WDOG2_CTL:		%08X" $data]

	set WDOG2_CNT 0x31009004
	set data [memread32_phys $WDOG2_CNT]
	puts [format "WDOG2_CNT:		%08X" $data]

	set WDOG2_STAT 0x31009008
	set data [memread32_phys $WDOG2_STAT]
	puts [format "WDOG2_STAT:		%08X" $data]

	set WDOG2_WIN 0x3100900C
	set data [memread32_phys $WDOG2_WIN]
	puts [format "WDOG2_WIN:		%08X" $data]

}

proc show_CNT0 {} {
	set CNT0_CFG 0x3100B000
	set data [memread32_phys $CNT0_CFG]
	puts [format "CNT0_CFG:		%08X" $data]

	set CNT0_IMSK 0x3100B004
	set data [memread32_phys $CNT0_IMSK]
	puts [format "CNT0_IMSK:		%08X" $data]

	set CNT0_STAT 0x3100B008
	set data [memread32_phys $CNT0_STAT]
	puts [format "CNT0_STAT:		%08X" $data]

	set CNT0_CMD 0x3100B00C
	set data [memread32_phys $CNT0_CMD]
	puts [format "CNT0_CMD:		%08X" $data]

	set CNT0_DEBNCE 0x3100B010
	set data [memread32_phys $CNT0_DEBNCE]
	puts [format "CNT0_DEBNCE:		%08X" $data]

	set CNT0_CNTR 0x3100B014
	set data [memread32_phys $CNT0_CNTR]
	puts [format "CNT0_CNTR:		%08X" $data]

	set CNT0_MAX 0x3100B018
	set data [memread32_phys $CNT0_MAX]
	puts [format "CNT0_MAX:		%08X" $data]

	set CNT0_MIN 0x3100B01C
	set data [memread32_phys $CNT0_MIN]
	puts [format "CNT0_MIN:		%08X" $data]

}

proc show_OTPC0 {} {
	set OTPC0_STAT 0x31011004
	set data [memread32_phys $OTPC0_STAT]
	puts [format "OTPC0_STAT:		%08X" $data]

	set OTPC0_SECU_STATE 0x3101102C
	set data [memread32_phys $OTPC0_SECU_STATE]
	puts [format "OTPC0_SECU_STATE:		%08X" $data]

}

proc show_SMPU12 {} {
	set SMPU12_CTL 0x31012000
	set data [memread32_phys $SMPU12_CTL]
	puts [format "SMPU12_CTL:		%08X" $data]

	set SMPU12_STAT 0x31012004
	set data [memread32_phys $SMPU12_STAT]
	puts [format "SMPU12_STAT:		%08X" $data]

	set SMPU12_IADDR 0x31012008
	set data [memread32_phys $SMPU12_IADDR]
	puts [format "SMPU12_IADDR:		%08X" $data]

	set SMPU12_IDTLS 0x3101200C
	set data [memread32_phys $SMPU12_IDTLS]
	puts [format "SMPU12_IDTLS:		%08X" $data]

	set SMPU12_BADDR 0x31012010
	set data [memread32_phys $SMPU12_BADDR]
	puts [format "SMPU12_BADDR:		%08X" $data]

	set SMPU12_BDTLS 0x31012014
	set data [memread32_phys $SMPU12_BDTLS]
	puts [format "SMPU12_BDTLS:		%08X" $data]

	set SMPU12_REVID 0x31012220
	set data [memread32_phys $SMPU12_REVID]
	puts [format "SMPU12_REVID:		%08X" $data]

	set SMPU12_SECURECTL 0x31012800
	set data [memread32_phys $SMPU12_SECURECTL]
	puts [format "SMPU12_SECURECTL:		%08X" $data]

	set SMPU12_RCTL0 0x31012020
	set data [memread32_phys $SMPU12_RCTL0]
	puts [format "SMPU12_RCTL0:		%08X" $data]

	set SMPU12_RCTL1 0x31012038
	set data [memread32_phys $SMPU12_RCTL1]
	puts [format "SMPU12_RCTL1:		%08X" $data]

	set SMPU12_RCTL2 0x31012050
	set data [memread32_phys $SMPU12_RCTL2]
	puts [format "SMPU12_RCTL2:		%08X" $data]

	set SMPU12_RCTL3 0x31012068
	set data [memread32_phys $SMPU12_RCTL3]
	puts [format "SMPU12_RCTL3:		%08X" $data]

	set SMPU12_RCTL4 0x31012080
	set data [memread32_phys $SMPU12_RCTL4]
	puts [format "SMPU12_RCTL4:		%08X" $data]

	set SMPU12_RCTL5 0x31012098
	set data [memread32_phys $SMPU12_RCTL5]
	puts [format "SMPU12_RCTL5:		%08X" $data]

	set SMPU12_RCTL6 0x310120B0
	set data [memread32_phys $SMPU12_RCTL6]
	puts [format "SMPU12_RCTL6:		%08X" $data]

	set SMPU12_RCTL7 0x310120C8
	set data [memread32_phys $SMPU12_RCTL7]
	puts [format "SMPU12_RCTL7:		%08X" $data]

	set SMPU12_RADDR0 0x31012024
	set data [memread32_phys $SMPU12_RADDR0]
	puts [format "SMPU12_RADDR0:		%08X" $data]

	set SMPU12_RADDR1 0x3101203C
	set data [memread32_phys $SMPU12_RADDR1]
	puts [format "SMPU12_RADDR1:		%08X" $data]

	set SMPU12_RADDR2 0x31012054
	set data [memread32_phys $SMPU12_RADDR2]
	puts [format "SMPU12_RADDR2:		%08X" $data]

	set SMPU12_RADDR3 0x3101206C
	set data [memread32_phys $SMPU12_RADDR3]
	puts [format "SMPU12_RADDR3:		%08X" $data]

	set SMPU12_RADDR4 0x31012084
	set data [memread32_phys $SMPU12_RADDR4]
	puts [format "SMPU12_RADDR4:		%08X" $data]

	set SMPU12_RADDR5 0x3101209C
	set data [memread32_phys $SMPU12_RADDR5]
	puts [format "SMPU12_RADDR5:		%08X" $data]

	set SMPU12_RADDR6 0x310120B4
	set data [memread32_phys $SMPU12_RADDR6]
	puts [format "SMPU12_RADDR6:		%08X" $data]

	set SMPU12_RADDR7 0x310120CC
	set data [memread32_phys $SMPU12_RADDR7]
	puts [format "SMPU12_RADDR7:		%08X" $data]

	set SMPU12_RIDA0 0x31012028
	set data [memread32_phys $SMPU12_RIDA0]
	puts [format "SMPU12_RIDA0:		%08X" $data]

	set SMPU12_RIDA1 0x31012040
	set data [memread32_phys $SMPU12_RIDA1]
	puts [format "SMPU12_RIDA1:		%08X" $data]

	set SMPU12_RIDA2 0x31012058
	set data [memread32_phys $SMPU12_RIDA2]
	puts [format "SMPU12_RIDA2:		%08X" $data]

	set SMPU12_RIDA3 0x31012070
	set data [memread32_phys $SMPU12_RIDA3]
	puts [format "SMPU12_RIDA3:		%08X" $data]

	set SMPU12_RIDA4 0x31012088
	set data [memread32_phys $SMPU12_RIDA4]
	puts [format "SMPU12_RIDA4:		%08X" $data]

	set SMPU12_RIDA5 0x310120A0
	set data [memread32_phys $SMPU12_RIDA5]
	puts [format "SMPU12_RIDA5:		%08X" $data]

	set SMPU12_RIDA6 0x310120B8
	set data [memread32_phys $SMPU12_RIDA6]
	puts [format "SMPU12_RIDA6:		%08X" $data]

	set SMPU12_RIDA7 0x310120D0
	set data [memread32_phys $SMPU12_RIDA7]
	puts [format "SMPU12_RIDA7:		%08X" $data]

	set SMPU12_RIDMSKA0 0x3101202C
	set data [memread32_phys $SMPU12_RIDMSKA0]
	puts [format "SMPU12_RIDMSKA0:		%08X" $data]

	set SMPU12_RIDMSKA1 0x31012044
	set data [memread32_phys $SMPU12_RIDMSKA1]
	puts [format "SMPU12_RIDMSKA1:		%08X" $data]

	set SMPU12_RIDMSKA2 0x3101205C
	set data [memread32_phys $SMPU12_RIDMSKA2]
	puts [format "SMPU12_RIDMSKA2:		%08X" $data]

	set SMPU12_RIDMSKA3 0x31012074
	set data [memread32_phys $SMPU12_RIDMSKA3]
	puts [format "SMPU12_RIDMSKA3:		%08X" $data]

	set SMPU12_RIDMSKA4 0x3101208C
	set data [memread32_phys $SMPU12_RIDMSKA4]
	puts [format "SMPU12_RIDMSKA4:		%08X" $data]

	set SMPU12_RIDMSKA5 0x310120A4
	set data [memread32_phys $SMPU12_RIDMSKA5]
	puts [format "SMPU12_RIDMSKA5:		%08X" $data]

	set SMPU12_RIDMSKA6 0x310120BC
	set data [memread32_phys $SMPU12_RIDMSKA6]
	puts [format "SMPU12_RIDMSKA6:		%08X" $data]

	set SMPU12_RIDMSKA7 0x310120D4
	set data [memread32_phys $SMPU12_RIDMSKA7]
	puts [format "SMPU12_RIDMSKA7:		%08X" $data]

	set SMPU12_RIDB0 0x31012030
	set data [memread32_phys $SMPU12_RIDB0]
	puts [format "SMPU12_RIDB0:		%08X" $data]

	set SMPU12_RIDB1 0x31012048
	set data [memread32_phys $SMPU12_RIDB1]
	puts [format "SMPU12_RIDB1:		%08X" $data]

	set SMPU12_RIDB2 0x31012060
	set data [memread32_phys $SMPU12_RIDB2]
	puts [format "SMPU12_RIDB2:		%08X" $data]

	set SMPU12_RIDB3 0x31012078
	set data [memread32_phys $SMPU12_RIDB3]
	puts [format "SMPU12_RIDB3:		%08X" $data]

	set SMPU12_RIDB4 0x31012090
	set data [memread32_phys $SMPU12_RIDB4]
	puts [format "SMPU12_RIDB4:		%08X" $data]

	set SMPU12_RIDB5 0x310120A8
	set data [memread32_phys $SMPU12_RIDB5]
	puts [format "SMPU12_RIDB5:		%08X" $data]

	set SMPU12_RIDB6 0x310120C0
	set data [memread32_phys $SMPU12_RIDB6]
	puts [format "SMPU12_RIDB6:		%08X" $data]

	set SMPU12_RIDB7 0x310120D8
	set data [memread32_phys $SMPU12_RIDB7]
	puts [format "SMPU12_RIDB7:		%08X" $data]

	set SMPU12_RIDMSKB0 0x31012034
	set data [memread32_phys $SMPU12_RIDMSKB0]
	puts [format "SMPU12_RIDMSKB0:		%08X" $data]

	set SMPU12_RIDMSKB1 0x3101204C
	set data [memread32_phys $SMPU12_RIDMSKB1]
	puts [format "SMPU12_RIDMSKB1:		%08X" $data]

	set SMPU12_RIDMSKB2 0x31012064
	set data [memread32_phys $SMPU12_RIDMSKB2]
	puts [format "SMPU12_RIDMSKB2:		%08X" $data]

	set SMPU12_RIDMSKB3 0x3101207C
	set data [memread32_phys $SMPU12_RIDMSKB3]
	puts [format "SMPU12_RIDMSKB3:		%08X" $data]

	set SMPU12_RIDMSKB4 0x31012094
	set data [memread32_phys $SMPU12_RIDMSKB4]
	puts [format "SMPU12_RIDMSKB4:		%08X" $data]

	set SMPU12_RIDMSKB5 0x310120AC
	set data [memread32_phys $SMPU12_RIDMSKB5]
	puts [format "SMPU12_RIDMSKB5:		%08X" $data]

	set SMPU12_RIDMSKB6 0x310120C4
	set data [memread32_phys $SMPU12_RIDMSKB6]
	puts [format "SMPU12_RIDMSKB6:		%08X" $data]

	set SMPU12_RIDMSKB7 0x310120DC
	set data [memread32_phys $SMPU12_RIDMSKB7]
	puts [format "SMPU12_RIDMSKB7:		%08X" $data]

	set SMPU12_SECURERCTL0 0x31012820
	set data [memread32_phys $SMPU12_SECURERCTL0]
	puts [format "SMPU12_SECURERCTL0:		%08X" $data]

	set SMPU12_SECURERCTL1 0x31012824
	set data [memread32_phys $SMPU12_SECURERCTL1]
	puts [format "SMPU12_SECURERCTL1:		%08X" $data]

	set SMPU12_SECURERCTL2 0x31012828
	set data [memread32_phys $SMPU12_SECURERCTL2]
	puts [format "SMPU12_SECURERCTL2:		%08X" $data]

	set SMPU12_SECURERCTL3 0x3101282C
	set data [memread32_phys $SMPU12_SECURERCTL3]
	puts [format "SMPU12_SECURERCTL3:		%08X" $data]

	set SMPU12_SECURERCTL4 0x31012830
	set data [memread32_phys $SMPU12_SECURERCTL4]
	puts [format "SMPU12_SECURERCTL4:		%08X" $data]

	set SMPU12_SECURERCTL5 0x31012834
	set data [memread32_phys $SMPU12_SECURERCTL5]
	puts [format "SMPU12_SECURERCTL5:		%08X" $data]

	set SMPU12_SECURERCTL6 0x31012838
	set data [memread32_phys $SMPU12_SECURERCTL6]
	puts [format "SMPU12_SECURERCTL6:		%08X" $data]

	set SMPU12_SECURERCTL7 0x3101283C
	set data [memread32_phys $SMPU12_SECURERCTL7]
	puts [format "SMPU12_SECURERCTL7:		%08X" $data]

}

proc show_HADC0 {} {
	set HADC0_CTL 0x31016000
	set data [memread32_phys $HADC0_CTL]
	puts [format "HADC0_CTL:		%08X" $data]

	set HADC0_CHAN_MSK 0x31016004
	set data [memread32_phys $HADC0_CHAN_MSK]
	puts [format "HADC0_CHAN_MSK:		%08X" $data]

	set HADC0_IMSK 0x31016008
	set data [memread32_phys $HADC0_IMSK]
	puts [format "HADC0_IMSK:		%08X" $data]

	set HADC0_STAT 0x3101600C
	set data [memread32_phys $HADC0_STAT]
	puts [format "HADC0_STAT:		%08X" $data]

	set HADC0_DATA00 0x31016010
	set data [memread32_phys $HADC0_DATA00]
	puts [format "HADC0_DATA00:		%08X" $data]

	set HADC0_DATA01 0x31016014
	set data [memread32_phys $HADC0_DATA01]
	puts [format "HADC0_DATA01:		%08X" $data]

	set HADC0_DATA02 0x31016018
	set data [memread32_phys $HADC0_DATA02]
	puts [format "HADC0_DATA02:		%08X" $data]

	set HADC0_DATA03 0x3101601C
	set data [memread32_phys $HADC0_DATA03]
	puts [format "HADC0_DATA03:		%08X" $data]

	set HADC0_DATA04 0x31016020
	set data [memread32_phys $HADC0_DATA04]
	puts [format "HADC0_DATA04:		%08X" $data]

	set HADC0_DATA05 0x31016024
	set data [memread32_phys $HADC0_DATA05]
	puts [format "HADC0_DATA05:		%08X" $data]

	set HADC0_DATA06 0x31016028
	set data [memread32_phys $HADC0_DATA06]
	puts [format "HADC0_DATA06:		%08X" $data]

	set HADC0_DATA07 0x3101602C
	set data [memread32_phys $HADC0_DATA07]
	puts [format "HADC0_DATA07:		%08X" $data]

	set HADC0_DATA08 0x31016030
	set data [memread32_phys $HADC0_DATA08]
	puts [format "HADC0_DATA08:		%08X" $data]

	set HADC0_DATA09 0x31016034
	set data [memread32_phys $HADC0_DATA09]
	puts [format "HADC0_DATA09:		%08X" $data]

	set HADC0_DATA10 0x31016038
	set data [memread32_phys $HADC0_DATA10]
	puts [format "HADC0_DATA10:		%08X" $data]

	set HADC0_DATA11 0x3101603C
	set data [memread32_phys $HADC0_DATA11]
	puts [format "HADC0_DATA11:		%08X" $data]

	set HADC0_DATA12 0x31016040
	set data [memread32_phys $HADC0_DATA12]
	puts [format "HADC0_DATA12:		%08X" $data]

	set HADC0_DATA13 0x31016044
	set data [memread32_phys $HADC0_DATA13]
	puts [format "HADC0_DATA13:		%08X" $data]

	set HADC0_DATA14 0x31016048
	set data [memread32_phys $HADC0_DATA14]
	puts [format "HADC0_DATA14:		%08X" $data]

	set HADC0_DATA15 0x3101604C
	set data [memread32_phys $HADC0_DATA15]
	puts [format "HADC0_DATA15:		%08X" $data]

}

proc show_TMU0 {} {
	set TMU0_CTL 0x31016800
	set data [memread32_phys $TMU0_CTL]
	puts [format "TMU0_CTL:		%08X" $data]

	set TMU0_TEMP 0x31016804
	set data [memread32_phys $TMU0_TEMP]
	puts [format "TMU0_TEMP:		%08X" $data]

	set TMU0_AVG 0x31016808
	set data [memread32_phys $TMU0_AVG]
	puts [format "TMU0_AVG:		%08X" $data]

	set TMU0_FLT_LIM_HI 0x3101680C
	set data [memread32_phys $TMU0_FLT_LIM_HI]
	puts [format "TMU0_FLT_LIM_HI:		%08X" $data]

	set TMU0_ALRT_LIM_HI 0x31016810
	set data [memread32_phys $TMU0_ALRT_LIM_HI]
	puts [format "TMU0_ALRT_LIM_HI:		%08X" $data]

	set TMU0_FLT_LIM_LO 0x31016814
	set data [memread32_phys $TMU0_FLT_LIM_LO]
	puts [format "TMU0_FLT_LIM_LO:		%08X" $data]

	set TMU0_ALRT_LIM_LO 0x31016818
	set data [memread32_phys $TMU0_ALRT_LIM_LO]
	puts [format "TMU0_ALRT_LIM_LO:		%08X" $data]

	set TMU0_STAT 0x3101681C
	set data [memread32_phys $TMU0_STAT]
	puts [format "TMU0_STAT:		%08X" $data]

	set TMU0_GAIN 0x31016824
	set data [memread32_phys $TMU0_GAIN]
	puts [format "TMU0_GAIN:		%08X" $data]

	set TMU0_IMSK 0x31016828
	set data [memread32_phys $TMU0_IMSK]
	puts [format "TMU0_IMSK:		%08X" $data]

	set TMU0_OFFSET 0x3101682C
	set data [memread32_phys $TMU0_OFFSET]
	puts [format "TMU0_OFFSET:		%08X" $data]

	set TMU0_CNV_BLANK 0x31016834
	set data [memread32_phys $TMU0_CNV_BLANK]
	puts [format "TMU0_CNV_BLANK:		%08X" $data]

	set TMU0_REFR_CNTR 0x31016838
	set data [memread32_phys $TMU0_REFR_CNTR]
	puts [format "TMU0_REFR_CNTR:		%08X" $data]

}

proc show_TIMER0 {} {
	set TIMER0_RUN 0x31018004
	set data [memread32_phys $TIMER0_RUN]
	puts [format "TIMER0_RUN:		%08X" $data]

	set TIMER0_RUN_SET 0x31018008
	set data [memread32_phys $TIMER0_RUN_SET]
	puts [format "TIMER0_RUN_SET:		%08X" $data]

	set TIMER0_RUN_CLR 0x3101800C
	set data [memread32_phys $TIMER0_RUN_CLR]
	puts [format "TIMER0_RUN_CLR:		%08X" $data]

	set TIMER0_STOP_CFG 0x31018010
	set data [memread32_phys $TIMER0_STOP_CFG]
	puts [format "TIMER0_STOP_CFG:		%08X" $data]

	set TIMER0_STOP_CFG_SET 0x31018014
	set data [memread32_phys $TIMER0_STOP_CFG_SET]
	puts [format "TIMER0_STOP_CFG_SET:		%08X" $data]

	set TIMER0_STOP_CFG_CLR 0x31018018
	set data [memread32_phys $TIMER0_STOP_CFG_CLR]
	puts [format "TIMER0_STOP_CFG_CLR:		%08X" $data]

	set TIMER0_DATA_IMSK 0x3101801C
	set data [memread32_phys $TIMER0_DATA_IMSK]
	puts [format "TIMER0_DATA_IMSK:		%08X" $data]

	set TIMER0_STAT_IMSK 0x31018020
	set data [memread32_phys $TIMER0_STAT_IMSK]
	puts [format "TIMER0_STAT_IMSK:		%08X" $data]

	set TIMER0_TRG_MSK 0x31018024
	set data [memread32_phys $TIMER0_TRG_MSK]
	puts [format "TIMER0_TRG_MSK:		%08X" $data]

	set TIMER0_TRG_IE 0x31018028
	set data [memread32_phys $TIMER0_TRG_IE]
	puts [format "TIMER0_TRG_IE:		%08X" $data]

	set TIMER0_DATA_ILAT 0x3101802C
	set data [memread32_phys $TIMER0_DATA_ILAT]
	puts [format "TIMER0_DATA_ILAT:		%08X" $data]

	set TIMER0_STAT_ILAT 0x31018030
	set data [memread32_phys $TIMER0_STAT_ILAT]
	puts [format "TIMER0_STAT_ILAT:		%08X" $data]

	set TIMER0_ERR_TYPE 0x31018034
	set data [memread32_phys $TIMER0_ERR_TYPE]
	puts [format "TIMER0_ERR_TYPE:		%08X" $data]

	set TIMER0_BCAST_PER 0x31018038
	set data [memread32_phys $TIMER0_BCAST_PER]
	puts [format "TIMER0_BCAST_PER:		%08X" $data]

	set TIMER0_BCAST_WID 0x3101803C
	set data [memread32_phys $TIMER0_BCAST_WID]
	puts [format "TIMER0_BCAST_WID:		%08X" $data]

	set TIMER0_BCAST_DLY 0x31018040
	set data [memread32_phys $TIMER0_BCAST_DLY]
	puts [format "TIMER0_BCAST_DLY:		%08X" $data]

	set TIMER0_TMR0_CFG 0x31018060
	set data [memread32_phys $TIMER0_TMR0_CFG]
	puts [format "TIMER0_TMR0_CFG:		%08X" $data]

	set TIMER0_TMR1_CFG 0x31018080
	set data [memread32_phys $TIMER0_TMR1_CFG]
	puts [format "TIMER0_TMR1_CFG:		%08X" $data]

	set TIMER0_TMR2_CFG 0x310180A0
	set data [memread32_phys $TIMER0_TMR2_CFG]
	puts [format "TIMER0_TMR2_CFG:		%08X" $data]

	set TIMER0_TMR3_CFG 0x310180C0
	set data [memread32_phys $TIMER0_TMR3_CFG]
	puts [format "TIMER0_TMR3_CFG:		%08X" $data]

	set TIMER0_TMR4_CFG 0x310180E0
	set data [memread32_phys $TIMER0_TMR4_CFG]
	puts [format "TIMER0_TMR4_CFG:		%08X" $data]

	set TIMER0_TMR5_CFG 0x31018100
	set data [memread32_phys $TIMER0_TMR5_CFG]
	puts [format "TIMER0_TMR5_CFG:		%08X" $data]

	set TIMER0_TMR6_CFG 0x31018120
	set data [memread32_phys $TIMER0_TMR6_CFG]
	puts [format "TIMER0_TMR6_CFG:		%08X" $data]

	set TIMER0_TMR7_CFG 0x31018140
	set data [memread32_phys $TIMER0_TMR7_CFG]
	puts [format "TIMER0_TMR7_CFG:		%08X" $data]

	set TIMER0_TMR8_CFG 0x31018160
	set data [memread32_phys $TIMER0_TMR8_CFG]
	puts [format "TIMER0_TMR8_CFG:		%08X" $data]

	set TIMER0_TMR9_CFG 0x31018180
	set data [memread32_phys $TIMER0_TMR9_CFG]
	puts [format "TIMER0_TMR9_CFG:		%08X" $data]

	set TIMER0_TMR10_CFG 0x310181A0
	set data [memread32_phys $TIMER0_TMR10_CFG]
	puts [format "TIMER0_TMR10_CFG:		%08X" $data]

	set TIMER0_TMR11_CFG 0x310181C0
	set data [memread32_phys $TIMER0_TMR11_CFG]
	puts [format "TIMER0_TMR11_CFG:		%08X" $data]

	set TIMER0_TMR12_CFG 0x310181E0
	set data [memread32_phys $TIMER0_TMR12_CFG]
	puts [format "TIMER0_TMR12_CFG:		%08X" $data]

	set TIMER0_TMR13_CFG 0x31018200
	set data [memread32_phys $TIMER0_TMR13_CFG]
	puts [format "TIMER0_TMR13_CFG:		%08X" $data]

	set TIMER0_TMR14_CFG 0x31018220
	set data [memread32_phys $TIMER0_TMR14_CFG]
	puts [format "TIMER0_TMR14_CFG:		%08X" $data]

	set TIMER0_TMR15_CFG 0x31018240
	set data [memread32_phys $TIMER0_TMR15_CFG]
	puts [format "TIMER0_TMR15_CFG:		%08X" $data]

	set TIMER0_TMR0_CNT 0x31018064
	set data [memread32_phys $TIMER0_TMR0_CNT]
	puts [format "TIMER0_TMR0_CNT:		%08X" $data]

	set TIMER0_TMR1_CNT 0x31018084
	set data [memread32_phys $TIMER0_TMR1_CNT]
	puts [format "TIMER0_TMR1_CNT:		%08X" $data]

	set TIMER0_TMR2_CNT 0x310180A4
	set data [memread32_phys $TIMER0_TMR2_CNT]
	puts [format "TIMER0_TMR2_CNT:		%08X" $data]

	set TIMER0_TMR3_CNT 0x310180C4
	set data [memread32_phys $TIMER0_TMR3_CNT]
	puts [format "TIMER0_TMR3_CNT:		%08X" $data]

	set TIMER0_TMR4_CNT 0x310180E4
	set data [memread32_phys $TIMER0_TMR4_CNT]
	puts [format "TIMER0_TMR4_CNT:		%08X" $data]

	set TIMER0_TMR5_CNT 0x31018104
	set data [memread32_phys $TIMER0_TMR5_CNT]
	puts [format "TIMER0_TMR5_CNT:		%08X" $data]

	set TIMER0_TMR6_CNT 0x31018124
	set data [memread32_phys $TIMER0_TMR6_CNT]
	puts [format "TIMER0_TMR6_CNT:		%08X" $data]

	set TIMER0_TMR7_CNT 0x31018144
	set data [memread32_phys $TIMER0_TMR7_CNT]
	puts [format "TIMER0_TMR7_CNT:		%08X" $data]

	set TIMER0_TMR8_CNT 0x31018164
	set data [memread32_phys $TIMER0_TMR8_CNT]
	puts [format "TIMER0_TMR8_CNT:		%08X" $data]

	set TIMER0_TMR9_CNT 0x31018184
	set data [memread32_phys $TIMER0_TMR9_CNT]
	puts [format "TIMER0_TMR9_CNT:		%08X" $data]

	set TIMER0_TMR10_CNT 0x310181A4
	set data [memread32_phys $TIMER0_TMR10_CNT]
	puts [format "TIMER0_TMR10_CNT:		%08X" $data]

	set TIMER0_TMR11_CNT 0x310181C4
	set data [memread32_phys $TIMER0_TMR11_CNT]
	puts [format "TIMER0_TMR11_CNT:		%08X" $data]

	set TIMER0_TMR12_CNT 0x310181E4
	set data [memread32_phys $TIMER0_TMR12_CNT]
	puts [format "TIMER0_TMR12_CNT:		%08X" $data]

	set TIMER0_TMR13_CNT 0x31018204
	set data [memread32_phys $TIMER0_TMR13_CNT]
	puts [format "TIMER0_TMR13_CNT:		%08X" $data]

	set TIMER0_TMR14_CNT 0x31018224
	set data [memread32_phys $TIMER0_TMR14_CNT]
	puts [format "TIMER0_TMR14_CNT:		%08X" $data]

	set TIMER0_TMR15_CNT 0x31018244
	set data [memread32_phys $TIMER0_TMR15_CNT]
	puts [format "TIMER0_TMR15_CNT:		%08X" $data]

	set TIMER0_TMR0_PER 0x31018068
	set data [memread32_phys $TIMER0_TMR0_PER]
	puts [format "TIMER0_TMR0_PER:		%08X" $data]

	set TIMER0_TMR1_PER 0x31018088
	set data [memread32_phys $TIMER0_TMR1_PER]
	puts [format "TIMER0_TMR1_PER:		%08X" $data]

	set TIMER0_TMR2_PER 0x310180A8
	set data [memread32_phys $TIMER0_TMR2_PER]
	puts [format "TIMER0_TMR2_PER:		%08X" $data]

	set TIMER0_TMR3_PER 0x310180C8
	set data [memread32_phys $TIMER0_TMR3_PER]
	puts [format "TIMER0_TMR3_PER:		%08X" $data]

	set TIMER0_TMR4_PER 0x310180E8
	set data [memread32_phys $TIMER0_TMR4_PER]
	puts [format "TIMER0_TMR4_PER:		%08X" $data]

	set TIMER0_TMR5_PER 0x31018108
	set data [memread32_phys $TIMER0_TMR5_PER]
	puts [format "TIMER0_TMR5_PER:		%08X" $data]

	set TIMER0_TMR6_PER 0x31018128
	set data [memread32_phys $TIMER0_TMR6_PER]
	puts [format "TIMER0_TMR6_PER:		%08X" $data]

	set TIMER0_TMR7_PER 0x31018148
	set data [memread32_phys $TIMER0_TMR7_PER]
	puts [format "TIMER0_TMR7_PER:		%08X" $data]

	set TIMER0_TMR8_PER 0x31018168
	set data [memread32_phys $TIMER0_TMR8_PER]
	puts [format "TIMER0_TMR8_PER:		%08X" $data]

	set TIMER0_TMR9_PER 0x31018188
	set data [memread32_phys $TIMER0_TMR9_PER]
	puts [format "TIMER0_TMR9_PER:		%08X" $data]

	set TIMER0_TMR10_PER 0x310181A8
	set data [memread32_phys $TIMER0_TMR10_PER]
	puts [format "TIMER0_TMR10_PER:		%08X" $data]

	set TIMER0_TMR11_PER 0x310181C8
	set data [memread32_phys $TIMER0_TMR11_PER]
	puts [format "TIMER0_TMR11_PER:		%08X" $data]

	set TIMER0_TMR12_PER 0x310181E8
	set data [memread32_phys $TIMER0_TMR12_PER]
	puts [format "TIMER0_TMR12_PER:		%08X" $data]

	set TIMER0_TMR13_PER 0x31018208
	set data [memread32_phys $TIMER0_TMR13_PER]
	puts [format "TIMER0_TMR13_PER:		%08X" $data]

	set TIMER0_TMR14_PER 0x31018228
	set data [memread32_phys $TIMER0_TMR14_PER]
	puts [format "TIMER0_TMR14_PER:		%08X" $data]

	set TIMER0_TMR15_PER 0x31018248
	set data [memread32_phys $TIMER0_TMR15_PER]
	puts [format "TIMER0_TMR15_PER:		%08X" $data]

	set TIMER0_TMR0_WID 0x3101806C
	set data [memread32_phys $TIMER0_TMR0_WID]
	puts [format "TIMER0_TMR0_WID:		%08X" $data]

	set TIMER0_TMR1_WID 0x3101808C
	set data [memread32_phys $TIMER0_TMR1_WID]
	puts [format "TIMER0_TMR1_WID:		%08X" $data]

	set TIMER0_TMR2_WID 0x310180AC
	set data [memread32_phys $TIMER0_TMR2_WID]
	puts [format "TIMER0_TMR2_WID:		%08X" $data]

	set TIMER0_TMR3_WID 0x310180CC
	set data [memread32_phys $TIMER0_TMR3_WID]
	puts [format "TIMER0_TMR3_WID:		%08X" $data]

	set TIMER0_TMR4_WID 0x310180EC
	set data [memread32_phys $TIMER0_TMR4_WID]
	puts [format "TIMER0_TMR4_WID:		%08X" $data]

	set TIMER0_TMR5_WID 0x3101810C
	set data [memread32_phys $TIMER0_TMR5_WID]
	puts [format "TIMER0_TMR5_WID:		%08X" $data]

	set TIMER0_TMR6_WID 0x3101812C
	set data [memread32_phys $TIMER0_TMR6_WID]
	puts [format "TIMER0_TMR6_WID:		%08X" $data]

	set TIMER0_TMR7_WID 0x3101814C
	set data [memread32_phys $TIMER0_TMR7_WID]
	puts [format "TIMER0_TMR7_WID:		%08X" $data]

	set TIMER0_TMR8_WID 0x3101816C
	set data [memread32_phys $TIMER0_TMR8_WID]
	puts [format "TIMER0_TMR8_WID:		%08X" $data]

	set TIMER0_TMR9_WID 0x3101818C
	set data [memread32_phys $TIMER0_TMR9_WID]
	puts [format "TIMER0_TMR9_WID:		%08X" $data]

	set TIMER0_TMR10_WID 0x310181AC
	set data [memread32_phys $TIMER0_TMR10_WID]
	puts [format "TIMER0_TMR10_WID:		%08X" $data]

	set TIMER0_TMR11_WID 0x310181CC
	set data [memread32_phys $TIMER0_TMR11_WID]
	puts [format "TIMER0_TMR11_WID:		%08X" $data]

	set TIMER0_TMR12_WID 0x310181EC
	set data [memread32_phys $TIMER0_TMR12_WID]
	puts [format "TIMER0_TMR12_WID:		%08X" $data]

	set TIMER0_TMR13_WID 0x3101820C
	set data [memread32_phys $TIMER0_TMR13_WID]
	puts [format "TIMER0_TMR13_WID:		%08X" $data]

	set TIMER0_TMR14_WID 0x3101822C
	set data [memread32_phys $TIMER0_TMR14_WID]
	puts [format "TIMER0_TMR14_WID:		%08X" $data]

	set TIMER0_TMR15_WID 0x3101824C
	set data [memread32_phys $TIMER0_TMR15_WID]
	puts [format "TIMER0_TMR15_WID:		%08X" $data]

	set TIMER0_TMR0_DLY 0x31018070
	set data [memread32_phys $TIMER0_TMR0_DLY]
	puts [format "TIMER0_TMR0_DLY:		%08X" $data]

	set TIMER0_TMR1_DLY 0x31018090
	set data [memread32_phys $TIMER0_TMR1_DLY]
	puts [format "TIMER0_TMR1_DLY:		%08X" $data]

	set TIMER0_TMR2_DLY 0x310180B0
	set data [memread32_phys $TIMER0_TMR2_DLY]
	puts [format "TIMER0_TMR2_DLY:		%08X" $data]

	set TIMER0_TMR3_DLY 0x310180D0
	set data [memread32_phys $TIMER0_TMR3_DLY]
	puts [format "TIMER0_TMR3_DLY:		%08X" $data]

	set TIMER0_TMR4_DLY 0x310180F0
	set data [memread32_phys $TIMER0_TMR4_DLY]
	puts [format "TIMER0_TMR4_DLY:		%08X" $data]

	set TIMER0_TMR5_DLY 0x31018110
	set data [memread32_phys $TIMER0_TMR5_DLY]
	puts [format "TIMER0_TMR5_DLY:		%08X" $data]

	set TIMER0_TMR6_DLY 0x31018130
	set data [memread32_phys $TIMER0_TMR6_DLY]
	puts [format "TIMER0_TMR6_DLY:		%08X" $data]

	set TIMER0_TMR7_DLY 0x31018150
	set data [memread32_phys $TIMER0_TMR7_DLY]
	puts [format "TIMER0_TMR7_DLY:		%08X" $data]

	set TIMER0_TMR8_DLY 0x31018170
	set data [memread32_phys $TIMER0_TMR8_DLY]
	puts [format "TIMER0_TMR8_DLY:		%08X" $data]

	set TIMER0_TMR9_DLY 0x31018190
	set data [memread32_phys $TIMER0_TMR9_DLY]
	puts [format "TIMER0_TMR9_DLY:		%08X" $data]

	set TIMER0_TMR10_DLY 0x310181B0
	set data [memread32_phys $TIMER0_TMR10_DLY]
	puts [format "TIMER0_TMR10_DLY:		%08X" $data]

	set TIMER0_TMR11_DLY 0x310181D0
	set data [memread32_phys $TIMER0_TMR11_DLY]
	puts [format "TIMER0_TMR11_DLY:		%08X" $data]

	set TIMER0_TMR12_DLY 0x310181F0
	set data [memread32_phys $TIMER0_TMR12_DLY]
	puts [format "TIMER0_TMR12_DLY:		%08X" $data]

	set TIMER0_TMR13_DLY 0x31018210
	set data [memread32_phys $TIMER0_TMR13_DLY]
	puts [format "TIMER0_TMR13_DLY:		%08X" $data]

	set TIMER0_TMR14_DLY 0x31018230
	set data [memread32_phys $TIMER0_TMR14_DLY]
	puts [format "TIMER0_TMR14_DLY:		%08X" $data]

	set TIMER0_TMR15_DLY 0x31018250
	set data [memread32_phys $TIMER0_TMR15_DLY]
	puts [format "TIMER0_TMR15_DLY:		%08X" $data]

}

proc show_DMA0 {} {
	set DMA0_DSCPTR_NXT 0x31022000
	set data [memread32_phys $DMA0_DSCPTR_NXT]
	puts [format "DMA0_DSCPTR_NXT:		%08X" $data]

	set DMA0_ADDRSTART 0x31022004
	set data [memread32_phys $DMA0_ADDRSTART]
	puts [format "DMA0_ADDRSTART:		%08X" $data]

	set DMA0_CFG 0x31022008
	set data [memread32_phys $DMA0_CFG]
	puts [format "DMA0_CFG:		%08X" $data]

	set DMA0_XCNT 0x3102200C
	set data [memread32_phys $DMA0_XCNT]
	puts [format "DMA0_XCNT:		%08X" $data]

	set DMA0_XMOD 0x31022010
	set data [memread32_phys $DMA0_XMOD]
	puts [format "DMA0_XMOD:		%08X" $data]

	set DMA0_YCNT 0x31022014
	set data [memread32_phys $DMA0_YCNT]
	puts [format "DMA0_YCNT:		%08X" $data]

	set DMA0_YMOD 0x31022018
	set data [memread32_phys $DMA0_YMOD]
	puts [format "DMA0_YMOD:		%08X" $data]

	set DMA0_DSCPTR_CUR 0x31022024
	set data [memread32_phys $DMA0_DSCPTR_CUR]
	puts [format "DMA0_DSCPTR_CUR:		%08X" $data]

	set DMA0_DSCPTR_PRV 0x31022028
	set data [memread32_phys $DMA0_DSCPTR_PRV]
	puts [format "DMA0_DSCPTR_PRV:		%08X" $data]

	set DMA0_ADDR_CUR 0x3102202C
	set data [memread32_phys $DMA0_ADDR_CUR]
	puts [format "DMA0_ADDR_CUR:		%08X" $data]

	set DMA0_STAT 0x31022030
	set data [memread32_phys $DMA0_STAT]
	puts [format "DMA0_STAT:		%08X" $data]

	set DMA0_XCNT_CUR 0x31022034
	set data [memread32_phys $DMA0_XCNT_CUR]
	puts [format "DMA0_XCNT_CUR:		%08X" $data]

	set DMA0_YCNT_CUR 0x31022038
	set data [memread32_phys $DMA0_YCNT_CUR]
	puts [format "DMA0_YCNT_CUR:		%08X" $data]

	set DMA0_BWLCNT 0x31022040
	set data [memread32_phys $DMA0_BWLCNT]
	puts [format "DMA0_BWLCNT:		%08X" $data]

	set DMA0_BWLCNT_CUR 0x31022044
	set data [memread32_phys $DMA0_BWLCNT_CUR]
	puts [format "DMA0_BWLCNT_CUR:		%08X" $data]

	set DMA0_BWMCNT 0x31022048
	set data [memread32_phys $DMA0_BWMCNT]
	puts [format "DMA0_BWMCNT:		%08X" $data]

	set DMA0_BWMCNT_CUR 0x3102204C
	set data [memread32_phys $DMA0_BWMCNT_CUR]
	puts [format "DMA0_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA1 {} {
	set DMA1_DSCPTR_NXT 0x31022080
	set data [memread32_phys $DMA1_DSCPTR_NXT]
	puts [format "DMA1_DSCPTR_NXT:		%08X" $data]

	set DMA1_ADDRSTART 0x31022084
	set data [memread32_phys $DMA1_ADDRSTART]
	puts [format "DMA1_ADDRSTART:		%08X" $data]

	set DMA1_CFG 0x31022088
	set data [memread32_phys $DMA1_CFG]
	puts [format "DMA1_CFG:		%08X" $data]

	set DMA1_XCNT 0x3102208C
	set data [memread32_phys $DMA1_XCNT]
	puts [format "DMA1_XCNT:		%08X" $data]

	set DMA1_XMOD 0x31022090
	set data [memread32_phys $DMA1_XMOD]
	puts [format "DMA1_XMOD:		%08X" $data]

	set DMA1_YCNT 0x31022094
	set data [memread32_phys $DMA1_YCNT]
	puts [format "DMA1_YCNT:		%08X" $data]

	set DMA1_YMOD 0x31022098
	set data [memread32_phys $DMA1_YMOD]
	puts [format "DMA1_YMOD:		%08X" $data]

	set DMA1_DSCPTR_CUR 0x310220A4
	set data [memread32_phys $DMA1_DSCPTR_CUR]
	puts [format "DMA1_DSCPTR_CUR:		%08X" $data]

	set DMA1_DSCPTR_PRV 0x310220A8
	set data [memread32_phys $DMA1_DSCPTR_PRV]
	puts [format "DMA1_DSCPTR_PRV:		%08X" $data]

	set DMA1_ADDR_CUR 0x310220AC
	set data [memread32_phys $DMA1_ADDR_CUR]
	puts [format "DMA1_ADDR_CUR:		%08X" $data]

	set DMA1_STAT 0x310220B0
	set data [memread32_phys $DMA1_STAT]
	puts [format "DMA1_STAT:		%08X" $data]

	set DMA1_XCNT_CUR 0x310220B4
	set data [memread32_phys $DMA1_XCNT_CUR]
	puts [format "DMA1_XCNT_CUR:		%08X" $data]

	set DMA1_YCNT_CUR 0x310220B8
	set data [memread32_phys $DMA1_YCNT_CUR]
	puts [format "DMA1_YCNT_CUR:		%08X" $data]

	set DMA1_BWLCNT 0x310220C0
	set data [memread32_phys $DMA1_BWLCNT]
	puts [format "DMA1_BWLCNT:		%08X" $data]

	set DMA1_BWLCNT_CUR 0x310220C4
	set data [memread32_phys $DMA1_BWLCNT_CUR]
	puts [format "DMA1_BWLCNT_CUR:		%08X" $data]

	set DMA1_BWMCNT 0x310220C8
	set data [memread32_phys $DMA1_BWMCNT]
	puts [format "DMA1_BWMCNT:		%08X" $data]

	set DMA1_BWMCNT_CUR 0x310220CC
	set data [memread32_phys $DMA1_BWMCNT_CUR]
	puts [format "DMA1_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA2 {} {
	set DMA2_DSCPTR_NXT 0x31022100
	set data [memread32_phys $DMA2_DSCPTR_NXT]
	puts [format "DMA2_DSCPTR_NXT:		%08X" $data]

	set DMA2_ADDRSTART 0x31022104
	set data [memread32_phys $DMA2_ADDRSTART]
	puts [format "DMA2_ADDRSTART:		%08X" $data]

	set DMA2_CFG 0x31022108
	set data [memread32_phys $DMA2_CFG]
	puts [format "DMA2_CFG:		%08X" $data]

	set DMA2_XCNT 0x3102210C
	set data [memread32_phys $DMA2_XCNT]
	puts [format "DMA2_XCNT:		%08X" $data]

	set DMA2_XMOD 0x31022110
	set data [memread32_phys $DMA2_XMOD]
	puts [format "DMA2_XMOD:		%08X" $data]

	set DMA2_YCNT 0x31022114
	set data [memread32_phys $DMA2_YCNT]
	puts [format "DMA2_YCNT:		%08X" $data]

	set DMA2_YMOD 0x31022118
	set data [memread32_phys $DMA2_YMOD]
	puts [format "DMA2_YMOD:		%08X" $data]

	set DMA2_DSCPTR_CUR 0x31022124
	set data [memread32_phys $DMA2_DSCPTR_CUR]
	puts [format "DMA2_DSCPTR_CUR:		%08X" $data]

	set DMA2_DSCPTR_PRV 0x31022128
	set data [memread32_phys $DMA2_DSCPTR_PRV]
	puts [format "DMA2_DSCPTR_PRV:		%08X" $data]

	set DMA2_ADDR_CUR 0x3102212C
	set data [memread32_phys $DMA2_ADDR_CUR]
	puts [format "DMA2_ADDR_CUR:		%08X" $data]

	set DMA2_STAT 0x31022130
	set data [memread32_phys $DMA2_STAT]
	puts [format "DMA2_STAT:		%08X" $data]

	set DMA2_XCNT_CUR 0x31022134
	set data [memread32_phys $DMA2_XCNT_CUR]
	puts [format "DMA2_XCNT_CUR:		%08X" $data]

	set DMA2_YCNT_CUR 0x31022138
	set data [memread32_phys $DMA2_YCNT_CUR]
	puts [format "DMA2_YCNT_CUR:		%08X" $data]

	set DMA2_BWLCNT 0x31022140
	set data [memread32_phys $DMA2_BWLCNT]
	puts [format "DMA2_BWLCNT:		%08X" $data]

	set DMA2_BWLCNT_CUR 0x31022144
	set data [memread32_phys $DMA2_BWLCNT_CUR]
	puts [format "DMA2_BWLCNT_CUR:		%08X" $data]

	set DMA2_BWMCNT 0x31022148
	set data [memread32_phys $DMA2_BWMCNT]
	puts [format "DMA2_BWMCNT:		%08X" $data]

	set DMA2_BWMCNT_CUR 0x3102214C
	set data [memread32_phys $DMA2_BWMCNT_CUR]
	puts [format "DMA2_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA3 {} {
	set DMA3_DSCPTR_NXT 0x31022180
	set data [memread32_phys $DMA3_DSCPTR_NXT]
	puts [format "DMA3_DSCPTR_NXT:		%08X" $data]

	set DMA3_ADDRSTART 0x31022184
	set data [memread32_phys $DMA3_ADDRSTART]
	puts [format "DMA3_ADDRSTART:		%08X" $data]

	set DMA3_CFG 0x31022188
	set data [memread32_phys $DMA3_CFG]
	puts [format "DMA3_CFG:		%08X" $data]

	set DMA3_XCNT 0x3102218C
	set data [memread32_phys $DMA3_XCNT]
	puts [format "DMA3_XCNT:		%08X" $data]

	set DMA3_XMOD 0x31022190
	set data [memread32_phys $DMA3_XMOD]
	puts [format "DMA3_XMOD:		%08X" $data]

	set DMA3_YCNT 0x31022194
	set data [memread32_phys $DMA3_YCNT]
	puts [format "DMA3_YCNT:		%08X" $data]

	set DMA3_YMOD 0x31022198
	set data [memread32_phys $DMA3_YMOD]
	puts [format "DMA3_YMOD:		%08X" $data]

	set DMA3_DSCPTR_CUR 0x310221A4
	set data [memread32_phys $DMA3_DSCPTR_CUR]
	puts [format "DMA3_DSCPTR_CUR:		%08X" $data]

	set DMA3_DSCPTR_PRV 0x310221A8
	set data [memread32_phys $DMA3_DSCPTR_PRV]
	puts [format "DMA3_DSCPTR_PRV:		%08X" $data]

	set DMA3_ADDR_CUR 0x310221AC
	set data [memread32_phys $DMA3_ADDR_CUR]
	puts [format "DMA3_ADDR_CUR:		%08X" $data]

	set DMA3_STAT 0x310221B0
	set data [memread32_phys $DMA3_STAT]
	puts [format "DMA3_STAT:		%08X" $data]

	set DMA3_XCNT_CUR 0x310221B4
	set data [memread32_phys $DMA3_XCNT_CUR]
	puts [format "DMA3_XCNT_CUR:		%08X" $data]

	set DMA3_YCNT_CUR 0x310221B8
	set data [memread32_phys $DMA3_YCNT_CUR]
	puts [format "DMA3_YCNT_CUR:		%08X" $data]

	set DMA3_BWLCNT 0x310221C0
	set data [memread32_phys $DMA3_BWLCNT]
	puts [format "DMA3_BWLCNT:		%08X" $data]

	set DMA3_BWLCNT_CUR 0x310221C4
	set data [memread32_phys $DMA3_BWLCNT_CUR]
	puts [format "DMA3_BWLCNT_CUR:		%08X" $data]

	set DMA3_BWMCNT 0x310221C8
	set data [memread32_phys $DMA3_BWMCNT]
	puts [format "DMA3_BWMCNT:		%08X" $data]

	set DMA3_BWMCNT_CUR 0x310221CC
	set data [memread32_phys $DMA3_BWMCNT_CUR]
	puts [format "DMA3_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA4 {} {
	set DMA4_DSCPTR_NXT 0x31022200
	set data [memread32_phys $DMA4_DSCPTR_NXT]
	puts [format "DMA4_DSCPTR_NXT:		%08X" $data]

	set DMA4_ADDRSTART 0x31022204
	set data [memread32_phys $DMA4_ADDRSTART]
	puts [format "DMA4_ADDRSTART:		%08X" $data]

	set DMA4_CFG 0x31022208
	set data [memread32_phys $DMA4_CFG]
	puts [format "DMA4_CFG:		%08X" $data]

	set DMA4_XCNT 0x3102220C
	set data [memread32_phys $DMA4_XCNT]
	puts [format "DMA4_XCNT:		%08X" $data]

	set DMA4_XMOD 0x31022210
	set data [memread32_phys $DMA4_XMOD]
	puts [format "DMA4_XMOD:		%08X" $data]

	set DMA4_YCNT 0x31022214
	set data [memread32_phys $DMA4_YCNT]
	puts [format "DMA4_YCNT:		%08X" $data]

	set DMA4_YMOD 0x31022218
	set data [memread32_phys $DMA4_YMOD]
	puts [format "DMA4_YMOD:		%08X" $data]

	set DMA4_DSCPTR_CUR 0x31022224
	set data [memread32_phys $DMA4_DSCPTR_CUR]
	puts [format "DMA4_DSCPTR_CUR:		%08X" $data]

	set DMA4_DSCPTR_PRV 0x31022228
	set data [memread32_phys $DMA4_DSCPTR_PRV]
	puts [format "DMA4_DSCPTR_PRV:		%08X" $data]

	set DMA4_ADDR_CUR 0x3102222C
	set data [memread32_phys $DMA4_ADDR_CUR]
	puts [format "DMA4_ADDR_CUR:		%08X" $data]

	set DMA4_STAT 0x31022230
	set data [memread32_phys $DMA4_STAT]
	puts [format "DMA4_STAT:		%08X" $data]

	set DMA4_XCNT_CUR 0x31022234
	set data [memread32_phys $DMA4_XCNT_CUR]
	puts [format "DMA4_XCNT_CUR:		%08X" $data]

	set DMA4_YCNT_CUR 0x31022238
	set data [memread32_phys $DMA4_YCNT_CUR]
	puts [format "DMA4_YCNT_CUR:		%08X" $data]

	set DMA4_BWLCNT 0x31022240
	set data [memread32_phys $DMA4_BWLCNT]
	puts [format "DMA4_BWLCNT:		%08X" $data]

	set DMA4_BWLCNT_CUR 0x31022244
	set data [memread32_phys $DMA4_BWLCNT_CUR]
	puts [format "DMA4_BWLCNT_CUR:		%08X" $data]

	set DMA4_BWMCNT 0x31022248
	set data [memread32_phys $DMA4_BWMCNT]
	puts [format "DMA4_BWMCNT:		%08X" $data]

	set DMA4_BWMCNT_CUR 0x3102224C
	set data [memread32_phys $DMA4_BWMCNT_CUR]
	puts [format "DMA4_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA5 {} {
	set DMA5_DSCPTR_NXT 0x31022280
	set data [memread32_phys $DMA5_DSCPTR_NXT]
	puts [format "DMA5_DSCPTR_NXT:		%08X" $data]

	set DMA5_ADDRSTART 0x31022284
	set data [memread32_phys $DMA5_ADDRSTART]
	puts [format "DMA5_ADDRSTART:		%08X" $data]

	set DMA5_CFG 0x31022288
	set data [memread32_phys $DMA5_CFG]
	puts [format "DMA5_CFG:		%08X" $data]

	set DMA5_XCNT 0x3102228C
	set data [memread32_phys $DMA5_XCNT]
	puts [format "DMA5_XCNT:		%08X" $data]

	set DMA5_XMOD 0x31022290
	set data [memread32_phys $DMA5_XMOD]
	puts [format "DMA5_XMOD:		%08X" $data]

	set DMA5_YCNT 0x31022294
	set data [memread32_phys $DMA5_YCNT]
	puts [format "DMA5_YCNT:		%08X" $data]

	set DMA5_YMOD 0x31022298
	set data [memread32_phys $DMA5_YMOD]
	puts [format "DMA5_YMOD:		%08X" $data]

	set DMA5_DSCPTR_CUR 0x310222A4
	set data [memread32_phys $DMA5_DSCPTR_CUR]
	puts [format "DMA5_DSCPTR_CUR:		%08X" $data]

	set DMA5_DSCPTR_PRV 0x310222A8
	set data [memread32_phys $DMA5_DSCPTR_PRV]
	puts [format "DMA5_DSCPTR_PRV:		%08X" $data]

	set DMA5_ADDR_CUR 0x310222AC
	set data [memread32_phys $DMA5_ADDR_CUR]
	puts [format "DMA5_ADDR_CUR:		%08X" $data]

	set DMA5_STAT 0x310222B0
	set data [memread32_phys $DMA5_STAT]
	puts [format "DMA5_STAT:		%08X" $data]

	set DMA5_XCNT_CUR 0x310222B4
	set data [memread32_phys $DMA5_XCNT_CUR]
	puts [format "DMA5_XCNT_CUR:		%08X" $data]

	set DMA5_YCNT_CUR 0x310222B8
	set data [memread32_phys $DMA5_YCNT_CUR]
	puts [format "DMA5_YCNT_CUR:		%08X" $data]

	set DMA5_BWLCNT 0x310222C0
	set data [memread32_phys $DMA5_BWLCNT]
	puts [format "DMA5_BWLCNT:		%08X" $data]

	set DMA5_BWLCNT_CUR 0x310222C4
	set data [memread32_phys $DMA5_BWLCNT_CUR]
	puts [format "DMA5_BWLCNT_CUR:		%08X" $data]

	set DMA5_BWMCNT 0x310222C8
	set data [memread32_phys $DMA5_BWMCNT]
	puts [format "DMA5_BWMCNT:		%08X" $data]

	set DMA5_BWMCNT_CUR 0x310222CC
	set data [memread32_phys $DMA5_BWMCNT_CUR]
	puts [format "DMA5_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA6 {} {
	set DMA6_DSCPTR_NXT 0x31022300
	set data [memread32_phys $DMA6_DSCPTR_NXT]
	puts [format "DMA6_DSCPTR_NXT:		%08X" $data]

	set DMA6_ADDRSTART 0x31022304
	set data [memread32_phys $DMA6_ADDRSTART]
	puts [format "DMA6_ADDRSTART:		%08X" $data]

	set DMA6_CFG 0x31022308
	set data [memread32_phys $DMA6_CFG]
	puts [format "DMA6_CFG:		%08X" $data]

	set DMA6_XCNT 0x3102230C
	set data [memread32_phys $DMA6_XCNT]
	puts [format "DMA6_XCNT:		%08X" $data]

	set DMA6_XMOD 0x31022310
	set data [memread32_phys $DMA6_XMOD]
	puts [format "DMA6_XMOD:		%08X" $data]

	set DMA6_YCNT 0x31022314
	set data [memread32_phys $DMA6_YCNT]
	puts [format "DMA6_YCNT:		%08X" $data]

	set DMA6_YMOD 0x31022318
	set data [memread32_phys $DMA6_YMOD]
	puts [format "DMA6_YMOD:		%08X" $data]

	set DMA6_DSCPTR_CUR 0x31022324
	set data [memread32_phys $DMA6_DSCPTR_CUR]
	puts [format "DMA6_DSCPTR_CUR:		%08X" $data]

	set DMA6_DSCPTR_PRV 0x31022328
	set data [memread32_phys $DMA6_DSCPTR_PRV]
	puts [format "DMA6_DSCPTR_PRV:		%08X" $data]

	set DMA6_ADDR_CUR 0x3102232C
	set data [memread32_phys $DMA6_ADDR_CUR]
	puts [format "DMA6_ADDR_CUR:		%08X" $data]

	set DMA6_STAT 0x31022330
	set data [memread32_phys $DMA6_STAT]
	puts [format "DMA6_STAT:		%08X" $data]

	set DMA6_XCNT_CUR 0x31022334
	set data [memread32_phys $DMA6_XCNT_CUR]
	puts [format "DMA6_XCNT_CUR:		%08X" $data]

	set DMA6_YCNT_CUR 0x31022338
	set data [memread32_phys $DMA6_YCNT_CUR]
	puts [format "DMA6_YCNT_CUR:		%08X" $data]

	set DMA6_BWLCNT 0x31022340
	set data [memread32_phys $DMA6_BWLCNT]
	puts [format "DMA6_BWLCNT:		%08X" $data]

	set DMA6_BWLCNT_CUR 0x31022344
	set data [memread32_phys $DMA6_BWLCNT_CUR]
	puts [format "DMA6_BWLCNT_CUR:		%08X" $data]

	set DMA6_BWMCNT 0x31022348
	set data [memread32_phys $DMA6_BWMCNT]
	puts [format "DMA6_BWMCNT:		%08X" $data]

	set DMA6_BWMCNT_CUR 0x3102234C
	set data [memread32_phys $DMA6_BWMCNT_CUR]
	puts [format "DMA6_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA7 {} {
	set DMA7_DSCPTR_NXT 0x31022380
	set data [memread32_phys $DMA7_DSCPTR_NXT]
	puts [format "DMA7_DSCPTR_NXT:		%08X" $data]

	set DMA7_ADDRSTART 0x31022384
	set data [memread32_phys $DMA7_ADDRSTART]
	puts [format "DMA7_ADDRSTART:		%08X" $data]

	set DMA7_CFG 0x31022388
	set data [memread32_phys $DMA7_CFG]
	puts [format "DMA7_CFG:		%08X" $data]

	set DMA7_XCNT 0x3102238C
	set data [memread32_phys $DMA7_XCNT]
	puts [format "DMA7_XCNT:		%08X" $data]

	set DMA7_XMOD 0x31022390
	set data [memread32_phys $DMA7_XMOD]
	puts [format "DMA7_XMOD:		%08X" $data]

	set DMA7_YCNT 0x31022394
	set data [memread32_phys $DMA7_YCNT]
	puts [format "DMA7_YCNT:		%08X" $data]

	set DMA7_YMOD 0x31022398
	set data [memread32_phys $DMA7_YMOD]
	puts [format "DMA7_YMOD:		%08X" $data]

	set DMA7_DSCPTR_CUR 0x310223A4
	set data [memread32_phys $DMA7_DSCPTR_CUR]
	puts [format "DMA7_DSCPTR_CUR:		%08X" $data]

	set DMA7_DSCPTR_PRV 0x310223A8
	set data [memread32_phys $DMA7_DSCPTR_PRV]
	puts [format "DMA7_DSCPTR_PRV:		%08X" $data]

	set DMA7_ADDR_CUR 0x310223AC
	set data [memread32_phys $DMA7_ADDR_CUR]
	puts [format "DMA7_ADDR_CUR:		%08X" $data]

	set DMA7_STAT 0x310223B0
	set data [memread32_phys $DMA7_STAT]
	puts [format "DMA7_STAT:		%08X" $data]

	set DMA7_XCNT_CUR 0x310223B4
	set data [memread32_phys $DMA7_XCNT_CUR]
	puts [format "DMA7_XCNT_CUR:		%08X" $data]

	set DMA7_YCNT_CUR 0x310223B8
	set data [memread32_phys $DMA7_YCNT_CUR]
	puts [format "DMA7_YCNT_CUR:		%08X" $data]

	set DMA7_BWLCNT 0x310223C0
	set data [memread32_phys $DMA7_BWLCNT]
	puts [format "DMA7_BWLCNT:		%08X" $data]

	set DMA7_BWLCNT_CUR 0x310223C4
	set data [memread32_phys $DMA7_BWLCNT_CUR]
	puts [format "DMA7_BWLCNT_CUR:		%08X" $data]

	set DMA7_BWMCNT 0x310223C8
	set data [memread32_phys $DMA7_BWMCNT]
	puts [format "DMA7_BWMCNT:		%08X" $data]

	set DMA7_BWMCNT_CUR 0x310223CC
	set data [memread32_phys $DMA7_BWMCNT_CUR]
	puts [format "DMA7_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA10 {} {
	set DMA10_DSCPTR_NXT 0x31023000
	set data [memread32_phys $DMA10_DSCPTR_NXT]
	puts [format "DMA10_DSCPTR_NXT:		%08X" $data]

	set DMA10_ADDRSTART 0x31023004
	set data [memread32_phys $DMA10_ADDRSTART]
	puts [format "DMA10_ADDRSTART:		%08X" $data]

	set DMA10_CFG 0x31023008
	set data [memread32_phys $DMA10_CFG]
	puts [format "DMA10_CFG:		%08X" $data]

	set DMA10_XCNT 0x3102300C
	set data [memread32_phys $DMA10_XCNT]
	puts [format "DMA10_XCNT:		%08X" $data]

	set DMA10_XMOD 0x31023010
	set data [memread32_phys $DMA10_XMOD]
	puts [format "DMA10_XMOD:		%08X" $data]

	set DMA10_YCNT 0x31023014
	set data [memread32_phys $DMA10_YCNT]
	puts [format "DMA10_YCNT:		%08X" $data]

	set DMA10_YMOD 0x31023018
	set data [memread32_phys $DMA10_YMOD]
	puts [format "DMA10_YMOD:		%08X" $data]

	set DMA10_DSCPTR_CUR 0x31023024
	set data [memread32_phys $DMA10_DSCPTR_CUR]
	puts [format "DMA10_DSCPTR_CUR:		%08X" $data]

	set DMA10_DSCPTR_PRV 0x31023028
	set data [memread32_phys $DMA10_DSCPTR_PRV]
	puts [format "DMA10_DSCPTR_PRV:		%08X" $data]

	set DMA10_ADDR_CUR 0x3102302C
	set data [memread32_phys $DMA10_ADDR_CUR]
	puts [format "DMA10_ADDR_CUR:		%08X" $data]

	set DMA10_STAT 0x31023030
	set data [memread32_phys $DMA10_STAT]
	puts [format "DMA10_STAT:		%08X" $data]

	set DMA10_XCNT_CUR 0x31023034
	set data [memread32_phys $DMA10_XCNT_CUR]
	puts [format "DMA10_XCNT_CUR:		%08X" $data]

	set DMA10_YCNT_CUR 0x31023038
	set data [memread32_phys $DMA10_YCNT_CUR]
	puts [format "DMA10_YCNT_CUR:		%08X" $data]

	set DMA10_BWLCNT 0x31023040
	set data [memread32_phys $DMA10_BWLCNT]
	puts [format "DMA10_BWLCNT:		%08X" $data]

	set DMA10_BWLCNT_CUR 0x31023044
	set data [memread32_phys $DMA10_BWLCNT_CUR]
	puts [format "DMA10_BWLCNT_CUR:		%08X" $data]

	set DMA10_BWMCNT 0x31023048
	set data [memread32_phys $DMA10_BWMCNT]
	puts [format "DMA10_BWMCNT:		%08X" $data]

	set DMA10_BWMCNT_CUR 0x3102304C
	set data [memread32_phys $DMA10_BWMCNT_CUR]
	puts [format "DMA10_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA11 {} {
	set DMA11_DSCPTR_NXT 0x31023080
	set data [memread32_phys $DMA11_DSCPTR_NXT]
	puts [format "DMA11_DSCPTR_NXT:		%08X" $data]

	set DMA11_ADDRSTART 0x31023084
	set data [memread32_phys $DMA11_ADDRSTART]
	puts [format "DMA11_ADDRSTART:		%08X" $data]

	set DMA11_CFG 0x31023088
	set data [memread32_phys $DMA11_CFG]
	puts [format "DMA11_CFG:		%08X" $data]

	set DMA11_XCNT 0x3102308C
	set data [memread32_phys $DMA11_XCNT]
	puts [format "DMA11_XCNT:		%08X" $data]

	set DMA11_XMOD 0x31023090
	set data [memread32_phys $DMA11_XMOD]
	puts [format "DMA11_XMOD:		%08X" $data]

	set DMA11_YCNT 0x31023094
	set data [memread32_phys $DMA11_YCNT]
	puts [format "DMA11_YCNT:		%08X" $data]

	set DMA11_YMOD 0x31023098
	set data [memread32_phys $DMA11_YMOD]
	puts [format "DMA11_YMOD:		%08X" $data]

	set DMA11_DSCPTR_CUR 0x310230A4
	set data [memread32_phys $DMA11_DSCPTR_CUR]
	puts [format "DMA11_DSCPTR_CUR:		%08X" $data]

	set DMA11_DSCPTR_PRV 0x310230A8
	set data [memread32_phys $DMA11_DSCPTR_PRV]
	puts [format "DMA11_DSCPTR_PRV:		%08X" $data]

	set DMA11_ADDR_CUR 0x310230AC
	set data [memread32_phys $DMA11_ADDR_CUR]
	puts [format "DMA11_ADDR_CUR:		%08X" $data]

	set DMA11_STAT 0x310230B0
	set data [memread32_phys $DMA11_STAT]
	puts [format "DMA11_STAT:		%08X" $data]

	set DMA11_XCNT_CUR 0x310230B4
	set data [memread32_phys $DMA11_XCNT_CUR]
	puts [format "DMA11_XCNT_CUR:		%08X" $data]

	set DMA11_YCNT_CUR 0x310230B8
	set data [memread32_phys $DMA11_YCNT_CUR]
	puts [format "DMA11_YCNT_CUR:		%08X" $data]

	set DMA11_BWLCNT 0x310230C0
	set data [memread32_phys $DMA11_BWLCNT]
	puts [format "DMA11_BWLCNT:		%08X" $data]

	set DMA11_BWLCNT_CUR 0x310230C4
	set data [memread32_phys $DMA11_BWLCNT_CUR]
	puts [format "DMA11_BWLCNT_CUR:		%08X" $data]

	set DMA11_BWMCNT 0x310230C8
	set data [memread32_phys $DMA11_BWMCNT]
	puts [format "DMA11_BWMCNT:		%08X" $data]

	set DMA11_BWMCNT_CUR 0x310230CC
	set data [memread32_phys $DMA11_BWMCNT_CUR]
	puts [format "DMA11_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA12 {} {
	set DMA12_DSCPTR_NXT 0x31023100
	set data [memread32_phys $DMA12_DSCPTR_NXT]
	puts [format "DMA12_DSCPTR_NXT:		%08X" $data]

	set DMA12_ADDRSTART 0x31023104
	set data [memread32_phys $DMA12_ADDRSTART]
	puts [format "DMA12_ADDRSTART:		%08X" $data]

	set DMA12_CFG 0x31023108
	set data [memread32_phys $DMA12_CFG]
	puts [format "DMA12_CFG:		%08X" $data]

	set DMA12_XCNT 0x3102310C
	set data [memread32_phys $DMA12_XCNT]
	puts [format "DMA12_XCNT:		%08X" $data]

	set DMA12_XMOD 0x31023110
	set data [memread32_phys $DMA12_XMOD]
	puts [format "DMA12_XMOD:		%08X" $data]

	set DMA12_YCNT 0x31023114
	set data [memread32_phys $DMA12_YCNT]
	puts [format "DMA12_YCNT:		%08X" $data]

	set DMA12_YMOD 0x31023118
	set data [memread32_phys $DMA12_YMOD]
	puts [format "DMA12_YMOD:		%08X" $data]

	set DMA12_DSCPTR_CUR 0x31023124
	set data [memread32_phys $DMA12_DSCPTR_CUR]
	puts [format "DMA12_DSCPTR_CUR:		%08X" $data]

	set DMA12_DSCPTR_PRV 0x31023128
	set data [memread32_phys $DMA12_DSCPTR_PRV]
	puts [format "DMA12_DSCPTR_PRV:		%08X" $data]

	set DMA12_ADDR_CUR 0x3102312C
	set data [memread32_phys $DMA12_ADDR_CUR]
	puts [format "DMA12_ADDR_CUR:		%08X" $data]

	set DMA12_STAT 0x31023130
	set data [memread32_phys $DMA12_STAT]
	puts [format "DMA12_STAT:		%08X" $data]

	set DMA12_XCNT_CUR 0x31023134
	set data [memread32_phys $DMA12_XCNT_CUR]
	puts [format "DMA12_XCNT_CUR:		%08X" $data]

	set DMA12_YCNT_CUR 0x31023138
	set data [memread32_phys $DMA12_YCNT_CUR]
	puts [format "DMA12_YCNT_CUR:		%08X" $data]

	set DMA12_BWLCNT 0x31023140
	set data [memread32_phys $DMA12_BWLCNT]
	puts [format "DMA12_BWLCNT:		%08X" $data]

	set DMA12_BWLCNT_CUR 0x31023144
	set data [memread32_phys $DMA12_BWLCNT_CUR]
	puts [format "DMA12_BWLCNT_CUR:		%08X" $data]

	set DMA12_BWMCNT 0x31023148
	set data [memread32_phys $DMA12_BWMCNT]
	puts [format "DMA12_BWMCNT:		%08X" $data]

	set DMA12_BWMCNT_CUR 0x3102314C
	set data [memread32_phys $DMA12_BWMCNT_CUR]
	puts [format "DMA12_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA13 {} {
	set DMA13_DSCPTR_NXT 0x31023180
	set data [memread32_phys $DMA13_DSCPTR_NXT]
	puts [format "DMA13_DSCPTR_NXT:		%08X" $data]

	set DMA13_ADDRSTART 0x31023184
	set data [memread32_phys $DMA13_ADDRSTART]
	puts [format "DMA13_ADDRSTART:		%08X" $data]

	set DMA13_CFG 0x31023188
	set data [memread32_phys $DMA13_CFG]
	puts [format "DMA13_CFG:		%08X" $data]

	set DMA13_XCNT 0x3102318C
	set data [memread32_phys $DMA13_XCNT]
	puts [format "DMA13_XCNT:		%08X" $data]

	set DMA13_XMOD 0x31023190
	set data [memread32_phys $DMA13_XMOD]
	puts [format "DMA13_XMOD:		%08X" $data]

	set DMA13_YCNT 0x31023194
	set data [memread32_phys $DMA13_YCNT]
	puts [format "DMA13_YCNT:		%08X" $data]

	set DMA13_YMOD 0x31023198
	set data [memread32_phys $DMA13_YMOD]
	puts [format "DMA13_YMOD:		%08X" $data]

	set DMA13_DSCPTR_CUR 0x310231A4
	set data [memread32_phys $DMA13_DSCPTR_CUR]
	puts [format "DMA13_DSCPTR_CUR:		%08X" $data]

	set DMA13_DSCPTR_PRV 0x310231A8
	set data [memread32_phys $DMA13_DSCPTR_PRV]
	puts [format "DMA13_DSCPTR_PRV:		%08X" $data]

	set DMA13_ADDR_CUR 0x310231AC
	set data [memread32_phys $DMA13_ADDR_CUR]
	puts [format "DMA13_ADDR_CUR:		%08X" $data]

	set DMA13_STAT 0x310231B0
	set data [memread32_phys $DMA13_STAT]
	puts [format "DMA13_STAT:		%08X" $data]

	set DMA13_XCNT_CUR 0x310231B4
	set data [memread32_phys $DMA13_XCNT_CUR]
	puts [format "DMA13_XCNT_CUR:		%08X" $data]

	set DMA13_YCNT_CUR 0x310231B8
	set data [memread32_phys $DMA13_YCNT_CUR]
	puts [format "DMA13_YCNT_CUR:		%08X" $data]

	set DMA13_BWLCNT 0x310231C0
	set data [memread32_phys $DMA13_BWLCNT]
	puts [format "DMA13_BWLCNT:		%08X" $data]

	set DMA13_BWLCNT_CUR 0x310231C4
	set data [memread32_phys $DMA13_BWLCNT_CUR]
	puts [format "DMA13_BWLCNT_CUR:		%08X" $data]

	set DMA13_BWMCNT 0x310231C8
	set data [memread32_phys $DMA13_BWMCNT]
	puts [format "DMA13_BWMCNT:		%08X" $data]

	set DMA13_BWMCNT_CUR 0x310231CC
	set data [memread32_phys $DMA13_BWMCNT_CUR]
	puts [format "DMA13_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA14 {} {
	set DMA14_DSCPTR_NXT 0x31023200
	set data [memread32_phys $DMA14_DSCPTR_NXT]
	puts [format "DMA14_DSCPTR_NXT:		%08X" $data]

	set DMA14_ADDRSTART 0x31023204
	set data [memread32_phys $DMA14_ADDRSTART]
	puts [format "DMA14_ADDRSTART:		%08X" $data]

	set DMA14_CFG 0x31023208
	set data [memread32_phys $DMA14_CFG]
	puts [format "DMA14_CFG:		%08X" $data]

	set DMA14_XCNT 0x3102320C
	set data [memread32_phys $DMA14_XCNT]
	puts [format "DMA14_XCNT:		%08X" $data]

	set DMA14_XMOD 0x31023210
	set data [memread32_phys $DMA14_XMOD]
	puts [format "DMA14_XMOD:		%08X" $data]

	set DMA14_YCNT 0x31023214
	set data [memread32_phys $DMA14_YCNT]
	puts [format "DMA14_YCNT:		%08X" $data]

	set DMA14_YMOD 0x31023218
	set data [memread32_phys $DMA14_YMOD]
	puts [format "DMA14_YMOD:		%08X" $data]

	set DMA14_DSCPTR_CUR 0x31023224
	set data [memread32_phys $DMA14_DSCPTR_CUR]
	puts [format "DMA14_DSCPTR_CUR:		%08X" $data]

	set DMA14_DSCPTR_PRV 0x31023228
	set data [memread32_phys $DMA14_DSCPTR_PRV]
	puts [format "DMA14_DSCPTR_PRV:		%08X" $data]

	set DMA14_ADDR_CUR 0x3102322C
	set data [memread32_phys $DMA14_ADDR_CUR]
	puts [format "DMA14_ADDR_CUR:		%08X" $data]

	set DMA14_STAT 0x31023230
	set data [memread32_phys $DMA14_STAT]
	puts [format "DMA14_STAT:		%08X" $data]

	set DMA14_XCNT_CUR 0x31023234
	set data [memread32_phys $DMA14_XCNT_CUR]
	puts [format "DMA14_XCNT_CUR:		%08X" $data]

	set DMA14_YCNT_CUR 0x31023238
	set data [memread32_phys $DMA14_YCNT_CUR]
	puts [format "DMA14_YCNT_CUR:		%08X" $data]

	set DMA14_BWLCNT 0x31023240
	set data [memread32_phys $DMA14_BWLCNT]
	puts [format "DMA14_BWLCNT:		%08X" $data]

	set DMA14_BWLCNT_CUR 0x31023244
	set data [memread32_phys $DMA14_BWLCNT_CUR]
	puts [format "DMA14_BWLCNT_CUR:		%08X" $data]

	set DMA14_BWMCNT 0x31023248
	set data [memread32_phys $DMA14_BWMCNT]
	puts [format "DMA14_BWMCNT:		%08X" $data]

	set DMA14_BWMCNT_CUR 0x3102324C
	set data [memread32_phys $DMA14_BWMCNT_CUR]
	puts [format "DMA14_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA15 {} {
	set DMA15_DSCPTR_NXT 0x31023280
	set data [memread32_phys $DMA15_DSCPTR_NXT]
	puts [format "DMA15_DSCPTR_NXT:		%08X" $data]

	set DMA15_ADDRSTART 0x31023284
	set data [memread32_phys $DMA15_ADDRSTART]
	puts [format "DMA15_ADDRSTART:		%08X" $data]

	set DMA15_CFG 0x31023288
	set data [memread32_phys $DMA15_CFG]
	puts [format "DMA15_CFG:		%08X" $data]

	set DMA15_XCNT 0x3102328C
	set data [memread32_phys $DMA15_XCNT]
	puts [format "DMA15_XCNT:		%08X" $data]

	set DMA15_XMOD 0x31023290
	set data [memread32_phys $DMA15_XMOD]
	puts [format "DMA15_XMOD:		%08X" $data]

	set DMA15_YCNT 0x31023294
	set data [memread32_phys $DMA15_YCNT]
	puts [format "DMA15_YCNT:		%08X" $data]

	set DMA15_YMOD 0x31023298
	set data [memread32_phys $DMA15_YMOD]
	puts [format "DMA15_YMOD:		%08X" $data]

	set DMA15_DSCPTR_CUR 0x310232A4
	set data [memread32_phys $DMA15_DSCPTR_CUR]
	puts [format "DMA15_DSCPTR_CUR:		%08X" $data]

	set DMA15_DSCPTR_PRV 0x310232A8
	set data [memread32_phys $DMA15_DSCPTR_PRV]
	puts [format "DMA15_DSCPTR_PRV:		%08X" $data]

	set DMA15_ADDR_CUR 0x310232AC
	set data [memread32_phys $DMA15_ADDR_CUR]
	puts [format "DMA15_ADDR_CUR:		%08X" $data]

	set DMA15_STAT 0x310232B0
	set data [memread32_phys $DMA15_STAT]
	puts [format "DMA15_STAT:		%08X" $data]

	set DMA15_XCNT_CUR 0x310232B4
	set data [memread32_phys $DMA15_XCNT_CUR]
	puts [format "DMA15_XCNT_CUR:		%08X" $data]

	set DMA15_YCNT_CUR 0x310232B8
	set data [memread32_phys $DMA15_YCNT_CUR]
	puts [format "DMA15_YCNT_CUR:		%08X" $data]

	set DMA15_BWLCNT 0x310232C0
	set data [memread32_phys $DMA15_BWLCNT]
	puts [format "DMA15_BWLCNT:		%08X" $data]

	set DMA15_BWLCNT_CUR 0x310232C4
	set data [memread32_phys $DMA15_BWLCNT_CUR]
	puts [format "DMA15_BWLCNT_CUR:		%08X" $data]

	set DMA15_BWMCNT 0x310232C8
	set data [memread32_phys $DMA15_BWMCNT]
	puts [format "DMA15_BWMCNT:		%08X" $data]

	set DMA15_BWMCNT_CUR 0x310232CC
	set data [memread32_phys $DMA15_BWMCNT_CUR]
	puts [format "DMA15_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA16 {} {
	set DMA16_DSCPTR_NXT 0x31023300
	set data [memread32_phys $DMA16_DSCPTR_NXT]
	puts [format "DMA16_DSCPTR_NXT:		%08X" $data]

	set DMA16_ADDRSTART 0x31023304
	set data [memread32_phys $DMA16_ADDRSTART]
	puts [format "DMA16_ADDRSTART:		%08X" $data]

	set DMA16_CFG 0x31023308
	set data [memread32_phys $DMA16_CFG]
	puts [format "DMA16_CFG:		%08X" $data]

	set DMA16_XCNT 0x3102330C
	set data [memread32_phys $DMA16_XCNT]
	puts [format "DMA16_XCNT:		%08X" $data]

	set DMA16_XMOD 0x31023310
	set data [memread32_phys $DMA16_XMOD]
	puts [format "DMA16_XMOD:		%08X" $data]

	set DMA16_YCNT 0x31023314
	set data [memread32_phys $DMA16_YCNT]
	puts [format "DMA16_YCNT:		%08X" $data]

	set DMA16_YMOD 0x31023318
	set data [memread32_phys $DMA16_YMOD]
	puts [format "DMA16_YMOD:		%08X" $data]

	set DMA16_DSCPTR_CUR 0x31023324
	set data [memread32_phys $DMA16_DSCPTR_CUR]
	puts [format "DMA16_DSCPTR_CUR:		%08X" $data]

	set DMA16_DSCPTR_PRV 0x31023328
	set data [memread32_phys $DMA16_DSCPTR_PRV]
	puts [format "DMA16_DSCPTR_PRV:		%08X" $data]

	set DMA16_ADDR_CUR 0x3102332C
	set data [memread32_phys $DMA16_ADDR_CUR]
	puts [format "DMA16_ADDR_CUR:		%08X" $data]

	set DMA16_STAT 0x31023330
	set data [memread32_phys $DMA16_STAT]
	puts [format "DMA16_STAT:		%08X" $data]

	set DMA16_XCNT_CUR 0x31023334
	set data [memread32_phys $DMA16_XCNT_CUR]
	puts [format "DMA16_XCNT_CUR:		%08X" $data]

	set DMA16_YCNT_CUR 0x31023338
	set data [memread32_phys $DMA16_YCNT_CUR]
	puts [format "DMA16_YCNT_CUR:		%08X" $data]

	set DMA16_BWLCNT 0x31023340
	set data [memread32_phys $DMA16_BWLCNT]
	puts [format "DMA16_BWLCNT:		%08X" $data]

	set DMA16_BWLCNT_CUR 0x31023344
	set data [memread32_phys $DMA16_BWLCNT_CUR]
	puts [format "DMA16_BWLCNT_CUR:		%08X" $data]

	set DMA16_BWMCNT 0x31023348
	set data [memread32_phys $DMA16_BWMCNT]
	puts [format "DMA16_BWMCNT:		%08X" $data]

	set DMA16_BWMCNT_CUR 0x3102334C
	set data [memread32_phys $DMA16_BWMCNT_CUR]
	puts [format "DMA16_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA17 {} {
	set DMA17_DSCPTR_NXT 0x31023380
	set data [memread32_phys $DMA17_DSCPTR_NXT]
	puts [format "DMA17_DSCPTR_NXT:		%08X" $data]

	set DMA17_ADDRSTART 0x31023384
	set data [memread32_phys $DMA17_ADDRSTART]
	puts [format "DMA17_ADDRSTART:		%08X" $data]

	set DMA17_CFG 0x31023388
	set data [memread32_phys $DMA17_CFG]
	puts [format "DMA17_CFG:		%08X" $data]

	set DMA17_XCNT 0x3102338C
	set data [memread32_phys $DMA17_XCNT]
	puts [format "DMA17_XCNT:		%08X" $data]

	set DMA17_XMOD 0x31023390
	set data [memread32_phys $DMA17_XMOD]
	puts [format "DMA17_XMOD:		%08X" $data]

	set DMA17_YCNT 0x31023394
	set data [memread32_phys $DMA17_YCNT]
	puts [format "DMA17_YCNT:		%08X" $data]

	set DMA17_YMOD 0x31023398
	set data [memread32_phys $DMA17_YMOD]
	puts [format "DMA17_YMOD:		%08X" $data]

	set DMA17_DSCPTR_CUR 0x310233A4
	set data [memread32_phys $DMA17_DSCPTR_CUR]
	puts [format "DMA17_DSCPTR_CUR:		%08X" $data]

	set DMA17_DSCPTR_PRV 0x310233A8
	set data [memread32_phys $DMA17_DSCPTR_PRV]
	puts [format "DMA17_DSCPTR_PRV:		%08X" $data]

	set DMA17_ADDR_CUR 0x310233AC
	set data [memread32_phys $DMA17_ADDR_CUR]
	puts [format "DMA17_ADDR_CUR:		%08X" $data]

	set DMA17_STAT 0x310233B0
	set data [memread32_phys $DMA17_STAT]
	puts [format "DMA17_STAT:		%08X" $data]

	set DMA17_XCNT_CUR 0x310233B4
	set data [memread32_phys $DMA17_XCNT_CUR]
	puts [format "DMA17_XCNT_CUR:		%08X" $data]

	set DMA17_YCNT_CUR 0x310233B8
	set data [memread32_phys $DMA17_YCNT_CUR]
	puts [format "DMA17_YCNT_CUR:		%08X" $data]

	set DMA17_BWLCNT 0x310233C0
	set data [memread32_phys $DMA17_BWLCNT]
	puts [format "DMA17_BWLCNT:		%08X" $data]

	set DMA17_BWLCNT_CUR 0x310233C4
	set data [memread32_phys $DMA17_BWLCNT_CUR]
	puts [format "DMA17_BWLCNT_CUR:		%08X" $data]

	set DMA17_BWMCNT 0x310233C8
	set data [memread32_phys $DMA17_BWMCNT]
	puts [format "DMA17_BWMCNT:		%08X" $data]

	set DMA17_BWMCNT_CUR 0x310233CC
	set data [memread32_phys $DMA17_BWMCNT_CUR]
	puts [format "DMA17_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA20 {} {
	set DMA20_DSCPTR_NXT 0x31026080
	set data [memread32_phys $DMA20_DSCPTR_NXT]
	puts [format "DMA20_DSCPTR_NXT:		%08X" $data]

	set DMA20_ADDRSTART 0x31026084
	set data [memread32_phys $DMA20_ADDRSTART]
	puts [format "DMA20_ADDRSTART:		%08X" $data]

	set DMA20_CFG 0x31026088
	set data [memread32_phys $DMA20_CFG]
	puts [format "DMA20_CFG:		%08X" $data]

	set DMA20_XCNT 0x3102608C
	set data [memread32_phys $DMA20_XCNT]
	puts [format "DMA20_XCNT:		%08X" $data]

	set DMA20_XMOD 0x31026090
	set data [memread32_phys $DMA20_XMOD]
	puts [format "DMA20_XMOD:		%08X" $data]

	set DMA20_YCNT 0x31026094
	set data [memread32_phys $DMA20_YCNT]
	puts [format "DMA20_YCNT:		%08X" $data]

	set DMA20_YMOD 0x31026098
	set data [memread32_phys $DMA20_YMOD]
	puts [format "DMA20_YMOD:		%08X" $data]

	set DMA20_DSCPTR_CUR 0x310260A4
	set data [memread32_phys $DMA20_DSCPTR_CUR]
	puts [format "DMA20_DSCPTR_CUR:		%08X" $data]

	set DMA20_DSCPTR_PRV 0x310260A8
	set data [memread32_phys $DMA20_DSCPTR_PRV]
	puts [format "DMA20_DSCPTR_PRV:		%08X" $data]

	set DMA20_ADDR_CUR 0x310260AC
	set data [memread32_phys $DMA20_ADDR_CUR]
	puts [format "DMA20_ADDR_CUR:		%08X" $data]

	set DMA20_STAT 0x310260B0
	set data [memread32_phys $DMA20_STAT]
	puts [format "DMA20_STAT:		%08X" $data]

	set DMA20_XCNT_CUR 0x310260B4
	set data [memread32_phys $DMA20_XCNT_CUR]
	puts [format "DMA20_XCNT_CUR:		%08X" $data]

	set DMA20_YCNT_CUR 0x310260B8
	set data [memread32_phys $DMA20_YCNT_CUR]
	puts [format "DMA20_YCNT_CUR:		%08X" $data]

	set DMA20_BWLCNT 0x310260C0
	set data [memread32_phys $DMA20_BWLCNT]
	puts [format "DMA20_BWLCNT:		%08X" $data]

	set DMA20_BWLCNT_CUR 0x310260C4
	set data [memread32_phys $DMA20_BWLCNT_CUR]
	puts [format "DMA20_BWLCNT_CUR:		%08X" $data]

	set DMA20_BWMCNT 0x310260C8
	set data [memread32_phys $DMA20_BWMCNT]
	puts [format "DMA20_BWMCNT:		%08X" $data]

	set DMA20_BWMCNT_CUR 0x310260CC
	set data [memread32_phys $DMA20_BWMCNT_CUR]
	puts [format "DMA20_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA21 {} {
	set DMA21_DSCPTR_NXT 0x31026000
	set data [memread32_phys $DMA21_DSCPTR_NXT]
	puts [format "DMA21_DSCPTR_NXT:		%08X" $data]

	set DMA21_ADDRSTART 0x31026004
	set data [memread32_phys $DMA21_ADDRSTART]
	puts [format "DMA21_ADDRSTART:		%08X" $data]

	set DMA21_CFG 0x31026008
	set data [memread32_phys $DMA21_CFG]
	puts [format "DMA21_CFG:		%08X" $data]

	set DMA21_XCNT 0x3102600C
	set data [memread32_phys $DMA21_XCNT]
	puts [format "DMA21_XCNT:		%08X" $data]

	set DMA21_XMOD 0x31026010
	set data [memread32_phys $DMA21_XMOD]
	puts [format "DMA21_XMOD:		%08X" $data]

	set DMA21_YCNT 0x31026014
	set data [memread32_phys $DMA21_YCNT]
	puts [format "DMA21_YCNT:		%08X" $data]

	set DMA21_YMOD 0x31026018
	set data [memread32_phys $DMA21_YMOD]
	puts [format "DMA21_YMOD:		%08X" $data]

	set DMA21_DSCPTR_CUR 0x31026024
	set data [memread32_phys $DMA21_DSCPTR_CUR]
	puts [format "DMA21_DSCPTR_CUR:		%08X" $data]

	set DMA21_DSCPTR_PRV 0x31026028
	set data [memread32_phys $DMA21_DSCPTR_PRV]
	puts [format "DMA21_DSCPTR_PRV:		%08X" $data]

	set DMA21_ADDR_CUR 0x3102602C
	set data [memread32_phys $DMA21_ADDR_CUR]
	puts [format "DMA21_ADDR_CUR:		%08X" $data]

	set DMA21_STAT 0x31026030
	set data [memread32_phys $DMA21_STAT]
	puts [format "DMA21_STAT:		%08X" $data]

	set DMA21_XCNT_CUR 0x31026034
	set data [memread32_phys $DMA21_XCNT_CUR]
	puts [format "DMA21_XCNT_CUR:		%08X" $data]

	set DMA21_YCNT_CUR 0x31026038
	set data [memread32_phys $DMA21_YCNT_CUR]
	puts [format "DMA21_YCNT_CUR:		%08X" $data]

	set DMA21_BWLCNT 0x31026040
	set data [memread32_phys $DMA21_BWLCNT]
	puts [format "DMA21_BWLCNT:		%08X" $data]

	set DMA21_BWLCNT_CUR 0x31026044
	set data [memread32_phys $DMA21_BWLCNT_CUR]
	puts [format "DMA21_BWLCNT_CUR:		%08X" $data]

	set DMA21_BWMCNT 0x31026048
	set data [memread32_phys $DMA21_BWMCNT]
	puts [format "DMA21_BWMCNT:		%08X" $data]

	set DMA21_BWMCNT_CUR 0x3102604C
	set data [memread32_phys $DMA21_BWMCNT_CUR]
	puts [format "DMA21_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA28 {} {
	set DMA28_DSCPTR_NXT 0x31026400
	set data [memread32_phys $DMA28_DSCPTR_NXT]
	puts [format "DMA28_DSCPTR_NXT:		%08X" $data]

	set DMA28_ADDRSTART 0x31026404
	set data [memread32_phys $DMA28_ADDRSTART]
	puts [format "DMA28_ADDRSTART:		%08X" $data]

	set DMA28_CFG 0x31026408
	set data [memread32_phys $DMA28_CFG]
	puts [format "DMA28_CFG:		%08X" $data]

	set DMA28_XCNT 0x3102640C
	set data [memread32_phys $DMA28_XCNT]
	puts [format "DMA28_XCNT:		%08X" $data]

	set DMA28_XMOD 0x31026410
	set data [memread32_phys $DMA28_XMOD]
	puts [format "DMA28_XMOD:		%08X" $data]

	set DMA28_YCNT 0x31026414
	set data [memread32_phys $DMA28_YCNT]
	puts [format "DMA28_YCNT:		%08X" $data]

	set DMA28_YMOD 0x31026418
	set data [memread32_phys $DMA28_YMOD]
	puts [format "DMA28_YMOD:		%08X" $data]

	set DMA28_DSCPTR_CUR 0x31026424
	set data [memread32_phys $DMA28_DSCPTR_CUR]
	puts [format "DMA28_DSCPTR_CUR:		%08X" $data]

	set DMA28_DSCPTR_PRV 0x31026428
	set data [memread32_phys $DMA28_DSCPTR_PRV]
	puts [format "DMA28_DSCPTR_PRV:		%08X" $data]

	set DMA28_ADDR_CUR 0x3102642C
	set data [memread32_phys $DMA28_ADDR_CUR]
	puts [format "DMA28_ADDR_CUR:		%08X" $data]

	set DMA28_STAT 0x31026430
	set data [memread32_phys $DMA28_STAT]
	puts [format "DMA28_STAT:		%08X" $data]

	set DMA28_XCNT_CUR 0x31026434
	set data [memread32_phys $DMA28_XCNT_CUR]
	puts [format "DMA28_XCNT_CUR:		%08X" $data]

	set DMA28_YCNT_CUR 0x31026438
	set data [memread32_phys $DMA28_YCNT_CUR]
	puts [format "DMA28_YCNT_CUR:		%08X" $data]

	set DMA28_BWLCNT 0x31026440
	set data [memread32_phys $DMA28_BWLCNT]
	puts [format "DMA28_BWLCNT:		%08X" $data]

	set DMA28_BWLCNT_CUR 0x31026444
	set data [memread32_phys $DMA28_BWLCNT_CUR]
	puts [format "DMA28_BWLCNT_CUR:		%08X" $data]

	set DMA28_BWMCNT 0x31026448
	set data [memread32_phys $DMA28_BWMCNT]
	puts [format "DMA28_BWMCNT:		%08X" $data]

	set DMA28_BWMCNT_CUR 0x3102644C
	set data [memread32_phys $DMA28_BWMCNT_CUR]
	puts [format "DMA28_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA29 {} {
	set DMA29_DSCPTR_NXT 0x31026480
	set data [memread32_phys $DMA29_DSCPTR_NXT]
	puts [format "DMA29_DSCPTR_NXT:		%08X" $data]

	set DMA29_ADDRSTART 0x31026484
	set data [memread32_phys $DMA29_ADDRSTART]
	puts [format "DMA29_ADDRSTART:		%08X" $data]

	set DMA29_CFG 0x31026488
	set data [memread32_phys $DMA29_CFG]
	puts [format "DMA29_CFG:		%08X" $data]

	set DMA29_XCNT 0x3102648C
	set data [memread32_phys $DMA29_XCNT]
	puts [format "DMA29_XCNT:		%08X" $data]

	set DMA29_XMOD 0x31026490
	set data [memread32_phys $DMA29_XMOD]
	puts [format "DMA29_XMOD:		%08X" $data]

	set DMA29_YCNT 0x31026494
	set data [memread32_phys $DMA29_YCNT]
	puts [format "DMA29_YCNT:		%08X" $data]

	set DMA29_YMOD 0x31026498
	set data [memread32_phys $DMA29_YMOD]
	puts [format "DMA29_YMOD:		%08X" $data]

	set DMA29_DSCPTR_CUR 0x310264A4
	set data [memread32_phys $DMA29_DSCPTR_CUR]
	puts [format "DMA29_DSCPTR_CUR:		%08X" $data]

	set DMA29_DSCPTR_PRV 0x310264A8
	set data [memread32_phys $DMA29_DSCPTR_PRV]
	puts [format "DMA29_DSCPTR_PRV:		%08X" $data]

	set DMA29_ADDR_CUR 0x310264AC
	set data [memread32_phys $DMA29_ADDR_CUR]
	puts [format "DMA29_ADDR_CUR:		%08X" $data]

	set DMA29_STAT 0x310264B0
	set data [memread32_phys $DMA29_STAT]
	puts [format "DMA29_STAT:		%08X" $data]

	set DMA29_XCNT_CUR 0x310264B4
	set data [memread32_phys $DMA29_XCNT_CUR]
	puts [format "DMA29_XCNT_CUR:		%08X" $data]

	set DMA29_YCNT_CUR 0x310264B8
	set data [memread32_phys $DMA29_YCNT_CUR]
	puts [format "DMA29_YCNT_CUR:		%08X" $data]

	set DMA29_BWLCNT 0x310264C0
	set data [memread32_phys $DMA29_BWLCNT]
	puts [format "DMA29_BWLCNT:		%08X" $data]

	set DMA29_BWLCNT_CUR 0x310264C4
	set data [memread32_phys $DMA29_BWLCNT_CUR]
	puts [format "DMA29_BWLCNT_CUR:		%08X" $data]

	set DMA29_BWMCNT 0x310264C8
	set data [memread32_phys $DMA29_BWMCNT]
	puts [format "DMA29_BWMCNT:		%08X" $data]

	set DMA29_BWMCNT_CUR 0x310264CC
	set data [memread32_phys $DMA29_BWMCNT_CUR]
	puts [format "DMA29_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA34 {} {
	set DMA34_DSCPTR_NXT 0x31026180
	set data [memread32_phys $DMA34_DSCPTR_NXT]
	puts [format "DMA34_DSCPTR_NXT:		%08X" $data]

	set DMA34_ADDRSTART 0x31026184
	set data [memread32_phys $DMA34_ADDRSTART]
	puts [format "DMA34_ADDRSTART:		%08X" $data]

	set DMA34_CFG 0x31026188
	set data [memread32_phys $DMA34_CFG]
	puts [format "DMA34_CFG:		%08X" $data]

	set DMA34_XCNT 0x3102618C
	set data [memread32_phys $DMA34_XCNT]
	puts [format "DMA34_XCNT:		%08X" $data]

	set DMA34_XMOD 0x31026190
	set data [memread32_phys $DMA34_XMOD]
	puts [format "DMA34_XMOD:		%08X" $data]

	set DMA34_YCNT 0x31026194
	set data [memread32_phys $DMA34_YCNT]
	puts [format "DMA34_YCNT:		%08X" $data]

	set DMA34_YMOD 0x31026198
	set data [memread32_phys $DMA34_YMOD]
	puts [format "DMA34_YMOD:		%08X" $data]

	set DMA34_DSCPTR_CUR 0x310261A4
	set data [memread32_phys $DMA34_DSCPTR_CUR]
	puts [format "DMA34_DSCPTR_CUR:		%08X" $data]

	set DMA34_DSCPTR_PRV 0x310261A8
	set data [memread32_phys $DMA34_DSCPTR_PRV]
	puts [format "DMA34_DSCPTR_PRV:		%08X" $data]

	set DMA34_ADDR_CUR 0x310261AC
	set data [memread32_phys $DMA34_ADDR_CUR]
	puts [format "DMA34_ADDR_CUR:		%08X" $data]

	set DMA34_STAT 0x310261B0
	set data [memread32_phys $DMA34_STAT]
	puts [format "DMA34_STAT:		%08X" $data]

	set DMA34_XCNT_CUR 0x310261B4
	set data [memread32_phys $DMA34_XCNT_CUR]
	puts [format "DMA34_XCNT_CUR:		%08X" $data]

	set DMA34_YCNT_CUR 0x310261B8
	set data [memread32_phys $DMA34_YCNT_CUR]
	puts [format "DMA34_YCNT_CUR:		%08X" $data]

	set DMA34_BWLCNT 0x310261C0
	set data [memread32_phys $DMA34_BWLCNT]
	puts [format "DMA34_BWLCNT:		%08X" $data]

	set DMA34_BWLCNT_CUR 0x310261C4
	set data [memread32_phys $DMA34_BWLCNT_CUR]
	puts [format "DMA34_BWLCNT_CUR:		%08X" $data]

	set DMA34_BWMCNT 0x310261C8
	set data [memread32_phys $DMA34_BWMCNT]
	puts [format "DMA34_BWMCNT:		%08X" $data]

	set DMA34_BWMCNT_CUR 0x310261CC
	set data [memread32_phys $DMA34_BWMCNT_CUR]
	puts [format "DMA34_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA35 {} {
	set DMA35_DSCPTR_NXT 0x31026100
	set data [memread32_phys $DMA35_DSCPTR_NXT]
	puts [format "DMA35_DSCPTR_NXT:		%08X" $data]

	set DMA35_ADDRSTART 0x31026104
	set data [memread32_phys $DMA35_ADDRSTART]
	puts [format "DMA35_ADDRSTART:		%08X" $data]

	set DMA35_CFG 0x31026108
	set data [memread32_phys $DMA35_CFG]
	puts [format "DMA35_CFG:		%08X" $data]

	set DMA35_XCNT 0x3102610C
	set data [memread32_phys $DMA35_XCNT]
	puts [format "DMA35_XCNT:		%08X" $data]

	set DMA35_XMOD 0x31026110
	set data [memread32_phys $DMA35_XMOD]
	puts [format "DMA35_XMOD:		%08X" $data]

	set DMA35_YCNT 0x31026114
	set data [memread32_phys $DMA35_YCNT]
	puts [format "DMA35_YCNT:		%08X" $data]

	set DMA35_YMOD 0x31026118
	set data [memread32_phys $DMA35_YMOD]
	puts [format "DMA35_YMOD:		%08X" $data]

	set DMA35_DSCPTR_CUR 0x31026124
	set data [memread32_phys $DMA35_DSCPTR_CUR]
	puts [format "DMA35_DSCPTR_CUR:		%08X" $data]

	set DMA35_DSCPTR_PRV 0x31026128
	set data [memread32_phys $DMA35_DSCPTR_PRV]
	puts [format "DMA35_DSCPTR_PRV:		%08X" $data]

	set DMA35_ADDR_CUR 0x3102612C
	set data [memread32_phys $DMA35_ADDR_CUR]
	puts [format "DMA35_ADDR_CUR:		%08X" $data]

	set DMA35_STAT 0x31026130
	set data [memread32_phys $DMA35_STAT]
	puts [format "DMA35_STAT:		%08X" $data]

	set DMA35_XCNT_CUR 0x31026134
	set data [memread32_phys $DMA35_XCNT_CUR]
	puts [format "DMA35_XCNT_CUR:		%08X" $data]

	set DMA35_YCNT_CUR 0x31026138
	set data [memread32_phys $DMA35_YCNT_CUR]
	puts [format "DMA35_YCNT_CUR:		%08X" $data]

	set DMA35_BWLCNT 0x31026140
	set data [memread32_phys $DMA35_BWLCNT]
	puts [format "DMA35_BWLCNT:		%08X" $data]

	set DMA35_BWLCNT_CUR 0x31026144
	set data [memread32_phys $DMA35_BWLCNT_CUR]
	puts [format "DMA35_BWLCNT_CUR:		%08X" $data]

	set DMA35_BWMCNT 0x31026148
	set data [memread32_phys $DMA35_BWMCNT]
	puts [format "DMA35_BWMCNT:		%08X" $data]

	set DMA35_BWMCNT_CUR 0x3102614C
	set data [memread32_phys $DMA35_BWMCNT_CUR]
	puts [format "DMA35_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA37 {} {
	set DMA37_DSCPTR_NXT 0x31026280
	set data [memread32_phys $DMA37_DSCPTR_NXT]
	puts [format "DMA37_DSCPTR_NXT:		%08X" $data]

	set DMA37_ADDRSTART 0x31026284
	set data [memread32_phys $DMA37_ADDRSTART]
	puts [format "DMA37_ADDRSTART:		%08X" $data]

	set DMA37_CFG 0x31026288
	set data [memread32_phys $DMA37_CFG]
	puts [format "DMA37_CFG:		%08X" $data]

	set DMA37_XCNT 0x3102628C
	set data [memread32_phys $DMA37_XCNT]
	puts [format "DMA37_XCNT:		%08X" $data]

	set DMA37_XMOD 0x31026290
	set data [memread32_phys $DMA37_XMOD]
	puts [format "DMA37_XMOD:		%08X" $data]

	set DMA37_YCNT 0x31026294
	set data [memread32_phys $DMA37_YCNT]
	puts [format "DMA37_YCNT:		%08X" $data]

	set DMA37_YMOD 0x31026298
	set data [memread32_phys $DMA37_YMOD]
	puts [format "DMA37_YMOD:		%08X" $data]

	set DMA37_DSCPTR_CUR 0x310262A4
	set data [memread32_phys $DMA37_DSCPTR_CUR]
	puts [format "DMA37_DSCPTR_CUR:		%08X" $data]

	set DMA37_DSCPTR_PRV 0x310262A8
	set data [memread32_phys $DMA37_DSCPTR_PRV]
	puts [format "DMA37_DSCPTR_PRV:		%08X" $data]

	set DMA37_ADDR_CUR 0x310262AC
	set data [memread32_phys $DMA37_ADDR_CUR]
	puts [format "DMA37_ADDR_CUR:		%08X" $data]

	set DMA37_STAT 0x310262B0
	set data [memread32_phys $DMA37_STAT]
	puts [format "DMA37_STAT:		%08X" $data]

	set DMA37_XCNT_CUR 0x310262B4
	set data [memread32_phys $DMA37_XCNT_CUR]
	puts [format "DMA37_XCNT_CUR:		%08X" $data]

	set DMA37_YCNT_CUR 0x310262B8
	set data [memread32_phys $DMA37_YCNT_CUR]
	puts [format "DMA37_YCNT_CUR:		%08X" $data]

	set DMA37_BWLCNT 0x310262C0
	set data [memread32_phys $DMA37_BWLCNT]
	puts [format "DMA37_BWLCNT:		%08X" $data]

	set DMA37_BWLCNT_CUR 0x310262C4
	set data [memread32_phys $DMA37_BWLCNT_CUR]
	puts [format "DMA37_BWLCNT_CUR:		%08X" $data]

	set DMA37_BWMCNT 0x310262C8
	set data [memread32_phys $DMA37_BWMCNT]
	puts [format "DMA37_BWMCNT:		%08X" $data]

	set DMA37_BWMCNT_CUR 0x310262CC
	set data [memread32_phys $DMA37_BWMCNT_CUR]
	puts [format "DMA37_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA38 {} {
	set DMA38_DSCPTR_NXT 0x31026200
	set data [memread32_phys $DMA38_DSCPTR_NXT]
	puts [format "DMA38_DSCPTR_NXT:		%08X" $data]

	set DMA38_ADDRSTART 0x31026204
	set data [memread32_phys $DMA38_ADDRSTART]
	puts [format "DMA38_ADDRSTART:		%08X" $data]

	set DMA38_CFG 0x31026208
	set data [memread32_phys $DMA38_CFG]
	puts [format "DMA38_CFG:		%08X" $data]

	set DMA38_XCNT 0x3102620C
	set data [memread32_phys $DMA38_XCNT]
	puts [format "DMA38_XCNT:		%08X" $data]

	set DMA38_XMOD 0x31026210
	set data [memread32_phys $DMA38_XMOD]
	puts [format "DMA38_XMOD:		%08X" $data]

	set DMA38_YCNT 0x31026214
	set data [memread32_phys $DMA38_YCNT]
	puts [format "DMA38_YCNT:		%08X" $data]

	set DMA38_YMOD 0x31026218
	set data [memread32_phys $DMA38_YMOD]
	puts [format "DMA38_YMOD:		%08X" $data]

	set DMA38_DSCPTR_CUR 0x31026224
	set data [memread32_phys $DMA38_DSCPTR_CUR]
	puts [format "DMA38_DSCPTR_CUR:		%08X" $data]

	set DMA38_DSCPTR_PRV 0x31026228
	set data [memread32_phys $DMA38_DSCPTR_PRV]
	puts [format "DMA38_DSCPTR_PRV:		%08X" $data]

	set DMA38_ADDR_CUR 0x3102622C
	set data [memread32_phys $DMA38_ADDR_CUR]
	puts [format "DMA38_ADDR_CUR:		%08X" $data]

	set DMA38_STAT 0x31026230
	set data [memread32_phys $DMA38_STAT]
	puts [format "DMA38_STAT:		%08X" $data]

	set DMA38_XCNT_CUR 0x31026234
	set data [memread32_phys $DMA38_XCNT_CUR]
	puts [format "DMA38_XCNT_CUR:		%08X" $data]

	set DMA38_YCNT_CUR 0x31026238
	set data [memread32_phys $DMA38_YCNT_CUR]
	puts [format "DMA38_YCNT_CUR:		%08X" $data]

	set DMA38_BWLCNT 0x31026240
	set data [memread32_phys $DMA38_BWLCNT]
	puts [format "DMA38_BWLCNT:		%08X" $data]

	set DMA38_BWLCNT_CUR 0x31026244
	set data [memread32_phys $DMA38_BWLCNT_CUR]
	puts [format "DMA38_BWLCNT_CUR:		%08X" $data]

	set DMA38_BWMCNT 0x31026248
	set data [memread32_phys $DMA38_BWMCNT]
	puts [format "DMA38_BWMCNT:		%08X" $data]

	set DMA38_BWMCNT_CUR 0x3102624C
	set data [memread32_phys $DMA38_BWMCNT_CUR]
	puts [format "DMA38_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA53 {} {
	set DMA53_DSCPTR_NXT 0x31026380
	set data [memread32_phys $DMA53_DSCPTR_NXT]
	puts [format "DMA53_DSCPTR_NXT:		%08X" $data]

	set DMA53_ADDRSTART 0x31026384
	set data [memread32_phys $DMA53_ADDRSTART]
	puts [format "DMA53_ADDRSTART:		%08X" $data]

	set DMA53_CFG 0x31026388
	set data [memread32_phys $DMA53_CFG]
	puts [format "DMA53_CFG:		%08X" $data]

	set DMA53_XCNT 0x3102638C
	set data [memread32_phys $DMA53_XCNT]
	puts [format "DMA53_XCNT:		%08X" $data]

	set DMA53_XMOD 0x31026390
	set data [memread32_phys $DMA53_XMOD]
	puts [format "DMA53_XMOD:		%08X" $data]

	set DMA53_YCNT 0x31026394
	set data [memread32_phys $DMA53_YCNT]
	puts [format "DMA53_YCNT:		%08X" $data]

	set DMA53_YMOD 0x31026398
	set data [memread32_phys $DMA53_YMOD]
	puts [format "DMA53_YMOD:		%08X" $data]

	set DMA53_DSCPTR_CUR 0x310263A4
	set data [memread32_phys $DMA53_DSCPTR_CUR]
	puts [format "DMA53_DSCPTR_CUR:		%08X" $data]

	set DMA53_DSCPTR_PRV 0x310263A8
	set data [memread32_phys $DMA53_DSCPTR_PRV]
	puts [format "DMA53_DSCPTR_PRV:		%08X" $data]

	set DMA53_ADDR_CUR 0x310263AC
	set data [memread32_phys $DMA53_ADDR_CUR]
	puts [format "DMA53_ADDR_CUR:		%08X" $data]

	set DMA53_STAT 0x310263B0
	set data [memread32_phys $DMA53_STAT]
	puts [format "DMA53_STAT:		%08X" $data]

	set DMA53_XCNT_CUR 0x310263B4
	set data [memread32_phys $DMA53_XCNT_CUR]
	puts [format "DMA53_XCNT_CUR:		%08X" $data]

	set DMA53_YCNT_CUR 0x310263B8
	set data [memread32_phys $DMA53_YCNT_CUR]
	puts [format "DMA53_YCNT_CUR:		%08X" $data]

	set DMA53_BWLCNT 0x310263C0
	set data [memread32_phys $DMA53_BWLCNT]
	puts [format "DMA53_BWLCNT:		%08X" $data]

	set DMA53_BWLCNT_CUR 0x310263C4
	set data [memread32_phys $DMA53_BWLCNT_CUR]
	puts [format "DMA53_BWLCNT_CUR:		%08X" $data]

	set DMA53_BWMCNT 0x310263C8
	set data [memread32_phys $DMA53_BWMCNT]
	puts [format "DMA53_BWMCNT:		%08X" $data]

	set DMA53_BWMCNT_CUR 0x310263CC
	set data [memread32_phys $DMA53_BWMCNT_CUR]
	puts [format "DMA53_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA54 {} {
	set DMA54_DSCPTR_NXT 0x31026300
	set data [memread32_phys $DMA54_DSCPTR_NXT]
	puts [format "DMA54_DSCPTR_NXT:		%08X" $data]

	set DMA54_ADDRSTART 0x31026304
	set data [memread32_phys $DMA54_ADDRSTART]
	puts [format "DMA54_ADDRSTART:		%08X" $data]

	set DMA54_CFG 0x31026308
	set data [memread32_phys $DMA54_CFG]
	puts [format "DMA54_CFG:		%08X" $data]

	set DMA54_XCNT 0x3102630C
	set data [memread32_phys $DMA54_XCNT]
	puts [format "DMA54_XCNT:		%08X" $data]

	set DMA54_XMOD 0x31026310
	set data [memread32_phys $DMA54_XMOD]
	puts [format "DMA54_XMOD:		%08X" $data]

	set DMA54_YCNT 0x31026314
	set data [memread32_phys $DMA54_YCNT]
	puts [format "DMA54_YCNT:		%08X" $data]

	set DMA54_YMOD 0x31026318
	set data [memread32_phys $DMA54_YMOD]
	puts [format "DMA54_YMOD:		%08X" $data]

	set DMA54_DSCPTR_CUR 0x31026324
	set data [memread32_phys $DMA54_DSCPTR_CUR]
	puts [format "DMA54_DSCPTR_CUR:		%08X" $data]

	set DMA54_DSCPTR_PRV 0x31026328
	set data [memread32_phys $DMA54_DSCPTR_PRV]
	puts [format "DMA54_DSCPTR_PRV:		%08X" $data]

	set DMA54_ADDR_CUR 0x3102632C
	set data [memread32_phys $DMA54_ADDR_CUR]
	puts [format "DMA54_ADDR_CUR:		%08X" $data]

	set DMA54_STAT 0x31026330
	set data [memread32_phys $DMA54_STAT]
	puts [format "DMA54_STAT:		%08X" $data]

	set DMA54_XCNT_CUR 0x31026334
	set data [memread32_phys $DMA54_XCNT_CUR]
	puts [format "DMA54_XCNT_CUR:		%08X" $data]

	set DMA54_YCNT_CUR 0x31026338
	set data [memread32_phys $DMA54_YCNT_CUR]
	puts [format "DMA54_YCNT_CUR:		%08X" $data]

	set DMA54_BWLCNT 0x31026340
	set data [memread32_phys $DMA54_BWLCNT]
	puts [format "DMA54_BWLCNT:		%08X" $data]

	set DMA54_BWLCNT_CUR 0x31026344
	set data [memread32_phys $DMA54_BWLCNT_CUR]
	puts [format "DMA54_BWLCNT_CUR:		%08X" $data]

	set DMA54_BWMCNT 0x31026348
	set data [memread32_phys $DMA54_BWMCNT]
	puts [format "DMA54_BWMCNT:		%08X" $data]

	set DMA54_BWMCNT_CUR 0x3102634C
	set data [memread32_phys $DMA54_BWMCNT_CUR]
	puts [format "DMA54_BWMCNT_CUR:		%08X" $data]

}

proc show_OSPI0 {} {
	set OSPI0_CTL 0x31027000
	set data [memread32_phys $OSPI0_CTL]
	puts [format "OSPI0_CTL:		%08X" $data]

	set OSPI0_DRICTL 0x31027004
	set data [memread32_phys $OSPI0_DRICTL]
	puts [format "OSPI0_DRICTL:		%08X" $data]

	set OSPI0_DWICTL 0x31027008
	set data [memread32_phys $OSPI0_DWICTL]
	puts [format "OSPI0_DWICTL:		%08X" $data]

	set OSPI0_DLY 0x3102700C
	set data [memread32_phys $OSPI0_DLY]
	puts [format "OSPI0_DLY:		%08X" $data]

	set OSPI0_RDC 0x31027010
	set data [memread32_phys $OSPI0_RDC]
	puts [format "OSPI0_RDC:		%08X" $data]

	set OSPI0_DSCTL 0x31027014
	set data [memread32_phys $OSPI0_DSCTL]
	puts [format "OSPI0_DSCTL:		%08X" $data]

	set OSPI0_REMAPADDR 0x31027024
	set data [memread32_phys $OSPI0_REMAPADDR]
	puts [format "OSPI0_REMAPADDR:		%08X" $data]

	set OSPI0_MBCTL 0x31027028
	set data [memread32_phys $OSPI0_MBCTL]
	puts [format "OSPI0_MBCTL:		%08X" $data]

	set OSPI0_WCCTL 0x31027038
	set data [memread32_phys $OSPI0_WCCTL]
	puts [format "OSPI0_WCCTL:		%08X" $data]

	set OSPI0_POLLEXP 0x3102703C
	set data [memread32_phys $OSPI0_POLLEXP]
	puts [format "OSPI0_POLLEXP:		%08X" $data]

	set OSPI0_ISTAT 0x31027040
	set data [memread32_phys $OSPI0_ISTAT]
	puts [format "OSPI0_ISTAT:		%08X" $data]

	set OSPI0_IMSK 0x31027044
	set data [memread32_phys $OSPI0_IMSK]
	puts [format "OSPI0_IMSK:		%08X" $data]

	set OSPI0_WRPROT_LWR 0x31027050
	set data [memread32_phys $OSPI0_WRPROT_LWR]
	puts [format "OSPI0_WRPROT_LWR:		%08X" $data]

	set OSPI0_WRPROT_UP 0x31027054
	set data [memread32_phys $OSPI0_WRPROT_UP]
	puts [format "OSPI0_WRPROT_UP:		%08X" $data]

	set OSPI0_WRPROT_CTL 0x31027058
	set data [memread32_phys $OSPI0_WRPROT_CTL]
	puts [format "OSPI0_WRPROT_CTL:		%08X" $data]

	set OSPI0_FCMCTL 0x3102708C
	set data [memread32_phys $OSPI0_FCMCTL]
	puts [format "OSPI0_FCMCTL:		%08X" $data]

	set OSPI0_FCCTL 0x31027090
	set data [memread32_phys $OSPI0_FCCTL]
	puts [format "OSPI0_FCCTL:		%08X" $data]

	set OSPI0_FCA 0x31027094
	set data [memread32_phys $OSPI0_FCA]
	puts [format "OSPI0_FCA:		%08X" $data]

	set OSPI0_FCRD_LWR 0x310270A0
	set data [memread32_phys $OSPI0_FCRD_LWR]
	puts [format "OSPI0_FCRD_LWR:		%08X" $data]

	set OSPI0_FCRD_UP 0x310270A4
	set data [memread32_phys $OSPI0_FCRD_UP]
	puts [format "OSPI0_FCRD_UP:		%08X" $data]

	set OSPI0_FCWD_LWR 0x310270A8
	set data [memread32_phys $OSPI0_FCWD_LWR]
	puts [format "OSPI0_FCWD_LWR:		%08X" $data]

	set OSPI0_FCWD_UP 0x310270AC
	set data [memread32_phys $OSPI0_FCWD_UP]
	puts [format "OSPI0_FCWD_UP:		%08X" $data]

	set OSPI0_POLSTAT 0x310270B0
	set data [memread32_phys $OSPI0_POLSTAT]
	puts [format "OSPI0_POLSTAT:		%08X" $data]

	set OSPI0_PHYCTL 0x310270B4
	set data [memread32_phys $OSPI0_PHYCTL]
	puts [format "OSPI0_PHYCTL:		%08X" $data]

	set OSPI0_PHYMCTL 0x310270B8
	set data [memread32_phys $OSPI0_PHYMCTL]
	puts [format "OSPI0_PHYMCTL:		%08X" $data]

	set OSPI0_DLLOB_LWR 0x310270BC
	set data [memread32_phys $OSPI0_DLLOB_LWR]
	puts [format "OSPI0_DLLOB_LWR:		%08X" $data]

	set OSPI0_DLLOB_UP 0x310270C0
	set data [memread32_phys $OSPI0_DLLOB_UP]
	puts [format "OSPI0_DLLOB_UP:		%08X" $data]

	set OSPI0_OE_LWR 0x310270E0
	set data [memread32_phys $OSPI0_OE_LWR]
	puts [format "OSPI0_OE_LWR:		%08X" $data]

	set OSPI0_OE_UP 0x310270E4
	set data [memread32_phys $OSPI0_OE_UP]
	puts [format "OSPI0_OE_UP:		%08X" $data]

	set OSPI0_MODID 0x310270FC
	set data [memread32_phys $OSPI0_MODID]
	puts [format "OSPI0_MODID:		%08X" $data]

}

proc show_EPPI0 {} {
	set EPPI0_STAT 0x31029000
	set data [memread32_phys $EPPI0_STAT]
	puts [format "EPPI0_STAT:		%08X" $data]

	set EPPI0_HCNT 0x31029004
	set data [memread32_phys $EPPI0_HCNT]
	puts [format "EPPI0_HCNT:		%08X" $data]

	set EPPI0_HDLY 0x31029008
	set data [memread32_phys $EPPI0_HDLY]
	puts [format "EPPI0_HDLY:		%08X" $data]

	set EPPI0_VCNT 0x3102900C
	set data [memread32_phys $EPPI0_VCNT]
	puts [format "EPPI0_VCNT:		%08X" $data]

	set EPPI0_VDLY 0x31029010
	set data [memread32_phys $EPPI0_VDLY]
	puts [format "EPPI0_VDLY:		%08X" $data]

	set EPPI0_FRAME 0x31029014
	set data [memread32_phys $EPPI0_FRAME]
	puts [format "EPPI0_FRAME:		%08X" $data]

	set EPPI0_LINE 0x31029018
	set data [memread32_phys $EPPI0_LINE]
	puts [format "EPPI0_LINE:		%08X" $data]

	set EPPI0_CLKDIV 0x3102901C
	set data [memread32_phys $EPPI0_CLKDIV]
	puts [format "EPPI0_CLKDIV:		%08X" $data]

	set EPPI0_CTL 0x31029020
	set data [memread32_phys $EPPI0_CTL]
	puts [format "EPPI0_CTL:		%08X" $data]

	set EPPI0_FS1_WLHB 0x31029024
	set data [memread32_phys $EPPI0_FS1_WLHB]
	puts [format "EPPI0_FS1_WLHB:		%08X" $data]

	set EPPI0_FS1_PASPL 0x31029028
	set data [memread32_phys $EPPI0_FS1_PASPL]
	puts [format "EPPI0_FS1_PASPL:		%08X" $data]

	set EPPI0_FS2_WLVB 0x3102902C
	set data [memread32_phys $EPPI0_FS2_WLVB]
	puts [format "EPPI0_FS2_WLVB:		%08X" $data]

	set EPPI0_FS2_PALPF 0x31029030
	set data [memread32_phys $EPPI0_FS2_PALPF]
	puts [format "EPPI0_FS2_PALPF:		%08X" $data]

	set EPPI0_IMSK 0x31029034
	set data [memread32_phys $EPPI0_IMSK]
	puts [format "EPPI0_IMSK:		%08X" $data]

	set EPPI0_ODDCLIP 0x3102903C
	set data [memread32_phys $EPPI0_ODDCLIP]
	puts [format "EPPI0_ODDCLIP:		%08X" $data]

	set EPPI0_EVENCLIP 0x31029040
	set data [memread32_phys $EPPI0_EVENCLIP]
	puts [format "EPPI0_EVENCLIP:		%08X" $data]

	set EPPI0_FS1_DLY 0x31029044
	set data [memread32_phys $EPPI0_FS1_DLY]
	puts [format "EPPI0_FS1_DLY:		%08X" $data]

	set EPPI0_FS2_DLY 0x31029048
	set data [memread32_phys $EPPI0_FS2_DLY]
	puts [format "EPPI0_FS2_DLY:		%08X" $data]

	set EPPI0_CTL2 0x3102904C
	set data [memread32_phys $EPPI0_CTL2]
	puts [format "EPPI0_CTL2:		%08X" $data]

}

proc show_DMA22 {} {
	set DMA22_DSCPTR_NXT 0x3102D000
	set data [memread32_phys $DMA22_DSCPTR_NXT]
	puts [format "DMA22_DSCPTR_NXT:		%08X" $data]

	set DMA22_ADDRSTART 0x3102D004
	set data [memread32_phys $DMA22_ADDRSTART]
	puts [format "DMA22_ADDRSTART:		%08X" $data]

	set DMA22_CFG 0x3102D008
	set data [memread32_phys $DMA22_CFG]
	puts [format "DMA22_CFG:		%08X" $data]

	set DMA22_XCNT 0x3102D00C
	set data [memread32_phys $DMA22_XCNT]
	puts [format "DMA22_XCNT:		%08X" $data]

	set DMA22_XMOD 0x3102D010
	set data [memread32_phys $DMA22_XMOD]
	puts [format "DMA22_XMOD:		%08X" $data]

	set DMA22_YCNT 0x3102D014
	set data [memread32_phys $DMA22_YCNT]
	puts [format "DMA22_YCNT:		%08X" $data]

	set DMA22_YMOD 0x3102D018
	set data [memread32_phys $DMA22_YMOD]
	puts [format "DMA22_YMOD:		%08X" $data]

	set DMA22_DSCPTR_CUR 0x3102D024
	set data [memread32_phys $DMA22_DSCPTR_CUR]
	puts [format "DMA22_DSCPTR_CUR:		%08X" $data]

	set DMA22_DSCPTR_PRV 0x3102D028
	set data [memread32_phys $DMA22_DSCPTR_PRV]
	puts [format "DMA22_DSCPTR_PRV:		%08X" $data]

	set DMA22_ADDR_CUR 0x3102D02C
	set data [memread32_phys $DMA22_ADDR_CUR]
	puts [format "DMA22_ADDR_CUR:		%08X" $data]

	set DMA22_STAT 0x3102D030
	set data [memread32_phys $DMA22_STAT]
	puts [format "DMA22_STAT:		%08X" $data]

	set DMA22_XCNT_CUR 0x3102D034
	set data [memread32_phys $DMA22_XCNT_CUR]
	puts [format "DMA22_XCNT_CUR:		%08X" $data]

	set DMA22_YCNT_CUR 0x3102D038
	set data [memread32_phys $DMA22_YCNT_CUR]
	puts [format "DMA22_YCNT_CUR:		%08X" $data]

	set DMA22_BWLCNT 0x3102D040
	set data [memread32_phys $DMA22_BWLCNT]
	puts [format "DMA22_BWLCNT:		%08X" $data]

	set DMA22_BWLCNT_CUR 0x3102D044
	set data [memread32_phys $DMA22_BWLCNT_CUR]
	puts [format "DMA22_BWLCNT_CUR:		%08X" $data]

	set DMA22_BWMCNT 0x3102D048
	set data [memread32_phys $DMA22_BWMCNT]
	puts [format "DMA22_BWMCNT:		%08X" $data]

	set DMA22_BWMCNT_CUR 0x3102D04C
	set data [memread32_phys $DMA22_BWMCNT_CUR]
	puts [format "DMA22_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA23 {} {
	set DMA23_DSCPTR_NXT 0x3102D080
	set data [memread32_phys $DMA23_DSCPTR_NXT]
	puts [format "DMA23_DSCPTR_NXT:		%08X" $data]

	set DMA23_ADDRSTART 0x3102D084
	set data [memread32_phys $DMA23_ADDRSTART]
	puts [format "DMA23_ADDRSTART:		%08X" $data]

	set DMA23_CFG 0x3102D088
	set data [memread32_phys $DMA23_CFG]
	puts [format "DMA23_CFG:		%08X" $data]

	set DMA23_XCNT 0x3102D08C
	set data [memread32_phys $DMA23_XCNT]
	puts [format "DMA23_XCNT:		%08X" $data]

	set DMA23_XMOD 0x3102D090
	set data [memread32_phys $DMA23_XMOD]
	puts [format "DMA23_XMOD:		%08X" $data]

	set DMA23_YCNT 0x3102D094
	set data [memread32_phys $DMA23_YCNT]
	puts [format "DMA23_YCNT:		%08X" $data]

	set DMA23_YMOD 0x3102D098
	set data [memread32_phys $DMA23_YMOD]
	puts [format "DMA23_YMOD:		%08X" $data]

	set DMA23_DSCPTR_CUR 0x3102D0A4
	set data [memread32_phys $DMA23_DSCPTR_CUR]
	puts [format "DMA23_DSCPTR_CUR:		%08X" $data]

	set DMA23_DSCPTR_PRV 0x3102D0A8
	set data [memread32_phys $DMA23_DSCPTR_PRV]
	puts [format "DMA23_DSCPTR_PRV:		%08X" $data]

	set DMA23_ADDR_CUR 0x3102D0AC
	set data [memread32_phys $DMA23_ADDR_CUR]
	puts [format "DMA23_ADDR_CUR:		%08X" $data]

	set DMA23_STAT 0x3102D0B0
	set data [memread32_phys $DMA23_STAT]
	puts [format "DMA23_STAT:		%08X" $data]

	set DMA23_XCNT_CUR 0x3102D0B4
	set data [memread32_phys $DMA23_XCNT_CUR]
	puts [format "DMA23_XCNT_CUR:		%08X" $data]

	set DMA23_YCNT_CUR 0x3102D0B8
	set data [memread32_phys $DMA23_YCNT_CUR]
	puts [format "DMA23_YCNT_CUR:		%08X" $data]

	set DMA23_BWLCNT 0x3102D0C0
	set data [memread32_phys $DMA23_BWLCNT]
	puts [format "DMA23_BWLCNT:		%08X" $data]

	set DMA23_BWLCNT_CUR 0x3102D0C4
	set data [memread32_phys $DMA23_BWLCNT_CUR]
	puts [format "DMA23_BWLCNT_CUR:		%08X" $data]

	set DMA23_BWMCNT 0x3102D0C8
	set data [memread32_phys $DMA23_BWMCNT]
	puts [format "DMA23_BWMCNT:		%08X" $data]

	set DMA23_BWMCNT_CUR 0x3102D0CC
	set data [memread32_phys $DMA23_BWMCNT_CUR]
	puts [format "DMA23_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA24 {} {
	set DMA24_DSCPTR_NXT 0x3102D100
	set data [memread32_phys $DMA24_DSCPTR_NXT]
	puts [format "DMA24_DSCPTR_NXT:		%08X" $data]

	set DMA24_ADDRSTART 0x3102D104
	set data [memread32_phys $DMA24_ADDRSTART]
	puts [format "DMA24_ADDRSTART:		%08X" $data]

	set DMA24_CFG 0x3102D108
	set data [memread32_phys $DMA24_CFG]
	puts [format "DMA24_CFG:		%08X" $data]

	set DMA24_XCNT 0x3102D10C
	set data [memread32_phys $DMA24_XCNT]
	puts [format "DMA24_XCNT:		%08X" $data]

	set DMA24_XMOD 0x3102D110
	set data [memread32_phys $DMA24_XMOD]
	puts [format "DMA24_XMOD:		%08X" $data]

	set DMA24_YCNT 0x3102D114
	set data [memread32_phys $DMA24_YCNT]
	puts [format "DMA24_YCNT:		%08X" $data]

	set DMA24_YMOD 0x3102D118
	set data [memread32_phys $DMA24_YMOD]
	puts [format "DMA24_YMOD:		%08X" $data]

	set DMA24_DSCPTR_CUR 0x3102D124
	set data [memread32_phys $DMA24_DSCPTR_CUR]
	puts [format "DMA24_DSCPTR_CUR:		%08X" $data]

	set DMA24_DSCPTR_PRV 0x3102D128
	set data [memread32_phys $DMA24_DSCPTR_PRV]
	puts [format "DMA24_DSCPTR_PRV:		%08X" $data]

	set DMA24_ADDR_CUR 0x3102D12C
	set data [memread32_phys $DMA24_ADDR_CUR]
	puts [format "DMA24_ADDR_CUR:		%08X" $data]

	set DMA24_STAT 0x3102D130
	set data [memread32_phys $DMA24_STAT]
	puts [format "DMA24_STAT:		%08X" $data]

	set DMA24_XCNT_CUR 0x3102D134
	set data [memread32_phys $DMA24_XCNT_CUR]
	puts [format "DMA24_XCNT_CUR:		%08X" $data]

	set DMA24_YCNT_CUR 0x3102D138
	set data [memread32_phys $DMA24_YCNT_CUR]
	puts [format "DMA24_YCNT_CUR:		%08X" $data]

	set DMA24_BWLCNT 0x3102D140
	set data [memread32_phys $DMA24_BWLCNT]
	puts [format "DMA24_BWLCNT:		%08X" $data]

	set DMA24_BWLCNT_CUR 0x3102D144
	set data [memread32_phys $DMA24_BWLCNT_CUR]
	puts [format "DMA24_BWLCNT_CUR:		%08X" $data]

	set DMA24_BWMCNT 0x3102D148
	set data [memread32_phys $DMA24_BWMCNT]
	puts [format "DMA24_BWMCNT:		%08X" $data]

	set DMA24_BWMCNT_CUR 0x3102D14C
	set data [memread32_phys $DMA24_BWMCNT_CUR]
	puts [format "DMA24_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA25 {} {
	set DMA25_DSCPTR_NXT 0x3102D180
	set data [memread32_phys $DMA25_DSCPTR_NXT]
	puts [format "DMA25_DSCPTR_NXT:		%08X" $data]

	set DMA25_ADDRSTART 0x3102D184
	set data [memread32_phys $DMA25_ADDRSTART]
	puts [format "DMA25_ADDRSTART:		%08X" $data]

	set DMA25_CFG 0x3102D188
	set data [memread32_phys $DMA25_CFG]
	puts [format "DMA25_CFG:		%08X" $data]

	set DMA25_XCNT 0x3102D18C
	set data [memread32_phys $DMA25_XCNT]
	puts [format "DMA25_XCNT:		%08X" $data]

	set DMA25_XMOD 0x3102D190
	set data [memread32_phys $DMA25_XMOD]
	puts [format "DMA25_XMOD:		%08X" $data]

	set DMA25_YCNT 0x3102D194
	set data [memread32_phys $DMA25_YCNT]
	puts [format "DMA25_YCNT:		%08X" $data]

	set DMA25_YMOD 0x3102D198
	set data [memread32_phys $DMA25_YMOD]
	puts [format "DMA25_YMOD:		%08X" $data]

	set DMA25_DSCPTR_CUR 0x3102D1A4
	set data [memread32_phys $DMA25_DSCPTR_CUR]
	puts [format "DMA25_DSCPTR_CUR:		%08X" $data]

	set DMA25_DSCPTR_PRV 0x3102D1A8
	set data [memread32_phys $DMA25_DSCPTR_PRV]
	puts [format "DMA25_DSCPTR_PRV:		%08X" $data]

	set DMA25_ADDR_CUR 0x3102D1AC
	set data [memread32_phys $DMA25_ADDR_CUR]
	puts [format "DMA25_ADDR_CUR:		%08X" $data]

	set DMA25_STAT 0x3102D1B0
	set data [memread32_phys $DMA25_STAT]
	puts [format "DMA25_STAT:		%08X" $data]

	set DMA25_XCNT_CUR 0x3102D1B4
	set data [memread32_phys $DMA25_XCNT_CUR]
	puts [format "DMA25_XCNT_CUR:		%08X" $data]

	set DMA25_YCNT_CUR 0x3102D1B8
	set data [memread32_phys $DMA25_YCNT_CUR]
	puts [format "DMA25_YCNT_CUR:		%08X" $data]

	set DMA25_BWLCNT 0x3102D1C0
	set data [memread32_phys $DMA25_BWLCNT]
	puts [format "DMA25_BWLCNT:		%08X" $data]

	set DMA25_BWLCNT_CUR 0x3102D1C4
	set data [memread32_phys $DMA25_BWLCNT_CUR]
	puts [format "DMA25_BWLCNT_CUR:		%08X" $data]

	set DMA25_BWMCNT 0x3102D1C8
	set data [memread32_phys $DMA25_BWMCNT]
	puts [format "DMA25_BWMCNT:		%08X" $data]

	set DMA25_BWMCNT_CUR 0x3102D1CC
	set data [memread32_phys $DMA25_BWMCNT_CUR]
	puts [format "DMA25_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA26 {} {
	set DMA26_DSCPTR_NXT 0x3102D200
	set data [memread32_phys $DMA26_DSCPTR_NXT]
	puts [format "DMA26_DSCPTR_NXT:		%08X" $data]

	set DMA26_ADDRSTART 0x3102D204
	set data [memread32_phys $DMA26_ADDRSTART]
	puts [format "DMA26_ADDRSTART:		%08X" $data]

	set DMA26_CFG 0x3102D208
	set data [memread32_phys $DMA26_CFG]
	puts [format "DMA26_CFG:		%08X" $data]

	set DMA26_XCNT 0x3102D20C
	set data [memread32_phys $DMA26_XCNT]
	puts [format "DMA26_XCNT:		%08X" $data]

	set DMA26_XMOD 0x3102D210
	set data [memread32_phys $DMA26_XMOD]
	puts [format "DMA26_XMOD:		%08X" $data]

	set DMA26_YCNT 0x3102D214
	set data [memread32_phys $DMA26_YCNT]
	puts [format "DMA26_YCNT:		%08X" $data]

	set DMA26_YMOD 0x3102D218
	set data [memread32_phys $DMA26_YMOD]
	puts [format "DMA26_YMOD:		%08X" $data]

	set DMA26_DSCPTR_CUR 0x3102D224
	set data [memread32_phys $DMA26_DSCPTR_CUR]
	puts [format "DMA26_DSCPTR_CUR:		%08X" $data]

	set DMA26_DSCPTR_PRV 0x3102D228
	set data [memread32_phys $DMA26_DSCPTR_PRV]
	puts [format "DMA26_DSCPTR_PRV:		%08X" $data]

	set DMA26_ADDR_CUR 0x3102D22C
	set data [memread32_phys $DMA26_ADDR_CUR]
	puts [format "DMA26_ADDR_CUR:		%08X" $data]

	set DMA26_STAT 0x3102D230
	set data [memread32_phys $DMA26_STAT]
	puts [format "DMA26_STAT:		%08X" $data]

	set DMA26_XCNT_CUR 0x3102D234
	set data [memread32_phys $DMA26_XCNT_CUR]
	puts [format "DMA26_XCNT_CUR:		%08X" $data]

	set DMA26_YCNT_CUR 0x3102D238
	set data [memread32_phys $DMA26_YCNT_CUR]
	puts [format "DMA26_YCNT_CUR:		%08X" $data]

	set DMA26_BWLCNT 0x3102D240
	set data [memread32_phys $DMA26_BWLCNT]
	puts [format "DMA26_BWLCNT:		%08X" $data]

	set DMA26_BWLCNT_CUR 0x3102D244
	set data [memread32_phys $DMA26_BWLCNT_CUR]
	puts [format "DMA26_BWLCNT_CUR:		%08X" $data]

	set DMA26_BWMCNT 0x3102D248
	set data [memread32_phys $DMA26_BWMCNT]
	puts [format "DMA26_BWMCNT:		%08X" $data]

	set DMA26_BWMCNT_CUR 0x3102D24C
	set data [memread32_phys $DMA26_BWMCNT_CUR]
	puts [format "DMA26_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA27 {} {
	set DMA27_DSCPTR_NXT 0x3102D280
	set data [memread32_phys $DMA27_DSCPTR_NXT]
	puts [format "DMA27_DSCPTR_NXT:		%08X" $data]

	set DMA27_ADDRSTART 0x3102D284
	set data [memread32_phys $DMA27_ADDRSTART]
	puts [format "DMA27_ADDRSTART:		%08X" $data]

	set DMA27_CFG 0x3102D288
	set data [memread32_phys $DMA27_CFG]
	puts [format "DMA27_CFG:		%08X" $data]

	set DMA27_XCNT 0x3102D28C
	set data [memread32_phys $DMA27_XCNT]
	puts [format "DMA27_XCNT:		%08X" $data]

	set DMA27_XMOD 0x3102D290
	set data [memread32_phys $DMA27_XMOD]
	puts [format "DMA27_XMOD:		%08X" $data]

	set DMA27_YCNT 0x3102D294
	set data [memread32_phys $DMA27_YCNT]
	puts [format "DMA27_YCNT:		%08X" $data]

	set DMA27_YMOD 0x3102D298
	set data [memread32_phys $DMA27_YMOD]
	puts [format "DMA27_YMOD:		%08X" $data]

	set DMA27_DSCPTR_CUR 0x3102D2A4
	set data [memread32_phys $DMA27_DSCPTR_CUR]
	puts [format "DMA27_DSCPTR_CUR:		%08X" $data]

	set DMA27_DSCPTR_PRV 0x3102D2A8
	set data [memread32_phys $DMA27_DSCPTR_PRV]
	puts [format "DMA27_DSCPTR_PRV:		%08X" $data]

	set DMA27_ADDR_CUR 0x3102D2AC
	set data [memread32_phys $DMA27_ADDR_CUR]
	puts [format "DMA27_ADDR_CUR:		%08X" $data]

	set DMA27_STAT 0x3102D2B0
	set data [memread32_phys $DMA27_STAT]
	puts [format "DMA27_STAT:		%08X" $data]

	set DMA27_XCNT_CUR 0x3102D2B4
	set data [memread32_phys $DMA27_XCNT_CUR]
	puts [format "DMA27_XCNT_CUR:		%08X" $data]

	set DMA27_YCNT_CUR 0x3102D2B8
	set data [memread32_phys $DMA27_YCNT_CUR]
	puts [format "DMA27_YCNT_CUR:		%08X" $data]

	set DMA27_BWLCNT 0x3102D2C0
	set data [memread32_phys $DMA27_BWLCNT]
	puts [format "DMA27_BWLCNT:		%08X" $data]

	set DMA27_BWLCNT_CUR 0x3102D2C4
	set data [memread32_phys $DMA27_BWLCNT_CUR]
	puts [format "DMA27_BWLCNT_CUR:		%08X" $data]

	set DMA27_BWMCNT 0x3102D2C8
	set data [memread32_phys $DMA27_BWMCNT]
	puts [format "DMA27_BWMCNT:		%08X" $data]

	set DMA27_BWMCNT_CUR 0x3102D2CC
	set data [memread32_phys $DMA27_BWMCNT_CUR]
	puts [format "DMA27_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA55 {} {
	set DMA55_DSCPTR_NXT 0x3102D300
	set data [memread32_phys $DMA55_DSCPTR_NXT]
	puts [format "DMA55_DSCPTR_NXT:		%08X" $data]

	set DMA55_ADDRSTART 0x3102D304
	set data [memread32_phys $DMA55_ADDRSTART]
	puts [format "DMA55_ADDRSTART:		%08X" $data]

	set DMA55_CFG 0x3102D308
	set data [memread32_phys $DMA55_CFG]
	puts [format "DMA55_CFG:		%08X" $data]

	set DMA55_XCNT 0x3102D30C
	set data [memread32_phys $DMA55_XCNT]
	puts [format "DMA55_XCNT:		%08X" $data]

	set DMA55_XMOD 0x3102D310
	set data [memread32_phys $DMA55_XMOD]
	puts [format "DMA55_XMOD:		%08X" $data]

	set DMA55_YCNT 0x3102D314
	set data [memread32_phys $DMA55_YCNT]
	puts [format "DMA55_YCNT:		%08X" $data]

	set DMA55_YMOD 0x3102D318
	set data [memread32_phys $DMA55_YMOD]
	puts [format "DMA55_YMOD:		%08X" $data]

	set DMA55_DSCPTR_CUR 0x3102D324
	set data [memread32_phys $DMA55_DSCPTR_CUR]
	puts [format "DMA55_DSCPTR_CUR:		%08X" $data]

	set DMA55_DSCPTR_PRV 0x3102D328
	set data [memread32_phys $DMA55_DSCPTR_PRV]
	puts [format "DMA55_DSCPTR_PRV:		%08X" $data]

	set DMA55_ADDR_CUR 0x3102D32C
	set data [memread32_phys $DMA55_ADDR_CUR]
	puts [format "DMA55_ADDR_CUR:		%08X" $data]

	set DMA55_STAT 0x3102D330
	set data [memread32_phys $DMA55_STAT]
	puts [format "DMA55_STAT:		%08X" $data]

	set DMA55_XCNT_CUR 0x3102D334
	set data [memread32_phys $DMA55_XCNT_CUR]
	puts [format "DMA55_XCNT_CUR:		%08X" $data]

	set DMA55_YCNT_CUR 0x3102D338
	set data [memread32_phys $DMA55_YCNT_CUR]
	puts [format "DMA55_YCNT_CUR:		%08X" $data]

	set DMA55_BWLCNT 0x3102D340
	set data [memread32_phys $DMA55_BWLCNT]
	puts [format "DMA55_BWLCNT:		%08X" $data]

	set DMA55_BWLCNT_CUR 0x3102D344
	set data [memread32_phys $DMA55_BWLCNT_CUR]
	puts [format "DMA55_BWLCNT_CUR:		%08X" $data]

	set DMA55_BWMCNT 0x3102D348
	set data [memread32_phys $DMA55_BWMCNT]
	puts [format "DMA55_BWMCNT:		%08X" $data]

	set DMA55_BWMCNT_CUR 0x3102D34C
	set data [memread32_phys $DMA55_BWMCNT_CUR]
	puts [format "DMA55_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA56 {} {
	set DMA56_DSCPTR_NXT 0x3102D380
	set data [memread32_phys $DMA56_DSCPTR_NXT]
	puts [format "DMA56_DSCPTR_NXT:		%08X" $data]

	set DMA56_ADDRSTART 0x3102D384
	set data [memread32_phys $DMA56_ADDRSTART]
	puts [format "DMA56_ADDRSTART:		%08X" $data]

	set DMA56_CFG 0x3102D388
	set data [memread32_phys $DMA56_CFG]
	puts [format "DMA56_CFG:		%08X" $data]

	set DMA56_XCNT 0x3102D38C
	set data [memread32_phys $DMA56_XCNT]
	puts [format "DMA56_XCNT:		%08X" $data]

	set DMA56_XMOD 0x3102D390
	set data [memread32_phys $DMA56_XMOD]
	puts [format "DMA56_XMOD:		%08X" $data]

	set DMA56_YCNT 0x3102D394
	set data [memread32_phys $DMA56_YCNT]
	puts [format "DMA56_YCNT:		%08X" $data]

	set DMA56_YMOD 0x3102D398
	set data [memread32_phys $DMA56_YMOD]
	puts [format "DMA56_YMOD:		%08X" $data]

	set DMA56_DSCPTR_CUR 0x3102D3A4
	set data [memread32_phys $DMA56_DSCPTR_CUR]
	puts [format "DMA56_DSCPTR_CUR:		%08X" $data]

	set DMA56_DSCPTR_PRV 0x3102D3A8
	set data [memread32_phys $DMA56_DSCPTR_PRV]
	puts [format "DMA56_DSCPTR_PRV:		%08X" $data]

	set DMA56_ADDR_CUR 0x3102D3AC
	set data [memread32_phys $DMA56_ADDR_CUR]
	puts [format "DMA56_ADDR_CUR:		%08X" $data]

	set DMA56_STAT 0x3102D3B0
	set data [memread32_phys $DMA56_STAT]
	puts [format "DMA56_STAT:		%08X" $data]

	set DMA56_XCNT_CUR 0x3102D3B4
	set data [memread32_phys $DMA56_XCNT_CUR]
	puts [format "DMA56_XCNT_CUR:		%08X" $data]

	set DMA56_YCNT_CUR 0x3102D3B8
	set data [memread32_phys $DMA56_YCNT_CUR]
	puts [format "DMA56_YCNT_CUR:		%08X" $data]

	set DMA56_BWLCNT 0x3102D3C0
	set data [memread32_phys $DMA56_BWLCNT]
	puts [format "DMA56_BWLCNT:		%08X" $data]

	set DMA56_BWLCNT_CUR 0x3102D3C4
	set data [memread32_phys $DMA56_BWLCNT_CUR]
	puts [format "DMA56_BWLCNT_CUR:		%08X" $data]

	set DMA56_BWMCNT 0x3102D3C8
	set data [memread32_phys $DMA56_BWMCNT]
	puts [format "DMA56_BWMCNT:		%08X" $data]

	set DMA56_BWMCNT_CUR 0x3102D3CC
	set data [memread32_phys $DMA56_BWMCNT_CUR]
	puts [format "DMA56_BWMCNT_CUR:		%08X" $data]

}

proc show_SPI0 {} {
	set SPI0_CTL 0x3102E004
	set data [memread32_phys $SPI0_CTL]
	puts [format "SPI0_CTL:		%08X" $data]

	set SPI0_RXCTL 0x3102E008
	set data [memread32_phys $SPI0_RXCTL]
	puts [format "SPI0_RXCTL:		%08X" $data]

	set SPI0_TXCTL 0x3102E00C
	set data [memread32_phys $SPI0_TXCTL]
	puts [format "SPI0_TXCTL:		%08X" $data]

	set SPI0_CLK 0x3102E010
	set data [memread32_phys $SPI0_CLK]
	puts [format "SPI0_CLK:		%08X" $data]

	set SPI0_DLY 0x3102E014
	set data [memread32_phys $SPI0_DLY]
	puts [format "SPI0_DLY:		%08X" $data]

	set SPI0_SLVSEL 0x3102E018
	set data [memread32_phys $SPI0_SLVSEL]
	puts [format "SPI0_SLVSEL:		%08X" $data]

	set SPI0_RWC 0x3102E01C
	set data [memread32_phys $SPI0_RWC]
	puts [format "SPI0_RWC:		%08X" $data]

	set SPI0_RWCR 0x3102E020
	set data [memread32_phys $SPI0_RWCR]
	puts [format "SPI0_RWCR:		%08X" $data]

	set SPI0_TWC 0x3102E024
	set data [memread32_phys $SPI0_TWC]
	puts [format "SPI0_TWC:		%08X" $data]

	set SPI0_TWCR 0x3102E028
	set data [memread32_phys $SPI0_TWCR]
	puts [format "SPI0_TWCR:		%08X" $data]

	set SPI0_IMSK 0x3102E030
	set data [memread32_phys $SPI0_IMSK]
	puts [format "SPI0_IMSK:		%08X" $data]

	set SPI0_IMSK_CLR 0x3102E034
	set data [memread32_phys $SPI0_IMSK_CLR]
	puts [format "SPI0_IMSK_CLR:		%08X" $data]

	set SPI0_IMSK_SET 0x3102E038
	set data [memread32_phys $SPI0_IMSK_SET]
	puts [format "SPI0_IMSK_SET:		%08X" $data]

	set SPI0_STAT 0x3102E040
	set data [memread32_phys $SPI0_STAT]
	puts [format "SPI0_STAT:		%08X" $data]

	set SPI0_ILAT 0x3102E044
	set data [memread32_phys $SPI0_ILAT]
	puts [format "SPI0_ILAT:		%08X" $data]

	set SPI0_ILAT_CLR 0x3102E048
	set data [memread32_phys $SPI0_ILAT_CLR]
	puts [format "SPI0_ILAT_CLR:		%08X" $data]

	set SPI0_RFIFO 0x3102E050
	set data [memread32_phys $SPI0_RFIFO]
	puts [format "SPI0_RFIFO:		%08X" $data]

	set SPI0_TFIFO 0x3102E058
	set data [memread32_phys $SPI0_TFIFO]
	puts [format "SPI0_TFIFO:		%08X" $data]

}

proc show_SPI3 {} {
	set SPI3_CTL 0x31031004
	set data [memread32_phys $SPI3_CTL]
	puts [format "SPI3_CTL:		%08X" $data]

	set SPI3_RXCTL 0x31031008
	set data [memread32_phys $SPI3_RXCTL]
	puts [format "SPI3_RXCTL:		%08X" $data]

	set SPI3_TXCTL 0x3103100C
	set data [memread32_phys $SPI3_TXCTL]
	puts [format "SPI3_TXCTL:		%08X" $data]

	set SPI3_CLK 0x31031010
	set data [memread32_phys $SPI3_CLK]
	puts [format "SPI3_CLK:		%08X" $data]

	set SPI3_DLY 0x31031014
	set data [memread32_phys $SPI3_DLY]
	puts [format "SPI3_DLY:		%08X" $data]

	set SPI3_SLVSEL 0x31031018
	set data [memread32_phys $SPI3_SLVSEL]
	puts [format "SPI3_SLVSEL:		%08X" $data]

	set SPI3_RWC 0x3103101C
	set data [memread32_phys $SPI3_RWC]
	puts [format "SPI3_RWC:		%08X" $data]

	set SPI3_RWCR 0x31031020
	set data [memread32_phys $SPI3_RWCR]
	puts [format "SPI3_RWCR:		%08X" $data]

	set SPI3_TWC 0x31031024
	set data [memread32_phys $SPI3_TWC]
	puts [format "SPI3_TWC:		%08X" $data]

	set SPI3_TWCR 0x31031028
	set data [memread32_phys $SPI3_TWCR]
	puts [format "SPI3_TWCR:		%08X" $data]

	set SPI3_IMSK 0x31031030
	set data [memread32_phys $SPI3_IMSK]
	puts [format "SPI3_IMSK:		%08X" $data]

	set SPI3_IMSK_CLR 0x31031034
	set data [memread32_phys $SPI3_IMSK_CLR]
	puts [format "SPI3_IMSK_CLR:		%08X" $data]

	set SPI3_IMSK_SET 0x31031038
	set data [memread32_phys $SPI3_IMSK_SET]
	puts [format "SPI3_IMSK_SET:		%08X" $data]

	set SPI3_STAT 0x31031040
	set data [memread32_phys $SPI3_STAT]
	puts [format "SPI3_STAT:		%08X" $data]

	set SPI3_ILAT 0x31031044
	set data [memread32_phys $SPI3_ILAT]
	puts [format "SPI3_ILAT:		%08X" $data]

	set SPI3_ILAT_CLR 0x31031048
	set data [memread32_phys $SPI3_ILAT_CLR]
	puts [format "SPI3_ILAT_CLR:		%08X" $data]

	set SPI3_RFIFO 0x31031050
	set data [memread32_phys $SPI3_RFIFO]
	puts [format "SPI3_RFIFO:		%08X" $data]

	set SPI3_TFIFO 0x31031058
	set data [memread32_phys $SPI3_TFIFO]
	puts [format "SPI3_TFIFO:		%08X" $data]

}

proc show_SPI1 {} {
	set SPI1_CTL 0x3102F004
	set data [memread32_phys $SPI1_CTL]
	puts [format "SPI1_CTL:		%08X" $data]

	set SPI1_RXCTL 0x3102F008
	set data [memread32_phys $SPI1_RXCTL]
	puts [format "SPI1_RXCTL:		%08X" $data]

	set SPI1_TXCTL 0x3102F00C
	set data [memread32_phys $SPI1_TXCTL]
	puts [format "SPI1_TXCTL:		%08X" $data]

	set SPI1_CLK 0x3102F010
	set data [memread32_phys $SPI1_CLK]
	puts [format "SPI1_CLK:		%08X" $data]

	set SPI1_DLY 0x3102F014
	set data [memread32_phys $SPI1_DLY]
	puts [format "SPI1_DLY:		%08X" $data]

	set SPI1_SLVSEL 0x3102F018
	set data [memread32_phys $SPI1_SLVSEL]
	puts [format "SPI1_SLVSEL:		%08X" $data]

	set SPI1_RWC 0x3102F01C
	set data [memread32_phys $SPI1_RWC]
	puts [format "SPI1_RWC:		%08X" $data]

	set SPI1_RWCR 0x3102F020
	set data [memread32_phys $SPI1_RWCR]
	puts [format "SPI1_RWCR:		%08X" $data]

	set SPI1_TWC 0x3102F024
	set data [memread32_phys $SPI1_TWC]
	puts [format "SPI1_TWC:		%08X" $data]

	set SPI1_TWCR 0x3102F028
	set data [memread32_phys $SPI1_TWCR]
	puts [format "SPI1_TWCR:		%08X" $data]

	set SPI1_IMSK 0x3102F030
	set data [memread32_phys $SPI1_IMSK]
	puts [format "SPI1_IMSK:		%08X" $data]

	set SPI1_IMSK_CLR 0x3102F034
	set data [memread32_phys $SPI1_IMSK_CLR]
	puts [format "SPI1_IMSK_CLR:		%08X" $data]

	set SPI1_IMSK_SET 0x3102F038
	set data [memread32_phys $SPI1_IMSK_SET]
	puts [format "SPI1_IMSK_SET:		%08X" $data]

	set SPI1_STAT 0x3102F040
	set data [memread32_phys $SPI1_STAT]
	puts [format "SPI1_STAT:		%08X" $data]

	set SPI1_ILAT 0x3102F044
	set data [memread32_phys $SPI1_ILAT]
	puts [format "SPI1_ILAT:		%08X" $data]

	set SPI1_ILAT_CLR 0x3102F048
	set data [memread32_phys $SPI1_ILAT_CLR]
	puts [format "SPI1_ILAT_CLR:		%08X" $data]

	set SPI1_RFIFO 0x3102F050
	set data [memread32_phys $SPI1_RFIFO]
	puts [format "SPI1_RFIFO:		%08X" $data]

	set SPI1_TFIFO 0x3102F058
	set data [memread32_phys $SPI1_TFIFO]
	puts [format "SPI1_TFIFO:		%08X" $data]

}

proc show_SPI2 {} {
	set SPI2_CTL 0x31030004
	set data [memread32_phys $SPI2_CTL]
	puts [format "SPI2_CTL:		%08X" $data]

	set SPI2_RXCTL 0x31030008
	set data [memread32_phys $SPI2_RXCTL]
	puts [format "SPI2_RXCTL:		%08X" $data]

	set SPI2_TXCTL 0x3103000C
	set data [memread32_phys $SPI2_TXCTL]
	puts [format "SPI2_TXCTL:		%08X" $data]

	set SPI2_CLK 0x31030010
	set data [memread32_phys $SPI2_CLK]
	puts [format "SPI2_CLK:		%08X" $data]

	set SPI2_DLY 0x31030014
	set data [memread32_phys $SPI2_DLY]
	puts [format "SPI2_DLY:		%08X" $data]

	set SPI2_SLVSEL 0x31030018
	set data [memread32_phys $SPI2_SLVSEL]
	puts [format "SPI2_SLVSEL:		%08X" $data]

	set SPI2_RWC 0x3103001C
	set data [memread32_phys $SPI2_RWC]
	puts [format "SPI2_RWC:		%08X" $data]

	set SPI2_RWCR 0x31030020
	set data [memread32_phys $SPI2_RWCR]
	puts [format "SPI2_RWCR:		%08X" $data]

	set SPI2_TWC 0x31030024
	set data [memread32_phys $SPI2_TWC]
	puts [format "SPI2_TWC:		%08X" $data]

	set SPI2_TWCR 0x31030028
	set data [memread32_phys $SPI2_TWCR]
	puts [format "SPI2_TWCR:		%08X" $data]

	set SPI2_IMSK 0x31030030
	set data [memread32_phys $SPI2_IMSK]
	puts [format "SPI2_IMSK:		%08X" $data]

	set SPI2_IMSK_CLR 0x31030034
	set data [memread32_phys $SPI2_IMSK_CLR]
	puts [format "SPI2_IMSK_CLR:		%08X" $data]

	set SPI2_IMSK_SET 0x31030038
	set data [memread32_phys $SPI2_IMSK_SET]
	puts [format "SPI2_IMSK_SET:		%08X" $data]

	set SPI2_STAT 0x31030040
	set data [memread32_phys $SPI2_STAT]
	puts [format "SPI2_STAT:		%08X" $data]

	set SPI2_ILAT 0x31030044
	set data [memread32_phys $SPI2_ILAT]
	puts [format "SPI2_ILAT:		%08X" $data]

	set SPI2_ILAT_CLR 0x31030048
	set data [memread32_phys $SPI2_ILAT_CLR]
	puts [format "SPI2_ILAT_CLR:		%08X" $data]

	set SPI2_RFIFO 0x31030050
	set data [memread32_phys $SPI2_RFIFO]
	puts [format "SPI2_RFIFO:		%08X" $data]

	set SPI2_TFIFO 0x31030058
	set data [memread32_phys $SPI2_TFIFO]
	puts [format "SPI2_TFIFO:		%08X" $data]

	set SPI2_MMRDH 0x31030060
	set data [memread32_phys $SPI2_MMRDH]
	puts [format "SPI2_MMRDH:		%08X" $data]

	set SPI2_MMTOP 0x31030064
	set data [memread32_phys $SPI2_MMTOP]
	puts [format "SPI2_MMTOP:		%08X" $data]

}

proc show_EMAC0 {} {
	set EMAC0_MAC_CFG 0x31040000
	set data [memread32_phys $EMAC0_MAC_CFG]
	puts [format "EMAC0_MAC_CFG:		%08X" $data]

	set EMAC0_MAC_EXT_CFG 0x31040004
	set data [memread32_phys $EMAC0_MAC_EXT_CFG]
	puts [format "EMAC0_MAC_EXT_CFG:		%08X" $data]

	set EMAC0_MACPKT_FILT 0x31040008
	set data [memread32_phys $EMAC0_MACPKT_FILT]
	puts [format "EMAC0_MACPKT_FILT:		%08X" $data]

	set EMAC0_WDT_TMOUT 0x3104000C
	set data [memread32_phys $EMAC0_WDT_TMOUT]
	puts [format "EMAC0_WDT_TMOUT:		%08X" $data]

	set EMAC0_HASHTBL_REG0 0x31040010
	set data [memread32_phys $EMAC0_HASHTBL_REG0]
	puts [format "EMAC0_HASHTBL_REG0:		%08X" $data]

	set EMAC0_HASHTBL_REG1 0x31040014
	set data [memread32_phys $EMAC0_HASHTBL_REG1]
	puts [format "EMAC0_HASHTBL_REG1:		%08X" $data]

	set EMAC0_HASHTBL_REG2 0x31040018
	set data [memread32_phys $EMAC0_HASHTBL_REG2]
	puts [format "EMAC0_HASHTBL_REG2:		%08X" $data]

	set EMAC0_HASHTBL_REG3 0x3104001C
	set data [memread32_phys $EMAC0_HASHTBL_REG3]
	puts [format "EMAC0_HASHTBL_REG3:		%08X" $data]

	set EMAC0_HASHTBL_REG4 0x31040020
	set data [memread32_phys $EMAC0_HASHTBL_REG4]
	puts [format "EMAC0_HASHTBL_REG4:		%08X" $data]

	set EMAC0_HASHTBL_REG5 0x31040024
	set data [memread32_phys $EMAC0_HASHTBL_REG5]
	puts [format "EMAC0_HASHTBL_REG5:		%08X" $data]

	set EMAC0_HASHTBL_REG6 0x31040028
	set data [memread32_phys $EMAC0_HASHTBL_REG6]
	puts [format "EMAC0_HASHTBL_REG6:		%08X" $data]

	set EMAC0_HASHTBL_REG7 0x3104002C
	set data [memread32_phys $EMAC0_HASHTBL_REG7]
	puts [format "EMAC0_HASHTBL_REG7:		%08X" $data]

	set EMAC0_VLANTAG_CTL 0x31040050
	set data [memread32_phys $EMAC0_VLANTAG_CTL]
	puts [format "EMAC0_VLANTAG_CTL:		%08X" $data]

	set EMAC0_VLANTAG_DAT 0x31040054
	set data [memread32_phys $EMAC0_VLANTAG_DAT]
	puts [format "EMAC0_VLANTAG_DAT:		%08X" $data]

	set EMAC0_VLAN_HASHTBL 0x31040058
	set data [memread32_phys $EMAC0_VLAN_HASHTBL]
	puts [format "EMAC0_VLAN_HASHTBL:		%08X" $data]

	set EMAC0_VLAN_INCL 0x31040060
	set data [memread32_phys $EMAC0_VLAN_INCL]
	puts [format "EMAC0_VLAN_INCL:		%08X" $data]

	set EMAC0_INVLAN_INCL 0x31040064
	set data [memread32_phys $EMAC0_INVLAN_INCL]
	puts [format "EMAC0_INVLAN_INCL:		%08X" $data]

	set EMAC0_Q1_TXFLOW_CTL 0x31040074
	set data [memread32_phys $EMAC0_Q1_TXFLOW_CTL]
	puts [format "EMAC0_Q1_TXFLOW_CTL:		%08X" $data]

	set EMAC0_Q2_TXFLOW_CTL 0x31040078
	set data [memread32_phys $EMAC0_Q2_TXFLOW_CTL]
	puts [format "EMAC0_Q2_TXFLOW_CTL:		%08X" $data]

	set EMAC0_Q3_TXFLOW_CTL 0x3104007C
	set data [memread32_phys $EMAC0_Q3_TXFLOW_CTL]
	puts [format "EMAC0_Q3_TXFLOW_CTL:		%08X" $data]

	set EMAC0_Q4_TXFLOW_CTL 0x31040080
	set data [memread32_phys $EMAC0_Q4_TXFLOW_CTL]
	puts [format "EMAC0_Q4_TXFLOW_CTL:		%08X" $data]

	set EMAC0_Q5_TXFLOW_CTL 0x31040084
	set data [memread32_phys $EMAC0_Q5_TXFLOW_CTL]
	puts [format "EMAC0_Q5_TXFLOW_CTL:		%08X" $data]

	set EMAC0_Q6_TXFLOW_CTL 0x31040088
	set data [memread32_phys $EMAC0_Q6_TXFLOW_CTL]
	puts [format "EMAC0_Q6_TXFLOW_CTL:		%08X" $data]

	set EMAC0_Q7_TXFLOW_CTL 0x3104008C
	set data [memread32_phys $EMAC0_Q7_TXFLOW_CTL]
	puts [format "EMAC0_Q7_TXFLOW_CTL:		%08X" $data]

	set EMAC0_RXFLOW_CTL 0x31040090
	set data [memread32_phys $EMAC0_RXFLOW_CTL]
	puts [format "EMAC0_RXFLOW_CTL:		%08X" $data]

	set EMAC0_RXQ_CTL4 0x31040094
	set data [memread32_phys $EMAC0_RXQ_CTL4]
	puts [format "EMAC0_RXQ_CTL4:		%08X" $data]

	set EMAC0_TXQ_PRTY_MAP0 0x31040098
	set data [memread32_phys $EMAC0_TXQ_PRTY_MAP0]
	puts [format "EMAC0_TXQ_PRTY_MAP0:		%08X" $data]

	set EMAC0_TXQ_PRTY_MAP01 0x3104009C
	set data [memread32_phys $EMAC0_TXQ_PRTY_MAP01]
	puts [format "EMAC0_TXQ_PRTY_MAP01:		%08X" $data]

	set EMAC0_RXQ_CTL0 0x310400A0
	set data [memread32_phys $EMAC0_RXQ_CTL0]
	puts [format "EMAC0_RXQ_CTL0:		%08X" $data]

	set EMAC0_RXQ_CTL1 0x310400A4
	set data [memread32_phys $EMAC0_RXQ_CTL1]
	puts [format "EMAC0_RXQ_CTL1:		%08X" $data]

	set EMAC0_RXQ_CTL2 0x310400A8
	set data [memread32_phys $EMAC0_RXQ_CTL2]
	puts [format "EMAC0_RXQ_CTL2:		%08X" $data]

	set EMAC0_RXQ_CTL3 0x310400AC
	set data [memread32_phys $EMAC0_RXQ_CTL3]
	puts [format "EMAC0_RXQ_CTL3:		%08X" $data]

	set EMAC0_MAC_ISTAT 0x310400B0
	set data [memread32_phys $EMAC0_MAC_ISTAT]
	puts [format "EMAC0_MAC_ISTAT:		%08X" $data]

	set EMAC0_MAC_IEN 0x310400B4
	set data [memread32_phys $EMAC0_MAC_IEN]
	puts [format "EMAC0_MAC_IEN:		%08X" $data]

	set EMAC0_RXTX_STAT 0x310400B8
	set data [memread32_phys $EMAC0_RXTX_STAT]
	puts [format "EMAC0_RXTX_STAT:		%08X" $data]

	set EMAC0_LPI_CTLSTAT 0x310400D0
	set data [memread32_phys $EMAC0_LPI_CTLSTAT]
	puts [format "EMAC0_LPI_CTLSTAT:		%08X" $data]

	set EMAC0_LPI_TMRSCTL 0x310400D4
	set data [memread32_phys $EMAC0_LPI_TMRSCTL]
	puts [format "EMAC0_LPI_TMRSCTL:		%08X" $data]

	set EMAC0_LPI_ENTR_TMR 0x310400D8
	set data [memread32_phys $EMAC0_LPI_ENTR_TMR]
	puts [format "EMAC0_LPI_ENTR_TMR:		%08X" $data]

	set EMAC0_ONEUS_TIC_CNT 0x310400DC
	set data [memread32_phys $EMAC0_ONEUS_TIC_CNT]
	puts [format "EMAC0_ONEUS_TIC_CNT:		%08X" $data]

	set EMAC0_PHYIF_CTLSTAT 0x310400F8
	set data [memread32_phys $EMAC0_PHYIF_CTLSTAT]
	puts [format "EMAC0_PHYIF_CTLSTAT:		%08X" $data]

	set EMAC0_MAC_DBG 0x31040114
	set data [memread32_phys $EMAC0_MAC_DBG]
	puts [format "EMAC0_MAC_DBG:		%08X" $data]

	set EMAC0_HW_FTR_PSNT0 0x3104011C
	set data [memread32_phys $EMAC0_HW_FTR_PSNT0]
	puts [format "EMAC0_HW_FTR_PSNT0:		%08X" $data]

	set EMAC0_HW_FTR_PSNT1 0x31040120
	set data [memread32_phys $EMAC0_HW_FTR_PSNT1]
	puts [format "EMAC0_HW_FTR_PSNT1:		%08X" $data]

	set EMAC0_HW_FTR_PSNT2 0x31040124
	set data [memread32_phys $EMAC0_HW_FTR_PSNT2]
	puts [format "EMAC0_HW_FTR_PSNT2:		%08X" $data]

	set EMAC0_HW_FTR_PSNT3 0x31040128
	set data [memread32_phys $EMAC0_HW_FTR_PSNT3]
	puts [format "EMAC0_HW_FTR_PSNT3:		%08X" $data]

	set EMAC0_MDIO_ADDR 0x31040200
	set data [memread32_phys $EMAC0_MDIO_ADDR]
	puts [format "EMAC0_MDIO_ADDR:		%08X" $data]

	set EMAC0_MDIO_DATA 0x31040204
	set data [memread32_phys $EMAC0_MDIO_DATA]
	puts [format "EMAC0_MDIO_DATA:		%08X" $data]

	set EMAC0_ARP_ADDR 0x31040210
	set data [memread32_phys $EMAC0_ARP_ADDR]
	puts [format "EMAC0_ARP_ADDR:		%08X" $data]

	set EMAC0_CSR_SW_CTL 0x31040230
	set data [memread32_phys $EMAC0_CSR_SW_CTL]
	puts [format "EMAC0_CSR_SW_CTL:		%08X" $data]

	set EMAC0_FPE_CTLSTAT 0x31040234
	set data [memread32_phys $EMAC0_FPE_CTLSTAT]
	puts [format "EMAC0_FPE_CTLSTAT:		%08X" $data]

	set EMAC0_SPLM_OFST_CFG 0x31040238
	set data [memread32_phys $EMAC0_SPLM_OFST_CFG]
	puts [format "EMAC0_SPLM_OFST_CFG:		%08X" $data]

	set EMAC0_PRSNTM_NSEC 0x31040240
	set data [memread32_phys $EMAC0_PRSNTM_NSEC]
	puts [format "EMAC0_PRSNTM_NSEC:		%08X" $data]

	set EMAC0_PRSNTM_UPDT 0x31040244
	set data [memread32_phys $EMAC0_PRSNTM_UPDT]
	puts [format "EMAC0_PRSNTM_UPDT:		%08X" $data]

	set EMAC0_ADDR0_HI 0x31040300
	set data [memread32_phys $EMAC0_ADDR0_HI]
	puts [format "EMAC0_ADDR0_HI:		%08X" $data]

	set EMAC0_ADDR0_LO 0x31040304
	set data [memread32_phys $EMAC0_ADDR0_LO]
	puts [format "EMAC0_ADDR0_LO:		%08X" $data]

	set EMAC0_MMC_CTRL 0x31040700
	set data [memread32_phys $EMAC0_MMC_CTRL]
	puts [format "EMAC0_MMC_CTRL:		%08X" $data]

	set EMAC0_MMC_RXINT 0x31040704
	set data [memread32_phys $EMAC0_MMC_RXINT]
	puts [format "EMAC0_MMC_RXINT:		%08X" $data]

	set EMAC0_MMC_TXINT 0x31040708
	set data [memread32_phys $EMAC0_MMC_TXINT]
	puts [format "EMAC0_MMC_TXINT:		%08X" $data]

	set EMAC0_MMC_RXIMSK 0x3104070C
	set data [memread32_phys $EMAC0_MMC_RXIMSK]
	puts [format "EMAC0_MMC_RXIMSK:		%08X" $data]

	set EMAC0_MMC_TXIMSK 0x31040710
	set data [memread32_phys $EMAC0_MMC_TXIMSK]
	puts [format "EMAC0_MMC_TXIMSK:		%08X" $data]

	set EMAC0_TX_OCNT_GB 0x31040714
	set data [memread32_phys $EMAC0_TX_OCNT_GB]
	puts [format "EMAC0_TX_OCNT_GB:		%08X" $data]

	set EMAC0_TX_PCNT_GB 0x31040718
	set data [memread32_phys $EMAC0_TX_PCNT_GB]
	puts [format "EMAC0_TX_PCNT_GB:		%08X" $data]

	set EMAC0_TX_BCST_PCNT_G 0x3104071C
	set data [memread32_phys $EMAC0_TX_BCST_PCNT_G]
	puts [format "EMAC0_TX_BCST_PCNT_G:		%08X" $data]

	set EMAC0_TX_MCST_PCNT_G 0x31040720
	set data [memread32_phys $EMAC0_TX_MCST_PCNT_G]
	puts [format "EMAC0_TX_MCST_PCNT_G:		%08X" $data]

	set EMAC0_TX64_GB 0x31040724
	set data [memread32_phys $EMAC0_TX64_GB]
	puts [format "EMAC0_TX64_GB:		%08X" $data]

	set EMAC0_TX65TO127_GB 0x31040728
	set data [memread32_phys $EMAC0_TX65TO127_GB]
	puts [format "EMAC0_TX65TO127_GB:		%08X" $data]

	set EMAC0_TX128TO255_GB 0x3104072C
	set data [memread32_phys $EMAC0_TX128TO255_GB]
	puts [format "EMAC0_TX128TO255_GB:		%08X" $data]

	set EMAC0_TX256TO511_GB 0x31040730
	set data [memread32_phys $EMAC0_TX256TO511_GB]
	puts [format "EMAC0_TX256TO511_GB:		%08X" $data]

	set EMAC0_TX512TO1023_GB 0x31040734
	set data [memread32_phys $EMAC0_TX512TO1023_GB]
	puts [format "EMAC0_TX512TO1023_GB:		%08X" $data]

	set EMAC0_TX1024TOMAX_GB 0x31040738
	set data [memread32_phys $EMAC0_TX1024TOMAX_GB]
	puts [format "EMAC0_TX1024TOMAX_GB:		%08X" $data]

	set EMAC0_TX_UCST_PCNT_GB 0x3104073C
	set data [memread32_phys $EMAC0_TX_UCST_PCNT_GB]
	puts [format "EMAC0_TX_UCST_PCNT_GB:		%08X" $data]

	set EMAC0_TX_MCST_PCNT_GB 0x31040740
	set data [memread32_phys $EMAC0_TX_MCST_PCNT_GB]
	puts [format "EMAC0_TX_MCST_PCNT_GB:		%08X" $data]

	set EMAC0_TX_BCST_PCNT_GB 0x31040744
	set data [memread32_phys $EMAC0_TX_BCST_PCNT_GB]
	puts [format "EMAC0_TX_BCST_PCNT_GB:		%08X" $data]

	set EMAC0_TX_URFL_PCNT 0x31040748
	set data [memread32_phys $EMAC0_TX_URFL_PCNT]
	puts [format "EMAC0_TX_URFL_PCNT:		%08X" $data]

	set EMAC0_TX_SNGLCOL_PCNT_G 0x3104074C
	set data [memread32_phys $EMAC0_TX_SNGLCOL_PCNT_G]
	puts [format "EMAC0_TX_SNGLCOL_PCNT_G:		%08X" $data]

	set EMAC0_TX_MCOL_PCNT_G 0x31040750
	set data [memread32_phys $EMAC0_TX_MCOL_PCNT_G]
	puts [format "EMAC0_TX_MCOL_PCNT_G:		%08X" $data]

	set EMAC0_TX_DFRD_PCNT 0x31040754
	set data [memread32_phys $EMAC0_TX_DFRD_PCNT]
	puts [format "EMAC0_TX_DFRD_PCNT:		%08X" $data]

	set EMAC0_TX_LTCOL_PCNT 0x31040758
	set data [memread32_phys $EMAC0_TX_LTCOL_PCNT]
	puts [format "EMAC0_TX_LTCOL_PCNT:		%08X" $data]

	set EMAC0_TX_EXCOL_PCNT 0x3104075C
	set data [memread32_phys $EMAC0_TX_EXCOL_PCNT]
	puts [format "EMAC0_TX_EXCOL_PCNT:		%08X" $data]

	set EMAC0_TX_CRERR_PCNT 0x31040760
	set data [memread32_phys $EMAC0_TX_CRERR_PCNT]
	puts [format "EMAC0_TX_CRERR_PCNT:		%08X" $data]

	set EMAC0_TX_OCNT_G 0x31040764
	set data [memread32_phys $EMAC0_TX_OCNT_G]
	puts [format "EMAC0_TX_OCNT_G:		%08X" $data]

	set EMAC0_TX_PCNT_G 0x31040768
	set data [memread32_phys $EMAC0_TX_PCNT_G]
	puts [format "EMAC0_TX_PCNT_G:		%08X" $data]

	set EMAC0_TX_EXDFRL_PCNT 0x3104076C
	set data [memread32_phys $EMAC0_TX_EXDFRL_PCNT]
	puts [format "EMAC0_TX_EXDFRL_PCNT:		%08X" $data]

	set EMAC0_TX_PAUSE_PCNT 0x31040770
	set data [memread32_phys $EMAC0_TX_PAUSE_PCNT]
	puts [format "EMAC0_TX_PAUSE_PCNT:		%08X" $data]

	set EMAC0_TX_VLAN_PCNT_G 0x31040774
	set data [memread32_phys $EMAC0_TX_VLAN_PCNT_G]
	puts [format "EMAC0_TX_VLAN_PCNT_G:		%08X" $data]

	set EMAC0_TX_OSIZE_PCNT_G 0x31040778
	set data [memread32_phys $EMAC0_TX_OSIZE_PCNT_G]
	puts [format "EMAC0_TX_OSIZE_PCNT_G:		%08X" $data]

	set EMAC0_RX_PCNT_GB 0x31040780
	set data [memread32_phys $EMAC0_RX_PCNT_GB]
	puts [format "EMAC0_RX_PCNT_GB:		%08X" $data]

	set EMAC0_RX_OCNT_GB 0x31040784
	set data [memread32_phys $EMAC0_RX_OCNT_GB]
	puts [format "EMAC0_RX_OCNT_GB:		%08X" $data]

	set EMAC0_RX_OCNT_G 0x31040788
	set data [memread32_phys $EMAC0_RX_OCNT_G]
	puts [format "EMAC0_RX_OCNT_G:		%08X" $data]

	set EMAC0_RX_BCERR_PCNT_G 0x3104078C
	set data [memread32_phys $EMAC0_RX_BCERR_PCNT_G]
	puts [format "EMAC0_RX_BCERR_PCNT_G:		%08X" $data]

	set EMAC0_RX_MCST_PCNT_G 0x31040790
	set data [memread32_phys $EMAC0_RX_MCST_PCNT_G]
	puts [format "EMAC0_RX_MCST_PCNT_G:		%08X" $data]

	set EMAC0_RX_CRCERR_PCNT 0x31040794
	set data [memread32_phys $EMAC0_RX_CRCERR_PCNT]
	puts [format "EMAC0_RX_CRCERR_PCNT:		%08X" $data]

	set EMAC0_RX_ALGNERR_PCNT 0x31040798
	set data [memread32_phys $EMAC0_RX_ALGNERR_PCNT]
	puts [format "EMAC0_RX_ALGNERR_PCNT:		%08X" $data]

	set EMAC0_RX_RNTERR_PCNT 0x3104079C
	set data [memread32_phys $EMAC0_RX_RNTERR_PCNT]
	puts [format "EMAC0_RX_RNTERR_PCNT:		%08X" $data]

	set EMAC0_RX_JBERR_PCNT 0x310407A0
	set data [memread32_phys $EMAC0_RX_JBERR_PCNT]
	puts [format "EMAC0_RX_JBERR_PCNT:		%08X" $data]

	set EMAC0_RX_UNDRSZ_PCNT_G 0x310407A4
	set data [memread32_phys $EMAC0_RX_UNDRSZ_PCNT_G]
	puts [format "EMAC0_RX_UNDRSZ_PCNT_G:		%08X" $data]

	set EMAC0_RX_OVRSZ_PCNT 0x310407A8
	set data [memread32_phys $EMAC0_RX_OVRSZ_PCNT]
	puts [format "EMAC0_RX_OVRSZ_PCNT:		%08X" $data]

	set EMAC0_RX64_GB 0x310407AC
	set data [memread32_phys $EMAC0_RX64_GB]
	puts [format "EMAC0_RX64_GB:		%08X" $data]

	set EMAC0_RX65TO127_GB 0x310407B0
	set data [memread32_phys $EMAC0_RX65TO127_GB]
	puts [format "EMAC0_RX65TO127_GB:		%08X" $data]

	set EMAC0_RX128TO255_GB 0x310407B4
	set data [memread32_phys $EMAC0_RX128TO255_GB]
	puts [format "EMAC0_RX128TO255_GB:		%08X" $data]

	set EMAC0_RX256TO511_GB 0x310407B8
	set data [memread32_phys $EMAC0_RX256TO511_GB]
	puts [format "EMAC0_RX256TO511_GB:		%08X" $data]

	set EMAC0_RX512TO1023_GB 0x310407BC
	set data [memread32_phys $EMAC0_RX512TO1023_GB]
	puts [format "EMAC0_RX512TO1023_GB:		%08X" $data]

	set EMAC0_RX1024TOMAX_GB 0x310407C0
	set data [memread32_phys $EMAC0_RX1024TOMAX_GB]
	puts [format "EMAC0_RX1024TOMAX_GB:		%08X" $data]

	set EMAC0_RX_UCST_PCNT_G 0x310407C4
	set data [memread32_phys $EMAC0_RX_UCST_PCNT_G]
	puts [format "EMAC0_RX_UCST_PCNT_G:		%08X" $data]

	set EMAC0_RX_LENERR_PCNT 0x310407C8
	set data [memread32_phys $EMAC0_RX_LENERR_PCNT]
	puts [format "EMAC0_RX_LENERR_PCNT:		%08X" $data]

	set EMAC0_RX_ORTYPE_PCNT 0x310407CC
	set data [memread32_phys $EMAC0_RX_ORTYPE_PCNT]
	puts [format "EMAC0_RX_ORTYPE_PCNT:		%08X" $data]

	set EMAC0_RX_PAUSE_PCNT 0x310407D0
	set data [memread32_phys $EMAC0_RX_PAUSE_PCNT]
	puts [format "EMAC0_RX_PAUSE_PCNT:		%08X" $data]

	set EMAC0_RX_FIFOOVFL_PCNT 0x310407D4
	set data [memread32_phys $EMAC0_RX_FIFOOVFL_PCNT]
	puts [format "EMAC0_RX_FIFOOVFL_PCNT:		%08X" $data]

	set EMAC0_RX_VLAN_PCNT_GB 0x310407D8
	set data [memread32_phys $EMAC0_RX_VLAN_PCNT_GB]
	puts [format "EMAC0_RX_VLAN_PCNT_GB:		%08X" $data]

	set EMAC0_RX_WDTERR_PCNT 0x310407DC
	set data [memread32_phys $EMAC0_RX_WDTERR_PCNT]
	puts [format "EMAC0_RX_WDTERR_PCNT:		%08X" $data]

	set EMAC0_RX_ERR_PCNT 0x310407E0
	set data [memread32_phys $EMAC0_RX_ERR_PCNT]
	puts [format "EMAC0_RX_ERR_PCNT:		%08X" $data]

	set EMAC0_RX_CTL_PCNT_G 0x310407E4
	set data [memread32_phys $EMAC0_RX_CTL_PCNT_G]
	puts [format "EMAC0_RX_CTL_PCNT_G:		%08X" $data]

	set EMAC0_TX_LPIUSEC_CNT 0x310407EC
	set data [memread32_phys $EMAC0_TX_LPIUSEC_CNT]
	puts [format "EMAC0_TX_LPIUSEC_CNT:		%08X" $data]

	set EMAC0_TX_LPITRAN_CNT 0x310407F0
	set data [memread32_phys $EMAC0_TX_LPITRAN_CNT]
	puts [format "EMAC0_TX_LPITRAN_CNT:		%08X" $data]

	set EMAC0_RX_LPIUSEC_CNT 0x310407F4
	set data [memread32_phys $EMAC0_RX_LPIUSEC_CNT]
	puts [format "EMAC0_RX_LPIUSEC_CNT:		%08X" $data]

	set EMAC0_RX_LPITRAN_CNT 0x310407F8
	set data [memread32_phys $EMAC0_RX_LPITRAN_CNT]
	puts [format "EMAC0_RX_LPITRAN_CNT:		%08X" $data]

	set EMAC0_MMC_IPC_RXIMSK 0x31040800
	set data [memread32_phys $EMAC0_MMC_IPC_RXIMSK]
	puts [format "EMAC0_MMC_IPC_RXIMSK:		%08X" $data]

	set EMAC0_MMC_IPC_RXINT 0x31040808
	set data [memread32_phys $EMAC0_MMC_IPC_RXINT]
	puts [format "EMAC0_MMC_IPC_RXINT:		%08X" $data]

	set EMAC0_RXIPV4_PCNT_G 0x31040810
	set data [memread32_phys $EMAC0_RXIPV4_PCNT_G]
	puts [format "EMAC0_RXIPV4_PCNT_G:		%08X" $data]

	set EMAC0_RXIPV4_HDRERR_PCNT 0x31040814
	set data [memread32_phys $EMAC0_RXIPV4_HDRERR_PCNT]
	puts [format "EMAC0_RXIPV4_HDRERR_PCNT:		%08X" $data]

	set EMAC0_RXIPV4_PYLD_PCNT 0x31040818
	set data [memread32_phys $EMAC0_RXIPV4_PYLD_PCNT]
	puts [format "EMAC0_RXIPV4_PYLD_PCNT:		%08X" $data]

	set EMAC0_RXIPV4_FRGMT_PCNT 0x3104081C
	set data [memread32_phys $EMAC0_RXIPV4_FRGMT_PCNT]
	puts [format "EMAC0_RXIPV4_FRGMT_PCNT:		%08X" $data]

	set EMAC0_RXIPV4_UDPCSD_PCNT 0x31040820
	set data [memread32_phys $EMAC0_RXIPV4_UDPCSD_PCNT]
	puts [format "EMAC0_RXIPV4_UDPCSD_PCNT:		%08X" $data]

	set EMAC0_RXIPV6_PCNT_G 0x31040824
	set data [memread32_phys $EMAC0_RXIPV6_PCNT_G]
	puts [format "EMAC0_RXIPV6_PCNT_G:		%08X" $data]

	set EMAC0_RXIPV6_HDRERR_PCNT 0x31040828
	set data [memread32_phys $EMAC0_RXIPV6_HDRERR_PCNT]
	puts [format "EMAC0_RXIPV6_HDRERR_PCNT:		%08X" $data]

	set EMAC0_RXIPV6_PYLD_PCNT 0x3104082C
	set data [memread32_phys $EMAC0_RXIPV6_PYLD_PCNT]
	puts [format "EMAC0_RXIPV6_PYLD_PCNT:		%08X" $data]

	set EMAC0_RXUDP_PCNT_G 0x31040830
	set data [memread32_phys $EMAC0_RXUDP_PCNT_G]
	puts [format "EMAC0_RXUDP_PCNT_G:		%08X" $data]

	set EMAC0_RXUDP_ERR_PCNT 0x31040834
	set data [memread32_phys $EMAC0_RXUDP_ERR_PCNT]
	puts [format "EMAC0_RXUDP_ERR_PCNT:		%08X" $data]

	set EMAC0_RXTCP_PCNT_G 0x31040838
	set data [memread32_phys $EMAC0_RXTCP_PCNT_G]
	puts [format "EMAC0_RXTCP_PCNT_G:		%08X" $data]

	set EMAC0_RXTCP_ERR_PCNT 0x3104083C
	set data [memread32_phys $EMAC0_RXTCP_ERR_PCNT]
	puts [format "EMAC0_RXTCP_ERR_PCNT:		%08X" $data]

	set EMAC0_RXICMP_PCNT_G 0x31040840
	set data [memread32_phys $EMAC0_RXICMP_PCNT_G]
	puts [format "EMAC0_RXICMP_PCNT_G:		%08X" $data]

	set EMAC0_RXICMP_ERR_PCNT 0x31040844
	set data [memread32_phys $EMAC0_RXICMP_ERR_PCNT]
	puts [format "EMAC0_RXICMP_ERR_PCNT:		%08X" $data]

	set EMAC0_RXIPV4_OCNT_G 0x31040850
	set data [memread32_phys $EMAC0_RXIPV4_OCNT_G]
	puts [format "EMAC0_RXIPV4_OCNT_G:		%08X" $data]

	set EMAC0_RXIPV4_HDRERR_OCNT 0x31040854
	set data [memread32_phys $EMAC0_RXIPV4_HDRERR_OCNT]
	puts [format "EMAC0_RXIPV4_HDRERR_OCNT:		%08X" $data]

	set EMAC0_RXIPV4_PYLD_OCNT 0x31040858
	set data [memread32_phys $EMAC0_RXIPV4_PYLD_OCNT]
	puts [format "EMAC0_RXIPV4_PYLD_OCNT:		%08X" $data]

	set EMAC0_RXIPV4_FRGMT_OCNT 0x3104085C
	set data [memread32_phys $EMAC0_RXIPV4_FRGMT_OCNT]
	puts [format "EMAC0_RXIPV4_FRGMT_OCNT:		%08X" $data]

	set EMAC0_RXIPV4_UDPCSD_OCNT 0x31040860
	set data [memread32_phys $EMAC0_RXIPV4_UDPCSD_OCNT]
	puts [format "EMAC0_RXIPV4_UDPCSD_OCNT:		%08X" $data]

	set EMAC0_RXIPV6_OCNT_G 0x31040864
	set data [memread32_phys $EMAC0_RXIPV6_OCNT_G]
	puts [format "EMAC0_RXIPV6_OCNT_G:		%08X" $data]

	set EMAC0_RXIPV6_HDRERR_OCNT 0x31040868
	set data [memread32_phys $EMAC0_RXIPV6_HDRERR_OCNT]
	puts [format "EMAC0_RXIPV6_HDRERR_OCNT:		%08X" $data]

	set EMAC0_RXIPV6_PYLD_OCNT 0x3104086C
	set data [memread32_phys $EMAC0_RXIPV6_PYLD_OCNT]
	puts [format "EMAC0_RXIPV6_PYLD_OCNT:		%08X" $data]

	set EMAC0_RXUDP_OCNT_G 0x31040870
	set data [memread32_phys $EMAC0_RXUDP_OCNT_G]
	puts [format "EMAC0_RXUDP_OCNT_G:		%08X" $data]

	set EMAC0_RXUDP_ERR_OCNT 0x31040874
	set data [memread32_phys $EMAC0_RXUDP_ERR_OCNT]
	puts [format "EMAC0_RXUDP_ERR_OCNT:		%08X" $data]

	set EMAC0_RXTCP_OCNT_G 0x31040878
	set data [memread32_phys $EMAC0_RXTCP_OCNT_G]
	puts [format "EMAC0_RXTCP_OCNT_G:		%08X" $data]

	set EMAC0_RXTCP_ERR_OCNT 0x3104087C
	set data [memread32_phys $EMAC0_RXTCP_ERR_OCNT]
	puts [format "EMAC0_RXTCP_ERR_OCNT:		%08X" $data]

	set EMAC0_RXICMP_OCNT_G 0x31040880
	set data [memread32_phys $EMAC0_RXICMP_OCNT_G]
	puts [format "EMAC0_RXICMP_OCNT_G:		%08X" $data]

	set EMAC0_RXICMP_ERR_OCNT 0x31040884
	set data [memread32_phys $EMAC0_RXICMP_ERR_OCNT]
	puts [format "EMAC0_RXICMP_ERR_OCNT:		%08X" $data]

	set EMAC0_MMC_FPE_TXINT 0x310408A0
	set data [memread32_phys $EMAC0_MMC_FPE_TXINT]
	puts [format "EMAC0_MMC_FPE_TXINT:		%08X" $data]

	set EMAC0_MMC_FPE_TXIMSK 0x310408A4
	set data [memread32_phys $EMAC0_MMC_FPE_TXIMSK]
	puts [format "EMAC0_MMC_FPE_TXIMSK:		%08X" $data]

	set EMAC0_TXFPE_FRGMNT_CNT 0x310408A8
	set data [memread32_phys $EMAC0_TXFPE_FRGMNT_CNT]
	puts [format "EMAC0_TXFPE_FRGMNT_CNT:		%08X" $data]

	set EMAC0_TXHLDRQ_CNT 0x310408AC
	set data [memread32_phys $EMAC0_TXHLDRQ_CNT]
	puts [format "EMAC0_TXHLDRQ_CNT:		%08X" $data]

	set EMAC0_MMC_FPE_RXINT 0x310408C0
	set data [memread32_phys $EMAC0_MMC_FPE_RXINT]
	puts [format "EMAC0_MMC_FPE_RXINT:		%08X" $data]

	set EMAC0_MMC_FPE_RXIMSK 0x310408C4
	set data [memread32_phys $EMAC0_MMC_FPE_RXIMSK]
	puts [format "EMAC0_MMC_FPE_RXIMSK:		%08X" $data]

	set EMAC0_RXPKT_ASERR_CNT 0x310408C8
	set data [memread32_phys $EMAC0_RXPKT_ASERR_CNT]
	puts [format "EMAC0_RXPKT_ASERR_CNT:		%08X" $data]

	set EMAC0_RXPKT_SMDERR_CNT 0x310408CC
	set data [memread32_phys $EMAC0_RXPKT_SMDERR_CNT]
	puts [format "EMAC0_RXPKT_SMDERR_CNT:		%08X" $data]

	set EMAC0_RXPKT_ASOK_CNT 0x310408D0
	set data [memread32_phys $EMAC0_RXPKT_ASOK_CNT]
	puts [format "EMAC0_RXPKT_ASOK_CNT:		%08X" $data]

	set EMAC0_RXFPE_FRGMNT_CNT 0x310408D4
	set data [memread32_phys $EMAC0_RXFPE_FRGMNT_CNT]
	puts [format "EMAC0_RXFPE_FRGMNT_CNT:		%08X" $data]

	set EMAC0_L3L4_CTL7 0x31040A50
	set data [memread32_phys $EMAC0_L3L4_CTL7]
	puts [format "EMAC0_L3L4_CTL7:		%08X" $data]

	set EMAC0_L4_ADDR7 0x31040A54
	set data [memread32_phys $EMAC0_L4_ADDR7]
	puts [format "EMAC0_L4_ADDR7:		%08X" $data]

	set EMAC0_L3_ADDR0_REG7 0x31040A60
	set data [memread32_phys $EMAC0_L3_ADDR0_REG7]
	puts [format "EMAC0_L3_ADDR0_REG7:		%08X" $data]

	set EMAC0_L3_ADDR1_REG7 0x31040A64
	set data [memread32_phys $EMAC0_L3_ADDR1_REG7]
	puts [format "EMAC0_L3_ADDR1_REG7:		%08X" $data]

	set EMAC0_L3_ADDR2_REG7 0x31040A68
	set data [memread32_phys $EMAC0_L3_ADDR2_REG7]
	puts [format "EMAC0_L3_ADDR2_REG7:		%08X" $data]

	set EMAC0_L3_ADDR3_REG7 0x31040A6C
	set data [memread32_phys $EMAC0_L3_ADDR3_REG7]
	puts [format "EMAC0_L3_ADDR3_REG7:		%08X" $data]

	set EMAC0_INDR_ACC_CTL 0x31040A70
	set data [memread32_phys $EMAC0_INDR_ACC_CTL]
	puts [format "EMAC0_INDR_ACC_CTL:		%08X" $data]

	set EMAC0_INDR_ACC_DAT 0x31040A74
	set data [memread32_phys $EMAC0_INDR_ACC_DAT]
	puts [format "EMAC0_INDR_ACC_DAT:		%08X" $data]

	set EMAC0_TM_CTL 0x31040B00
	set data [memread32_phys $EMAC0_TM_CTL]
	puts [format "EMAC0_TM_CTL:		%08X" $data]

	set EMAC0_TM_SUBSEC 0x31040B04
	set data [memread32_phys $EMAC0_TM_SUBSEC]
	puts [format "EMAC0_TM_SUBSEC:		%08X" $data]

	set EMAC0_TM_SEC 0x31040B08
	set data [memread32_phys $EMAC0_TM_SEC]
	puts [format "EMAC0_TM_SEC:		%08X" $data]

	set EMAC0_TM_NSEC 0x31040B0C
	set data [memread32_phys $EMAC0_TM_NSEC]
	puts [format "EMAC0_TM_NSEC:		%08X" $data]

	set EMAC0_TM_SECUPDT 0x31040B10
	set data [memread32_phys $EMAC0_TM_SECUPDT]
	puts [format "EMAC0_TM_SECUPDT:		%08X" $data]

	set EMAC0_TM_NSECUPDT 0x31040B14
	set data [memread32_phys $EMAC0_TM_NSECUPDT]
	puts [format "EMAC0_TM_NSECUPDT:		%08X" $data]

	set EMAC0_TM_ADDEND 0x31040B18
	set data [memread32_phys $EMAC0_TM_ADDEND]
	puts [format "EMAC0_TM_ADDEND:		%08X" $data]

	set EMAC0_TM_HISEC 0x31040B1C
	set data [memread32_phys $EMAC0_TM_HISEC]
	puts [format "EMAC0_TM_HISEC:		%08X" $data]

	set EMAC0_TM_STAT 0x31040B20
	set data [memread32_phys $EMAC0_TM_STAT]
	puts [format "EMAC0_TM_STAT:		%08X" $data]

	set EMAC0_TXTMSTAT_NSEC 0x31040B30
	set data [memread32_phys $EMAC0_TXTMSTAT_NSEC]
	puts [format "EMAC0_TXTMSTAT_NSEC:		%08X" $data]

	set EMAC0_TXTMSTAT_SEC 0x31040B34
	set data [memread32_phys $EMAC0_TXTMSTAT_SEC]
	puts [format "EMAC0_TXTMSTAT_SEC:		%08X" $data]

	set EMAC0_TM_AUX_CTL 0x31040B40
	set data [memread32_phys $EMAC0_TM_AUX_CTL]
	puts [format "EMAC0_TM_AUX_CTL:		%08X" $data]

	set EMAC0_TM_AUXTS_NSEC 0x31040B48
	set data [memread32_phys $EMAC0_TM_AUXTS_NSEC]
	puts [format "EMAC0_TM_AUXTS_NSEC:		%08X" $data]

	set EMAC0_TM_AUXTS_SEC 0x31040B4C
	set data [memread32_phys $EMAC0_TM_AUXTS_SEC]
	puts [format "EMAC0_TM_AUXTS_SEC:		%08X" $data]

	set EMAC0_TM_INGASYM_CORR 0x31040B50
	set data [memread32_phys $EMAC0_TM_INGASYM_CORR]
	puts [format "EMAC0_TM_INGASYM_CORR:		%08X" $data]

	set EMAC0_TM_EGASYM_CORR 0x31040B54
	set data [memread32_phys $EMAC0_TM_EGASYM_CORR]
	puts [format "EMAC0_TM_EGASYM_CORR:		%08X" $data]

	set EMAC0_TM_INGCORR_NSEC 0x31040B58
	set data [memread32_phys $EMAC0_TM_INGCORR_NSEC]
	puts [format "EMAC0_TM_INGCORR_NSEC:		%08X" $data]

	set EMAC0_TM_EGCORR_NSEC 0x31040B5C
	set data [memread32_phys $EMAC0_TM_EGCORR_NSEC]
	puts [format "EMAC0_TM_EGCORR_NSEC:		%08X" $data]

	set EMAC0_TM_INGCORR_SNSEC 0x31040B60
	set data [memread32_phys $EMAC0_TM_INGCORR_SNSEC]
	puts [format "EMAC0_TM_INGCORR_SNSEC:		%08X" $data]

	set EMAC0_TM_EGCORR_SNSEC 0x31040B64
	set data [memread32_phys $EMAC0_TM_EGCORR_SNSEC]
	puts [format "EMAC0_TM_EGCORR_SNSEC:		%08X" $data]

	set EMAC0_TM_ING_LTNCY 0x31040B68
	set data [memread32_phys $EMAC0_TM_ING_LTNCY]
	puts [format "EMAC0_TM_ING_LTNCY:		%08X" $data]

	set EMAC0_TM_EG_LTNCY 0x31040B6C
	set data [memread32_phys $EMAC0_TM_EG_LTNCY]
	puts [format "EMAC0_TM_EG_LTNCY:		%08X" $data]

	set EMAC0_PPS_CTL 0x31040B70
	set data [memread32_phys $EMAC0_PPS_CTL]
	puts [format "EMAC0_PPS_CTL:		%08X" $data]

	set EMAC0_PTO_CTL 0x31040BC0
	set data [memread32_phys $EMAC0_PTO_CTL]
	puts [format "EMAC0_PTO_CTL:		%08X" $data]

	set EMAC0_SRCPRT_IDNTY0 0x31040BC4
	set data [memread32_phys $EMAC0_SRCPRT_IDNTY0]
	puts [format "EMAC0_SRCPRT_IDNTY0:		%08X" $data]

	set EMAC0_SRCPRT_IDNTY1 0x31040BC8
	set data [memread32_phys $EMAC0_SRCPRT_IDNTY1]
	puts [format "EMAC0_SRCPRT_IDNTY1:		%08X" $data]

	set EMAC0_SRCPRT_IDNTY2 0x31040BCC
	set data [memread32_phys $EMAC0_SRCPRT_IDNTY2]
	puts [format "EMAC0_SRCPRT_IDNTY2:		%08X" $data]

	set EMAC0_LOG_MSG_INTVL 0x31040BD0
	set data [memread32_phys $EMAC0_LOG_MSG_INTVL]
	puts [format "EMAC0_LOG_MSG_INTVL:		%08X" $data]

	set EMAC0_MTL_OPMODE 0x31040C00
	set data [memread32_phys $EMAC0_MTL_OPMODE]
	puts [format "EMAC0_MTL_OPMODE:		%08X" $data]

	set EMAC0_MTL_ISTAT 0x31040C20
	set data [memread32_phys $EMAC0_MTL_ISTAT]
	puts [format "EMAC0_MTL_ISTAT:		%08X" $data]

	set EMAC0_RXQ_DMA_MAP0 0x31040C30
	set data [memread32_phys $EMAC0_RXQ_DMA_MAP0]
	puts [format "EMAC0_RXQ_DMA_MAP0:		%08X" $data]

	set EMAC0_RXQ_DMA_MAP1 0x31040C34
	set data [memread32_phys $EMAC0_RXQ_DMA_MAP1]
	puts [format "EMAC0_RXQ_DMA_MAP1:		%08X" $data]

	set EMAC0_TBS_CTRL 0x31040C40
	set data [memread32_phys $EMAC0_TBS_CTRL]
	puts [format "EMAC0_TBS_CTRL:		%08X" $data]

	set EMAC0_EST_CTL 0x31040C50
	set data [memread32_phys $EMAC0_EST_CTL]
	puts [format "EMAC0_EST_CTL:		%08X" $data]

	set EMAC0_EST_EXT_CTL 0x31040C54
	set data [memread32_phys $EMAC0_EST_EXT_CTL]
	puts [format "EMAC0_EST_EXT_CTL:		%08X" $data]

	set EMAC0_EST_STAT 0x31040C58
	set data [memread32_phys $EMAC0_EST_STAT]
	puts [format "EMAC0_EST_STAT:		%08X" $data]

	set EMAC0_EST_SCH_ERR 0x31040C60
	set data [memread32_phys $EMAC0_EST_SCH_ERR]
	puts [format "EMAC0_EST_SCH_ERR:		%08X" $data]

	set EMAC0_EST_FRMSZ_ERR 0x31040C64
	set data [memread32_phys $EMAC0_EST_FRMSZ_ERR]
	puts [format "EMAC0_EST_FRMSZ_ERR:		%08X" $data]

	set EMAC0_EST_FRMSZ_CAP 0x31040C68
	set data [memread32_phys $EMAC0_EST_FRMSZ_CAP]
	puts [format "EMAC0_EST_FRMSZ_CAP:		%08X" $data]

	set EMAC0_EST_IEN 0x31040C70
	set data [memread32_phys $EMAC0_EST_IEN]
	puts [format "EMAC0_EST_IEN:		%08X" $data]

	set EMAC0_EST_GCL_CTL 0x31040C80
	set data [memread32_phys $EMAC0_EST_GCL_CTL]
	puts [format "EMAC0_EST_GCL_CTL:		%08X" $data]

	set EMAC0_EST_GCL_DAT 0x31040C84
	set data [memread32_phys $EMAC0_EST_GCL_DAT]
	puts [format "EMAC0_EST_GCL_DAT:		%08X" $data]

	set EMAC0_FPE_CTRLSTS 0x31040C90
	set data [memread32_phys $EMAC0_FPE_CTRLSTS]
	puts [format "EMAC0_FPE_CTRLSTS:		%08X" $data]

	set EMAC0_FPE_ADV 0x31040C94
	set data [memread32_phys $EMAC0_FPE_ADV]
	puts [format "EMAC0_FPE_ADV:		%08X" $data]

	set EMAC0_TQ0_OPMODE 0x31040D00
	set data [memread32_phys $EMAC0_TQ0_OPMODE]
	puts [format "EMAC0_TQ0_OPMODE:		%08X" $data]

	set EMAC0_TQ0_URFL 0x31040D04
	set data [memread32_phys $EMAC0_TQ0_URFL]
	puts [format "EMAC0_TQ0_URFL:		%08X" $data]

	set EMAC0_TQ0_DBG 0x31040D08
	set data [memread32_phys $EMAC0_TQ0_DBG]
	puts [format "EMAC0_TQ0_DBG:		%08X" $data]

	set EMAC0_TQ0_ETS_STAT 0x31040D14
	set data [memread32_phys $EMAC0_TQ0_ETS_STAT]
	puts [format "EMAC0_TQ0_ETS_STAT:		%08X" $data]

	set EMAC0_TQ0_QTMWGT 0x31040D18
	set data [memread32_phys $EMAC0_TQ0_QTMWGT]
	puts [format "EMAC0_TQ0_QTMWGT:		%08X" $data]

	set EMAC0_Q0_INT_CTLSTAT 0x31040D2C
	set data [memread32_phys $EMAC0_Q0_INT_CTLSTAT]
	puts [format "EMAC0_Q0_INT_CTLSTAT:		%08X" $data]

	set EMAC0_RQ0_OPMODE 0x31040D30
	set data [memread32_phys $EMAC0_RQ0_OPMODE]
	puts [format "EMAC0_RQ0_OPMODE:		%08X" $data]

	set EMAC0_RQ0_MSPKTOF_CNT 0x31040D34
	set data [memread32_phys $EMAC0_RQ0_MSPKTOF_CNT]
	puts [format "EMAC0_RQ0_MSPKTOF_CNT:		%08X" $data]

	set EMAC0_RQ0_DBG 0x31040D38
	set data [memread32_phys $EMAC0_RQ0_DBG]
	puts [format "EMAC0_RQ0_DBG:		%08X" $data]

	set EMAC0_RQ0_CTL 0x31040D3C
	set data [memread32_phys $EMAC0_RQ0_CTL]
	puts [format "EMAC0_RQ0_CTL:		%08X" $data]

	set EMAC0_DMA_MODE 0x31041000
	set data [memread32_phys $EMAC0_DMA_MODE]
	puts [format "EMAC0_DMA_MODE:		%08X" $data]

	set EMAC0_DMA_SYSBMODE 0x31041004
	set data [memread32_phys $EMAC0_DMA_SYSBMODE]
	puts [format "EMAC0_DMA_SYSBMODE:		%08X" $data]

	set EMAC0_DMA_ISTAT 0x31041008
	set data [memread32_phys $EMAC0_DMA_ISTAT]
	puts [format "EMAC0_DMA_ISTAT:		%08X" $data]

	set EMAC0_DMA_DBG_STAT0 0x3104100C
	set data [memread32_phys $EMAC0_DMA_DBG_STAT0]
	puts [format "EMAC0_DMA_DBG_STAT0:		%08X" $data]

	set EMAC0_DMA_DBG_STAT1 0x31041010
	set data [memread32_phys $EMAC0_DMA_DBG_STAT1]
	puts [format "EMAC0_DMA_DBG_STAT1:		%08X" $data]

	set EMAC0_DMA_DBG_STAT2 0x31041014
	set data [memread32_phys $EMAC0_DMA_DBG_STAT2]
	puts [format "EMAC0_DMA_DBG_STAT2:		%08X" $data]

	set EMAC0_DMA_TBS_CTL0 0x31041050
	set data [memread32_phys $EMAC0_DMA_TBS_CTL0]
	puts [format "EMAC0_DMA_TBS_CTL0:		%08X" $data]

	set EMAC0_DMA_TBS_CTL1 0x31041054
	set data [memread32_phys $EMAC0_DMA_TBS_CTL1]
	puts [format "EMAC0_DMA_TBS_CTL1:		%08X" $data]

	set EMAC0_DMA_TBS_CTL2 0x31041058
	set data [memread32_phys $EMAC0_DMA_TBS_CTL2]
	puts [format "EMAC0_DMA_TBS_CTL2:		%08X" $data]

	set EMAC0_DMA_TBS_CTL3 0x3104105C
	set data [memread32_phys $EMAC0_DMA_TBS_CTL3]
	puts [format "EMAC0_DMA_TBS_CTL3:		%08X" $data]

	set EMAC0_ADDR1_HI 0x31040308
	set data [memread32_phys $EMAC0_ADDR1_HI]
	puts [format "EMAC0_ADDR1_HI:		%08X" $data]

	set EMAC0_ADDR2_HI 0x31040310
	set data [memread32_phys $EMAC0_ADDR2_HI]
	puts [format "EMAC0_ADDR2_HI:		%08X" $data]

	set EMAC0_ADDR3_HI 0x31040318
	set data [memread32_phys $EMAC0_ADDR3_HI]
	puts [format "EMAC0_ADDR3_HI:		%08X" $data]

	set EMAC0_ADDR4_HI 0x31040320
	set data [memread32_phys $EMAC0_ADDR4_HI]
	puts [format "EMAC0_ADDR4_HI:		%08X" $data]

	set EMAC0_ADDR5_HI 0x31040328
	set data [memread32_phys $EMAC0_ADDR5_HI]
	puts [format "EMAC0_ADDR5_HI:		%08X" $data]

	set EMAC0_ADDR6_HI 0x31040330
	set data [memread32_phys $EMAC0_ADDR6_HI]
	puts [format "EMAC0_ADDR6_HI:		%08X" $data]

	set EMAC0_ADDR7_HI 0x31040338
	set data [memread32_phys $EMAC0_ADDR7_HI]
	puts [format "EMAC0_ADDR7_HI:		%08X" $data]

	set EMAC0_ADDR8_HI 0x31040340
	set data [memread32_phys $EMAC0_ADDR8_HI]
	puts [format "EMAC0_ADDR8_HI:		%08X" $data]

	set EMAC0_ADDR9_HI 0x31040348
	set data [memread32_phys $EMAC0_ADDR9_HI]
	puts [format "EMAC0_ADDR9_HI:		%08X" $data]

	set EMAC0_ADDR10_HI 0x31040350
	set data [memread32_phys $EMAC0_ADDR10_HI]
	puts [format "EMAC0_ADDR10_HI:		%08X" $data]

	set EMAC0_ADDR11_HI 0x31040358
	set data [memread32_phys $EMAC0_ADDR11_HI]
	puts [format "EMAC0_ADDR11_HI:		%08X" $data]

	set EMAC0_ADDR12_HI 0x31040360
	set data [memread32_phys $EMAC0_ADDR12_HI]
	puts [format "EMAC0_ADDR12_HI:		%08X" $data]

	set EMAC0_ADDR13_HI 0x31040368
	set data [memread32_phys $EMAC0_ADDR13_HI]
	puts [format "EMAC0_ADDR13_HI:		%08X" $data]

	set EMAC0_ADDR14_HI 0x31040370
	set data [memread32_phys $EMAC0_ADDR14_HI]
	puts [format "EMAC0_ADDR14_HI:		%08X" $data]

	set EMAC0_ADDR15_HI 0x31040378
	set data [memread32_phys $EMAC0_ADDR15_HI]
	puts [format "EMAC0_ADDR15_HI:		%08X" $data]

	set EMAC0_ADDR16_HI 0x31040380
	set data [memread32_phys $EMAC0_ADDR16_HI]
	puts [format "EMAC0_ADDR16_HI:		%08X" $data]

	set EMAC0_ADDR17_HI 0x31040388
	set data [memread32_phys $EMAC0_ADDR17_HI]
	puts [format "EMAC0_ADDR17_HI:		%08X" $data]

	set EMAC0_ADDR18_HI 0x31040390
	set data [memread32_phys $EMAC0_ADDR18_HI]
	puts [format "EMAC0_ADDR18_HI:		%08X" $data]

	set EMAC0_ADDR19_HI 0x31040398
	set data [memread32_phys $EMAC0_ADDR19_HI]
	puts [format "EMAC0_ADDR19_HI:		%08X" $data]

	set EMAC0_ADDR20_HI 0x310403A0
	set data [memread32_phys $EMAC0_ADDR20_HI]
	puts [format "EMAC0_ADDR20_HI:		%08X" $data]

	set EMAC0_ADDR21_HI 0x310403A8
	set data [memread32_phys $EMAC0_ADDR21_HI]
	puts [format "EMAC0_ADDR21_HI:		%08X" $data]

	set EMAC0_ADDR22_HI 0x310403B0
	set data [memread32_phys $EMAC0_ADDR22_HI]
	puts [format "EMAC0_ADDR22_HI:		%08X" $data]

	set EMAC0_ADDR23_HI 0x310403B8
	set data [memread32_phys $EMAC0_ADDR23_HI]
	puts [format "EMAC0_ADDR23_HI:		%08X" $data]

	set EMAC0_ADDR24_HI 0x310403C0
	set data [memread32_phys $EMAC0_ADDR24_HI]
	puts [format "EMAC0_ADDR24_HI:		%08X" $data]

	set EMAC0_ADDR25_HI 0x310403C8
	set data [memread32_phys $EMAC0_ADDR25_HI]
	puts [format "EMAC0_ADDR25_HI:		%08X" $data]

	set EMAC0_ADDR26_HI 0x310403D0
	set data [memread32_phys $EMAC0_ADDR26_HI]
	puts [format "EMAC0_ADDR26_HI:		%08X" $data]

	set EMAC0_ADDR27_HI 0x310403D8
	set data [memread32_phys $EMAC0_ADDR27_HI]
	puts [format "EMAC0_ADDR27_HI:		%08X" $data]

	set EMAC0_ADDR28_HI 0x310403E0
	set data [memread32_phys $EMAC0_ADDR28_HI]
	puts [format "EMAC0_ADDR28_HI:		%08X" $data]

	set EMAC0_ADDR29_HI 0x310403E8
	set data [memread32_phys $EMAC0_ADDR29_HI]
	puts [format "EMAC0_ADDR29_HI:		%08X" $data]

	set EMAC0_ADDR30_HI 0x310403F0
	set data [memread32_phys $EMAC0_ADDR30_HI]
	puts [format "EMAC0_ADDR30_HI:		%08X" $data]

	set EMAC0_ADDR31_HI 0x310403F8
	set data [memread32_phys $EMAC0_ADDR31_HI]
	puts [format "EMAC0_ADDR31_HI:		%08X" $data]

	set EMAC0_ADDR1_LO 0x3104030C
	set data [memread32_phys $EMAC0_ADDR1_LO]
	puts [format "EMAC0_ADDR1_LO:		%08X" $data]

	set EMAC0_ADDR2_LO 0x31040314
	set data [memread32_phys $EMAC0_ADDR2_LO]
	puts [format "EMAC0_ADDR2_LO:		%08X" $data]

	set EMAC0_ADDR3_LO 0x3104031C
	set data [memread32_phys $EMAC0_ADDR3_LO]
	puts [format "EMAC0_ADDR3_LO:		%08X" $data]

	set EMAC0_ADDR4_LO 0x31040324
	set data [memread32_phys $EMAC0_ADDR4_LO]
	puts [format "EMAC0_ADDR4_LO:		%08X" $data]

	set EMAC0_ADDR5_LO 0x3104032C
	set data [memread32_phys $EMAC0_ADDR5_LO]
	puts [format "EMAC0_ADDR5_LO:		%08X" $data]

	set EMAC0_ADDR6_LO 0x31040334
	set data [memread32_phys $EMAC0_ADDR6_LO]
	puts [format "EMAC0_ADDR6_LO:		%08X" $data]

	set EMAC0_ADDR7_LO 0x3104033C
	set data [memread32_phys $EMAC0_ADDR7_LO]
	puts [format "EMAC0_ADDR7_LO:		%08X" $data]

	set EMAC0_ADDR8_LO 0x31040344
	set data [memread32_phys $EMAC0_ADDR8_LO]
	puts [format "EMAC0_ADDR8_LO:		%08X" $data]

	set EMAC0_ADDR9_LO 0x3104034C
	set data [memread32_phys $EMAC0_ADDR9_LO]
	puts [format "EMAC0_ADDR9_LO:		%08X" $data]

	set EMAC0_ADDR10_LO 0x31040354
	set data [memread32_phys $EMAC0_ADDR10_LO]
	puts [format "EMAC0_ADDR10_LO:		%08X" $data]

	set EMAC0_ADDR11_LO 0x3104035C
	set data [memread32_phys $EMAC0_ADDR11_LO]
	puts [format "EMAC0_ADDR11_LO:		%08X" $data]

	set EMAC0_ADDR12_LO 0x31040364
	set data [memread32_phys $EMAC0_ADDR12_LO]
	puts [format "EMAC0_ADDR12_LO:		%08X" $data]

	set EMAC0_ADDR13_LO 0x3104036C
	set data [memread32_phys $EMAC0_ADDR13_LO]
	puts [format "EMAC0_ADDR13_LO:		%08X" $data]

	set EMAC0_ADDR14_LO 0x31040374
	set data [memread32_phys $EMAC0_ADDR14_LO]
	puts [format "EMAC0_ADDR14_LO:		%08X" $data]

	set EMAC0_ADDR15_LO 0x3104037C
	set data [memread32_phys $EMAC0_ADDR15_LO]
	puts [format "EMAC0_ADDR15_LO:		%08X" $data]

	set EMAC0_ADDR16_LO 0x31040384
	set data [memread32_phys $EMAC0_ADDR16_LO]
	puts [format "EMAC0_ADDR16_LO:		%08X" $data]

	set EMAC0_ADDR17_LO 0x3104038C
	set data [memread32_phys $EMAC0_ADDR17_LO]
	puts [format "EMAC0_ADDR17_LO:		%08X" $data]

	set EMAC0_ADDR18_LO 0x31040394
	set data [memread32_phys $EMAC0_ADDR18_LO]
	puts [format "EMAC0_ADDR18_LO:		%08X" $data]

	set EMAC0_ADDR19_LO 0x3104039C
	set data [memread32_phys $EMAC0_ADDR19_LO]
	puts [format "EMAC0_ADDR19_LO:		%08X" $data]

	set EMAC0_ADDR20_LO 0x310403A4
	set data [memread32_phys $EMAC0_ADDR20_LO]
	puts [format "EMAC0_ADDR20_LO:		%08X" $data]

	set EMAC0_ADDR21_LO 0x310403AC
	set data [memread32_phys $EMAC0_ADDR21_LO]
	puts [format "EMAC0_ADDR21_LO:		%08X" $data]

	set EMAC0_ADDR22_LO 0x310403B4
	set data [memread32_phys $EMAC0_ADDR22_LO]
	puts [format "EMAC0_ADDR22_LO:		%08X" $data]

	set EMAC0_ADDR23_LO 0x310403BC
	set data [memread32_phys $EMAC0_ADDR23_LO]
	puts [format "EMAC0_ADDR23_LO:		%08X" $data]

	set EMAC0_ADDR24_LO 0x310403C4
	set data [memread32_phys $EMAC0_ADDR24_LO]
	puts [format "EMAC0_ADDR24_LO:		%08X" $data]

	set EMAC0_ADDR25_LO 0x310403CC
	set data [memread32_phys $EMAC0_ADDR25_LO]
	puts [format "EMAC0_ADDR25_LO:		%08X" $data]

	set EMAC0_ADDR26_LO 0x310403D4
	set data [memread32_phys $EMAC0_ADDR26_LO]
	puts [format "EMAC0_ADDR26_LO:		%08X" $data]

	set EMAC0_ADDR27_LO 0x310403DC
	set data [memread32_phys $EMAC0_ADDR27_LO]
	puts [format "EMAC0_ADDR27_LO:		%08X" $data]

	set EMAC0_ADDR28_LO 0x310403E4
	set data [memread32_phys $EMAC0_ADDR28_LO]
	puts [format "EMAC0_ADDR28_LO:		%08X" $data]

	set EMAC0_ADDR29_LO 0x310403EC
	set data [memread32_phys $EMAC0_ADDR29_LO]
	puts [format "EMAC0_ADDR29_LO:		%08X" $data]

	set EMAC0_ADDR30_LO 0x310403F4
	set data [memread32_phys $EMAC0_ADDR30_LO]
	puts [format "EMAC0_ADDR30_LO:		%08X" $data]

	set EMAC0_ADDR31_LO 0x310403FC
	set data [memread32_phys $EMAC0_ADDR31_LO]
	puts [format "EMAC0_ADDR31_LO:		%08X" $data]

	set EMAC0_DMA0_CTL 0x31041100
	set data [memread32_phys $EMAC0_DMA0_CTL]
	puts [format "EMAC0_DMA0_CTL:		%08X" $data]

	set EMAC0_DMA1_CTL 0x31041180
	set data [memread32_phys $EMAC0_DMA1_CTL]
	puts [format "EMAC0_DMA1_CTL:		%08X" $data]

	set EMAC0_DMA2_CTL 0x31041200
	set data [memread32_phys $EMAC0_DMA2_CTL]
	puts [format "EMAC0_DMA2_CTL:		%08X" $data]

	set EMAC0_DMA3_CTL 0x31041280
	set data [memread32_phys $EMAC0_DMA3_CTL]
	puts [format "EMAC0_DMA3_CTL:		%08X" $data]

	set EMAC0_DMA4_CTL 0x31041300
	set data [memread32_phys $EMAC0_DMA4_CTL]
	puts [format "EMAC0_DMA4_CTL:		%08X" $data]

	set EMAC0_DMA5_CTL 0x31041380
	set data [memread32_phys $EMAC0_DMA5_CTL]
	puts [format "EMAC0_DMA5_CTL:		%08X" $data]

	set EMAC0_DMA6_CTL 0x31041400
	set data [memread32_phys $EMAC0_DMA6_CTL]
	puts [format "EMAC0_DMA6_CTL:		%08X" $data]

	set EMAC0_DMA7_CTL 0x31041480
	set data [memread32_phys $EMAC0_DMA7_CTL]
	puts [format "EMAC0_DMA7_CTL:		%08X" $data]

	set EMAC0_DMA0_TXCTL 0x31041104
	set data [memread32_phys $EMAC0_DMA0_TXCTL]
	puts [format "EMAC0_DMA0_TXCTL:		%08X" $data]

	set EMAC0_DMA1_TXCTL 0x31041184
	set data [memread32_phys $EMAC0_DMA1_TXCTL]
	puts [format "EMAC0_DMA1_TXCTL:		%08X" $data]

	set EMAC0_DMA2_TXCTL 0x31041204
	set data [memread32_phys $EMAC0_DMA2_TXCTL]
	puts [format "EMAC0_DMA2_TXCTL:		%08X" $data]

	set EMAC0_DMA3_TXCTL 0x31041284
	set data [memread32_phys $EMAC0_DMA3_TXCTL]
	puts [format "EMAC0_DMA3_TXCTL:		%08X" $data]

	set EMAC0_DMA4_TXCTL 0x31041304
	set data [memread32_phys $EMAC0_DMA4_TXCTL]
	puts [format "EMAC0_DMA4_TXCTL:		%08X" $data]

	set EMAC0_DMA5_TXCTL 0x31041384
	set data [memread32_phys $EMAC0_DMA5_TXCTL]
	puts [format "EMAC0_DMA5_TXCTL:		%08X" $data]

	set EMAC0_DMA6_TXCTL 0x31041404
	set data [memread32_phys $EMAC0_DMA6_TXCTL]
	puts [format "EMAC0_DMA6_TXCTL:		%08X" $data]

	set EMAC0_DMA7_TXCTL 0x31041484
	set data [memread32_phys $EMAC0_DMA7_TXCTL]
	puts [format "EMAC0_DMA7_TXCTL:		%08X" $data]

	set EMAC0_DMA0_RXCTL 0x31041108
	set data [memread32_phys $EMAC0_DMA0_RXCTL]
	puts [format "EMAC0_DMA0_RXCTL:		%08X" $data]

	set EMAC0_DMA1_RXCTL 0x31041188
	set data [memread32_phys $EMAC0_DMA1_RXCTL]
	puts [format "EMAC0_DMA1_RXCTL:		%08X" $data]

	set EMAC0_DMA2_RXCTL 0x31041208
	set data [memread32_phys $EMAC0_DMA2_RXCTL]
	puts [format "EMAC0_DMA2_RXCTL:		%08X" $data]

	set EMAC0_DMA3_RXCTL 0x31041288
	set data [memread32_phys $EMAC0_DMA3_RXCTL]
	puts [format "EMAC0_DMA3_RXCTL:		%08X" $data]

	set EMAC0_DMA4_RXCTL 0x31041308
	set data [memread32_phys $EMAC0_DMA4_RXCTL]
	puts [format "EMAC0_DMA4_RXCTL:		%08X" $data]

	set EMAC0_DMA5_RXCTL 0x31041388
	set data [memread32_phys $EMAC0_DMA5_RXCTL]
	puts [format "EMAC0_DMA5_RXCTL:		%08X" $data]

	set EMAC0_DMA6_RXCTL 0x31041408
	set data [memread32_phys $EMAC0_DMA6_RXCTL]
	puts [format "EMAC0_DMA6_RXCTL:		%08X" $data]

	set EMAC0_DMA7_RXCTL 0x31041488
	set data [memread32_phys $EMAC0_DMA7_RXCTL]
	puts [format "EMAC0_DMA7_RXCTL:		%08X" $data]

	set EMAC0_DMA0_TXDSC_ADDR 0x31041114
	set data [memread32_phys $EMAC0_DMA0_TXDSC_ADDR]
	puts [format "EMAC0_DMA0_TXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA1_TXDSC_ADDR 0x31041194
	set data [memread32_phys $EMAC0_DMA1_TXDSC_ADDR]
	puts [format "EMAC0_DMA1_TXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA2_TXDSC_ADDR 0x31041214
	set data [memread32_phys $EMAC0_DMA2_TXDSC_ADDR]
	puts [format "EMAC0_DMA2_TXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA3_TXDSC_ADDR 0x31041294
	set data [memread32_phys $EMAC0_DMA3_TXDSC_ADDR]
	puts [format "EMAC0_DMA3_TXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA4_TXDSC_ADDR 0x31041314
	set data [memread32_phys $EMAC0_DMA4_TXDSC_ADDR]
	puts [format "EMAC0_DMA4_TXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA5_TXDSC_ADDR 0x31041394
	set data [memread32_phys $EMAC0_DMA5_TXDSC_ADDR]
	puts [format "EMAC0_DMA5_TXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA6_TXDSC_ADDR 0x31041414
	set data [memread32_phys $EMAC0_DMA6_TXDSC_ADDR]
	puts [format "EMAC0_DMA6_TXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA7_TXDSC_ADDR 0x31041494
	set data [memread32_phys $EMAC0_DMA7_TXDSC_ADDR]
	puts [format "EMAC0_DMA7_TXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA0_RXDSC_ADDR 0x3104111C
	set data [memread32_phys $EMAC0_DMA0_RXDSC_ADDR]
	puts [format "EMAC0_DMA0_RXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA1_RXDSC_ADDR 0x3104119C
	set data [memread32_phys $EMAC0_DMA1_RXDSC_ADDR]
	puts [format "EMAC0_DMA1_RXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA2_RXDSC_ADDR 0x3104121C
	set data [memread32_phys $EMAC0_DMA2_RXDSC_ADDR]
	puts [format "EMAC0_DMA2_RXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA3_RXDSC_ADDR 0x3104129C
	set data [memread32_phys $EMAC0_DMA3_RXDSC_ADDR]
	puts [format "EMAC0_DMA3_RXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA4_RXDSC_ADDR 0x3104131C
	set data [memread32_phys $EMAC0_DMA4_RXDSC_ADDR]
	puts [format "EMAC0_DMA4_RXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA5_RXDSC_ADDR 0x3104139C
	set data [memread32_phys $EMAC0_DMA5_RXDSC_ADDR]
	puts [format "EMAC0_DMA5_RXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA6_RXDSC_ADDR 0x3104141C
	set data [memread32_phys $EMAC0_DMA6_RXDSC_ADDR]
	puts [format "EMAC0_DMA6_RXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA7_RXDSC_ADDR 0x3104149C
	set data [memread32_phys $EMAC0_DMA7_RXDSC_ADDR]
	puts [format "EMAC0_DMA7_RXDSC_ADDR:		%08X" $data]

	set EMAC0_DMA0_TXDSC_TLPTR 0x31041120
	set data [memread32_phys $EMAC0_DMA0_TXDSC_TLPTR]
	puts [format "EMAC0_DMA0_TXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA1_TXDSC_TLPTR 0x310411A0
	set data [memread32_phys $EMAC0_DMA1_TXDSC_TLPTR]
	puts [format "EMAC0_DMA1_TXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA2_TXDSC_TLPTR 0x31041220
	set data [memread32_phys $EMAC0_DMA2_TXDSC_TLPTR]
	puts [format "EMAC0_DMA2_TXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA3_TXDSC_TLPTR 0x310412A0
	set data [memread32_phys $EMAC0_DMA3_TXDSC_TLPTR]
	puts [format "EMAC0_DMA3_TXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA4_TXDSC_TLPTR 0x31041320
	set data [memread32_phys $EMAC0_DMA4_TXDSC_TLPTR]
	puts [format "EMAC0_DMA4_TXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA5_TXDSC_TLPTR 0x310413A0
	set data [memread32_phys $EMAC0_DMA5_TXDSC_TLPTR]
	puts [format "EMAC0_DMA5_TXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA6_TXDSC_TLPTR 0x31041420
	set data [memread32_phys $EMAC0_DMA6_TXDSC_TLPTR]
	puts [format "EMAC0_DMA6_TXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA7_TXDSC_TLPTR 0x310414A0
	set data [memread32_phys $EMAC0_DMA7_TXDSC_TLPTR]
	puts [format "EMAC0_DMA7_TXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA0_RXDSC_TLPTR 0x31041128
	set data [memread32_phys $EMAC0_DMA0_RXDSC_TLPTR]
	puts [format "EMAC0_DMA0_RXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA1_RXDSC_TLPTR 0x310411A8
	set data [memread32_phys $EMAC0_DMA1_RXDSC_TLPTR]
	puts [format "EMAC0_DMA1_RXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA2_RXDSC_TLPTR 0x31041228
	set data [memread32_phys $EMAC0_DMA2_RXDSC_TLPTR]
	puts [format "EMAC0_DMA2_RXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA3_RXDSC_TLPTR 0x310412A8
	set data [memread32_phys $EMAC0_DMA3_RXDSC_TLPTR]
	puts [format "EMAC0_DMA3_RXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA4_RXDSC_TLPTR 0x31041328
	set data [memread32_phys $EMAC0_DMA4_RXDSC_TLPTR]
	puts [format "EMAC0_DMA4_RXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA5_RXDSC_TLPTR 0x310413A8
	set data [memread32_phys $EMAC0_DMA5_RXDSC_TLPTR]
	puts [format "EMAC0_DMA5_RXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA6_RXDSC_TLPTR 0x31041428
	set data [memread32_phys $EMAC0_DMA6_RXDSC_TLPTR]
	puts [format "EMAC0_DMA6_RXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA7_RXDSC_TLPTR 0x310414A8
	set data [memread32_phys $EMAC0_DMA7_RXDSC_TLPTR]
	puts [format "EMAC0_DMA7_RXDSC_TLPTR:		%08X" $data]

	set EMAC0_DMA0_TXDSC_RLEN 0x3104112C
	set data [memread32_phys $EMAC0_DMA0_TXDSC_RLEN]
	puts [format "EMAC0_DMA0_TXDSC_RLEN:		%08X" $data]

	set EMAC0_DMA1_TXDSC_RLEN 0x310411AC
	set data [memread32_phys $EMAC0_DMA1_TXDSC_RLEN]
	puts [format "EMAC0_DMA1_TXDSC_RLEN:		%08X" $data]

	set EMAC0_DMA2_TXDSC_RLEN 0x3104122C
	set data [memread32_phys $EMAC0_DMA2_TXDSC_RLEN]
	puts [format "EMAC0_DMA2_TXDSC_RLEN:		%08X" $data]

	set EMAC0_DMA3_TXDSC_RLEN 0x310412AC
	set data [memread32_phys $EMAC0_DMA3_TXDSC_RLEN]
	puts [format "EMAC0_DMA3_TXDSC_RLEN:		%08X" $data]

	set EMAC0_DMA4_TXDSC_RLEN 0x3104132C
	set data [memread32_phys $EMAC0_DMA4_TXDSC_RLEN]
	puts [format "EMAC0_DMA4_TXDSC_RLEN:		%08X" $data]

	set EMAC0_DMA5_TXDSC_RLEN 0x310413AC
	set data [memread32_phys $EMAC0_DMA5_TXDSC_RLEN]
	puts [format "EMAC0_DMA5_TXDSC_RLEN:		%08X" $data]

	set EMAC0_DMA6_TXDSC_RLEN 0x3104142C
	set data [memread32_phys $EMAC0_DMA6_TXDSC_RLEN]
	puts [format "EMAC0_DMA6_TXDSC_RLEN:		%08X" $data]

	set EMAC0_DMA7_TXDSC_RLEN 0x310414AC
	set data [memread32_phys $EMAC0_DMA7_TXDSC_RLEN]
	puts [format "EMAC0_DMA7_TXDSC_RLEN:		%08X" $data]

	set EMAC0_DMA0_RXCTL2 0x31041130
	set data [memread32_phys $EMAC0_DMA0_RXCTL2]
	puts [format "EMAC0_DMA0_RXCTL2:		%08X" $data]

	set EMAC0_DMA1_RXCTL2 0x310411B0
	set data [memread32_phys $EMAC0_DMA1_RXCTL2]
	puts [format "EMAC0_DMA1_RXCTL2:		%08X" $data]

	set EMAC0_DMA2_RXCTL2 0x31041230
	set data [memread32_phys $EMAC0_DMA2_RXCTL2]
	puts [format "EMAC0_DMA2_RXCTL2:		%08X" $data]

	set EMAC0_DMA3_RXCTL2 0x310412B0
	set data [memread32_phys $EMAC0_DMA3_RXCTL2]
	puts [format "EMAC0_DMA3_RXCTL2:		%08X" $data]

	set EMAC0_DMA4_RXCTL2 0x31041330
	set data [memread32_phys $EMAC0_DMA4_RXCTL2]
	puts [format "EMAC0_DMA4_RXCTL2:		%08X" $data]

	set EMAC0_DMA5_RXCTL2 0x310413B0
	set data [memread32_phys $EMAC0_DMA5_RXCTL2]
	puts [format "EMAC0_DMA5_RXCTL2:		%08X" $data]

	set EMAC0_DMA6_RXCTL2 0x31041430
	set data [memread32_phys $EMAC0_DMA6_RXCTL2]
	puts [format "EMAC0_DMA6_RXCTL2:		%08X" $data]

	set EMAC0_DMA7_RXCTL2 0x310414B0
	set data [memread32_phys $EMAC0_DMA7_RXCTL2]
	puts [format "EMAC0_DMA7_RXCTL2:		%08X" $data]

	set EMAC0_DMA0_IEN 0x31041134
	set data [memread32_phys $EMAC0_DMA0_IEN]
	puts [format "EMAC0_DMA0_IEN:		%08X" $data]

	set EMAC0_DMA1_IEN 0x310411B4
	set data [memread32_phys $EMAC0_DMA1_IEN]
	puts [format "EMAC0_DMA1_IEN:		%08X" $data]

	set EMAC0_DMA2_IEN 0x31041234
	set data [memread32_phys $EMAC0_DMA2_IEN]
	puts [format "EMAC0_DMA2_IEN:		%08X" $data]

	set EMAC0_DMA3_IEN 0x310412B4
	set data [memread32_phys $EMAC0_DMA3_IEN]
	puts [format "EMAC0_DMA3_IEN:		%08X" $data]

	set EMAC0_DMA4_IEN 0x31041334
	set data [memread32_phys $EMAC0_DMA4_IEN]
	puts [format "EMAC0_DMA4_IEN:		%08X" $data]

	set EMAC0_DMA5_IEN 0x310413B4
	set data [memread32_phys $EMAC0_DMA5_IEN]
	puts [format "EMAC0_DMA5_IEN:		%08X" $data]

	set EMAC0_DMA6_IEN 0x31041434
	set data [memread32_phys $EMAC0_DMA6_IEN]
	puts [format "EMAC0_DMA6_IEN:		%08X" $data]

	set EMAC0_DMA7_IEN 0x310414B4
	set data [memread32_phys $EMAC0_DMA7_IEN]
	puts [format "EMAC0_DMA7_IEN:		%08X" $data]

	set EMAC0_DMA0_RXINTWDTMR 0x31041138
	set data [memread32_phys $EMAC0_DMA0_RXINTWDTMR]
	puts [format "EMAC0_DMA0_RXINTWDTMR:		%08X" $data]

	set EMAC0_DMA1_RXINTWDTMR 0x310411B8
	set data [memread32_phys $EMAC0_DMA1_RXINTWDTMR]
	puts [format "EMAC0_DMA1_RXINTWDTMR:		%08X" $data]

	set EMAC0_DMA2_RXINTWDTMR 0x31041238
	set data [memread32_phys $EMAC0_DMA2_RXINTWDTMR]
	puts [format "EMAC0_DMA2_RXINTWDTMR:		%08X" $data]

	set EMAC0_DMA3_RXINTWDTMR 0x310412B8
	set data [memread32_phys $EMAC0_DMA3_RXINTWDTMR]
	puts [format "EMAC0_DMA3_RXINTWDTMR:		%08X" $data]

	set EMAC0_DMA4_RXINTWDTMR 0x31041338
	set data [memread32_phys $EMAC0_DMA4_RXINTWDTMR]
	puts [format "EMAC0_DMA4_RXINTWDTMR:		%08X" $data]

	set EMAC0_DMA5_RXINTWDTMR 0x310413B8
	set data [memread32_phys $EMAC0_DMA5_RXINTWDTMR]
	puts [format "EMAC0_DMA5_RXINTWDTMR:		%08X" $data]

	set EMAC0_DMA6_RXINTWDTMR 0x31041438
	set data [memread32_phys $EMAC0_DMA6_RXINTWDTMR]
	puts [format "EMAC0_DMA6_RXINTWDTMR:		%08X" $data]

	set EMAC0_DMA7_RXINTWDTMR 0x310414B8
	set data [memread32_phys $EMAC0_DMA7_RXINTWDTMR]
	puts [format "EMAC0_DMA7_RXINTWDTMR:		%08X" $data]

	set EMAC0_DMA0_SFN_CTLSTAT 0x3104113C
	set data [memread32_phys $EMAC0_DMA0_SFN_CTLSTAT]
	puts [format "EMAC0_DMA0_SFN_CTLSTAT:		%08X" $data]

	set EMAC0_DMA1_SFN_CTLSTAT 0x310411BC
	set data [memread32_phys $EMAC0_DMA1_SFN_CTLSTAT]
	puts [format "EMAC0_DMA1_SFN_CTLSTAT:		%08X" $data]

	set EMAC0_DMA2_SFN_CTLSTAT 0x3104123C
	set data [memread32_phys $EMAC0_DMA2_SFN_CTLSTAT]
	puts [format "EMAC0_DMA2_SFN_CTLSTAT:		%08X" $data]

	set EMAC0_DMA3_SFN_CTLSTAT 0x310412BC
	set data [memread32_phys $EMAC0_DMA3_SFN_CTLSTAT]
	puts [format "EMAC0_DMA3_SFN_CTLSTAT:		%08X" $data]

	set EMAC0_DMA4_SFN_CTLSTAT 0x3104133C
	set data [memread32_phys $EMAC0_DMA4_SFN_CTLSTAT]
	puts [format "EMAC0_DMA4_SFN_CTLSTAT:		%08X" $data]

	set EMAC0_DMA5_SFN_CTLSTAT 0x310413BC
	set data [memread32_phys $EMAC0_DMA5_SFN_CTLSTAT]
	puts [format "EMAC0_DMA5_SFN_CTLSTAT:		%08X" $data]

	set EMAC0_DMA6_SFN_CTLSTAT 0x3104143C
	set data [memread32_phys $EMAC0_DMA6_SFN_CTLSTAT]
	puts [format "EMAC0_DMA6_SFN_CTLSTAT:		%08X" $data]

	set EMAC0_DMA7_SFN_CTLSTAT 0x310414BC
	set data [memread32_phys $EMAC0_DMA7_SFN_CTLSTAT]
	puts [format "EMAC0_DMA7_SFN_CTLSTAT:		%08X" $data]

	set EMAC0_DMA0_TXDSC_CUR 0x31041144
	set data [memread32_phys $EMAC0_DMA0_TXDSC_CUR]
	puts [format "EMAC0_DMA0_TXDSC_CUR:		%08X" $data]

	set EMAC0_DMA1_TXDSC_CUR 0x310411C4
	set data [memread32_phys $EMAC0_DMA1_TXDSC_CUR]
	puts [format "EMAC0_DMA1_TXDSC_CUR:		%08X" $data]

	set EMAC0_DMA2_TXDSC_CUR 0x31041244
	set data [memread32_phys $EMAC0_DMA2_TXDSC_CUR]
	puts [format "EMAC0_DMA2_TXDSC_CUR:		%08X" $data]

	set EMAC0_DMA3_TXDSC_CUR 0x310412C4
	set data [memread32_phys $EMAC0_DMA3_TXDSC_CUR]
	puts [format "EMAC0_DMA3_TXDSC_CUR:		%08X" $data]

	set EMAC0_DMA4_TXDSC_CUR 0x31041344
	set data [memread32_phys $EMAC0_DMA4_TXDSC_CUR]
	puts [format "EMAC0_DMA4_TXDSC_CUR:		%08X" $data]

	set EMAC0_DMA5_TXDSC_CUR 0x310413C4
	set data [memread32_phys $EMAC0_DMA5_TXDSC_CUR]
	puts [format "EMAC0_DMA5_TXDSC_CUR:		%08X" $data]

	set EMAC0_DMA6_TXDSC_CUR 0x31041444
	set data [memread32_phys $EMAC0_DMA6_TXDSC_CUR]
	puts [format "EMAC0_DMA6_TXDSC_CUR:		%08X" $data]

	set EMAC0_DMA7_TXDSC_CUR 0x310414C4
	set data [memread32_phys $EMAC0_DMA7_TXDSC_CUR]
	puts [format "EMAC0_DMA7_TXDSC_CUR:		%08X" $data]

	set EMAC0_DMA0_RXDSC_CUR 0x3104114C
	set data [memread32_phys $EMAC0_DMA0_RXDSC_CUR]
	puts [format "EMAC0_DMA0_RXDSC_CUR:		%08X" $data]

	set EMAC0_DMA1_RXDSC_CUR 0x310411CC
	set data [memread32_phys $EMAC0_DMA1_RXDSC_CUR]
	puts [format "EMAC0_DMA1_RXDSC_CUR:		%08X" $data]

	set EMAC0_DMA2_RXDSC_CUR 0x3104124C
	set data [memread32_phys $EMAC0_DMA2_RXDSC_CUR]
	puts [format "EMAC0_DMA2_RXDSC_CUR:		%08X" $data]

	set EMAC0_DMA3_RXDSC_CUR 0x310412CC
	set data [memread32_phys $EMAC0_DMA3_RXDSC_CUR]
	puts [format "EMAC0_DMA3_RXDSC_CUR:		%08X" $data]

	set EMAC0_DMA4_RXDSC_CUR 0x3104134C
	set data [memread32_phys $EMAC0_DMA4_RXDSC_CUR]
	puts [format "EMAC0_DMA4_RXDSC_CUR:		%08X" $data]

	set EMAC0_DMA5_RXDSC_CUR 0x310413CC
	set data [memread32_phys $EMAC0_DMA5_RXDSC_CUR]
	puts [format "EMAC0_DMA5_RXDSC_CUR:		%08X" $data]

	set EMAC0_DMA6_RXDSC_CUR 0x3104144C
	set data [memread32_phys $EMAC0_DMA6_RXDSC_CUR]
	puts [format "EMAC0_DMA6_RXDSC_CUR:		%08X" $data]

	set EMAC0_DMA7_RXDSC_CUR 0x310414CC
	set data [memread32_phys $EMAC0_DMA7_RXDSC_CUR]
	puts [format "EMAC0_DMA7_RXDSC_CUR:		%08X" $data]

	set EMAC0_DMA0_TXBUF_CUR 0x31041154
	set data [memread32_phys $EMAC0_DMA0_TXBUF_CUR]
	puts [format "EMAC0_DMA0_TXBUF_CUR:		%08X" $data]

	set EMAC0_DMA1_TXBUF_CUR 0x310411D4
	set data [memread32_phys $EMAC0_DMA1_TXBUF_CUR]
	puts [format "EMAC0_DMA1_TXBUF_CUR:		%08X" $data]

	set EMAC0_DMA2_TXBUF_CUR 0x31041254
	set data [memread32_phys $EMAC0_DMA2_TXBUF_CUR]
	puts [format "EMAC0_DMA2_TXBUF_CUR:		%08X" $data]

	set EMAC0_DMA3_TXBUF_CUR 0x310412D4
	set data [memread32_phys $EMAC0_DMA3_TXBUF_CUR]
	puts [format "EMAC0_DMA3_TXBUF_CUR:		%08X" $data]

	set EMAC0_DMA4_TXBUF_CUR 0x31041354
	set data [memread32_phys $EMAC0_DMA4_TXBUF_CUR]
	puts [format "EMAC0_DMA4_TXBUF_CUR:		%08X" $data]

	set EMAC0_DMA5_TXBUF_CUR 0x310413D4
	set data [memread32_phys $EMAC0_DMA5_TXBUF_CUR]
	puts [format "EMAC0_DMA5_TXBUF_CUR:		%08X" $data]

	set EMAC0_DMA6_TXBUF_CUR 0x31041454
	set data [memread32_phys $EMAC0_DMA6_TXBUF_CUR]
	puts [format "EMAC0_DMA6_TXBUF_CUR:		%08X" $data]

	set EMAC0_DMA7_TXBUF_CUR 0x310414D4
	set data [memread32_phys $EMAC0_DMA7_TXBUF_CUR]
	puts [format "EMAC0_DMA7_TXBUF_CUR:		%08X" $data]

	set EMAC0_DMA0_RXBUF_CUR 0x3104115C
	set data [memread32_phys $EMAC0_DMA0_RXBUF_CUR]
	puts [format "EMAC0_DMA0_RXBUF_CUR:		%08X" $data]

	set EMAC0_DMA1_RXBUF_CUR 0x310411DC
	set data [memread32_phys $EMAC0_DMA1_RXBUF_CUR]
	puts [format "EMAC0_DMA1_RXBUF_CUR:		%08X" $data]

	set EMAC0_DMA2_RXBUF_CUR 0x3104125C
	set data [memread32_phys $EMAC0_DMA2_RXBUF_CUR]
	puts [format "EMAC0_DMA2_RXBUF_CUR:		%08X" $data]

	set EMAC0_DMA3_RXBUF_CUR 0x310412DC
	set data [memread32_phys $EMAC0_DMA3_RXBUF_CUR]
	puts [format "EMAC0_DMA3_RXBUF_CUR:		%08X" $data]

	set EMAC0_DMA4_RXBUF_CUR 0x3104135C
	set data [memread32_phys $EMAC0_DMA4_RXBUF_CUR]
	puts [format "EMAC0_DMA4_RXBUF_CUR:		%08X" $data]

	set EMAC0_DMA5_RXBUF_CUR 0x310413DC
	set data [memread32_phys $EMAC0_DMA5_RXBUF_CUR]
	puts [format "EMAC0_DMA5_RXBUF_CUR:		%08X" $data]

	set EMAC0_DMA6_RXBUF_CUR 0x3104145C
	set data [memread32_phys $EMAC0_DMA6_RXBUF_CUR]
	puts [format "EMAC0_DMA6_RXBUF_CUR:		%08X" $data]

	set EMAC0_DMA7_RXBUF_CUR 0x310414DC
	set data [memread32_phys $EMAC0_DMA7_RXBUF_CUR]
	puts [format "EMAC0_DMA7_RXBUF_CUR:		%08X" $data]

	set EMAC0_DMA0_STAT 0x31041160
	set data [memread32_phys $EMAC0_DMA0_STAT]
	puts [format "EMAC0_DMA0_STAT:		%08X" $data]

	set EMAC0_DMA1_STAT 0x310411E0
	set data [memread32_phys $EMAC0_DMA1_STAT]
	puts [format "EMAC0_DMA1_STAT:		%08X" $data]

	set EMAC0_DMA2_STAT 0x31041260
	set data [memread32_phys $EMAC0_DMA2_STAT]
	puts [format "EMAC0_DMA2_STAT:		%08X" $data]

	set EMAC0_DMA3_STAT 0x310412E0
	set data [memread32_phys $EMAC0_DMA3_STAT]
	puts [format "EMAC0_DMA3_STAT:		%08X" $data]

	set EMAC0_DMA4_STAT 0x31041360
	set data [memread32_phys $EMAC0_DMA4_STAT]
	puts [format "EMAC0_DMA4_STAT:		%08X" $data]

	set EMAC0_DMA5_STAT 0x310413E0
	set data [memread32_phys $EMAC0_DMA5_STAT]
	puts [format "EMAC0_DMA5_STAT:		%08X" $data]

	set EMAC0_DMA6_STAT 0x31041460
	set data [memread32_phys $EMAC0_DMA6_STAT]
	puts [format "EMAC0_DMA6_STAT:		%08X" $data]

	set EMAC0_DMA7_STAT 0x310414E0
	set data [memread32_phys $EMAC0_DMA7_STAT]
	puts [format "EMAC0_DMA7_STAT:		%08X" $data]

	set EMAC0_DMA0_MISSFRM_CNT 0x31041164
	set data [memread32_phys $EMAC0_DMA0_MISSFRM_CNT]
	puts [format "EMAC0_DMA0_MISSFRM_CNT:		%08X" $data]

	set EMAC0_DMA1_MISSFRM_CNT 0x310411E4
	set data [memread32_phys $EMAC0_DMA1_MISSFRM_CNT]
	puts [format "EMAC0_DMA1_MISSFRM_CNT:		%08X" $data]

	set EMAC0_DMA2_MISSFRM_CNT 0x31041264
	set data [memread32_phys $EMAC0_DMA2_MISSFRM_CNT]
	puts [format "EMAC0_DMA2_MISSFRM_CNT:		%08X" $data]

	set EMAC0_DMA3_MISSFRM_CNT 0x310412E4
	set data [memread32_phys $EMAC0_DMA3_MISSFRM_CNT]
	puts [format "EMAC0_DMA3_MISSFRM_CNT:		%08X" $data]

	set EMAC0_DMA4_MISSFRM_CNT 0x31041364
	set data [memread32_phys $EMAC0_DMA4_MISSFRM_CNT]
	puts [format "EMAC0_DMA4_MISSFRM_CNT:		%08X" $data]

	set EMAC0_DMA5_MISSFRM_CNT 0x310413E4
	set data [memread32_phys $EMAC0_DMA5_MISSFRM_CNT]
	puts [format "EMAC0_DMA5_MISSFRM_CNT:		%08X" $data]

	set EMAC0_DMA6_MISSFRM_CNT 0x31041464
	set data [memread32_phys $EMAC0_DMA6_MISSFRM_CNT]
	puts [format "EMAC0_DMA6_MISSFRM_CNT:		%08X" $data]

	set EMAC0_DMA7_MISSFRM_CNT 0x310414E4
	set data [memread32_phys $EMAC0_DMA7_MISSFRM_CNT]
	puts [format "EMAC0_DMA7_MISSFRM_CNT:		%08X" $data]

	set EMAC0_L3L4_CTL0 0x31040900
	set data [memread32_phys $EMAC0_L3L4_CTL0]
	puts [format "EMAC0_L3L4_CTL0:		%08X" $data]

	set EMAC0_L3L4_CTL1 0x31040930
	set data [memread32_phys $EMAC0_L3L4_CTL1]
	puts [format "EMAC0_L3L4_CTL1:		%08X" $data]

	set EMAC0_L3L4_CTL2 0x31040960
	set data [memread32_phys $EMAC0_L3L4_CTL2]
	puts [format "EMAC0_L3L4_CTL2:		%08X" $data]

	set EMAC0_L3L4_CTL3 0x31040990
	set data [memread32_phys $EMAC0_L3L4_CTL3]
	puts [format "EMAC0_L3L4_CTL3:		%08X" $data]

	set EMAC0_L3L4_CTL4 0x310409C0
	set data [memread32_phys $EMAC0_L3L4_CTL4]
	puts [format "EMAC0_L3L4_CTL4:		%08X" $data]

	set EMAC0_L3L4_CTL5 0x310409F0
	set data [memread32_phys $EMAC0_L3L4_CTL5]
	puts [format "EMAC0_L3L4_CTL5:		%08X" $data]

	set EMAC0_L3L4_CTL6 0x31040A20
	set data [memread32_phys $EMAC0_L3L4_CTL6]
	puts [format "EMAC0_L3L4_CTL6:		%08X" $data]

	set EMAC0_L4_ADDR0 0x31040904
	set data [memread32_phys $EMAC0_L4_ADDR0]
	puts [format "EMAC0_L4_ADDR0:		%08X" $data]

	set EMAC0_L4_ADDR1 0x31040934
	set data [memread32_phys $EMAC0_L4_ADDR1]
	puts [format "EMAC0_L4_ADDR1:		%08X" $data]

	set EMAC0_L4_ADDR2 0x31040964
	set data [memread32_phys $EMAC0_L4_ADDR2]
	puts [format "EMAC0_L4_ADDR2:		%08X" $data]

	set EMAC0_L4_ADDR3 0x31040994
	set data [memread32_phys $EMAC0_L4_ADDR3]
	puts [format "EMAC0_L4_ADDR3:		%08X" $data]

	set EMAC0_L4_ADDR4 0x310409C4
	set data [memread32_phys $EMAC0_L4_ADDR4]
	puts [format "EMAC0_L4_ADDR4:		%08X" $data]

	set EMAC0_L4_ADDR5 0x310409F4
	set data [memread32_phys $EMAC0_L4_ADDR5]
	puts [format "EMAC0_L4_ADDR5:		%08X" $data]

	set EMAC0_L4_ADDR6 0x31040A24
	set data [memread32_phys $EMAC0_L4_ADDR6]
	puts [format "EMAC0_L4_ADDR6:		%08X" $data]

	set EMAC0_L3_ADDR0_REG0 0x31040910
	set data [memread32_phys $EMAC0_L3_ADDR0_REG0]
	puts [format "EMAC0_L3_ADDR0_REG0:		%08X" $data]

	set EMAC0_L3_ADDR0_REG1 0x31040940
	set data [memread32_phys $EMAC0_L3_ADDR0_REG1]
	puts [format "EMAC0_L3_ADDR0_REG1:		%08X" $data]

	set EMAC0_L3_ADDR0_REG2 0x31040970
	set data [memread32_phys $EMAC0_L3_ADDR0_REG2]
	puts [format "EMAC0_L3_ADDR0_REG2:		%08X" $data]

	set EMAC0_L3_ADDR0_REG3 0x310409A0
	set data [memread32_phys $EMAC0_L3_ADDR0_REG3]
	puts [format "EMAC0_L3_ADDR0_REG3:		%08X" $data]

	set EMAC0_L3_ADDR0_REG4 0x310409D0
	set data [memread32_phys $EMAC0_L3_ADDR0_REG4]
	puts [format "EMAC0_L3_ADDR0_REG4:		%08X" $data]

	set EMAC0_L3_ADDR0_REG5 0x31040A00
	set data [memread32_phys $EMAC0_L3_ADDR0_REG5]
	puts [format "EMAC0_L3_ADDR0_REG5:		%08X" $data]

	set EMAC0_L3_ADDR0_REG6 0x31040A30
	set data [memread32_phys $EMAC0_L3_ADDR0_REG6]
	puts [format "EMAC0_L3_ADDR0_REG6:		%08X" $data]

	set EMAC0_L3_ADDR1_REG0 0x31040914
	set data [memread32_phys $EMAC0_L3_ADDR1_REG0]
	puts [format "EMAC0_L3_ADDR1_REG0:		%08X" $data]

	set EMAC0_L3_ADDR1_REG1 0x31040944
	set data [memread32_phys $EMAC0_L3_ADDR1_REG1]
	puts [format "EMAC0_L3_ADDR1_REG1:		%08X" $data]

	set EMAC0_L3_ADDR1_REG2 0x31040974
	set data [memread32_phys $EMAC0_L3_ADDR1_REG2]
	puts [format "EMAC0_L3_ADDR1_REG2:		%08X" $data]

	set EMAC0_L3_ADDR1_REG3 0x310409A4
	set data [memread32_phys $EMAC0_L3_ADDR1_REG3]
	puts [format "EMAC0_L3_ADDR1_REG3:		%08X" $data]

	set EMAC0_L3_ADDR1_REG4 0x310409D4
	set data [memread32_phys $EMAC0_L3_ADDR1_REG4]
	puts [format "EMAC0_L3_ADDR1_REG4:		%08X" $data]

	set EMAC0_L3_ADDR1_REG5 0x31040A04
	set data [memread32_phys $EMAC0_L3_ADDR1_REG5]
	puts [format "EMAC0_L3_ADDR1_REG5:		%08X" $data]

	set EMAC0_L3_ADDR1_REG6 0x31040A34
	set data [memread32_phys $EMAC0_L3_ADDR1_REG6]
	puts [format "EMAC0_L3_ADDR1_REG6:		%08X" $data]

	set EMAC0_L3_ADDR2_REG0 0x31040918
	set data [memread32_phys $EMAC0_L3_ADDR2_REG0]
	puts [format "EMAC0_L3_ADDR2_REG0:		%08X" $data]

	set EMAC0_L3_ADDR2_REG1 0x31040948
	set data [memread32_phys $EMAC0_L3_ADDR2_REG1]
	puts [format "EMAC0_L3_ADDR2_REG1:		%08X" $data]

	set EMAC0_L3_ADDR2_REG2 0x31040978
	set data [memread32_phys $EMAC0_L3_ADDR2_REG2]
	puts [format "EMAC0_L3_ADDR2_REG2:		%08X" $data]

	set EMAC0_L3_ADDR2_REG3 0x310409A8
	set data [memread32_phys $EMAC0_L3_ADDR2_REG3]
	puts [format "EMAC0_L3_ADDR2_REG3:		%08X" $data]

	set EMAC0_L3_ADDR2_REG4 0x310409D8
	set data [memread32_phys $EMAC0_L3_ADDR2_REG4]
	puts [format "EMAC0_L3_ADDR2_REG4:		%08X" $data]

	set EMAC0_L3_ADDR2_REG5 0x31040A08
	set data [memread32_phys $EMAC0_L3_ADDR2_REG5]
	puts [format "EMAC0_L3_ADDR2_REG5:		%08X" $data]

	set EMAC0_L3_ADDR2_REG6 0x31040A38
	set data [memread32_phys $EMAC0_L3_ADDR2_REG6]
	puts [format "EMAC0_L3_ADDR2_REG6:		%08X" $data]

	set EMAC0_L3_ADDR3_REG0 0x3104091C
	set data [memread32_phys $EMAC0_L3_ADDR3_REG0]
	puts [format "EMAC0_L3_ADDR3_REG0:		%08X" $data]

	set EMAC0_L3_ADDR3_REG1 0x3104094C
	set data [memread32_phys $EMAC0_L3_ADDR3_REG1]
	puts [format "EMAC0_L3_ADDR3_REG1:		%08X" $data]

	set EMAC0_L3_ADDR3_REG2 0x3104097C
	set data [memread32_phys $EMAC0_L3_ADDR3_REG2]
	puts [format "EMAC0_L3_ADDR3_REG2:		%08X" $data]

	set EMAC0_L3_ADDR3_REG3 0x310409AC
	set data [memread32_phys $EMAC0_L3_ADDR3_REG3]
	puts [format "EMAC0_L3_ADDR3_REG3:		%08X" $data]

	set EMAC0_L3_ADDR3_REG4 0x310409DC
	set data [memread32_phys $EMAC0_L3_ADDR3_REG4]
	puts [format "EMAC0_L3_ADDR3_REG4:		%08X" $data]

	set EMAC0_L3_ADDR3_REG5 0x31040A0C
	set data [memread32_phys $EMAC0_L3_ADDR3_REG5]
	puts [format "EMAC0_L3_ADDR3_REG5:		%08X" $data]

	set EMAC0_L3_ADDR3_REG6 0x31040A3C
	set data [memread32_phys $EMAC0_L3_ADDR3_REG6]
	puts [format "EMAC0_L3_ADDR3_REG6:		%08X" $data]

	set EMAC0_PPS0_TGTM_SEC 0x31040B80
	set data [memread32_phys $EMAC0_PPS0_TGTM_SEC]
	puts [format "EMAC0_PPS0_TGTM_SEC:		%08X" $data]

	set EMAC0_PPS1_TGTM_SEC 0x31040B90
	set data [memread32_phys $EMAC0_PPS1_TGTM_SEC]
	puts [format "EMAC0_PPS1_TGTM_SEC:		%08X" $data]

	set EMAC0_PPS2_TGTM_SEC 0x31040BA0
	set data [memread32_phys $EMAC0_PPS2_TGTM_SEC]
	puts [format "EMAC0_PPS2_TGTM_SEC:		%08X" $data]

	set EMAC0_PPS3_TGTM_SEC 0x31040BB0
	set data [memread32_phys $EMAC0_PPS3_TGTM_SEC]
	puts [format "EMAC0_PPS3_TGTM_SEC:		%08X" $data]

	set EMAC0_PPS0_TGTM_NSEC 0x31040B84
	set data [memread32_phys $EMAC0_PPS0_TGTM_NSEC]
	puts [format "EMAC0_PPS0_TGTM_NSEC:		%08X" $data]

	set EMAC0_PPS1_TGTM_NSEC 0x31040B94
	set data [memread32_phys $EMAC0_PPS1_TGTM_NSEC]
	puts [format "EMAC0_PPS1_TGTM_NSEC:		%08X" $data]

	set EMAC0_PPS2_TGTM_NSEC 0x31040BA4
	set data [memread32_phys $EMAC0_PPS2_TGTM_NSEC]
	puts [format "EMAC0_PPS2_TGTM_NSEC:		%08X" $data]

	set EMAC0_PPS3_TGTM_NSEC 0x31040BB4
	set data [memread32_phys $EMAC0_PPS3_TGTM_NSEC]
	puts [format "EMAC0_PPS3_TGTM_NSEC:		%08X" $data]

	set EMAC0_PPS0_INTVL 0x31040B88
	set data [memread32_phys $EMAC0_PPS0_INTVL]
	puts [format "EMAC0_PPS0_INTVL:		%08X" $data]

	set EMAC0_PPS1_INTVL 0x31040B98
	set data [memread32_phys $EMAC0_PPS1_INTVL]
	puts [format "EMAC0_PPS1_INTVL:		%08X" $data]

	set EMAC0_PPS2_INTVL 0x31040BA8
	set data [memread32_phys $EMAC0_PPS2_INTVL]
	puts [format "EMAC0_PPS2_INTVL:		%08X" $data]

	set EMAC0_PPS3_INTVL 0x31040BB8
	set data [memread32_phys $EMAC0_PPS3_INTVL]
	puts [format "EMAC0_PPS3_INTVL:		%08X" $data]

	set EMAC0_PPS0_WID 0x31040B8C
	set data [memread32_phys $EMAC0_PPS0_WID]
	puts [format "EMAC0_PPS0_WID:		%08X" $data]

	set EMAC0_PPS1_WID 0x31040B9C
	set data [memread32_phys $EMAC0_PPS1_WID]
	puts [format "EMAC0_PPS1_WID:		%08X" $data]

	set EMAC0_PPS2_WID 0x31040BAC
	set data [memread32_phys $EMAC0_PPS2_WID]
	puts [format "EMAC0_PPS2_WID:		%08X" $data]

	set EMAC0_PPS3_WID 0x31040BBC
	set data [memread32_phys $EMAC0_PPS3_WID]
	puts [format "EMAC0_PPS3_WID:		%08X" $data]

	set EMAC0_TQ1_OPMODE 0x31040D40
	set data [memread32_phys $EMAC0_TQ1_OPMODE]
	puts [format "EMAC0_TQ1_OPMODE:		%08X" $data]

	set EMAC0_TQ2_OPMODE 0x31040D80
	set data [memread32_phys $EMAC0_TQ2_OPMODE]
	puts [format "EMAC0_TQ2_OPMODE:		%08X" $data]

	set EMAC0_TQ3_OPMODE 0x31040DC0
	set data [memread32_phys $EMAC0_TQ3_OPMODE]
	puts [format "EMAC0_TQ3_OPMODE:		%08X" $data]

	set EMAC0_TQ4_OPMODE 0x31040E00
	set data [memread32_phys $EMAC0_TQ4_OPMODE]
	puts [format "EMAC0_TQ4_OPMODE:		%08X" $data]

	set EMAC0_TQ5_OPMODE 0x31040E40
	set data [memread32_phys $EMAC0_TQ5_OPMODE]
	puts [format "EMAC0_TQ5_OPMODE:		%08X" $data]

	set EMAC0_TQ6_OPMODE 0x31040E80
	set data [memread32_phys $EMAC0_TQ6_OPMODE]
	puts [format "EMAC0_TQ6_OPMODE:		%08X" $data]

	set EMAC0_TQ7_OPMODE 0x31040EC0
	set data [memread32_phys $EMAC0_TQ7_OPMODE]
	puts [format "EMAC0_TQ7_OPMODE:		%08X" $data]

	set EMAC0_TQ1_URFL 0x31040D44
	set data [memread32_phys $EMAC0_TQ1_URFL]
	puts [format "EMAC0_TQ1_URFL:		%08X" $data]

	set EMAC0_TQ2_URFL 0x31040D84
	set data [memread32_phys $EMAC0_TQ2_URFL]
	puts [format "EMAC0_TQ2_URFL:		%08X" $data]

	set EMAC0_TQ3_URFL 0x31040DC4
	set data [memread32_phys $EMAC0_TQ3_URFL]
	puts [format "EMAC0_TQ3_URFL:		%08X" $data]

	set EMAC0_TQ4_URFL 0x31040E04
	set data [memread32_phys $EMAC0_TQ4_URFL]
	puts [format "EMAC0_TQ4_URFL:		%08X" $data]

	set EMAC0_TQ5_URFL 0x31040E44
	set data [memread32_phys $EMAC0_TQ5_URFL]
	puts [format "EMAC0_TQ5_URFL:		%08X" $data]

	set EMAC0_TQ6_URFL 0x31040E84
	set data [memread32_phys $EMAC0_TQ6_URFL]
	puts [format "EMAC0_TQ6_URFL:		%08X" $data]

	set EMAC0_TQ7_URFL 0x31040EC4
	set data [memread32_phys $EMAC0_TQ7_URFL]
	puts [format "EMAC0_TQ7_URFL:		%08X" $data]

	set EMAC0_TQ1_DBG 0x31040D48
	set data [memread32_phys $EMAC0_TQ1_DBG]
	puts [format "EMAC0_TQ1_DBG:		%08X" $data]

	set EMAC0_TQ2_DBG 0x31040D88
	set data [memread32_phys $EMAC0_TQ2_DBG]
	puts [format "EMAC0_TQ2_DBG:		%08X" $data]

	set EMAC0_TQ3_DBG 0x31040DC8
	set data [memread32_phys $EMAC0_TQ3_DBG]
	puts [format "EMAC0_TQ3_DBG:		%08X" $data]

	set EMAC0_TQ4_DBG 0x31040E08
	set data [memread32_phys $EMAC0_TQ4_DBG]
	puts [format "EMAC0_TQ4_DBG:		%08X" $data]

	set EMAC0_TQ5_DBG 0x31040E48
	set data [memread32_phys $EMAC0_TQ5_DBG]
	puts [format "EMAC0_TQ5_DBG:		%08X" $data]

	set EMAC0_TQ6_DBG 0x31040E88
	set data [memread32_phys $EMAC0_TQ6_DBG]
	puts [format "EMAC0_TQ6_DBG:		%08X" $data]

	set EMAC0_TQ7_DBG 0x31040EC8
	set data [memread32_phys $EMAC0_TQ7_DBG]
	puts [format "EMAC0_TQ7_DBG:		%08X" $data]

	set EMAC0_TQ1_ETS_CTL 0x31040D50
	set data [memread32_phys $EMAC0_TQ1_ETS_CTL]
	puts [format "EMAC0_TQ1_ETS_CTL:		%08X" $data]

	set EMAC0_TQ2_ETS_CTL 0x31040D90
	set data [memread32_phys $EMAC0_TQ2_ETS_CTL]
	puts [format "EMAC0_TQ2_ETS_CTL:		%08X" $data]

	set EMAC0_TQ3_ETS_CTL 0x31040DD0
	set data [memread32_phys $EMAC0_TQ3_ETS_CTL]
	puts [format "EMAC0_TQ3_ETS_CTL:		%08X" $data]

	set EMAC0_TQ4_ETS_CTL 0x31040E10
	set data [memread32_phys $EMAC0_TQ4_ETS_CTL]
	puts [format "EMAC0_TQ4_ETS_CTL:		%08X" $data]

	set EMAC0_TQ5_ETS_CTL 0x31040E50
	set data [memread32_phys $EMAC0_TQ5_ETS_CTL]
	puts [format "EMAC0_TQ5_ETS_CTL:		%08X" $data]

	set EMAC0_TQ6_ETS_CTL 0x31040E90
	set data [memread32_phys $EMAC0_TQ6_ETS_CTL]
	puts [format "EMAC0_TQ6_ETS_CTL:		%08X" $data]

	set EMAC0_TQ7_ETS_CTL 0x31040ED0
	set data [memread32_phys $EMAC0_TQ7_ETS_CTL]
	puts [format "EMAC0_TQ7_ETS_CTL:		%08X" $data]

	set EMAC0_TQ1_ETS_STAT 0x31040D54
	set data [memread32_phys $EMAC0_TQ1_ETS_STAT]
	puts [format "EMAC0_TQ1_ETS_STAT:		%08X" $data]

	set EMAC0_TQ2_ETS_STAT 0x31040D94
	set data [memread32_phys $EMAC0_TQ2_ETS_STAT]
	puts [format "EMAC0_TQ2_ETS_STAT:		%08X" $data]

	set EMAC0_TQ3_ETS_STAT 0x31040DD4
	set data [memread32_phys $EMAC0_TQ3_ETS_STAT]
	puts [format "EMAC0_TQ3_ETS_STAT:		%08X" $data]

	set EMAC0_TQ4_ETS_STAT 0x31040E14
	set data [memread32_phys $EMAC0_TQ4_ETS_STAT]
	puts [format "EMAC0_TQ4_ETS_STAT:		%08X" $data]

	set EMAC0_TQ5_ETS_STAT 0x31040E54
	set data [memread32_phys $EMAC0_TQ5_ETS_STAT]
	puts [format "EMAC0_TQ5_ETS_STAT:		%08X" $data]

	set EMAC0_TQ6_ETS_STAT 0x31040E94
	set data [memread32_phys $EMAC0_TQ6_ETS_STAT]
	puts [format "EMAC0_TQ6_ETS_STAT:		%08X" $data]

	set EMAC0_TQ7_ETS_STAT 0x31040ED4
	set data [memread32_phys $EMAC0_TQ7_ETS_STAT]
	puts [format "EMAC0_TQ7_ETS_STAT:		%08X" $data]

	set EMAC0_TQ1_QTMWGT 0x31040D58
	set data [memread32_phys $EMAC0_TQ1_QTMWGT]
	puts [format "EMAC0_TQ1_QTMWGT:		%08X" $data]

	set EMAC0_TQ2_QTMWGT 0x31040D98
	set data [memread32_phys $EMAC0_TQ2_QTMWGT]
	puts [format "EMAC0_TQ2_QTMWGT:		%08X" $data]

	set EMAC0_TQ3_QTMWGT 0x31040DD8
	set data [memread32_phys $EMAC0_TQ3_QTMWGT]
	puts [format "EMAC0_TQ3_QTMWGT:		%08X" $data]

	set EMAC0_TQ4_QTMWGT 0x31040E18
	set data [memread32_phys $EMAC0_TQ4_QTMWGT]
	puts [format "EMAC0_TQ4_QTMWGT:		%08X" $data]

	set EMAC0_TQ5_QTMWGT 0x31040E58
	set data [memread32_phys $EMAC0_TQ5_QTMWGT]
	puts [format "EMAC0_TQ5_QTMWGT:		%08X" $data]

	set EMAC0_TQ6_QTMWGT 0x31040E98
	set data [memread32_phys $EMAC0_TQ6_QTMWGT]
	puts [format "EMAC0_TQ6_QTMWGT:		%08X" $data]

	set EMAC0_TQ7_QTMWGT 0x31040ED8
	set data [memread32_phys $EMAC0_TQ7_QTMWGT]
	puts [format "EMAC0_TQ7_QTMWGT:		%08X" $data]

	set EMAC0_TQ1_SSCRDT 0x31040D5C
	set data [memread32_phys $EMAC0_TQ1_SSCRDT]
	puts [format "EMAC0_TQ1_SSCRDT:		%08X" $data]

	set EMAC0_TQ2_SSCRDT 0x31040D9C
	set data [memread32_phys $EMAC0_TQ2_SSCRDT]
	puts [format "EMAC0_TQ2_SSCRDT:		%08X" $data]

	set EMAC0_TQ3_SSCRDT 0x31040DDC
	set data [memread32_phys $EMAC0_TQ3_SSCRDT]
	puts [format "EMAC0_TQ3_SSCRDT:		%08X" $data]

	set EMAC0_TQ4_SSCRDT 0x31040E1C
	set data [memread32_phys $EMAC0_TQ4_SSCRDT]
	puts [format "EMAC0_TQ4_SSCRDT:		%08X" $data]

	set EMAC0_TQ5_SSCRDT 0x31040E5C
	set data [memread32_phys $EMAC0_TQ5_SSCRDT]
	puts [format "EMAC0_TQ5_SSCRDT:		%08X" $data]

	set EMAC0_TQ6_SSCRDT 0x31040E9C
	set data [memread32_phys $EMAC0_TQ6_SSCRDT]
	puts [format "EMAC0_TQ6_SSCRDT:		%08X" $data]

	set EMAC0_TQ7_SSCRDT 0x31040EDC
	set data [memread32_phys $EMAC0_TQ7_SSCRDT]
	puts [format "EMAC0_TQ7_SSCRDT:		%08X" $data]

	set EMAC0_TQ1_HICRDT 0x31040D60
	set data [memread32_phys $EMAC0_TQ1_HICRDT]
	puts [format "EMAC0_TQ1_HICRDT:		%08X" $data]

	set EMAC0_TQ2_HICRDT 0x31040DA0
	set data [memread32_phys $EMAC0_TQ2_HICRDT]
	puts [format "EMAC0_TQ2_HICRDT:		%08X" $data]

	set EMAC0_TQ3_HICRDT 0x31040DE0
	set data [memread32_phys $EMAC0_TQ3_HICRDT]
	puts [format "EMAC0_TQ3_HICRDT:		%08X" $data]

	set EMAC0_TQ4_HICRDT 0x31040E20
	set data [memread32_phys $EMAC0_TQ4_HICRDT]
	puts [format "EMAC0_TQ4_HICRDT:		%08X" $data]

	set EMAC0_TQ5_HICRDT 0x31040E60
	set data [memread32_phys $EMAC0_TQ5_HICRDT]
	puts [format "EMAC0_TQ5_HICRDT:		%08X" $data]

	set EMAC0_TQ6_HICRDT 0x31040EA0
	set data [memread32_phys $EMAC0_TQ6_HICRDT]
	puts [format "EMAC0_TQ6_HICRDT:		%08X" $data]

	set EMAC0_TQ7_HICRDT 0x31040EE0
	set data [memread32_phys $EMAC0_TQ7_HICRDT]
	puts [format "EMAC0_TQ7_HICRDT:		%08X" $data]

	set EMAC0_TQ1_LOCRDT 0x31040D64
	set data [memread32_phys $EMAC0_TQ1_LOCRDT]
	puts [format "EMAC0_TQ1_LOCRDT:		%08X" $data]

	set EMAC0_TQ2_LOCRDT 0x31040DA4
	set data [memread32_phys $EMAC0_TQ2_LOCRDT]
	puts [format "EMAC0_TQ2_LOCRDT:		%08X" $data]

	set EMAC0_TQ3_LOCRDT 0x31040DE4
	set data [memread32_phys $EMAC0_TQ3_LOCRDT]
	puts [format "EMAC0_TQ3_LOCRDT:		%08X" $data]

	set EMAC0_TQ4_LOCRDT 0x31040E24
	set data [memread32_phys $EMAC0_TQ4_LOCRDT]
	puts [format "EMAC0_TQ4_LOCRDT:		%08X" $data]

	set EMAC0_TQ5_LOCRDT 0x31040E64
	set data [memread32_phys $EMAC0_TQ5_LOCRDT]
	puts [format "EMAC0_TQ5_LOCRDT:		%08X" $data]

	set EMAC0_TQ6_LOCRDT 0x31040EA4
	set data [memread32_phys $EMAC0_TQ6_LOCRDT]
	puts [format "EMAC0_TQ6_LOCRDT:		%08X" $data]

	set EMAC0_TQ7_LOCRDT 0x31040EE4
	set data [memread32_phys $EMAC0_TQ7_LOCRDT]
	puts [format "EMAC0_TQ7_LOCRDT:		%08X" $data]

	set EMAC0_Q1_INT_CTLSTAT 0x31040D6C
	set data [memread32_phys $EMAC0_Q1_INT_CTLSTAT]
	puts [format "EMAC0_Q1_INT_CTLSTAT:		%08X" $data]

	set EMAC0_Q2_INT_CTLSTAT 0x31040DAC
	set data [memread32_phys $EMAC0_Q2_INT_CTLSTAT]
	puts [format "EMAC0_Q2_INT_CTLSTAT:		%08X" $data]

	set EMAC0_Q3_INT_CTLSTAT 0x31040DEC
	set data [memread32_phys $EMAC0_Q3_INT_CTLSTAT]
	puts [format "EMAC0_Q3_INT_CTLSTAT:		%08X" $data]

	set EMAC0_Q4_INT_CTLSTAT 0x31040E2C
	set data [memread32_phys $EMAC0_Q4_INT_CTLSTAT]
	puts [format "EMAC0_Q4_INT_CTLSTAT:		%08X" $data]

	set EMAC0_Q5_INT_CTLSTAT 0x31040E6C
	set data [memread32_phys $EMAC0_Q5_INT_CTLSTAT]
	puts [format "EMAC0_Q5_INT_CTLSTAT:		%08X" $data]

	set EMAC0_Q6_INT_CTLSTAT 0x31040EAC
	set data [memread32_phys $EMAC0_Q6_INT_CTLSTAT]
	puts [format "EMAC0_Q6_INT_CTLSTAT:		%08X" $data]

	set EMAC0_Q7_INT_CTLSTAT 0x31040EEC
	set data [memread32_phys $EMAC0_Q7_INT_CTLSTAT]
	puts [format "EMAC0_Q7_INT_CTLSTAT:		%08X" $data]

	set EMAC0_RQ1_OPMODE 0x31040D70
	set data [memread32_phys $EMAC0_RQ1_OPMODE]
	puts [format "EMAC0_RQ1_OPMODE:		%08X" $data]

	set EMAC0_RQ2_OPMODE 0x31040DB0
	set data [memread32_phys $EMAC0_RQ2_OPMODE]
	puts [format "EMAC0_RQ2_OPMODE:		%08X" $data]

	set EMAC0_RQ3_OPMODE 0x31040DF0
	set data [memread32_phys $EMAC0_RQ3_OPMODE]
	puts [format "EMAC0_RQ3_OPMODE:		%08X" $data]

	set EMAC0_RQ4_OPMODE 0x31040E30
	set data [memread32_phys $EMAC0_RQ4_OPMODE]
	puts [format "EMAC0_RQ4_OPMODE:		%08X" $data]

	set EMAC0_RQ5_OPMODE 0x31040E70
	set data [memread32_phys $EMAC0_RQ5_OPMODE]
	puts [format "EMAC0_RQ5_OPMODE:		%08X" $data]

	set EMAC0_RQ6_OPMODE 0x31040EB0
	set data [memread32_phys $EMAC0_RQ6_OPMODE]
	puts [format "EMAC0_RQ6_OPMODE:		%08X" $data]

	set EMAC0_RQ7_OPMODE 0x31040EF0
	set data [memread32_phys $EMAC0_RQ7_OPMODE]
	puts [format "EMAC0_RQ7_OPMODE:		%08X" $data]

	set EMAC0_RQ1_MSPKTOF_CNT 0x31040D74
	set data [memread32_phys $EMAC0_RQ1_MSPKTOF_CNT]
	puts [format "EMAC0_RQ1_MSPKTOF_CNT:		%08X" $data]

	set EMAC0_RQ2_MSPKTOF_CNT 0x31040DB4
	set data [memread32_phys $EMAC0_RQ2_MSPKTOF_CNT]
	puts [format "EMAC0_RQ2_MSPKTOF_CNT:		%08X" $data]

	set EMAC0_RQ3_MSPKTOF_CNT 0x31040DF4
	set data [memread32_phys $EMAC0_RQ3_MSPKTOF_CNT]
	puts [format "EMAC0_RQ3_MSPKTOF_CNT:		%08X" $data]

	set EMAC0_RQ4_MSPKTOF_CNT 0x31040E34
	set data [memread32_phys $EMAC0_RQ4_MSPKTOF_CNT]
	puts [format "EMAC0_RQ4_MSPKTOF_CNT:		%08X" $data]

	set EMAC0_RQ5_MSPKTOF_CNT 0x31040E74
	set data [memread32_phys $EMAC0_RQ5_MSPKTOF_CNT]
	puts [format "EMAC0_RQ5_MSPKTOF_CNT:		%08X" $data]

	set EMAC0_RQ6_MSPKTOF_CNT 0x31040EB4
	set data [memread32_phys $EMAC0_RQ6_MSPKTOF_CNT]
	puts [format "EMAC0_RQ6_MSPKTOF_CNT:		%08X" $data]

	set EMAC0_RQ7_MSPKTOF_CNT 0x31040EF4
	set data [memread32_phys $EMAC0_RQ7_MSPKTOF_CNT]
	puts [format "EMAC0_RQ7_MSPKTOF_CNT:		%08X" $data]

	set EMAC0_RQ1_DBG 0x31040D78
	set data [memread32_phys $EMAC0_RQ1_DBG]
	puts [format "EMAC0_RQ1_DBG:		%08X" $data]

	set EMAC0_RQ2_DBG 0x31040DB8
	set data [memread32_phys $EMAC0_RQ2_DBG]
	puts [format "EMAC0_RQ2_DBG:		%08X" $data]

	set EMAC0_RQ3_DBG 0x31040DF8
	set data [memread32_phys $EMAC0_RQ3_DBG]
	puts [format "EMAC0_RQ3_DBG:		%08X" $data]

	set EMAC0_RQ4_DBG 0x31040E38
	set data [memread32_phys $EMAC0_RQ4_DBG]
	puts [format "EMAC0_RQ4_DBG:		%08X" $data]

	set EMAC0_RQ5_DBG 0x31040E78
	set data [memread32_phys $EMAC0_RQ5_DBG]
	puts [format "EMAC0_RQ5_DBG:		%08X" $data]

	set EMAC0_RQ6_DBG 0x31040EB8
	set data [memread32_phys $EMAC0_RQ6_DBG]
	puts [format "EMAC0_RQ6_DBG:		%08X" $data]

	set EMAC0_RQ7_DBG 0x31040EF8
	set data [memread32_phys $EMAC0_RQ7_DBG]
	puts [format "EMAC0_RQ7_DBG:		%08X" $data]

	set EMAC0_RQ1_CTL 0x31040D7C
	set data [memread32_phys $EMAC0_RQ1_CTL]
	puts [format "EMAC0_RQ1_CTL:		%08X" $data]

	set EMAC0_RQ2_CTL 0x31040DBC
	set data [memread32_phys $EMAC0_RQ2_CTL]
	puts [format "EMAC0_RQ2_CTL:		%08X" $data]

	set EMAC0_RQ3_CTL 0x31040DFC
	set data [memread32_phys $EMAC0_RQ3_CTL]
	puts [format "EMAC0_RQ3_CTL:		%08X" $data]

	set EMAC0_RQ4_CTL 0x31040E3C
	set data [memread32_phys $EMAC0_RQ4_CTL]
	puts [format "EMAC0_RQ4_CTL:		%08X" $data]

	set EMAC0_RQ5_CTL 0x31040E7C
	set data [memread32_phys $EMAC0_RQ5_CTL]
	puts [format "EMAC0_RQ5_CTL:		%08X" $data]

	set EMAC0_RQ6_CTL 0x31040EBC
	set data [memread32_phys $EMAC0_RQ6_CTL]
	puts [format "EMAC0_RQ6_CTL:		%08X" $data]

	set EMAC0_RQ7_CTL 0x31040EFC
	set data [memread32_phys $EMAC0_RQ7_CTL]
	puts [format "EMAC0_RQ7_CTL:		%08X" $data]

}

proc show_EMAC1 {} {
	set EMAC1_MAC_CFG 0x31042000
	set data [memread32_phys $EMAC1_MAC_CFG]
	puts [format "EMAC1_MAC_CFG:		%08X" $data]

	set EMAC1_MAC_EXT_CFG 0x31042004
	set data [memread32_phys $EMAC1_MAC_EXT_CFG]
	puts [format "EMAC1_MAC_EXT_CFG:		%08X" $data]

	set EMAC1_MACPKT_FILT 0x31042008
	set data [memread32_phys $EMAC1_MACPKT_FILT]
	puts [format "EMAC1_MACPKT_FILT:		%08X" $data]

	set EMAC1_WDT_TMOUT 0x3104200C
	set data [memread32_phys $EMAC1_WDT_TMOUT]
	puts [format "EMAC1_WDT_TMOUT:		%08X" $data]

	set EMAC1_HASHTBL_REG0 0x31042010
	set data [memread32_phys $EMAC1_HASHTBL_REG0]
	puts [format "EMAC1_HASHTBL_REG0:		%08X" $data]

	set EMAC1_HASHTBL_REG1 0x31042014
	set data [memread32_phys $EMAC1_HASHTBL_REG1]
	puts [format "EMAC1_HASHTBL_REG1:		%08X" $data]

	set EMAC1_VLANTAG_CTL 0x31042050
	set data [memread32_phys $EMAC1_VLANTAG_CTL]
	puts [format "EMAC1_VLANTAG_CTL:		%08X" $data]

	set EMAC1_VLANTAG_DAT 0x31042054
	set data [memread32_phys $EMAC1_VLANTAG_DAT]
	puts [format "EMAC1_VLANTAG_DAT:		%08X" $data]

	set EMAC1_VLAN_HASHTBL 0x31042058
	set data [memread32_phys $EMAC1_VLAN_HASHTBL]
	puts [format "EMAC1_VLAN_HASHTBL:		%08X" $data]

	set EMAC1_VLAN_INCL 0x31042060
	set data [memread32_phys $EMAC1_VLAN_INCL]
	puts [format "EMAC1_VLAN_INCL:		%08X" $data]

	set EMAC1_RXFLOW_CTL 0x31042090
	set data [memread32_phys $EMAC1_RXFLOW_CTL]
	puts [format "EMAC1_RXFLOW_CTL:		%08X" $data]

	set EMAC1_MAC_ISTAT 0x310420B0
	set data [memread32_phys $EMAC1_MAC_ISTAT]
	puts [format "EMAC1_MAC_ISTAT:		%08X" $data]

	set EMAC1_MAC_IEN 0x310420B4
	set data [memread32_phys $EMAC1_MAC_IEN]
	puts [format "EMAC1_MAC_IEN:		%08X" $data]

	set EMAC1_RXTX_STAT 0x310420B8
	set data [memread32_phys $EMAC1_RXTX_STAT]
	puts [format "EMAC1_RXTX_STAT:		%08X" $data]

	set EMAC1_MAC_DBG 0x31042114
	set data [memread32_phys $EMAC1_MAC_DBG]
	puts [format "EMAC1_MAC_DBG:		%08X" $data]

	set EMAC1_HW_FTR_PSNT0 0x3104211C
	set data [memread32_phys $EMAC1_HW_FTR_PSNT0]
	puts [format "EMAC1_HW_FTR_PSNT0:		%08X" $data]

	set EMAC1_HW_FTR_PSNT1 0x31042120
	set data [memread32_phys $EMAC1_HW_FTR_PSNT1]
	puts [format "EMAC1_HW_FTR_PSNT1:		%08X" $data]

	set EMAC1_HW_FTR_PSNT2 0x31042124
	set data [memread32_phys $EMAC1_HW_FTR_PSNT2]
	puts [format "EMAC1_HW_FTR_PSNT2:		%08X" $data]

	set EMAC1_HW_FTR_PSNT3 0x31042128
	set data [memread32_phys $EMAC1_HW_FTR_PSNT3]
	puts [format "EMAC1_HW_FTR_PSNT3:		%08X" $data]

	set EMAC1_MDIO_ADDR 0x31042200
	set data [memread32_phys $EMAC1_MDIO_ADDR]
	puts [format "EMAC1_MDIO_ADDR:		%08X" $data]

	set EMAC1_MDIO_DATA 0x31042204
	set data [memread32_phys $EMAC1_MDIO_DATA]
	puts [format "EMAC1_MDIO_DATA:		%08X" $data]

	set EMAC1_CSR_SW_CTL 0x31042230
	set data [memread32_phys $EMAC1_CSR_SW_CTL]
	puts [format "EMAC1_CSR_SW_CTL:		%08X" $data]

	set EMAC1_ADDR0_HI 0x31042300
	set data [memread32_phys $EMAC1_ADDR0_HI]
	puts [format "EMAC1_ADDR0_HI:		%08X" $data]

	set EMAC1_ADDR0_LO 0x31042304
	set data [memread32_phys $EMAC1_ADDR0_LO]
	puts [format "EMAC1_ADDR0_LO:		%08X" $data]

	set EMAC1_MMC_CTRL 0x31042700
	set data [memread32_phys $EMAC1_MMC_CTRL]
	puts [format "EMAC1_MMC_CTRL:		%08X" $data]

	set EMAC1_MMC_RXINT 0x31042704
	set data [memread32_phys $EMAC1_MMC_RXINT]
	puts [format "EMAC1_MMC_RXINT:		%08X" $data]

	set EMAC1_MMC_TXINT 0x31042708
	set data [memread32_phys $EMAC1_MMC_TXINT]
	puts [format "EMAC1_MMC_TXINT:		%08X" $data]

	set EMAC1_MMC_RXIMSK 0x3104270C
	set data [memread32_phys $EMAC1_MMC_RXIMSK]
	puts [format "EMAC1_MMC_RXIMSK:		%08X" $data]

	set EMAC1_MMC_TXIMSK 0x31042710
	set data [memread32_phys $EMAC1_MMC_TXIMSK]
	puts [format "EMAC1_MMC_TXIMSK:		%08X" $data]

	set EMAC1_TX_OCNT_GB 0x31042714
	set data [memread32_phys $EMAC1_TX_OCNT_GB]
	puts [format "EMAC1_TX_OCNT_GB:		%08X" $data]

	set EMAC1_TX_PCNT_GB 0x31042718
	set data [memread32_phys $EMAC1_TX_PCNT_GB]
	puts [format "EMAC1_TX_PCNT_GB:		%08X" $data]

	set EMAC1_TX_BCST_PCNT_G 0x3104271C
	set data [memread32_phys $EMAC1_TX_BCST_PCNT_G]
	puts [format "EMAC1_TX_BCST_PCNT_G:		%08X" $data]

	set EMAC1_TX_MCST_PCNT_G 0x31042720
	set data [memread32_phys $EMAC1_TX_MCST_PCNT_G]
	puts [format "EMAC1_TX_MCST_PCNT_G:		%08X" $data]

	set EMAC1_TX64_GB 0x31042724
	set data [memread32_phys $EMAC1_TX64_GB]
	puts [format "EMAC1_TX64_GB:		%08X" $data]

	set EMAC1_TX65TO127_GB 0x31042728
	set data [memread32_phys $EMAC1_TX65TO127_GB]
	puts [format "EMAC1_TX65TO127_GB:		%08X" $data]

	set EMAC1_TX128TO255_GB 0x3104272C
	set data [memread32_phys $EMAC1_TX128TO255_GB]
	puts [format "EMAC1_TX128TO255_GB:		%08X" $data]

	set EMAC1_TX256TO511_GB 0x31042730
	set data [memread32_phys $EMAC1_TX256TO511_GB]
	puts [format "EMAC1_TX256TO511_GB:		%08X" $data]

	set EMAC1_TX512TO1023_GB 0x31042734
	set data [memread32_phys $EMAC1_TX512TO1023_GB]
	puts [format "EMAC1_TX512TO1023_GB:		%08X" $data]

	set EMAC1_TX1024TOMAX_GB 0x31042738
	set data [memread32_phys $EMAC1_TX1024TOMAX_GB]
	puts [format "EMAC1_TX1024TOMAX_GB:		%08X" $data]

	set EMAC1_TX_UCST_PCNT_GB 0x3104273C
	set data [memread32_phys $EMAC1_TX_UCST_PCNT_GB]
	puts [format "EMAC1_TX_UCST_PCNT_GB:		%08X" $data]

	set EMAC1_TX_MCST_PCNT_GB 0x31042740
	set data [memread32_phys $EMAC1_TX_MCST_PCNT_GB]
	puts [format "EMAC1_TX_MCST_PCNT_GB:		%08X" $data]

	set EMAC1_TX_BCST_PCNT_GB 0x31042744
	set data [memread32_phys $EMAC1_TX_BCST_PCNT_GB]
	puts [format "EMAC1_TX_BCST_PCNT_GB:		%08X" $data]

	set EMAC1_TX_URFL_PCNT 0x31042748
	set data [memread32_phys $EMAC1_TX_URFL_PCNT]
	puts [format "EMAC1_TX_URFL_PCNT:		%08X" $data]

	set EMAC1_TX_SNGLCOL_PCNT_G 0x3104274C
	set data [memread32_phys $EMAC1_TX_SNGLCOL_PCNT_G]
	puts [format "EMAC1_TX_SNGLCOL_PCNT_G:		%08X" $data]

	set EMAC1_TX_MCOL_PCNT_G 0x31042750
	set data [memread32_phys $EMAC1_TX_MCOL_PCNT_G]
	puts [format "EMAC1_TX_MCOL_PCNT_G:		%08X" $data]

	set EMAC1_TX_DFRD_PCNT 0x31042754
	set data [memread32_phys $EMAC1_TX_DFRD_PCNT]
	puts [format "EMAC1_TX_DFRD_PCNT:		%08X" $data]

	set EMAC1_TX_LTCOL_PCNT 0x31042758
	set data [memread32_phys $EMAC1_TX_LTCOL_PCNT]
	puts [format "EMAC1_TX_LTCOL_PCNT:		%08X" $data]

	set EMAC1_TX_EXCOL_PCNT 0x3104275C
	set data [memread32_phys $EMAC1_TX_EXCOL_PCNT]
	puts [format "EMAC1_TX_EXCOL_PCNT:		%08X" $data]

	set EMAC1_TX_CRERR_PCNT 0x31042760
	set data [memread32_phys $EMAC1_TX_CRERR_PCNT]
	puts [format "EMAC1_TX_CRERR_PCNT:		%08X" $data]

	set EMAC1_TX_OCNT_G 0x31042764
	set data [memread32_phys $EMAC1_TX_OCNT_G]
	puts [format "EMAC1_TX_OCNT_G:		%08X" $data]

	set EMAC1_TX_PCNT_G 0x31042768
	set data [memread32_phys $EMAC1_TX_PCNT_G]
	puts [format "EMAC1_TX_PCNT_G:		%08X" $data]

	set EMAC1_TX_EXDFRL_PCNT 0x3104276C
	set data [memread32_phys $EMAC1_TX_EXDFRL_PCNT]
	puts [format "EMAC1_TX_EXDFRL_PCNT:		%08X" $data]

	set EMAC1_TX_PAUSE_PCNT 0x31042770
	set data [memread32_phys $EMAC1_TX_PAUSE_PCNT]
	puts [format "EMAC1_TX_PAUSE_PCNT:		%08X" $data]

	set EMAC1_TX_VLAN_PCNT_G 0x31042774
	set data [memread32_phys $EMAC1_TX_VLAN_PCNT_G]
	puts [format "EMAC1_TX_VLAN_PCNT_G:		%08X" $data]

	set EMAC1_TX_OSIZE_PCNT_G 0x31042778
	set data [memread32_phys $EMAC1_TX_OSIZE_PCNT_G]
	puts [format "EMAC1_TX_OSIZE_PCNT_G:		%08X" $data]

	set EMAC1_RX_PCNT_GB 0x31042780
	set data [memread32_phys $EMAC1_RX_PCNT_GB]
	puts [format "EMAC1_RX_PCNT_GB:		%08X" $data]

	set EMAC1_RX_OCNT_GB 0x31042784
	set data [memread32_phys $EMAC1_RX_OCNT_GB]
	puts [format "EMAC1_RX_OCNT_GB:		%08X" $data]

	set EMAC1_RX_OCNT_G 0x31042788
	set data [memread32_phys $EMAC1_RX_OCNT_G]
	puts [format "EMAC1_RX_OCNT_G:		%08X" $data]

	set EMAC1_RX_BCERR_PCNT_G 0x3104278C
	set data [memread32_phys $EMAC1_RX_BCERR_PCNT_G]
	puts [format "EMAC1_RX_BCERR_PCNT_G:		%08X" $data]

	set EMAC1_RX_MCST_PCNT_G 0x31042790
	set data [memread32_phys $EMAC1_RX_MCST_PCNT_G]
	puts [format "EMAC1_RX_MCST_PCNT_G:		%08X" $data]

	set EMAC1_RX_CRCERR_PCNT 0x31042794
	set data [memread32_phys $EMAC1_RX_CRCERR_PCNT]
	puts [format "EMAC1_RX_CRCERR_PCNT:		%08X" $data]

	set EMAC1_RX_ALGNERR_PCNT 0x31042798
	set data [memread32_phys $EMAC1_RX_ALGNERR_PCNT]
	puts [format "EMAC1_RX_ALGNERR_PCNT:		%08X" $data]

	set EMAC1_RX_RNTERR_PCNT 0x3104279C
	set data [memread32_phys $EMAC1_RX_RNTERR_PCNT]
	puts [format "EMAC1_RX_RNTERR_PCNT:		%08X" $data]

	set EMAC1_RX_JBERR_PCNT 0x310427A0
	set data [memread32_phys $EMAC1_RX_JBERR_PCNT]
	puts [format "EMAC1_RX_JBERR_PCNT:		%08X" $data]

	set EMAC1_RX_UNDRSZ_PCNT_G 0x310427A4
	set data [memread32_phys $EMAC1_RX_UNDRSZ_PCNT_G]
	puts [format "EMAC1_RX_UNDRSZ_PCNT_G:		%08X" $data]

	set EMAC1_RX_OVRSZ_PCNT 0x310427A8
	set data [memread32_phys $EMAC1_RX_OVRSZ_PCNT]
	puts [format "EMAC1_RX_OVRSZ_PCNT:		%08X" $data]

	set EMAC1_RX64_GB 0x310427AC
	set data [memread32_phys $EMAC1_RX64_GB]
	puts [format "EMAC1_RX64_GB:		%08X" $data]

	set EMAC1_RX65TO127_GB 0x310427B0
	set data [memread32_phys $EMAC1_RX65TO127_GB]
	puts [format "EMAC1_RX65TO127_GB:		%08X" $data]

	set EMAC1_RX128TO255_GB 0x310427B4
	set data [memread32_phys $EMAC1_RX128TO255_GB]
	puts [format "EMAC1_RX128TO255_GB:		%08X" $data]

	set EMAC1_RX256TO511_GB 0x310427B8
	set data [memread32_phys $EMAC1_RX256TO511_GB]
	puts [format "EMAC1_RX256TO511_GB:		%08X" $data]

	set EMAC1_RX512TO1023_GB 0x310427BC
	set data [memread32_phys $EMAC1_RX512TO1023_GB]
	puts [format "EMAC1_RX512TO1023_GB:		%08X" $data]

	set EMAC1_RX1024TOMAX_GB 0x310427C0
	set data [memread32_phys $EMAC1_RX1024TOMAX_GB]
	puts [format "EMAC1_RX1024TOMAX_GB:		%08X" $data]

	set EMAC1_RX_UCST_PCNT_G 0x310427C4
	set data [memread32_phys $EMAC1_RX_UCST_PCNT_G]
	puts [format "EMAC1_RX_UCST_PCNT_G:		%08X" $data]

	set EMAC1_RX_LENERR_PCNT 0x310427C8
	set data [memread32_phys $EMAC1_RX_LENERR_PCNT]
	puts [format "EMAC1_RX_LENERR_PCNT:		%08X" $data]

	set EMAC1_RX_ORTYPE_PCNT 0x310427CC
	set data [memread32_phys $EMAC1_RX_ORTYPE_PCNT]
	puts [format "EMAC1_RX_ORTYPE_PCNT:		%08X" $data]

	set EMAC1_RX_PAUSE_PCNT 0x310427D0
	set data [memread32_phys $EMAC1_RX_PAUSE_PCNT]
	puts [format "EMAC1_RX_PAUSE_PCNT:		%08X" $data]

	set EMAC1_RX_FIFOOVFL_PCNT 0x310427D4
	set data [memread32_phys $EMAC1_RX_FIFOOVFL_PCNT]
	puts [format "EMAC1_RX_FIFOOVFL_PCNT:		%08X" $data]

	set EMAC1_RX_VLAN_PCNT_GB 0x310427D8
	set data [memread32_phys $EMAC1_RX_VLAN_PCNT_GB]
	puts [format "EMAC1_RX_VLAN_PCNT_GB:		%08X" $data]

	set EMAC1_RX_WDTERR_PCNT 0x310427DC
	set data [memread32_phys $EMAC1_RX_WDTERR_PCNT]
	puts [format "EMAC1_RX_WDTERR_PCNT:		%08X" $data]

	set EMAC1_RX_ERR_PCNT 0x310427E0
	set data [memread32_phys $EMAC1_RX_ERR_PCNT]
	puts [format "EMAC1_RX_ERR_PCNT:		%08X" $data]

	set EMAC1_RX_CTL_PCNT_G 0x310427E4
	set data [memread32_phys $EMAC1_RX_CTL_PCNT_G]
	puts [format "EMAC1_RX_CTL_PCNT_G:		%08X" $data]

	set EMAC1_MMC_IPC_RXIMSK 0x31042800
	set data [memread32_phys $EMAC1_MMC_IPC_RXIMSK]
	puts [format "EMAC1_MMC_IPC_RXIMSK:		%08X" $data]

	set EMAC1_MMC_IPC_RXINT 0x31042808
	set data [memread32_phys $EMAC1_MMC_IPC_RXINT]
	puts [format "EMAC1_MMC_IPC_RXINT:		%08X" $data]

	set EMAC1_RXIPV4_PCNT_G 0x31042810
	set data [memread32_phys $EMAC1_RXIPV4_PCNT_G]
	puts [format "EMAC1_RXIPV4_PCNT_G:		%08X" $data]

	set EMAC1_RXIPV4_HDRERR_PCNT 0x31042814
	set data [memread32_phys $EMAC1_RXIPV4_HDRERR_PCNT]
	puts [format "EMAC1_RXIPV4_HDRERR_PCNT:		%08X" $data]

	set EMAC1_RXIPV4_PYLD_PCNT 0x31042818
	set data [memread32_phys $EMAC1_RXIPV4_PYLD_PCNT]
	puts [format "EMAC1_RXIPV4_PYLD_PCNT:		%08X" $data]

	set EMAC1_RXIPV4_FRGMT_PCNT 0x3104281C
	set data [memread32_phys $EMAC1_RXIPV4_FRGMT_PCNT]
	puts [format "EMAC1_RXIPV4_FRGMT_PCNT:		%08X" $data]

	set EMAC1_RXIPV4_UDPCSD_PCNT 0x31042820
	set data [memread32_phys $EMAC1_RXIPV4_UDPCSD_PCNT]
	puts [format "EMAC1_RXIPV4_UDPCSD_PCNT:		%08X" $data]

	set EMAC1_RXIPV6_PCNT_G 0x31042824
	set data [memread32_phys $EMAC1_RXIPV6_PCNT_G]
	puts [format "EMAC1_RXIPV6_PCNT_G:		%08X" $data]

	set EMAC1_RXIPV6_HDRERR_PCNT 0x31042828
	set data [memread32_phys $EMAC1_RXIPV6_HDRERR_PCNT]
	puts [format "EMAC1_RXIPV6_HDRERR_PCNT:		%08X" $data]

	set EMAC1_RXIPV6_PYLD_PCNT 0x3104282C
	set data [memread32_phys $EMAC1_RXIPV6_PYLD_PCNT]
	puts [format "EMAC1_RXIPV6_PYLD_PCNT:		%08X" $data]

	set EMAC1_RXUDP_PCNT_G 0x31042830
	set data [memread32_phys $EMAC1_RXUDP_PCNT_G]
	puts [format "EMAC1_RXUDP_PCNT_G:		%08X" $data]

	set EMAC1_RXUDP_ERR_PCNT 0x31042834
	set data [memread32_phys $EMAC1_RXUDP_ERR_PCNT]
	puts [format "EMAC1_RXUDP_ERR_PCNT:		%08X" $data]

	set EMAC1_RXTCP_PCNT_G 0x31042838
	set data [memread32_phys $EMAC1_RXTCP_PCNT_G]
	puts [format "EMAC1_RXTCP_PCNT_G:		%08X" $data]

	set EMAC1_RXTCP_ERR_PCNT 0x3104283C
	set data [memread32_phys $EMAC1_RXTCP_ERR_PCNT]
	puts [format "EMAC1_RXTCP_ERR_PCNT:		%08X" $data]

	set EMAC1_RXICMP_PCNT_G 0x31042840
	set data [memread32_phys $EMAC1_RXICMP_PCNT_G]
	puts [format "EMAC1_RXICMP_PCNT_G:		%08X" $data]

	set EMAC1_RXICMP_ERR_PCNT 0x31042844
	set data [memread32_phys $EMAC1_RXICMP_ERR_PCNT]
	puts [format "EMAC1_RXICMP_ERR_PCNT:		%08X" $data]

	set EMAC1_RXIPV4_OCNT_G 0x31042850
	set data [memread32_phys $EMAC1_RXIPV4_OCNT_G]
	puts [format "EMAC1_RXIPV4_OCNT_G:		%08X" $data]

	set EMAC1_RXIPV4_HDRERR_OCNT 0x31042854
	set data [memread32_phys $EMAC1_RXIPV4_HDRERR_OCNT]
	puts [format "EMAC1_RXIPV4_HDRERR_OCNT:		%08X" $data]

	set EMAC1_RXIPV4_PYLD_OCNT 0x31042858
	set data [memread32_phys $EMAC1_RXIPV4_PYLD_OCNT]
	puts [format "EMAC1_RXIPV4_PYLD_OCNT:		%08X" $data]

	set EMAC1_RXIPV4_FRGMT_OCNT 0x3104285C
	set data [memread32_phys $EMAC1_RXIPV4_FRGMT_OCNT]
	puts [format "EMAC1_RXIPV4_FRGMT_OCNT:		%08X" $data]

	set EMAC1_RXIPV4_UDPCSD_OCNT 0x31042860
	set data [memread32_phys $EMAC1_RXIPV4_UDPCSD_OCNT]
	puts [format "EMAC1_RXIPV4_UDPCSD_OCNT:		%08X" $data]

	set EMAC1_RXIPV6_OCNT_G 0x31042864
	set data [memread32_phys $EMAC1_RXIPV6_OCNT_G]
	puts [format "EMAC1_RXIPV6_OCNT_G:		%08X" $data]

	set EMAC1_RXIPV6_HDRERR_OCNT 0x31042868
	set data [memread32_phys $EMAC1_RXIPV6_HDRERR_OCNT]
	puts [format "EMAC1_RXIPV6_HDRERR_OCNT:		%08X" $data]

	set EMAC1_RXIPV6_PYLD_OCNT 0x3104286C
	set data [memread32_phys $EMAC1_RXIPV6_PYLD_OCNT]
	puts [format "EMAC1_RXIPV6_PYLD_OCNT:		%08X" $data]

	set EMAC1_RXUDP_OCNT_G 0x31042870
	set data [memread32_phys $EMAC1_RXUDP_OCNT_G]
	puts [format "EMAC1_RXUDP_OCNT_G:		%08X" $data]

	set EMAC1_RXUDP_ERR_OCNT 0x31042874
	set data [memread32_phys $EMAC1_RXUDP_ERR_OCNT]
	puts [format "EMAC1_RXUDP_ERR_OCNT:		%08X" $data]

	set EMAC1_RXTCP_OCNT_G 0x31042878
	set data [memread32_phys $EMAC1_RXTCP_OCNT_G]
	puts [format "EMAC1_RXTCP_OCNT_G:		%08X" $data]

	set EMAC1_RXTCP_ERR_OCNT 0x3104287C
	set data [memread32_phys $EMAC1_RXTCP_ERR_OCNT]
	puts [format "EMAC1_RXTCP_ERR_OCNT:		%08X" $data]

	set EMAC1_RXICMP_OCNT_G 0x31042880
	set data [memread32_phys $EMAC1_RXICMP_OCNT_G]
	puts [format "EMAC1_RXICMP_OCNT_G:		%08X" $data]

	set EMAC1_RXICMP_ERR_OCNT 0x31042884
	set data [memread32_phys $EMAC1_RXICMP_ERR_OCNT]
	puts [format "EMAC1_RXICMP_ERR_OCNT:		%08X" $data]

	set EMAC1_MTL_OPMODE 0x31042C00
	set data [memread32_phys $EMAC1_MTL_OPMODE]
	puts [format "EMAC1_MTL_OPMODE:		%08X" $data]

	set EMAC1_MTL_ISTAT 0x31042C20
	set data [memread32_phys $EMAC1_MTL_ISTAT]
	puts [format "EMAC1_MTL_ISTAT:		%08X" $data]

	set EMAC1_TQ0_OPMODE 0x31042D00
	set data [memread32_phys $EMAC1_TQ0_OPMODE]
	puts [format "EMAC1_TQ0_OPMODE:		%08X" $data]

	set EMAC1_TQ0_URFL 0x31042D04
	set data [memread32_phys $EMAC1_TQ0_URFL]
	puts [format "EMAC1_TQ0_URFL:		%08X" $data]

	set EMAC1_TQ0_DBG 0x31042D08
	set data [memread32_phys $EMAC1_TQ0_DBG]
	puts [format "EMAC1_TQ0_DBG:		%08X" $data]

	set EMAC1_Q0_INT_CTLSTAT 0x31042D2C
	set data [memread32_phys $EMAC1_Q0_INT_CTLSTAT]
	puts [format "EMAC1_Q0_INT_CTLSTAT:		%08X" $data]

	set EMAC1_RQ0_OPMODE 0x31042D30
	set data [memread32_phys $EMAC1_RQ0_OPMODE]
	puts [format "EMAC1_RQ0_OPMODE:		%08X" $data]

	set EMAC1_RQ0_MSPKTOF_CNT 0x31042D34
	set data [memread32_phys $EMAC1_RQ0_MSPKTOF_CNT]
	puts [format "EMAC1_RQ0_MSPKTOF_CNT:		%08X" $data]

	set EMAC1_RQ0_DBG 0x31042D38
	set data [memread32_phys $EMAC1_RQ0_DBG]
	puts [format "EMAC1_RQ0_DBG:		%08X" $data]

	set EMAC1_DMA_MODE 0x31043000
	set data [memread32_phys $EMAC1_DMA_MODE]
	puts [format "EMAC1_DMA_MODE:		%08X" $data]

	set EMAC1_DMA_SYSBMODE 0x31043004
	set data [memread32_phys $EMAC1_DMA_SYSBMODE]
	puts [format "EMAC1_DMA_SYSBMODE:		%08X" $data]

	set EMAC1_DMA_ISTAT 0x31043008
	set data [memread32_phys $EMAC1_DMA_ISTAT]
	puts [format "EMAC1_DMA_ISTAT:		%08X" $data]

	set EMAC1_DMA_DBG_STAT0 0x3104300C
	set data [memread32_phys $EMAC1_DMA_DBG_STAT0]
	puts [format "EMAC1_DMA_DBG_STAT0:		%08X" $data]

	set EMAC1_ADDR1_HI 0x31042308
	set data [memread32_phys $EMAC1_ADDR1_HI]
	puts [format "EMAC1_ADDR1_HI:		%08X" $data]

	set EMAC1_ADDR1_LO 0x3104230C
	set data [memread32_phys $EMAC1_ADDR1_LO]
	puts [format "EMAC1_ADDR1_LO:		%08X" $data]

	set EMAC1_DMA0_CTL 0x31043100
	set data [memread32_phys $EMAC1_DMA0_CTL]
	puts [format "EMAC1_DMA0_CTL:		%08X" $data]

	set EMAC1_DMA0_TXCTL 0x31043104
	set data [memread32_phys $EMAC1_DMA0_TXCTL]
	puts [format "EMAC1_DMA0_TXCTL:		%08X" $data]

	set EMAC1_DMA0_RXCTL 0x31043108
	set data [memread32_phys $EMAC1_DMA0_RXCTL]
	puts [format "EMAC1_DMA0_RXCTL:		%08X" $data]

	set EMAC1_DMA0_TXDSC_ADDR 0x31043114
	set data [memread32_phys $EMAC1_DMA0_TXDSC_ADDR]
	puts [format "EMAC1_DMA0_TXDSC_ADDR:		%08X" $data]

	set EMAC1_DMA0_RXDSC_ADDR 0x3104311C
	set data [memread32_phys $EMAC1_DMA0_RXDSC_ADDR]
	puts [format "EMAC1_DMA0_RXDSC_ADDR:		%08X" $data]

	set EMAC1_DMA0_TXDSC_TLPTR 0x31043120
	set data [memread32_phys $EMAC1_DMA0_TXDSC_TLPTR]
	puts [format "EMAC1_DMA0_TXDSC_TLPTR:		%08X" $data]

	set EMAC1_DMA0_RXDSC_TLPTR 0x31043128
	set data [memread32_phys $EMAC1_DMA0_RXDSC_TLPTR]
	puts [format "EMAC1_DMA0_RXDSC_TLPTR:		%08X" $data]

	set EMAC1_DMA0_TXDSC_RLEN 0x3104312C
	set data [memread32_phys $EMAC1_DMA0_TXDSC_RLEN]
	puts [format "EMAC1_DMA0_TXDSC_RLEN:		%08X" $data]

	set EMAC1_DMA0_RXCTL2 0x31043130
	set data [memread32_phys $EMAC1_DMA0_RXCTL2]
	puts [format "EMAC1_DMA0_RXCTL2:		%08X" $data]

	set EMAC1_DMA0_IEN 0x31043134
	set data [memread32_phys $EMAC1_DMA0_IEN]
	puts [format "EMAC1_DMA0_IEN:		%08X" $data]

	set EMAC1_DMA0_RXINTWDTMR 0x31043138
	set data [memread32_phys $EMAC1_DMA0_RXINTWDTMR]
	puts [format "EMAC1_DMA0_RXINTWDTMR:		%08X" $data]

	set EMAC1_DMA0_TXDSC_CUR 0x31043144
	set data [memread32_phys $EMAC1_DMA0_TXDSC_CUR]
	puts [format "EMAC1_DMA0_TXDSC_CUR:		%08X" $data]

	set EMAC1_DMA0_RXDSC_CUR 0x3104314C
	set data [memread32_phys $EMAC1_DMA0_RXDSC_CUR]
	puts [format "EMAC1_DMA0_RXDSC_CUR:		%08X" $data]

	set EMAC1_DMA0_TXBUF_CUR 0x31043154
	set data [memread32_phys $EMAC1_DMA0_TXBUF_CUR]
	puts [format "EMAC1_DMA0_TXBUF_CUR:		%08X" $data]

	set EMAC1_DMA0_RXBUF_CUR 0x3104315C
	set data [memread32_phys $EMAC1_DMA0_RXBUF_CUR]
	puts [format "EMAC1_DMA0_RXBUF_CUR:		%08X" $data]

	set EMAC1_DMA0_STAT 0x31043160
	set data [memread32_phys $EMAC1_DMA0_STAT]
	puts [format "EMAC1_DMA0_STAT:		%08X" $data]

	set EMAC1_DMA0_MISSFRM_CNT 0x31043164
	set data [memread32_phys $EMAC1_DMA0_MISSFRM_CNT]
	puts [format "EMAC1_DMA0_MISSFRM_CNT:		%08X" $data]

	set EMAC1_L3L4_CTL0 0x31042900
	set data [memread32_phys $EMAC1_L3L4_CTL0]
	puts [format "EMAC1_L3L4_CTL0:		%08X" $data]

	set EMAC1_L4_ADDR0 0x31042904
	set data [memread32_phys $EMAC1_L4_ADDR0]
	puts [format "EMAC1_L4_ADDR0:		%08X" $data]

	set EMAC1_L3_ADDR0_REG0 0x31042910
	set data [memread32_phys $EMAC1_L3_ADDR0_REG0]
	puts [format "EMAC1_L3_ADDR0_REG0:		%08X" $data]

	set EMAC1_L3_ADDR1_REG0 0x31042914
	set data [memread32_phys $EMAC1_L3_ADDR1_REG0]
	puts [format "EMAC1_L3_ADDR1_REG0:		%08X" $data]

	set EMAC1_L3_ADDR2_REG0 0x31042918
	set data [memread32_phys $EMAC1_L3_ADDR2_REG0]
	puts [format "EMAC1_L3_ADDR2_REG0:		%08X" $data]

	set EMAC1_L3_ADDR3_REG0 0x3104291C
	set data [memread32_phys $EMAC1_L3_ADDR3_REG0]
	puts [format "EMAC1_L3_ADDR3_REG0:		%08X" $data]

}

proc show_DMC0 {} {
	set DMC0_CTL 0x31070004
	set data [memread32_phys $DMC0_CTL]
	puts [format "DMC0_CTL:		%08X" $data]

	set DMC0_STAT 0x31070008
	set data [memread32_phys $DMC0_STAT]
	puts [format "DMC0_STAT:		%08X" $data]

	set DMC0_EFFCTL 0x3107000C
	set data [memread32_phys $DMC0_EFFCTL]
	puts [format "DMC0_EFFCTL:		%08X" $data]

	set DMC0_PRIO 0x31070010
	set data [memread32_phys $DMC0_PRIO]
	puts [format "DMC0_PRIO:		%08X" $data]

	set DMC0_PRIOMSK 0x31070014
	set data [memread32_phys $DMC0_PRIOMSK]
	puts [format "DMC0_PRIOMSK:		%08X" $data]

	set DMC0_PRIO2 0x31070018
	set data [memread32_phys $DMC0_PRIO2]
	puts [format "DMC0_PRIO2:		%08X" $data]

	set DMC0_PRIOMSK2 0x3107001C
	set data [memread32_phys $DMC0_PRIOMSK2]
	puts [format "DMC0_PRIOMSK2:		%08X" $data]

	set DMC0_CFG 0x31070040
	set data [memread32_phys $DMC0_CFG]
	puts [format "DMC0_CFG:		%08X" $data]

	set DMC0_TR0 0x31070044
	set data [memread32_phys $DMC0_TR0]
	puts [format "DMC0_TR0:		%08X" $data]

	set DMC0_TR1 0x31070048
	set data [memread32_phys $DMC0_TR1]
	puts [format "DMC0_TR1:		%08X" $data]

	set DMC0_TR2 0x3107004C
	set data [memread32_phys $DMC0_TR2]
	puts [format "DMC0_TR2:		%08X" $data]

	set DMC0_MSK 0x3107005C
	set data [memread32_phys $DMC0_MSK]
	puts [format "DMC0_MSK:		%08X" $data]

	set DMC0_MR 0x31070060
	set data [memread32_phys $DMC0_MR]
	puts [format "DMC0_MR:		%08X" $data]

	set DMC0_MR1 0x31070064
	set data [memread32_phys $DMC0_MR1]
	puts [format "DMC0_MR1:		%08X" $data]

	set DMC0_MR2 0x31070068
	set data [memread32_phys $DMC0_MR2]
	puts [format "DMC0_MR2:		%08X" $data]

	set DMC0_EMR3 0x3107006C
	set data [memread32_phys $DMC0_EMR3]
	puts [format "DMC0_EMR3:		%08X" $data]

	set DMC0_DLLCTL 0x31070080
	set data [memread32_phys $DMC0_DLLCTL]
	puts [format "DMC0_DLLCTL:		%08X" $data]

	set DMC0_DT_CALIB_ADDR 0x31070090
	set data [memread32_phys $DMC0_DT_CALIB_ADDR]
	puts [format "DMC0_DT_CALIB_ADDR:		%08X" $data]

	set DMC0_DT_DATA_CALIB_DATA0 0x31070094
	set data [memread32_phys $DMC0_DT_DATA_CALIB_DATA0]
	puts [format "DMC0_DT_DATA_CALIB_DATA0:		%08X" $data]

	set DMC0_DT_DATA_CALIB_DATA1 0x31070098
	set data [memread32_phys $DMC0_DT_DATA_CALIB_DATA1]
	puts [format "DMC0_DT_DATA_CALIB_DATA1:		%08X" $data]

	set DMC0_RDDATABUFID1 0x31070100
	set data [memread32_phys $DMC0_RDDATABUFID1]
	puts [format "DMC0_RDDATABUFID1:		%08X" $data]

	set DMC0_RDDATABUFMSK1 0x31070104
	set data [memread32_phys $DMC0_RDDATABUFMSK1]
	puts [format "DMC0_RDDATABUFMSK1:		%08X" $data]

	set DMC0_RDDATABUFID2 0x31070108
	set data [memread32_phys $DMC0_RDDATABUFID2]
	puts [format "DMC0_RDDATABUFID2:		%08X" $data]

	set DMC0_RDDATABUFMSK2 0x3107010C
	set data [memread32_phys $DMC0_RDDATABUFMSK2]
	puts [format "DMC0_RDDATABUFMSK2:		%08X" $data]

	set DMC0_DDR_LANE0_CTL0 0x31071000
	set data [memread32_phys $DMC0_DDR_LANE0_CTL0]
	puts [format "DMC0_DDR_LANE0_CTL0:		%08X" $data]

	set DMC0_DDR_LANE0_CTL1 0x31071004
	set data [memread32_phys $DMC0_DDR_LANE0_CTL1]
	puts [format "DMC0_DDR_LANE0_CTL1:		%08X" $data]

	set DMC0_DDR_LANE1_CTL0 0x3107100C
	set data [memread32_phys $DMC0_DDR_LANE1_CTL0]
	puts [format "DMC0_DDR_LANE1_CTL0:		%08X" $data]

	set DMC0_DDR_LANE1_CTL1 0x31071010
	set data [memread32_phys $DMC0_DDR_LANE1_CTL1]
	puts [format "DMC0_DDR_LANE1_CTL1:		%08X" $data]

	set DMC0_DDR_ROOT_CTL 0x31071018
	set data [memread32_phys $DMC0_DDR_ROOT_CTL]
	puts [format "DMC0_DDR_ROOT_CTL:		%08X" $data]

	set DMC0_DDR_ZQ_CTL0 0x31071034
	set data [memread32_phys $DMC0_DDR_ZQ_CTL0]
	puts [format "DMC0_DDR_ZQ_CTL0:		%08X" $data]

	set DMC0_DDR_ZQ_CTL1 0x31071038
	set data [memread32_phys $DMC0_DDR_ZQ_CTL1]
	puts [format "DMC0_DDR_ZQ_CTL1:		%08X" $data]

	set DMC0_DDR_ZQ_CTL2 0x3107103C
	set data [memread32_phys $DMC0_DDR_ZQ_CTL2]
	puts [format "DMC0_DDR_ZQ_CTL2:		%08X" $data]

	set DMC0_DDR_CA_CTL 0x31071068
	set data [memread32_phys $DMC0_DDR_CA_CTL]
	puts [format "DMC0_DDR_CA_CTL:		%08X" $data]

	set DMC0_DDR_SCRATCH_4 0x3107107C
	set data [memread32_phys $DMC0_DDR_SCRATCH_4]
	puts [format "DMC0_DDR_SCRATCH_4:		%08X" $data]

	set DMC0_DDR_SCRATCH_5 0x31071080
	set data [memread32_phys $DMC0_DDR_SCRATCH_5]
	puts [format "DMC0_DDR_SCRATCH_5:		%08X" $data]

}

proc show_DDRPFB0 {} {
	set DDRPFB0_CTL0 0x31076000
	set data [memread32_phys $DDRPFB0_CTL0]
	puts [format "DDRPFB0_CTL0:		%08X" $data]

	set DDRPFB0_CTL1 0x31076004
	set data [memread32_phys $DDRPFB0_CTL1]
	puts [format "DDRPFB0_CTL1:		%08X" $data]

	set DDRPFB0_STS0 0x31076020
	set data [memread32_phys $DDRPFB0_STS0]
	puts [format "DDRPFB0_STS0:		%08X" $data]

}

proc show_L2CTL0 {} {
	set L2CTL0_CTL 0x31080000
	set data [memread32_phys $L2CTL0_CTL]
	puts [format "L2CTL0_CTL:		%08X" $data]

	set L2CTL0_STAT 0x31080010
	set data [memread32_phys $L2CTL0_STAT]
	puts [format "L2CTL0_STAT:		%08X" $data]

	set L2CTL0_RPCR0 0x31080014
	set data [memread32_phys $L2CTL0_RPCR0]
	puts [format "L2CTL0_RPCR0:		%08X" $data]

	set L2CTL0_WPCR0 0x31080018
	set data [memread32_phys $L2CTL0_WPCR0]
	puts [format "L2CTL0_WPCR0:		%08X" $data]

	set L2CTL0_INIT 0x31080024
	set data [memread32_phys $L2CTL0_INIT]
	puts [format "L2CTL0_INIT:		%08X" $data]

	set L2CTL0_ISTAT 0x31080038
	set data [memread32_phys $L2CTL0_ISTAT]
	puts [format "L2CTL0_ISTAT:		%08X" $data]

	set L2CTL0_PCTL 0x3108003C
	set data [memread32_phys $L2CTL0_PCTL]
	puts [format "L2CTL0_PCTL:		%08X" $data]

	set L2CTL0_ERRADDR0 0x31080040
	set data [memread32_phys $L2CTL0_ERRADDR0]
	puts [format "L2CTL0_ERRADDR0:		%08X" $data]

	set L2CTL0_ERRADDR1 0x31080044
	set data [memread32_phys $L2CTL0_ERRADDR1]
	puts [format "L2CTL0_ERRADDR1:		%08X" $data]

	set L2CTL0_ERRADDR2 0x31080048
	set data [memread32_phys $L2CTL0_ERRADDR2]
	puts [format "L2CTL0_ERRADDR2:		%08X" $data]

	set L2CTL0_ERRADDR3 0x3108004C
	set data [memread32_phys $L2CTL0_ERRADDR3]
	puts [format "L2CTL0_ERRADDR3:		%08X" $data]

	set L2CTL0_ERRADDR4 0x31080050
	set data [memread32_phys $L2CTL0_ERRADDR4]
	puts [format "L2CTL0_ERRADDR4:		%08X" $data]

	set L2CTL0_ERRADDR5 0x31080054
	set data [memread32_phys $L2CTL0_ERRADDR5]
	puts [format "L2CTL0_ERRADDR5:		%08X" $data]

	set L2CTL0_ERRADDR6 0x31080058
	set data [memread32_phys $L2CTL0_ERRADDR6]
	puts [format "L2CTL0_ERRADDR6:		%08X" $data]

	set L2CTL0_ERRADDR7 0x3108005C
	set data [memread32_phys $L2CTL0_ERRADDR7]
	puts [format "L2CTL0_ERRADDR7:		%08X" $data]

	set L2CTL0_ERRADDR8 0x31080060
	set data [memread32_phys $L2CTL0_ERRADDR8]
	puts [format "L2CTL0_ERRADDR8:		%08X" $data]

	set L2CTL0_ET0 0x31080080
	set data [memread32_phys $L2CTL0_ET0]
	puts [format "L2CTL0_ET0:		%08X" $data]

	set L2CTL0_EADDR0 0x31080084
	set data [memread32_phys $L2CTL0_EADDR0]
	puts [format "L2CTL0_EADDR0:		%08X" $data]

	set L2CTL0_ET1 0x31080088
	set data [memread32_phys $L2CTL0_ET1]
	puts [format "L2CTL0_ET1:		%08X" $data]

	set L2CTL0_EADDR1 0x3108008C
	set data [memread32_phys $L2CTL0_EADDR1]
	puts [format "L2CTL0_EADDR1:		%08X" $data]

	set L2CTL0_SCTL 0x310800EC
	set data [memread32_phys $L2CTL0_SCTL]
	puts [format "L2CTL0_SCTL:		%08X" $data]

	set L2CTL0_SADR 0x310800F0
	set data [memread32_phys $L2CTL0_SADR]
	puts [format "L2CTL0_SADR:		%08X" $data]

	set L2CTL0_SCNT 0x310800F4
	set data [memread32_phys $L2CTL0_SCNT]
	puts [format "L2CTL0_SCNT:		%08X" $data]

	set L2CTL0_REVID 0x310800FC
	set data [memread32_phys $L2CTL0_REVID]
	puts [format "L2CTL0_REVID:		%08X" $data]

	set L2CTL0_STAT_1 0x31080100
	set data [memread32_phys $L2CTL0_STAT_1]
	puts [format "L2CTL0_STAT_1:		%08X" $data]

	set L2CTL0_ET2 0x31080104
	set data [memread32_phys $L2CTL0_ET2]
	puts [format "L2CTL0_ET2:		%08X" $data]

	set L2CTL0_EADDR2 0x31080108
	set data [memread32_phys $L2CTL0_EADDR2]
	puts [format "L2CTL0_EADDR2:		%08X" $data]

	set L2CTL0_ET3 0x3108010C
	set data [memread32_phys $L2CTL0_ET3]
	puts [format "L2CTL0_ET3:		%08X" $data]

	set L2CTL0_EADDR3 0x31080110
	set data [memread32_phys $L2CTL0_EADDR3]
	puts [format "L2CTL0_EADDR3:		%08X" $data]

	set L2CTL0_ET4 0x31080114
	set data [memread32_phys $L2CTL0_ET4]
	puts [format "L2CTL0_ET4:		%08X" $data]

	set L2CTL0_EADDR4 0x31080118
	set data [memread32_phys $L2CTL0_EADDR4]
	puts [format "L2CTL0_EADDR4:		%08X" $data]

	set L2CTL0_RPCR1 0x31080130
	set data [memread32_phys $L2CTL0_RPCR1]
	puts [format "L2CTL0_RPCR1:		%08X" $data]

	set L2CTL0_WPCR1 0x31080134
	set data [memread32_phys $L2CTL0_WPCR1]
	puts [format "L2CTL0_WPCR1:		%08X" $data]

}

proc show_SMPU2 {} {
	set SMPU2_CTL 0x31083000
	set data [memread32_phys $SMPU2_CTL]
	puts [format "SMPU2_CTL:		%08X" $data]

	set SMPU2_STAT 0x31083004
	set data [memread32_phys $SMPU2_STAT]
	puts [format "SMPU2_STAT:		%08X" $data]

	set SMPU2_IADDR 0x31083008
	set data [memread32_phys $SMPU2_IADDR]
	puts [format "SMPU2_IADDR:		%08X" $data]

	set SMPU2_IDTLS 0x3108300C
	set data [memread32_phys $SMPU2_IDTLS]
	puts [format "SMPU2_IDTLS:		%08X" $data]

	set SMPU2_BADDR 0x31083010
	set data [memread32_phys $SMPU2_BADDR]
	puts [format "SMPU2_BADDR:		%08X" $data]

	set SMPU2_BDTLS 0x31083014
	set data [memread32_phys $SMPU2_BDTLS]
	puts [format "SMPU2_BDTLS:		%08X" $data]

	set SMPU2_REVID 0x31083220
	set data [memread32_phys $SMPU2_REVID]
	puts [format "SMPU2_REVID:		%08X" $data]

	set SMPU2_SECURECTL 0x31083800
	set data [memread32_phys $SMPU2_SECURECTL]
	puts [format "SMPU2_SECURECTL:		%08X" $data]

	set SMPU2_EXACADD0 0x310831A0
	set data [memread32_phys $SMPU2_EXACADD0]
	puts [format "SMPU2_EXACADD0:		%08X" $data]

	set SMPU2_EXACADD1 0x310831A8
	set data [memread32_phys $SMPU2_EXACADD1]
	puts [format "SMPU2_EXACADD1:		%08X" $data]

	set SMPU2_EXACADD2 0x310831B0
	set data [memread32_phys $SMPU2_EXACADD2]
	puts [format "SMPU2_EXACADD2:		%08X" $data]

	set SMPU2_EXACSTAT0 0x310831A4
	set data [memread32_phys $SMPU2_EXACSTAT0]
	puts [format "SMPU2_EXACSTAT0:		%08X" $data]

	set SMPU2_EXACSTAT1 0x310831AC
	set data [memread32_phys $SMPU2_EXACSTAT1]
	puts [format "SMPU2_EXACSTAT1:		%08X" $data]

	set SMPU2_EXACSTAT2 0x310831B4
	set data [memread32_phys $SMPU2_EXACSTAT2]
	puts [format "SMPU2_EXACSTAT2:		%08X" $data]

	set SMPU2_RCTL0 0x31083020
	set data [memread32_phys $SMPU2_RCTL0]
	puts [format "SMPU2_RCTL0:		%08X" $data]

	set SMPU2_RCTL1 0x31083038
	set data [memread32_phys $SMPU2_RCTL1]
	puts [format "SMPU2_RCTL1:		%08X" $data]

	set SMPU2_RCTL2 0x31083050
	set data [memread32_phys $SMPU2_RCTL2]
	puts [format "SMPU2_RCTL2:		%08X" $data]

	set SMPU2_RCTL3 0x31083068
	set data [memread32_phys $SMPU2_RCTL3]
	puts [format "SMPU2_RCTL3:		%08X" $data]

	set SMPU2_RCTL4 0x31083080
	set data [memread32_phys $SMPU2_RCTL4]
	puts [format "SMPU2_RCTL4:		%08X" $data]

	set SMPU2_RCTL5 0x31083098
	set data [memread32_phys $SMPU2_RCTL5]
	puts [format "SMPU2_RCTL5:		%08X" $data]

	set SMPU2_RCTL6 0x310830B0
	set data [memread32_phys $SMPU2_RCTL6]
	puts [format "SMPU2_RCTL6:		%08X" $data]

	set SMPU2_RCTL7 0x310830C8
	set data [memread32_phys $SMPU2_RCTL7]
	puts [format "SMPU2_RCTL7:		%08X" $data]

	set SMPU2_RADDR0 0x31083024
	set data [memread32_phys $SMPU2_RADDR0]
	puts [format "SMPU2_RADDR0:		%08X" $data]

	set SMPU2_RADDR1 0x3108303C
	set data [memread32_phys $SMPU2_RADDR1]
	puts [format "SMPU2_RADDR1:		%08X" $data]

	set SMPU2_RADDR2 0x31083054
	set data [memread32_phys $SMPU2_RADDR2]
	puts [format "SMPU2_RADDR2:		%08X" $data]

	set SMPU2_RADDR3 0x3108306C
	set data [memread32_phys $SMPU2_RADDR3]
	puts [format "SMPU2_RADDR3:		%08X" $data]

	set SMPU2_RADDR4 0x31083084
	set data [memread32_phys $SMPU2_RADDR4]
	puts [format "SMPU2_RADDR4:		%08X" $data]

	set SMPU2_RADDR5 0x3108309C
	set data [memread32_phys $SMPU2_RADDR5]
	puts [format "SMPU2_RADDR5:		%08X" $data]

	set SMPU2_RADDR6 0x310830B4
	set data [memread32_phys $SMPU2_RADDR6]
	puts [format "SMPU2_RADDR6:		%08X" $data]

	set SMPU2_RADDR7 0x310830CC
	set data [memread32_phys $SMPU2_RADDR7]
	puts [format "SMPU2_RADDR7:		%08X" $data]

	set SMPU2_RIDA0 0x31083028
	set data [memread32_phys $SMPU2_RIDA0]
	puts [format "SMPU2_RIDA0:		%08X" $data]

	set SMPU2_RIDA1 0x31083040
	set data [memread32_phys $SMPU2_RIDA1]
	puts [format "SMPU2_RIDA1:		%08X" $data]

	set SMPU2_RIDA2 0x31083058
	set data [memread32_phys $SMPU2_RIDA2]
	puts [format "SMPU2_RIDA2:		%08X" $data]

	set SMPU2_RIDA3 0x31083070
	set data [memread32_phys $SMPU2_RIDA3]
	puts [format "SMPU2_RIDA3:		%08X" $data]

	set SMPU2_RIDA4 0x31083088
	set data [memread32_phys $SMPU2_RIDA4]
	puts [format "SMPU2_RIDA4:		%08X" $data]

	set SMPU2_RIDA5 0x310830A0
	set data [memread32_phys $SMPU2_RIDA5]
	puts [format "SMPU2_RIDA5:		%08X" $data]

	set SMPU2_RIDA6 0x310830B8
	set data [memread32_phys $SMPU2_RIDA6]
	puts [format "SMPU2_RIDA6:		%08X" $data]

	set SMPU2_RIDA7 0x310830D0
	set data [memread32_phys $SMPU2_RIDA7]
	puts [format "SMPU2_RIDA7:		%08X" $data]

	set SMPU2_RIDMSKA0 0x3108302C
	set data [memread32_phys $SMPU2_RIDMSKA0]
	puts [format "SMPU2_RIDMSKA0:		%08X" $data]

	set SMPU2_RIDMSKA1 0x31083044
	set data [memread32_phys $SMPU2_RIDMSKA1]
	puts [format "SMPU2_RIDMSKA1:		%08X" $data]

	set SMPU2_RIDMSKA2 0x3108305C
	set data [memread32_phys $SMPU2_RIDMSKA2]
	puts [format "SMPU2_RIDMSKA2:		%08X" $data]

	set SMPU2_RIDMSKA3 0x31083074
	set data [memread32_phys $SMPU2_RIDMSKA3]
	puts [format "SMPU2_RIDMSKA3:		%08X" $data]

	set SMPU2_RIDMSKA4 0x3108308C
	set data [memread32_phys $SMPU2_RIDMSKA4]
	puts [format "SMPU2_RIDMSKA4:		%08X" $data]

	set SMPU2_RIDMSKA5 0x310830A4
	set data [memread32_phys $SMPU2_RIDMSKA5]
	puts [format "SMPU2_RIDMSKA5:		%08X" $data]

	set SMPU2_RIDMSKA6 0x310830BC
	set data [memread32_phys $SMPU2_RIDMSKA6]
	puts [format "SMPU2_RIDMSKA6:		%08X" $data]

	set SMPU2_RIDMSKA7 0x310830D4
	set data [memread32_phys $SMPU2_RIDMSKA7]
	puts [format "SMPU2_RIDMSKA7:		%08X" $data]

	set SMPU2_RIDB0 0x31083030
	set data [memread32_phys $SMPU2_RIDB0]
	puts [format "SMPU2_RIDB0:		%08X" $data]

	set SMPU2_RIDB1 0x31083048
	set data [memread32_phys $SMPU2_RIDB1]
	puts [format "SMPU2_RIDB1:		%08X" $data]

	set SMPU2_RIDB2 0x31083060
	set data [memread32_phys $SMPU2_RIDB2]
	puts [format "SMPU2_RIDB2:		%08X" $data]

	set SMPU2_RIDB3 0x31083078
	set data [memread32_phys $SMPU2_RIDB3]
	puts [format "SMPU2_RIDB3:		%08X" $data]

	set SMPU2_RIDB4 0x31083090
	set data [memread32_phys $SMPU2_RIDB4]
	puts [format "SMPU2_RIDB4:		%08X" $data]

	set SMPU2_RIDB5 0x310830A8
	set data [memread32_phys $SMPU2_RIDB5]
	puts [format "SMPU2_RIDB5:		%08X" $data]

	set SMPU2_RIDB6 0x310830C0
	set data [memread32_phys $SMPU2_RIDB6]
	puts [format "SMPU2_RIDB6:		%08X" $data]

	set SMPU2_RIDB7 0x310830D8
	set data [memread32_phys $SMPU2_RIDB7]
	puts [format "SMPU2_RIDB7:		%08X" $data]

	set SMPU2_RIDMSKB0 0x31083034
	set data [memread32_phys $SMPU2_RIDMSKB0]
	puts [format "SMPU2_RIDMSKB0:		%08X" $data]

	set SMPU2_RIDMSKB1 0x3108304C
	set data [memread32_phys $SMPU2_RIDMSKB1]
	puts [format "SMPU2_RIDMSKB1:		%08X" $data]

	set SMPU2_RIDMSKB2 0x31083064
	set data [memread32_phys $SMPU2_RIDMSKB2]
	puts [format "SMPU2_RIDMSKB2:		%08X" $data]

	set SMPU2_RIDMSKB3 0x3108307C
	set data [memread32_phys $SMPU2_RIDMSKB3]
	puts [format "SMPU2_RIDMSKB3:		%08X" $data]

	set SMPU2_RIDMSKB4 0x31083094
	set data [memread32_phys $SMPU2_RIDMSKB4]
	puts [format "SMPU2_RIDMSKB4:		%08X" $data]

	set SMPU2_RIDMSKB5 0x310830AC
	set data [memread32_phys $SMPU2_RIDMSKB5]
	puts [format "SMPU2_RIDMSKB5:		%08X" $data]

	set SMPU2_RIDMSKB6 0x310830C4
	set data [memread32_phys $SMPU2_RIDMSKB6]
	puts [format "SMPU2_RIDMSKB6:		%08X" $data]

	set SMPU2_RIDMSKB7 0x310830DC
	set data [memread32_phys $SMPU2_RIDMSKB7]
	puts [format "SMPU2_RIDMSKB7:		%08X" $data]

	set SMPU2_SECURERCTL0 0x31083820
	set data [memread32_phys $SMPU2_SECURERCTL0]
	puts [format "SMPU2_SECURERCTL0:		%08X" $data]

	set SMPU2_SECURERCTL1 0x31083824
	set data [memread32_phys $SMPU2_SECURERCTL1]
	puts [format "SMPU2_SECURERCTL1:		%08X" $data]

	set SMPU2_SECURERCTL2 0x31083828
	set data [memread32_phys $SMPU2_SECURERCTL2]
	puts [format "SMPU2_SECURERCTL2:		%08X" $data]

	set SMPU2_SECURERCTL3 0x3108382C
	set data [memread32_phys $SMPU2_SECURERCTL3]
	puts [format "SMPU2_SECURERCTL3:		%08X" $data]

	set SMPU2_SECURERCTL4 0x31083830
	set data [memread32_phys $SMPU2_SECURERCTL4]
	puts [format "SMPU2_SECURERCTL4:		%08X" $data]

	set SMPU2_SECURERCTL5 0x31083834
	set data [memread32_phys $SMPU2_SECURERCTL5]
	puts [format "SMPU2_SECURERCTL5:		%08X" $data]

	set SMPU2_SECURERCTL6 0x31083838
	set data [memread32_phys $SMPU2_SECURERCTL6]
	puts [format "SMPU2_SECURERCTL6:		%08X" $data]

	set SMPU2_SECURERCTL7 0x3108383C
	set data [memread32_phys $SMPU2_SECURERCTL7]
	puts [format "SMPU2_SECURERCTL7:		%08X" $data]

}

proc show_SMPU4 {} {
	set SMPU4_CTL 0x31085000
	set data [memread32_phys $SMPU4_CTL]
	puts [format "SMPU4_CTL:		%08X" $data]

	set SMPU4_STAT 0x31085004
	set data [memread32_phys $SMPU4_STAT]
	puts [format "SMPU4_STAT:		%08X" $data]

	set SMPU4_IADDR 0x31085008
	set data [memread32_phys $SMPU4_IADDR]
	puts [format "SMPU4_IADDR:		%08X" $data]

	set SMPU4_IDTLS 0x3108500C
	set data [memread32_phys $SMPU4_IDTLS]
	puts [format "SMPU4_IDTLS:		%08X" $data]

	set SMPU4_BADDR 0x31085010
	set data [memread32_phys $SMPU4_BADDR]
	puts [format "SMPU4_BADDR:		%08X" $data]

	set SMPU4_BDTLS 0x31085014
	set data [memread32_phys $SMPU4_BDTLS]
	puts [format "SMPU4_BDTLS:		%08X" $data]

	set SMPU4_REVID 0x31085220
	set data [memread32_phys $SMPU4_REVID]
	puts [format "SMPU4_REVID:		%08X" $data]

	set SMPU4_SECURECTL 0x31085800
	set data [memread32_phys $SMPU4_SECURECTL]
	puts [format "SMPU4_SECURECTL:		%08X" $data]

	set SMPU4_EXACADD0 0x310851A0
	set data [memread32_phys $SMPU4_EXACADD0]
	puts [format "SMPU4_EXACADD0:		%08X" $data]

	set SMPU4_EXACADD1 0x310851A8
	set data [memread32_phys $SMPU4_EXACADD1]
	puts [format "SMPU4_EXACADD1:		%08X" $data]

	set SMPU4_EXACADD2 0x310851B0
	set data [memread32_phys $SMPU4_EXACADD2]
	puts [format "SMPU4_EXACADD2:		%08X" $data]

	set SMPU4_EXACSTAT0 0x310851A4
	set data [memread32_phys $SMPU4_EXACSTAT0]
	puts [format "SMPU4_EXACSTAT0:		%08X" $data]

	set SMPU4_EXACSTAT1 0x310851AC
	set data [memread32_phys $SMPU4_EXACSTAT1]
	puts [format "SMPU4_EXACSTAT1:		%08X" $data]

	set SMPU4_EXACSTAT2 0x310851B4
	set data [memread32_phys $SMPU4_EXACSTAT2]
	puts [format "SMPU4_EXACSTAT2:		%08X" $data]

	set SMPU4_RCTL0 0x31085020
	set data [memread32_phys $SMPU4_RCTL0]
	puts [format "SMPU4_RCTL0:		%08X" $data]

	set SMPU4_RCTL1 0x31085038
	set data [memread32_phys $SMPU4_RCTL1]
	puts [format "SMPU4_RCTL1:		%08X" $data]

	set SMPU4_RCTL2 0x31085050
	set data [memread32_phys $SMPU4_RCTL2]
	puts [format "SMPU4_RCTL2:		%08X" $data]

	set SMPU4_RCTL3 0x31085068
	set data [memread32_phys $SMPU4_RCTL3]
	puts [format "SMPU4_RCTL3:		%08X" $data]

	set SMPU4_RCTL4 0x31085080
	set data [memread32_phys $SMPU4_RCTL4]
	puts [format "SMPU4_RCTL4:		%08X" $data]

	set SMPU4_RCTL5 0x31085098
	set data [memread32_phys $SMPU4_RCTL5]
	puts [format "SMPU4_RCTL5:		%08X" $data]

	set SMPU4_RCTL6 0x310850B0
	set data [memread32_phys $SMPU4_RCTL6]
	puts [format "SMPU4_RCTL6:		%08X" $data]

	set SMPU4_RCTL7 0x310850C8
	set data [memread32_phys $SMPU4_RCTL7]
	puts [format "SMPU4_RCTL7:		%08X" $data]

	set SMPU4_RADDR0 0x31085024
	set data [memread32_phys $SMPU4_RADDR0]
	puts [format "SMPU4_RADDR0:		%08X" $data]

	set SMPU4_RADDR1 0x3108503C
	set data [memread32_phys $SMPU4_RADDR1]
	puts [format "SMPU4_RADDR1:		%08X" $data]

	set SMPU4_RADDR2 0x31085054
	set data [memread32_phys $SMPU4_RADDR2]
	puts [format "SMPU4_RADDR2:		%08X" $data]

	set SMPU4_RADDR3 0x3108506C
	set data [memread32_phys $SMPU4_RADDR3]
	puts [format "SMPU4_RADDR3:		%08X" $data]

	set SMPU4_RADDR4 0x31085084
	set data [memread32_phys $SMPU4_RADDR4]
	puts [format "SMPU4_RADDR4:		%08X" $data]

	set SMPU4_RADDR5 0x3108509C
	set data [memread32_phys $SMPU4_RADDR5]
	puts [format "SMPU4_RADDR5:		%08X" $data]

	set SMPU4_RADDR6 0x310850B4
	set data [memread32_phys $SMPU4_RADDR6]
	puts [format "SMPU4_RADDR6:		%08X" $data]

	set SMPU4_RADDR7 0x310850CC
	set data [memread32_phys $SMPU4_RADDR7]
	puts [format "SMPU4_RADDR7:		%08X" $data]

	set SMPU4_RIDA0 0x31085028
	set data [memread32_phys $SMPU4_RIDA0]
	puts [format "SMPU4_RIDA0:		%08X" $data]

	set SMPU4_RIDA1 0x31085040
	set data [memread32_phys $SMPU4_RIDA1]
	puts [format "SMPU4_RIDA1:		%08X" $data]

	set SMPU4_RIDA2 0x31085058
	set data [memread32_phys $SMPU4_RIDA2]
	puts [format "SMPU4_RIDA2:		%08X" $data]

	set SMPU4_RIDA3 0x31085070
	set data [memread32_phys $SMPU4_RIDA3]
	puts [format "SMPU4_RIDA3:		%08X" $data]

	set SMPU4_RIDA4 0x31085088
	set data [memread32_phys $SMPU4_RIDA4]
	puts [format "SMPU4_RIDA4:		%08X" $data]

	set SMPU4_RIDA5 0x310850A0
	set data [memread32_phys $SMPU4_RIDA5]
	puts [format "SMPU4_RIDA5:		%08X" $data]

	set SMPU4_RIDA6 0x310850B8
	set data [memread32_phys $SMPU4_RIDA6]
	puts [format "SMPU4_RIDA6:		%08X" $data]

	set SMPU4_RIDA7 0x310850D0
	set data [memread32_phys $SMPU4_RIDA7]
	puts [format "SMPU4_RIDA7:		%08X" $data]

	set SMPU4_RIDMSKA0 0x3108502C
	set data [memread32_phys $SMPU4_RIDMSKA0]
	puts [format "SMPU4_RIDMSKA0:		%08X" $data]

	set SMPU4_RIDMSKA1 0x31085044
	set data [memread32_phys $SMPU4_RIDMSKA1]
	puts [format "SMPU4_RIDMSKA1:		%08X" $data]

	set SMPU4_RIDMSKA2 0x3108505C
	set data [memread32_phys $SMPU4_RIDMSKA2]
	puts [format "SMPU4_RIDMSKA2:		%08X" $data]

	set SMPU4_RIDMSKA3 0x31085074
	set data [memread32_phys $SMPU4_RIDMSKA3]
	puts [format "SMPU4_RIDMSKA3:		%08X" $data]

	set SMPU4_RIDMSKA4 0x3108508C
	set data [memread32_phys $SMPU4_RIDMSKA4]
	puts [format "SMPU4_RIDMSKA4:		%08X" $data]

	set SMPU4_RIDMSKA5 0x310850A4
	set data [memread32_phys $SMPU4_RIDMSKA5]
	puts [format "SMPU4_RIDMSKA5:		%08X" $data]

	set SMPU4_RIDMSKA6 0x310850BC
	set data [memread32_phys $SMPU4_RIDMSKA6]
	puts [format "SMPU4_RIDMSKA6:		%08X" $data]

	set SMPU4_RIDMSKA7 0x310850D4
	set data [memread32_phys $SMPU4_RIDMSKA7]
	puts [format "SMPU4_RIDMSKA7:		%08X" $data]

	set SMPU4_RIDB0 0x31085030
	set data [memread32_phys $SMPU4_RIDB0]
	puts [format "SMPU4_RIDB0:		%08X" $data]

	set SMPU4_RIDB1 0x31085048
	set data [memread32_phys $SMPU4_RIDB1]
	puts [format "SMPU4_RIDB1:		%08X" $data]

	set SMPU4_RIDB2 0x31085060
	set data [memread32_phys $SMPU4_RIDB2]
	puts [format "SMPU4_RIDB2:		%08X" $data]

	set SMPU4_RIDB3 0x31085078
	set data [memread32_phys $SMPU4_RIDB3]
	puts [format "SMPU4_RIDB3:		%08X" $data]

	set SMPU4_RIDB4 0x31085090
	set data [memread32_phys $SMPU4_RIDB4]
	puts [format "SMPU4_RIDB4:		%08X" $data]

	set SMPU4_RIDB5 0x310850A8
	set data [memread32_phys $SMPU4_RIDB5]
	puts [format "SMPU4_RIDB5:		%08X" $data]

	set SMPU4_RIDB6 0x310850C0
	set data [memread32_phys $SMPU4_RIDB6]
	puts [format "SMPU4_RIDB6:		%08X" $data]

	set SMPU4_RIDB7 0x310850D8
	set data [memread32_phys $SMPU4_RIDB7]
	puts [format "SMPU4_RIDB7:		%08X" $data]

	set SMPU4_RIDMSKB0 0x31085034
	set data [memread32_phys $SMPU4_RIDMSKB0]
	puts [format "SMPU4_RIDMSKB0:		%08X" $data]

	set SMPU4_RIDMSKB1 0x3108504C
	set data [memread32_phys $SMPU4_RIDMSKB1]
	puts [format "SMPU4_RIDMSKB1:		%08X" $data]

	set SMPU4_RIDMSKB2 0x31085064
	set data [memread32_phys $SMPU4_RIDMSKB2]
	puts [format "SMPU4_RIDMSKB2:		%08X" $data]

	set SMPU4_RIDMSKB3 0x3108507C
	set data [memread32_phys $SMPU4_RIDMSKB3]
	puts [format "SMPU4_RIDMSKB3:		%08X" $data]

	set SMPU4_RIDMSKB4 0x31085094
	set data [memread32_phys $SMPU4_RIDMSKB4]
	puts [format "SMPU4_RIDMSKB4:		%08X" $data]

	set SMPU4_RIDMSKB5 0x310850AC
	set data [memread32_phys $SMPU4_RIDMSKB5]
	puts [format "SMPU4_RIDMSKB5:		%08X" $data]

	set SMPU4_RIDMSKB6 0x310850C4
	set data [memread32_phys $SMPU4_RIDMSKB6]
	puts [format "SMPU4_RIDMSKB6:		%08X" $data]

	set SMPU4_RIDMSKB7 0x310850DC
	set data [memread32_phys $SMPU4_RIDMSKB7]
	puts [format "SMPU4_RIDMSKB7:		%08X" $data]

	set SMPU4_SECURERCTL0 0x31085820
	set data [memread32_phys $SMPU4_SECURERCTL0]
	puts [format "SMPU4_SECURERCTL0:		%08X" $data]

	set SMPU4_SECURERCTL1 0x31085824
	set data [memread32_phys $SMPU4_SECURERCTL1]
	puts [format "SMPU4_SECURERCTL1:		%08X" $data]

	set SMPU4_SECURERCTL2 0x31085828
	set data [memread32_phys $SMPU4_SECURERCTL2]
	puts [format "SMPU4_SECURERCTL2:		%08X" $data]

	set SMPU4_SECURERCTL3 0x3108582C
	set data [memread32_phys $SMPU4_SECURERCTL3]
	puts [format "SMPU4_SECURERCTL3:		%08X" $data]

	set SMPU4_SECURERCTL4 0x31085830
	set data [memread32_phys $SMPU4_SECURERCTL4]
	puts [format "SMPU4_SECURERCTL4:		%08X" $data]

	set SMPU4_SECURERCTL5 0x31085834
	set data [memread32_phys $SMPU4_SECURERCTL5]
	puts [format "SMPU4_SECURERCTL5:		%08X" $data]

	set SMPU4_SECURERCTL6 0x31085838
	set data [memread32_phys $SMPU4_SECURERCTL6]
	puts [format "SMPU4_SECURERCTL6:		%08X" $data]

	set SMPU4_SECURERCTL7 0x3108583C
	set data [memread32_phys $SMPU4_SECURERCTL7]
	puts [format "SMPU4_SECURERCTL7:		%08X" $data]

}

proc show_SMPU3 {} {
	set SMPU3_CTL 0x31084000
	set data [memread32_phys $SMPU3_CTL]
	puts [format "SMPU3_CTL:		%08X" $data]

	set SMPU3_STAT 0x31084004
	set data [memread32_phys $SMPU3_STAT]
	puts [format "SMPU3_STAT:		%08X" $data]

	set SMPU3_IADDR 0x31084008
	set data [memread32_phys $SMPU3_IADDR]
	puts [format "SMPU3_IADDR:		%08X" $data]

	set SMPU3_IDTLS 0x3108400C
	set data [memread32_phys $SMPU3_IDTLS]
	puts [format "SMPU3_IDTLS:		%08X" $data]

	set SMPU3_BADDR 0x31084010
	set data [memread32_phys $SMPU3_BADDR]
	puts [format "SMPU3_BADDR:		%08X" $data]

	set SMPU3_BDTLS 0x31084014
	set data [memread32_phys $SMPU3_BDTLS]
	puts [format "SMPU3_BDTLS:		%08X" $data]

	set SMPU3_REVID 0x31084220
	set data [memread32_phys $SMPU3_REVID]
	puts [format "SMPU3_REVID:		%08X" $data]

	set SMPU3_SECURECTL 0x31084800
	set data [memread32_phys $SMPU3_SECURECTL]
	puts [format "SMPU3_SECURECTL:		%08X" $data]

	set SMPU3_RCTL0 0x31084020
	set data [memread32_phys $SMPU3_RCTL0]
	puts [format "SMPU3_RCTL0:		%08X" $data]

	set SMPU3_RCTL1 0x31084038
	set data [memread32_phys $SMPU3_RCTL1]
	puts [format "SMPU3_RCTL1:		%08X" $data]

	set SMPU3_RCTL2 0x31084050
	set data [memread32_phys $SMPU3_RCTL2]
	puts [format "SMPU3_RCTL2:		%08X" $data]

	set SMPU3_RCTL3 0x31084068
	set data [memread32_phys $SMPU3_RCTL3]
	puts [format "SMPU3_RCTL3:		%08X" $data]

	set SMPU3_RCTL4 0x31084080
	set data [memread32_phys $SMPU3_RCTL4]
	puts [format "SMPU3_RCTL4:		%08X" $data]

	set SMPU3_RCTL5 0x31084098
	set data [memread32_phys $SMPU3_RCTL5]
	puts [format "SMPU3_RCTL5:		%08X" $data]

	set SMPU3_RCTL6 0x310840B0
	set data [memread32_phys $SMPU3_RCTL6]
	puts [format "SMPU3_RCTL6:		%08X" $data]

	set SMPU3_RCTL7 0x310840C8
	set data [memread32_phys $SMPU3_RCTL7]
	puts [format "SMPU3_RCTL7:		%08X" $data]

	set SMPU3_RADDR0 0x31084024
	set data [memread32_phys $SMPU3_RADDR0]
	puts [format "SMPU3_RADDR0:		%08X" $data]

	set SMPU3_RADDR1 0x3108403C
	set data [memread32_phys $SMPU3_RADDR1]
	puts [format "SMPU3_RADDR1:		%08X" $data]

	set SMPU3_RADDR2 0x31084054
	set data [memread32_phys $SMPU3_RADDR2]
	puts [format "SMPU3_RADDR2:		%08X" $data]

	set SMPU3_RADDR3 0x3108406C
	set data [memread32_phys $SMPU3_RADDR3]
	puts [format "SMPU3_RADDR3:		%08X" $data]

	set SMPU3_RADDR4 0x31084084
	set data [memread32_phys $SMPU3_RADDR4]
	puts [format "SMPU3_RADDR4:		%08X" $data]

	set SMPU3_RADDR5 0x3108409C
	set data [memread32_phys $SMPU3_RADDR5]
	puts [format "SMPU3_RADDR5:		%08X" $data]

	set SMPU3_RADDR6 0x310840B4
	set data [memread32_phys $SMPU3_RADDR6]
	puts [format "SMPU3_RADDR6:		%08X" $data]

	set SMPU3_RADDR7 0x310840CC
	set data [memread32_phys $SMPU3_RADDR7]
	puts [format "SMPU3_RADDR7:		%08X" $data]

	set SMPU3_RIDA0 0x31084028
	set data [memread32_phys $SMPU3_RIDA0]
	puts [format "SMPU3_RIDA0:		%08X" $data]

	set SMPU3_RIDA1 0x31084040
	set data [memread32_phys $SMPU3_RIDA1]
	puts [format "SMPU3_RIDA1:		%08X" $data]

	set SMPU3_RIDA2 0x31084058
	set data [memread32_phys $SMPU3_RIDA2]
	puts [format "SMPU3_RIDA2:		%08X" $data]

	set SMPU3_RIDA3 0x31084070
	set data [memread32_phys $SMPU3_RIDA3]
	puts [format "SMPU3_RIDA3:		%08X" $data]

	set SMPU3_RIDA4 0x31084088
	set data [memread32_phys $SMPU3_RIDA4]
	puts [format "SMPU3_RIDA4:		%08X" $data]

	set SMPU3_RIDA5 0x310840A0
	set data [memread32_phys $SMPU3_RIDA5]
	puts [format "SMPU3_RIDA5:		%08X" $data]

	set SMPU3_RIDA6 0x310840B8
	set data [memread32_phys $SMPU3_RIDA6]
	puts [format "SMPU3_RIDA6:		%08X" $data]

	set SMPU3_RIDA7 0x310840D0
	set data [memread32_phys $SMPU3_RIDA7]
	puts [format "SMPU3_RIDA7:		%08X" $data]

	set SMPU3_RIDMSKA0 0x3108402C
	set data [memread32_phys $SMPU3_RIDMSKA0]
	puts [format "SMPU3_RIDMSKA0:		%08X" $data]

	set SMPU3_RIDMSKA1 0x31084044
	set data [memread32_phys $SMPU3_RIDMSKA1]
	puts [format "SMPU3_RIDMSKA1:		%08X" $data]

	set SMPU3_RIDMSKA2 0x3108405C
	set data [memread32_phys $SMPU3_RIDMSKA2]
	puts [format "SMPU3_RIDMSKA2:		%08X" $data]

	set SMPU3_RIDMSKA3 0x31084074
	set data [memread32_phys $SMPU3_RIDMSKA3]
	puts [format "SMPU3_RIDMSKA3:		%08X" $data]

	set SMPU3_RIDMSKA4 0x3108408C
	set data [memread32_phys $SMPU3_RIDMSKA4]
	puts [format "SMPU3_RIDMSKA4:		%08X" $data]

	set SMPU3_RIDMSKA5 0x310840A4
	set data [memread32_phys $SMPU3_RIDMSKA5]
	puts [format "SMPU3_RIDMSKA5:		%08X" $data]

	set SMPU3_RIDMSKA6 0x310840BC
	set data [memread32_phys $SMPU3_RIDMSKA6]
	puts [format "SMPU3_RIDMSKA6:		%08X" $data]

	set SMPU3_RIDMSKA7 0x310840D4
	set data [memread32_phys $SMPU3_RIDMSKA7]
	puts [format "SMPU3_RIDMSKA7:		%08X" $data]

	set SMPU3_RIDB0 0x31084030
	set data [memread32_phys $SMPU3_RIDB0]
	puts [format "SMPU3_RIDB0:		%08X" $data]

	set SMPU3_RIDB1 0x31084048
	set data [memread32_phys $SMPU3_RIDB1]
	puts [format "SMPU3_RIDB1:		%08X" $data]

	set SMPU3_RIDB2 0x31084060
	set data [memread32_phys $SMPU3_RIDB2]
	puts [format "SMPU3_RIDB2:		%08X" $data]

	set SMPU3_RIDB3 0x31084078
	set data [memread32_phys $SMPU3_RIDB3]
	puts [format "SMPU3_RIDB3:		%08X" $data]

	set SMPU3_RIDB4 0x31084090
	set data [memread32_phys $SMPU3_RIDB4]
	puts [format "SMPU3_RIDB4:		%08X" $data]

	set SMPU3_RIDB5 0x310840A8
	set data [memread32_phys $SMPU3_RIDB5]
	puts [format "SMPU3_RIDB5:		%08X" $data]

	set SMPU3_RIDB6 0x310840C0
	set data [memread32_phys $SMPU3_RIDB6]
	puts [format "SMPU3_RIDB6:		%08X" $data]

	set SMPU3_RIDB7 0x310840D8
	set data [memread32_phys $SMPU3_RIDB7]
	puts [format "SMPU3_RIDB7:		%08X" $data]

	set SMPU3_RIDMSKB0 0x31084034
	set data [memread32_phys $SMPU3_RIDMSKB0]
	puts [format "SMPU3_RIDMSKB0:		%08X" $data]

	set SMPU3_RIDMSKB1 0x3108404C
	set data [memread32_phys $SMPU3_RIDMSKB1]
	puts [format "SMPU3_RIDMSKB1:		%08X" $data]

	set SMPU3_RIDMSKB2 0x31084064
	set data [memread32_phys $SMPU3_RIDMSKB2]
	puts [format "SMPU3_RIDMSKB2:		%08X" $data]

	set SMPU3_RIDMSKB3 0x3108407C
	set data [memread32_phys $SMPU3_RIDMSKB3]
	puts [format "SMPU3_RIDMSKB3:		%08X" $data]

	set SMPU3_RIDMSKB4 0x31084094
	set data [memread32_phys $SMPU3_RIDMSKB4]
	puts [format "SMPU3_RIDMSKB4:		%08X" $data]

	set SMPU3_RIDMSKB5 0x310840AC
	set data [memread32_phys $SMPU3_RIDMSKB5]
	puts [format "SMPU3_RIDMSKB5:		%08X" $data]

	set SMPU3_RIDMSKB6 0x310840C4
	set data [memread32_phys $SMPU3_RIDMSKB6]
	puts [format "SMPU3_RIDMSKB6:		%08X" $data]

	set SMPU3_RIDMSKB7 0x310840DC
	set data [memread32_phys $SMPU3_RIDMSKB7]
	puts [format "SMPU3_RIDMSKB7:		%08X" $data]

	set SMPU3_SECURERCTL0 0x31084820
	set data [memread32_phys $SMPU3_SECURERCTL0]
	puts [format "SMPU3_SECURERCTL0:		%08X" $data]

	set SMPU3_SECURERCTL1 0x31084824
	set data [memread32_phys $SMPU3_SECURERCTL1]
	puts [format "SMPU3_SECURERCTL1:		%08X" $data]

	set SMPU3_SECURERCTL2 0x31084828
	set data [memread32_phys $SMPU3_SECURERCTL2]
	puts [format "SMPU3_SECURERCTL2:		%08X" $data]

	set SMPU3_SECURERCTL3 0x3108482C
	set data [memread32_phys $SMPU3_SECURERCTL3]
	puts [format "SMPU3_SECURERCTL3:		%08X" $data]

	set SMPU3_SECURERCTL4 0x31084830
	set data [memread32_phys $SMPU3_SECURERCTL4]
	puts [format "SMPU3_SECURERCTL4:		%08X" $data]

	set SMPU3_SECURERCTL5 0x31084834
	set data [memread32_phys $SMPU3_SECURERCTL5]
	puts [format "SMPU3_SECURERCTL5:		%08X" $data]

	set SMPU3_SECURERCTL6 0x31084838
	set data [memread32_phys $SMPU3_SECURERCTL6]
	puts [format "SMPU3_SECURERCTL6:		%08X" $data]

	set SMPU3_SECURERCTL7 0x3108483C
	set data [memread32_phys $SMPU3_SECURERCTL7]
	puts [format "SMPU3_SECURERCTL7:		%08X" $data]

}

proc show_SMPU5 {} {
	set SMPU5_CTL 0x31086000
	set data [memread32_phys $SMPU5_CTL]
	puts [format "SMPU5_CTL:		%08X" $data]

	set SMPU5_STAT 0x31086004
	set data [memread32_phys $SMPU5_STAT]
	puts [format "SMPU5_STAT:		%08X" $data]

	set SMPU5_IADDR 0x31086008
	set data [memread32_phys $SMPU5_IADDR]
	puts [format "SMPU5_IADDR:		%08X" $data]

	set SMPU5_IDTLS 0x3108600C
	set data [memread32_phys $SMPU5_IDTLS]
	puts [format "SMPU5_IDTLS:		%08X" $data]

	set SMPU5_BADDR 0x31086010
	set data [memread32_phys $SMPU5_BADDR]
	puts [format "SMPU5_BADDR:		%08X" $data]

	set SMPU5_BDTLS 0x31086014
	set data [memread32_phys $SMPU5_BDTLS]
	puts [format "SMPU5_BDTLS:		%08X" $data]

	set SMPU5_REVID 0x31086220
	set data [memread32_phys $SMPU5_REVID]
	puts [format "SMPU5_REVID:		%08X" $data]

	set SMPU5_SECURECTL 0x31086800
	set data [memread32_phys $SMPU5_SECURECTL]
	puts [format "SMPU5_SECURECTL:		%08X" $data]

	set SMPU5_RCTL0 0x31086020
	set data [memread32_phys $SMPU5_RCTL0]
	puts [format "SMPU5_RCTL0:		%08X" $data]

	set SMPU5_RCTL1 0x31086038
	set data [memread32_phys $SMPU5_RCTL1]
	puts [format "SMPU5_RCTL1:		%08X" $data]

	set SMPU5_RCTL2 0x31086050
	set data [memread32_phys $SMPU5_RCTL2]
	puts [format "SMPU5_RCTL2:		%08X" $data]

	set SMPU5_RCTL3 0x31086068
	set data [memread32_phys $SMPU5_RCTL3]
	puts [format "SMPU5_RCTL3:		%08X" $data]

	set SMPU5_RCTL4 0x31086080
	set data [memread32_phys $SMPU5_RCTL4]
	puts [format "SMPU5_RCTL4:		%08X" $data]

	set SMPU5_RCTL5 0x31086098
	set data [memread32_phys $SMPU5_RCTL5]
	puts [format "SMPU5_RCTL5:		%08X" $data]

	set SMPU5_RCTL6 0x310860B0
	set data [memread32_phys $SMPU5_RCTL6]
	puts [format "SMPU5_RCTL6:		%08X" $data]

	set SMPU5_RCTL7 0x310860C8
	set data [memread32_phys $SMPU5_RCTL7]
	puts [format "SMPU5_RCTL7:		%08X" $data]

	set SMPU5_RADDR0 0x31086024
	set data [memread32_phys $SMPU5_RADDR0]
	puts [format "SMPU5_RADDR0:		%08X" $data]

	set SMPU5_RADDR1 0x3108603C
	set data [memread32_phys $SMPU5_RADDR1]
	puts [format "SMPU5_RADDR1:		%08X" $data]

	set SMPU5_RADDR2 0x31086054
	set data [memread32_phys $SMPU5_RADDR2]
	puts [format "SMPU5_RADDR2:		%08X" $data]

	set SMPU5_RADDR3 0x3108606C
	set data [memread32_phys $SMPU5_RADDR3]
	puts [format "SMPU5_RADDR3:		%08X" $data]

	set SMPU5_RADDR4 0x31086084
	set data [memread32_phys $SMPU5_RADDR4]
	puts [format "SMPU5_RADDR4:		%08X" $data]

	set SMPU5_RADDR5 0x3108609C
	set data [memread32_phys $SMPU5_RADDR5]
	puts [format "SMPU5_RADDR5:		%08X" $data]

	set SMPU5_RADDR6 0x310860B4
	set data [memread32_phys $SMPU5_RADDR6]
	puts [format "SMPU5_RADDR6:		%08X" $data]

	set SMPU5_RADDR7 0x310860CC
	set data [memread32_phys $SMPU5_RADDR7]
	puts [format "SMPU5_RADDR7:		%08X" $data]

	set SMPU5_RIDA0 0x31086028
	set data [memread32_phys $SMPU5_RIDA0]
	puts [format "SMPU5_RIDA0:		%08X" $data]

	set SMPU5_RIDA1 0x31086040
	set data [memread32_phys $SMPU5_RIDA1]
	puts [format "SMPU5_RIDA1:		%08X" $data]

	set SMPU5_RIDA2 0x31086058
	set data [memread32_phys $SMPU5_RIDA2]
	puts [format "SMPU5_RIDA2:		%08X" $data]

	set SMPU5_RIDA3 0x31086070
	set data [memread32_phys $SMPU5_RIDA3]
	puts [format "SMPU5_RIDA3:		%08X" $data]

	set SMPU5_RIDA4 0x31086088
	set data [memread32_phys $SMPU5_RIDA4]
	puts [format "SMPU5_RIDA4:		%08X" $data]

	set SMPU5_RIDA5 0x310860A0
	set data [memread32_phys $SMPU5_RIDA5]
	puts [format "SMPU5_RIDA5:		%08X" $data]

	set SMPU5_RIDA6 0x310860B8
	set data [memread32_phys $SMPU5_RIDA6]
	puts [format "SMPU5_RIDA6:		%08X" $data]

	set SMPU5_RIDA7 0x310860D0
	set data [memread32_phys $SMPU5_RIDA7]
	puts [format "SMPU5_RIDA7:		%08X" $data]

	set SMPU5_RIDMSKA0 0x3108602C
	set data [memread32_phys $SMPU5_RIDMSKA0]
	puts [format "SMPU5_RIDMSKA0:		%08X" $data]

	set SMPU5_RIDMSKA1 0x31086044
	set data [memread32_phys $SMPU5_RIDMSKA1]
	puts [format "SMPU5_RIDMSKA1:		%08X" $data]

	set SMPU5_RIDMSKA2 0x3108605C
	set data [memread32_phys $SMPU5_RIDMSKA2]
	puts [format "SMPU5_RIDMSKA2:		%08X" $data]

	set SMPU5_RIDMSKA3 0x31086074
	set data [memread32_phys $SMPU5_RIDMSKA3]
	puts [format "SMPU5_RIDMSKA3:		%08X" $data]

	set SMPU5_RIDMSKA4 0x3108608C
	set data [memread32_phys $SMPU5_RIDMSKA4]
	puts [format "SMPU5_RIDMSKA4:		%08X" $data]

	set SMPU5_RIDMSKA5 0x310860A4
	set data [memread32_phys $SMPU5_RIDMSKA5]
	puts [format "SMPU5_RIDMSKA5:		%08X" $data]

	set SMPU5_RIDMSKA6 0x310860BC
	set data [memread32_phys $SMPU5_RIDMSKA6]
	puts [format "SMPU5_RIDMSKA6:		%08X" $data]

	set SMPU5_RIDMSKA7 0x310860D4
	set data [memread32_phys $SMPU5_RIDMSKA7]
	puts [format "SMPU5_RIDMSKA7:		%08X" $data]

	set SMPU5_RIDB0 0x31086030
	set data [memread32_phys $SMPU5_RIDB0]
	puts [format "SMPU5_RIDB0:		%08X" $data]

	set SMPU5_RIDB1 0x31086048
	set data [memread32_phys $SMPU5_RIDB1]
	puts [format "SMPU5_RIDB1:		%08X" $data]

	set SMPU5_RIDB2 0x31086060
	set data [memread32_phys $SMPU5_RIDB2]
	puts [format "SMPU5_RIDB2:		%08X" $data]

	set SMPU5_RIDB3 0x31086078
	set data [memread32_phys $SMPU5_RIDB3]
	puts [format "SMPU5_RIDB3:		%08X" $data]

	set SMPU5_RIDB4 0x31086090
	set data [memread32_phys $SMPU5_RIDB4]
	puts [format "SMPU5_RIDB4:		%08X" $data]

	set SMPU5_RIDB5 0x310860A8
	set data [memread32_phys $SMPU5_RIDB5]
	puts [format "SMPU5_RIDB5:		%08X" $data]

	set SMPU5_RIDB6 0x310860C0
	set data [memread32_phys $SMPU5_RIDB6]
	puts [format "SMPU5_RIDB6:		%08X" $data]

	set SMPU5_RIDB7 0x310860D8
	set data [memread32_phys $SMPU5_RIDB7]
	puts [format "SMPU5_RIDB7:		%08X" $data]

	set SMPU5_RIDMSKB0 0x31086034
	set data [memread32_phys $SMPU5_RIDMSKB0]
	puts [format "SMPU5_RIDMSKB0:		%08X" $data]

	set SMPU5_RIDMSKB1 0x3108604C
	set data [memread32_phys $SMPU5_RIDMSKB1]
	puts [format "SMPU5_RIDMSKB1:		%08X" $data]

	set SMPU5_RIDMSKB2 0x31086064
	set data [memread32_phys $SMPU5_RIDMSKB2]
	puts [format "SMPU5_RIDMSKB2:		%08X" $data]

	set SMPU5_RIDMSKB3 0x3108607C
	set data [memread32_phys $SMPU5_RIDMSKB3]
	puts [format "SMPU5_RIDMSKB3:		%08X" $data]

	set SMPU5_RIDMSKB4 0x31086094
	set data [memread32_phys $SMPU5_RIDMSKB4]
	puts [format "SMPU5_RIDMSKB4:		%08X" $data]

	set SMPU5_RIDMSKB5 0x310860AC
	set data [memread32_phys $SMPU5_RIDMSKB5]
	puts [format "SMPU5_RIDMSKB5:		%08X" $data]

	set SMPU5_RIDMSKB6 0x310860C4
	set data [memread32_phys $SMPU5_RIDMSKB6]
	puts [format "SMPU5_RIDMSKB6:		%08X" $data]

	set SMPU5_RIDMSKB7 0x310860DC
	set data [memread32_phys $SMPU5_RIDMSKB7]
	puts [format "SMPU5_RIDMSKB7:		%08X" $data]

	set SMPU5_SECURERCTL0 0x31086820
	set data [memread32_phys $SMPU5_SECURERCTL0]
	puts [format "SMPU5_SECURERCTL0:		%08X" $data]

	set SMPU5_SECURERCTL1 0x31086824
	set data [memread32_phys $SMPU5_SECURERCTL1]
	puts [format "SMPU5_SECURERCTL1:		%08X" $data]

	set SMPU5_SECURERCTL2 0x31086828
	set data [memread32_phys $SMPU5_SECURERCTL2]
	puts [format "SMPU5_SECURERCTL2:		%08X" $data]

	set SMPU5_SECURERCTL3 0x3108682C
	set data [memread32_phys $SMPU5_SECURERCTL3]
	puts [format "SMPU5_SECURERCTL3:		%08X" $data]

	set SMPU5_SECURERCTL4 0x31086830
	set data [memread32_phys $SMPU5_SECURERCTL4]
	puts [format "SMPU5_SECURERCTL4:		%08X" $data]

	set SMPU5_SECURERCTL5 0x31086834
	set data [memread32_phys $SMPU5_SECURERCTL5]
	puts [format "SMPU5_SECURERCTL5:		%08X" $data]

	set SMPU5_SECURERCTL6 0x31086838
	set data [memread32_phys $SMPU5_SECURERCTL6]
	puts [format "SMPU5_SECURERCTL6:		%08X" $data]

	set SMPU5_SECURERCTL7 0x3108683C
	set data [memread32_phys $SMPU5_SECURERCTL7]
	puts [format "SMPU5_SECURERCTL7:		%08X" $data]

}

proc show_SMPU6 {} {
	set SMPU6_CTL 0x31087000
	set data [memread32_phys $SMPU6_CTL]
	puts [format "SMPU6_CTL:		%08X" $data]

	set SMPU6_STAT 0x31087004
	set data [memread32_phys $SMPU6_STAT]
	puts [format "SMPU6_STAT:		%08X" $data]

	set SMPU6_IADDR 0x31087008
	set data [memread32_phys $SMPU6_IADDR]
	puts [format "SMPU6_IADDR:		%08X" $data]

	set SMPU6_IDTLS 0x3108700C
	set data [memread32_phys $SMPU6_IDTLS]
	puts [format "SMPU6_IDTLS:		%08X" $data]

	set SMPU6_BADDR 0x31087010
	set data [memread32_phys $SMPU6_BADDR]
	puts [format "SMPU6_BADDR:		%08X" $data]

	set SMPU6_BDTLS 0x31087014
	set data [memread32_phys $SMPU6_BDTLS]
	puts [format "SMPU6_BDTLS:		%08X" $data]

	set SMPU6_REVID 0x31087220
	set data [memread32_phys $SMPU6_REVID]
	puts [format "SMPU6_REVID:		%08X" $data]

	set SMPU6_SECURECTL 0x31087800
	set data [memread32_phys $SMPU6_SECURECTL]
	puts [format "SMPU6_SECURECTL:		%08X" $data]

	set SMPU6_RCTL0 0x31087020
	set data [memread32_phys $SMPU6_RCTL0]
	puts [format "SMPU6_RCTL0:		%08X" $data]

	set SMPU6_RCTL1 0x31087038
	set data [memread32_phys $SMPU6_RCTL1]
	puts [format "SMPU6_RCTL1:		%08X" $data]

	set SMPU6_RCTL2 0x31087050
	set data [memread32_phys $SMPU6_RCTL2]
	puts [format "SMPU6_RCTL2:		%08X" $data]

	set SMPU6_RCTL3 0x31087068
	set data [memread32_phys $SMPU6_RCTL3]
	puts [format "SMPU6_RCTL3:		%08X" $data]

	set SMPU6_RCTL4 0x31087080
	set data [memread32_phys $SMPU6_RCTL4]
	puts [format "SMPU6_RCTL4:		%08X" $data]

	set SMPU6_RCTL5 0x31087098
	set data [memread32_phys $SMPU6_RCTL5]
	puts [format "SMPU6_RCTL5:		%08X" $data]

	set SMPU6_RCTL6 0x310870B0
	set data [memread32_phys $SMPU6_RCTL6]
	puts [format "SMPU6_RCTL6:		%08X" $data]

	set SMPU6_RCTL7 0x310870C8
	set data [memread32_phys $SMPU6_RCTL7]
	puts [format "SMPU6_RCTL7:		%08X" $data]

	set SMPU6_RADDR0 0x31087024
	set data [memread32_phys $SMPU6_RADDR0]
	puts [format "SMPU6_RADDR0:		%08X" $data]

	set SMPU6_RADDR1 0x3108703C
	set data [memread32_phys $SMPU6_RADDR1]
	puts [format "SMPU6_RADDR1:		%08X" $data]

	set SMPU6_RADDR2 0x31087054
	set data [memread32_phys $SMPU6_RADDR2]
	puts [format "SMPU6_RADDR2:		%08X" $data]

	set SMPU6_RADDR3 0x3108706C
	set data [memread32_phys $SMPU6_RADDR3]
	puts [format "SMPU6_RADDR3:		%08X" $data]

	set SMPU6_RADDR4 0x31087084
	set data [memread32_phys $SMPU6_RADDR4]
	puts [format "SMPU6_RADDR4:		%08X" $data]

	set SMPU6_RADDR5 0x3108709C
	set data [memread32_phys $SMPU6_RADDR5]
	puts [format "SMPU6_RADDR5:		%08X" $data]

	set SMPU6_RADDR6 0x310870B4
	set data [memread32_phys $SMPU6_RADDR6]
	puts [format "SMPU6_RADDR6:		%08X" $data]

	set SMPU6_RADDR7 0x310870CC
	set data [memread32_phys $SMPU6_RADDR7]
	puts [format "SMPU6_RADDR7:		%08X" $data]

	set SMPU6_RIDA0 0x31087028
	set data [memread32_phys $SMPU6_RIDA0]
	puts [format "SMPU6_RIDA0:		%08X" $data]

	set SMPU6_RIDA1 0x31087040
	set data [memread32_phys $SMPU6_RIDA1]
	puts [format "SMPU6_RIDA1:		%08X" $data]

	set SMPU6_RIDA2 0x31087058
	set data [memread32_phys $SMPU6_RIDA2]
	puts [format "SMPU6_RIDA2:		%08X" $data]

	set SMPU6_RIDA3 0x31087070
	set data [memread32_phys $SMPU6_RIDA3]
	puts [format "SMPU6_RIDA3:		%08X" $data]

	set SMPU6_RIDA4 0x31087088
	set data [memread32_phys $SMPU6_RIDA4]
	puts [format "SMPU6_RIDA4:		%08X" $data]

	set SMPU6_RIDA5 0x310870A0
	set data [memread32_phys $SMPU6_RIDA5]
	puts [format "SMPU6_RIDA5:		%08X" $data]

	set SMPU6_RIDA6 0x310870B8
	set data [memread32_phys $SMPU6_RIDA6]
	puts [format "SMPU6_RIDA6:		%08X" $data]

	set SMPU6_RIDA7 0x310870D0
	set data [memread32_phys $SMPU6_RIDA7]
	puts [format "SMPU6_RIDA7:		%08X" $data]

	set SMPU6_RIDMSKA0 0x3108702C
	set data [memread32_phys $SMPU6_RIDMSKA0]
	puts [format "SMPU6_RIDMSKA0:		%08X" $data]

	set SMPU6_RIDMSKA1 0x31087044
	set data [memread32_phys $SMPU6_RIDMSKA1]
	puts [format "SMPU6_RIDMSKA1:		%08X" $data]

	set SMPU6_RIDMSKA2 0x3108705C
	set data [memread32_phys $SMPU6_RIDMSKA2]
	puts [format "SMPU6_RIDMSKA2:		%08X" $data]

	set SMPU6_RIDMSKA3 0x31087074
	set data [memread32_phys $SMPU6_RIDMSKA3]
	puts [format "SMPU6_RIDMSKA3:		%08X" $data]

	set SMPU6_RIDMSKA4 0x3108708C
	set data [memread32_phys $SMPU6_RIDMSKA4]
	puts [format "SMPU6_RIDMSKA4:		%08X" $data]

	set SMPU6_RIDMSKA5 0x310870A4
	set data [memread32_phys $SMPU6_RIDMSKA5]
	puts [format "SMPU6_RIDMSKA5:		%08X" $data]

	set SMPU6_RIDMSKA6 0x310870BC
	set data [memread32_phys $SMPU6_RIDMSKA6]
	puts [format "SMPU6_RIDMSKA6:		%08X" $data]

	set SMPU6_RIDMSKA7 0x310870D4
	set data [memread32_phys $SMPU6_RIDMSKA7]
	puts [format "SMPU6_RIDMSKA7:		%08X" $data]

	set SMPU6_RIDB0 0x31087030
	set data [memread32_phys $SMPU6_RIDB0]
	puts [format "SMPU6_RIDB0:		%08X" $data]

	set SMPU6_RIDB1 0x31087048
	set data [memread32_phys $SMPU6_RIDB1]
	puts [format "SMPU6_RIDB1:		%08X" $data]

	set SMPU6_RIDB2 0x31087060
	set data [memread32_phys $SMPU6_RIDB2]
	puts [format "SMPU6_RIDB2:		%08X" $data]

	set SMPU6_RIDB3 0x31087078
	set data [memread32_phys $SMPU6_RIDB3]
	puts [format "SMPU6_RIDB3:		%08X" $data]

	set SMPU6_RIDB4 0x31087090
	set data [memread32_phys $SMPU6_RIDB4]
	puts [format "SMPU6_RIDB4:		%08X" $data]

	set SMPU6_RIDB5 0x310870A8
	set data [memread32_phys $SMPU6_RIDB5]
	puts [format "SMPU6_RIDB5:		%08X" $data]

	set SMPU6_RIDB6 0x310870C0
	set data [memread32_phys $SMPU6_RIDB6]
	puts [format "SMPU6_RIDB6:		%08X" $data]

	set SMPU6_RIDB7 0x310870D8
	set data [memread32_phys $SMPU6_RIDB7]
	puts [format "SMPU6_RIDB7:		%08X" $data]

	set SMPU6_RIDMSKB0 0x31087034
	set data [memread32_phys $SMPU6_RIDMSKB0]
	puts [format "SMPU6_RIDMSKB0:		%08X" $data]

	set SMPU6_RIDMSKB1 0x3108704C
	set data [memread32_phys $SMPU6_RIDMSKB1]
	puts [format "SMPU6_RIDMSKB1:		%08X" $data]

	set SMPU6_RIDMSKB2 0x31087064
	set data [memread32_phys $SMPU6_RIDMSKB2]
	puts [format "SMPU6_RIDMSKB2:		%08X" $data]

	set SMPU6_RIDMSKB3 0x3108707C
	set data [memread32_phys $SMPU6_RIDMSKB3]
	puts [format "SMPU6_RIDMSKB3:		%08X" $data]

	set SMPU6_RIDMSKB4 0x31087094
	set data [memread32_phys $SMPU6_RIDMSKB4]
	puts [format "SMPU6_RIDMSKB4:		%08X" $data]

	set SMPU6_RIDMSKB5 0x310870AC
	set data [memread32_phys $SMPU6_RIDMSKB5]
	puts [format "SMPU6_RIDMSKB5:		%08X" $data]

	set SMPU6_RIDMSKB6 0x310870C4
	set data [memread32_phys $SMPU6_RIDMSKB6]
	puts [format "SMPU6_RIDMSKB6:		%08X" $data]

	set SMPU6_RIDMSKB7 0x310870DC
	set data [memread32_phys $SMPU6_RIDMSKB7]
	puts [format "SMPU6_RIDMSKB7:		%08X" $data]

	set SMPU6_SECURERCTL0 0x31087820
	set data [memread32_phys $SMPU6_SECURERCTL0]
	puts [format "SMPU6_SECURERCTL0:		%08X" $data]

	set SMPU6_SECURERCTL1 0x31087824
	set data [memread32_phys $SMPU6_SECURERCTL1]
	puts [format "SMPU6_SECURERCTL1:		%08X" $data]

	set SMPU6_SECURERCTL2 0x31087828
	set data [memread32_phys $SMPU6_SECURERCTL2]
	puts [format "SMPU6_SECURERCTL2:		%08X" $data]

	set SMPU6_SECURERCTL3 0x3108782C
	set data [memread32_phys $SMPU6_SECURERCTL3]
	puts [format "SMPU6_SECURERCTL3:		%08X" $data]

	set SMPU6_SECURERCTL4 0x31087830
	set data [memread32_phys $SMPU6_SECURERCTL4]
	puts [format "SMPU6_SECURERCTL4:		%08X" $data]

	set SMPU6_SECURERCTL5 0x31087834
	set data [memread32_phys $SMPU6_SECURERCTL5]
	puts [format "SMPU6_SECURERCTL5:		%08X" $data]

	set SMPU6_SECURERCTL6 0x31087838
	set data [memread32_phys $SMPU6_SECURERCTL6]
	puts [format "SMPU6_SECURERCTL6:		%08X" $data]

	set SMPU6_SECURERCTL7 0x3108783C
	set data [memread32_phys $SMPU6_SECURERCTL7]
	puts [format "SMPU6_SECURERCTL7:		%08X" $data]

}

proc show_SEC0 {} {
	set SEC0_CCTL1 0x31089440
	set data [memread32_phys $SEC0_CCTL1]
	puts [format "SEC0_CCTL1:		%08X" $data]

	set SEC0_CCTL2 0x31089480
	set data [memread32_phys $SEC0_CCTL2]
	puts [format "SEC0_CCTL2:		%08X" $data]

	set SEC0_CSTAT1 0x31089444
	set data [memread32_phys $SEC0_CSTAT1]
	puts [format "SEC0_CSTAT1:		%08X" $data]

	set SEC0_CSTAT2 0x31089484
	set data [memread32_phys $SEC0_CSTAT2]
	puts [format "SEC0_CSTAT2:		%08X" $data]

	set SEC0_CPND1 0x31089448
	set data [memread32_phys $SEC0_CPND1]
	puts [format "SEC0_CPND1:		%08X" $data]

	set SEC0_CPND2 0x31089488
	set data [memread32_phys $SEC0_CPND2]
	puts [format "SEC0_CPND2:		%08X" $data]

	set SEC0_CACT1 0x3108944C
	set data [memread32_phys $SEC0_CACT1]
	puts [format "SEC0_CACT1:		%08X" $data]

	set SEC0_CACT2 0x3108948C
	set data [memread32_phys $SEC0_CACT2]
	puts [format "SEC0_CACT2:		%08X" $data]

	set SEC0_CPMSK1 0x31089450
	set data [memread32_phys $SEC0_CPMSK1]
	puts [format "SEC0_CPMSK1:		%08X" $data]

	set SEC0_CPMSK2 0x31089490
	set data [memread32_phys $SEC0_CPMSK2]
	puts [format "SEC0_CPMSK2:		%08X" $data]

	set SEC0_CGMSK1 0x31089454
	set data [memread32_phys $SEC0_CGMSK1]
	puts [format "SEC0_CGMSK1:		%08X" $data]

	set SEC0_CGMSK2 0x31089494
	set data [memread32_phys $SEC0_CGMSK2]
	puts [format "SEC0_CGMSK2:		%08X" $data]

	set SEC0_CPLVL1 0x31089458
	set data [memread32_phys $SEC0_CPLVL1]
	puts [format "SEC0_CPLVL1:		%08X" $data]

	set SEC0_CPLVL2 0x31089498
	set data [memread32_phys $SEC0_CPLVL2]
	puts [format "SEC0_CPLVL2:		%08X" $data]

	set SEC0_CSID1 0x3108945C
	set data [memread32_phys $SEC0_CSID1]
	puts [format "SEC0_CSID1:		%08X" $data]

	set SEC0_CSID2 0x3108949C
	set data [memread32_phys $SEC0_CSID2]
	puts [format "SEC0_CSID2:		%08X" $data]

	set SEC0_SCTL0 0x31089800
	set data [memread32_phys $SEC0_SCTL0]
	puts [format "SEC0_SCTL0:		%08X" $data]

	set SEC0_SCTL1 0x31089808
	set data [memread32_phys $SEC0_SCTL1]
	puts [format "SEC0_SCTL1:		%08X" $data]

	set SEC0_SCTL2 0x31089810
	set data [memread32_phys $SEC0_SCTL2]
	puts [format "SEC0_SCTL2:		%08X" $data]

	set SEC0_SCTL3 0x31089818
	set data [memread32_phys $SEC0_SCTL3]
	puts [format "SEC0_SCTL3:		%08X" $data]

	set SEC0_SCTL4 0x31089820
	set data [memread32_phys $SEC0_SCTL4]
	puts [format "SEC0_SCTL4:		%08X" $data]

	set SEC0_SCTL5 0x31089828
	set data [memread32_phys $SEC0_SCTL5]
	puts [format "SEC0_SCTL5:		%08X" $data]

	set SEC0_SCTL6 0x31089830
	set data [memread32_phys $SEC0_SCTL6]
	puts [format "SEC0_SCTL6:		%08X" $data]

	set SEC0_SCTL7 0x31089838
	set data [memread32_phys $SEC0_SCTL7]
	puts [format "SEC0_SCTL7:		%08X" $data]

	set SEC0_SCTL8 0x31089840
	set data [memread32_phys $SEC0_SCTL8]
	puts [format "SEC0_SCTL8:		%08X" $data]

	set SEC0_SCTL9 0x31089848
	set data [memread32_phys $SEC0_SCTL9]
	puts [format "SEC0_SCTL9:		%08X" $data]

	set SEC0_SCTL10 0x31089850
	set data [memread32_phys $SEC0_SCTL10]
	puts [format "SEC0_SCTL10:		%08X" $data]

	set SEC0_SCTL11 0x31089858
	set data [memread32_phys $SEC0_SCTL11]
	puts [format "SEC0_SCTL11:		%08X" $data]

	set SEC0_SCTL12 0x31089860
	set data [memread32_phys $SEC0_SCTL12]
	puts [format "SEC0_SCTL12:		%08X" $data]

	set SEC0_SCTL13 0x31089868
	set data [memread32_phys $SEC0_SCTL13]
	puts [format "SEC0_SCTL13:		%08X" $data]

	set SEC0_SCTL14 0x31089870
	set data [memread32_phys $SEC0_SCTL14]
	puts [format "SEC0_SCTL14:		%08X" $data]

	set SEC0_SCTL15 0x31089878
	set data [memread32_phys $SEC0_SCTL15]
	puts [format "SEC0_SCTL15:		%08X" $data]

	set SEC0_SCTL16 0x31089880
	set data [memread32_phys $SEC0_SCTL16]
	puts [format "SEC0_SCTL16:		%08X" $data]

	set SEC0_SCTL17 0x31089888
	set data [memread32_phys $SEC0_SCTL17]
	puts [format "SEC0_SCTL17:		%08X" $data]

	set SEC0_SCTL18 0x31089890
	set data [memread32_phys $SEC0_SCTL18]
	puts [format "SEC0_SCTL18:		%08X" $data]

	set SEC0_SCTL19 0x31089898
	set data [memread32_phys $SEC0_SCTL19]
	puts [format "SEC0_SCTL19:		%08X" $data]

	set SEC0_SCTL20 0x310898A0
	set data [memread32_phys $SEC0_SCTL20]
	puts [format "SEC0_SCTL20:		%08X" $data]

	set SEC0_SCTL21 0x310898A8
	set data [memread32_phys $SEC0_SCTL21]
	puts [format "SEC0_SCTL21:		%08X" $data]

	set SEC0_SCTL22 0x310898B0
	set data [memread32_phys $SEC0_SCTL22]
	puts [format "SEC0_SCTL22:		%08X" $data]

	set SEC0_SCTL23 0x310898B8
	set data [memread32_phys $SEC0_SCTL23]
	puts [format "SEC0_SCTL23:		%08X" $data]

	set SEC0_SCTL24 0x310898C0
	set data [memread32_phys $SEC0_SCTL24]
	puts [format "SEC0_SCTL24:		%08X" $data]

	set SEC0_SCTL25 0x310898C8
	set data [memread32_phys $SEC0_SCTL25]
	puts [format "SEC0_SCTL25:		%08X" $data]

	set SEC0_SCTL26 0x310898D0
	set data [memread32_phys $SEC0_SCTL26]
	puts [format "SEC0_SCTL26:		%08X" $data]

	set SEC0_SCTL27 0x310898D8
	set data [memread32_phys $SEC0_SCTL27]
	puts [format "SEC0_SCTL27:		%08X" $data]

	set SEC0_SCTL28 0x310898E0
	set data [memread32_phys $SEC0_SCTL28]
	puts [format "SEC0_SCTL28:		%08X" $data]

	set SEC0_SCTL29 0x310898E8
	set data [memread32_phys $SEC0_SCTL29]
	puts [format "SEC0_SCTL29:		%08X" $data]

	set SEC0_SCTL30 0x310898F0
	set data [memread32_phys $SEC0_SCTL30]
	puts [format "SEC0_SCTL30:		%08X" $data]

	set SEC0_SCTL31 0x310898F8
	set data [memread32_phys $SEC0_SCTL31]
	puts [format "SEC0_SCTL31:		%08X" $data]

	set SEC0_SCTL32 0x31089900
	set data [memread32_phys $SEC0_SCTL32]
	puts [format "SEC0_SCTL32:		%08X" $data]

	set SEC0_SCTL33 0x31089908
	set data [memread32_phys $SEC0_SCTL33]
	puts [format "SEC0_SCTL33:		%08X" $data]

	set SEC0_SCTL34 0x31089910
	set data [memread32_phys $SEC0_SCTL34]
	puts [format "SEC0_SCTL34:		%08X" $data]

	set SEC0_SCTL35 0x31089918
	set data [memread32_phys $SEC0_SCTL35]
	puts [format "SEC0_SCTL35:		%08X" $data]

	set SEC0_SCTL36 0x31089920
	set data [memread32_phys $SEC0_SCTL36]
	puts [format "SEC0_SCTL36:		%08X" $data]

	set SEC0_SCTL37 0x31089928
	set data [memread32_phys $SEC0_SCTL37]
	puts [format "SEC0_SCTL37:		%08X" $data]

	set SEC0_SCTL38 0x31089930
	set data [memread32_phys $SEC0_SCTL38]
	puts [format "SEC0_SCTL38:		%08X" $data]

	set SEC0_SCTL39 0x31089938
	set data [memread32_phys $SEC0_SCTL39]
	puts [format "SEC0_SCTL39:		%08X" $data]

	set SEC0_SCTL40 0x31089940
	set data [memread32_phys $SEC0_SCTL40]
	puts [format "SEC0_SCTL40:		%08X" $data]

	set SEC0_SCTL41 0x31089948
	set data [memread32_phys $SEC0_SCTL41]
	puts [format "SEC0_SCTL41:		%08X" $data]

	set SEC0_SCTL42 0x31089950
	set data [memread32_phys $SEC0_SCTL42]
	puts [format "SEC0_SCTL42:		%08X" $data]

	set SEC0_SCTL43 0x31089958
	set data [memread32_phys $SEC0_SCTL43]
	puts [format "SEC0_SCTL43:		%08X" $data]

	set SEC0_SCTL44 0x31089960
	set data [memread32_phys $SEC0_SCTL44]
	puts [format "SEC0_SCTL44:		%08X" $data]

	set SEC0_SCTL45 0x31089968
	set data [memread32_phys $SEC0_SCTL45]
	puts [format "SEC0_SCTL45:		%08X" $data]

	set SEC0_SCTL46 0x31089970
	set data [memread32_phys $SEC0_SCTL46]
	puts [format "SEC0_SCTL46:		%08X" $data]

	set SEC0_SCTL47 0x31089978
	set data [memread32_phys $SEC0_SCTL47]
	puts [format "SEC0_SCTL47:		%08X" $data]

	set SEC0_SCTL48 0x31089980
	set data [memread32_phys $SEC0_SCTL48]
	puts [format "SEC0_SCTL48:		%08X" $data]

	set SEC0_SCTL49 0x31089988
	set data [memread32_phys $SEC0_SCTL49]
	puts [format "SEC0_SCTL49:		%08X" $data]

	set SEC0_SCTL50 0x31089990
	set data [memread32_phys $SEC0_SCTL50]
	puts [format "SEC0_SCTL50:		%08X" $data]

	set SEC0_SCTL51 0x31089998
	set data [memread32_phys $SEC0_SCTL51]
	puts [format "SEC0_SCTL51:		%08X" $data]

	set SEC0_SCTL52 0x310899A0
	set data [memread32_phys $SEC0_SCTL52]
	puts [format "SEC0_SCTL52:		%08X" $data]

	set SEC0_SCTL53 0x310899A8
	set data [memread32_phys $SEC0_SCTL53]
	puts [format "SEC0_SCTL53:		%08X" $data]

	set SEC0_SCTL54 0x310899B0
	set data [memread32_phys $SEC0_SCTL54]
	puts [format "SEC0_SCTL54:		%08X" $data]

	set SEC0_SCTL55 0x310899B8
	set data [memread32_phys $SEC0_SCTL55]
	puts [format "SEC0_SCTL55:		%08X" $data]

	set SEC0_SCTL56 0x310899C0
	set data [memread32_phys $SEC0_SCTL56]
	puts [format "SEC0_SCTL56:		%08X" $data]

	set SEC0_SCTL57 0x310899C8
	set data [memread32_phys $SEC0_SCTL57]
	puts [format "SEC0_SCTL57:		%08X" $data]

	set SEC0_SCTL58 0x310899D0
	set data [memread32_phys $SEC0_SCTL58]
	puts [format "SEC0_SCTL58:		%08X" $data]

	set SEC0_SCTL59 0x310899D8
	set data [memread32_phys $SEC0_SCTL59]
	puts [format "SEC0_SCTL59:		%08X" $data]

	set SEC0_SCTL60 0x310899E0
	set data [memread32_phys $SEC0_SCTL60]
	puts [format "SEC0_SCTL60:		%08X" $data]

	set SEC0_SCTL61 0x310899E8
	set data [memread32_phys $SEC0_SCTL61]
	puts [format "SEC0_SCTL61:		%08X" $data]

	set SEC0_SCTL62 0x310899F0
	set data [memread32_phys $SEC0_SCTL62]
	puts [format "SEC0_SCTL62:		%08X" $data]

	set SEC0_SCTL63 0x310899F8
	set data [memread32_phys $SEC0_SCTL63]
	puts [format "SEC0_SCTL63:		%08X" $data]

	set SEC0_SCTL64 0x31089A00
	set data [memread32_phys $SEC0_SCTL64]
	puts [format "SEC0_SCTL64:		%08X" $data]

	set SEC0_SCTL65 0x31089A08
	set data [memread32_phys $SEC0_SCTL65]
	puts [format "SEC0_SCTL65:		%08X" $data]

	set SEC0_SCTL66 0x31089A10
	set data [memread32_phys $SEC0_SCTL66]
	puts [format "SEC0_SCTL66:		%08X" $data]

	set SEC0_SCTL67 0x31089A18
	set data [memread32_phys $SEC0_SCTL67]
	puts [format "SEC0_SCTL67:		%08X" $data]

	set SEC0_SCTL68 0x31089A20
	set data [memread32_phys $SEC0_SCTL68]
	puts [format "SEC0_SCTL68:		%08X" $data]

	set SEC0_SCTL69 0x31089A28
	set data [memread32_phys $SEC0_SCTL69]
	puts [format "SEC0_SCTL69:		%08X" $data]

	set SEC0_SCTL70 0x31089A30
	set data [memread32_phys $SEC0_SCTL70]
	puts [format "SEC0_SCTL70:		%08X" $data]

	set SEC0_SCTL71 0x31089A38
	set data [memread32_phys $SEC0_SCTL71]
	puts [format "SEC0_SCTL71:		%08X" $data]

	set SEC0_SCTL72 0x31089A40
	set data [memread32_phys $SEC0_SCTL72]
	puts [format "SEC0_SCTL72:		%08X" $data]

	set SEC0_SCTL73 0x31089A48
	set data [memread32_phys $SEC0_SCTL73]
	puts [format "SEC0_SCTL73:		%08X" $data]

	set SEC0_SCTL74 0x31089A50
	set data [memread32_phys $SEC0_SCTL74]
	puts [format "SEC0_SCTL74:		%08X" $data]

	set SEC0_SCTL75 0x31089A58
	set data [memread32_phys $SEC0_SCTL75]
	puts [format "SEC0_SCTL75:		%08X" $data]

	set SEC0_SCTL76 0x31089A60
	set data [memread32_phys $SEC0_SCTL76]
	puts [format "SEC0_SCTL76:		%08X" $data]

	set SEC0_SCTL77 0x31089A68
	set data [memread32_phys $SEC0_SCTL77]
	puts [format "SEC0_SCTL77:		%08X" $data]

	set SEC0_SCTL78 0x31089A70
	set data [memread32_phys $SEC0_SCTL78]
	puts [format "SEC0_SCTL78:		%08X" $data]

	set SEC0_SCTL79 0x31089A78
	set data [memread32_phys $SEC0_SCTL79]
	puts [format "SEC0_SCTL79:		%08X" $data]

	set SEC0_SCTL80 0x31089A80
	set data [memread32_phys $SEC0_SCTL80]
	puts [format "SEC0_SCTL80:		%08X" $data]

	set SEC0_SCTL81 0x31089A88
	set data [memread32_phys $SEC0_SCTL81]
	puts [format "SEC0_SCTL81:		%08X" $data]

	set SEC0_SCTL82 0x31089A90
	set data [memread32_phys $SEC0_SCTL82]
	puts [format "SEC0_SCTL82:		%08X" $data]

	set SEC0_SCTL83 0x31089A98
	set data [memread32_phys $SEC0_SCTL83]
	puts [format "SEC0_SCTL83:		%08X" $data]

	set SEC0_SCTL84 0x31089AA0
	set data [memread32_phys $SEC0_SCTL84]
	puts [format "SEC0_SCTL84:		%08X" $data]

	set SEC0_SCTL85 0x31089AA8
	set data [memread32_phys $SEC0_SCTL85]
	puts [format "SEC0_SCTL85:		%08X" $data]

	set SEC0_SCTL86 0x31089AB0
	set data [memread32_phys $SEC0_SCTL86]
	puts [format "SEC0_SCTL86:		%08X" $data]

	set SEC0_SCTL87 0x31089AB8
	set data [memread32_phys $SEC0_SCTL87]
	puts [format "SEC0_SCTL87:		%08X" $data]

	set SEC0_SCTL88 0x31089AC0
	set data [memread32_phys $SEC0_SCTL88]
	puts [format "SEC0_SCTL88:		%08X" $data]

	set SEC0_SCTL89 0x31089AC8
	set data [memread32_phys $SEC0_SCTL89]
	puts [format "SEC0_SCTL89:		%08X" $data]

	set SEC0_SCTL90 0x31089AD0
	set data [memread32_phys $SEC0_SCTL90]
	puts [format "SEC0_SCTL90:		%08X" $data]

	set SEC0_SCTL91 0x31089AD8
	set data [memread32_phys $SEC0_SCTL91]
	puts [format "SEC0_SCTL91:		%08X" $data]

	set SEC0_SCTL92 0x31089AE0
	set data [memread32_phys $SEC0_SCTL92]
	puts [format "SEC0_SCTL92:		%08X" $data]

	set SEC0_SCTL93 0x31089AE8
	set data [memread32_phys $SEC0_SCTL93]
	puts [format "SEC0_SCTL93:		%08X" $data]

	set SEC0_SCTL94 0x31089AF0
	set data [memread32_phys $SEC0_SCTL94]
	puts [format "SEC0_SCTL94:		%08X" $data]

	set SEC0_SCTL95 0x31089AF8
	set data [memread32_phys $SEC0_SCTL95]
	puts [format "SEC0_SCTL95:		%08X" $data]

	set SEC0_SCTL96 0x31089B00
	set data [memread32_phys $SEC0_SCTL96]
	puts [format "SEC0_SCTL96:		%08X" $data]

	set SEC0_SCTL97 0x31089B08
	set data [memread32_phys $SEC0_SCTL97]
	puts [format "SEC0_SCTL97:		%08X" $data]

	set SEC0_SCTL98 0x31089B10
	set data [memread32_phys $SEC0_SCTL98]
	puts [format "SEC0_SCTL98:		%08X" $data]

	set SEC0_SCTL99 0x31089B18
	set data [memread32_phys $SEC0_SCTL99]
	puts [format "SEC0_SCTL99:		%08X" $data]

	set SEC0_SCTL100 0x31089B20
	set data [memread32_phys $SEC0_SCTL100]
	puts [format "SEC0_SCTL100:		%08X" $data]

	set SEC0_SCTL101 0x31089B28
	set data [memread32_phys $SEC0_SCTL101]
	puts [format "SEC0_SCTL101:		%08X" $data]

	set SEC0_SCTL102 0x31089B30
	set data [memread32_phys $SEC0_SCTL102]
	puts [format "SEC0_SCTL102:		%08X" $data]

	set SEC0_SCTL103 0x31089B38
	set data [memread32_phys $SEC0_SCTL103]
	puts [format "SEC0_SCTL103:		%08X" $data]

	set SEC0_SCTL104 0x31089B40
	set data [memread32_phys $SEC0_SCTL104]
	puts [format "SEC0_SCTL104:		%08X" $data]

	set SEC0_SCTL105 0x31089B48
	set data [memread32_phys $SEC0_SCTL105]
	puts [format "SEC0_SCTL105:		%08X" $data]

	set SEC0_SCTL106 0x31089B50
	set data [memread32_phys $SEC0_SCTL106]
	puts [format "SEC0_SCTL106:		%08X" $data]

	set SEC0_SCTL107 0x31089B58
	set data [memread32_phys $SEC0_SCTL107]
	puts [format "SEC0_SCTL107:		%08X" $data]

	set SEC0_SCTL108 0x31089B60
	set data [memread32_phys $SEC0_SCTL108]
	puts [format "SEC0_SCTL108:		%08X" $data]

	set SEC0_SCTL109 0x31089B68
	set data [memread32_phys $SEC0_SCTL109]
	puts [format "SEC0_SCTL109:		%08X" $data]

	set SEC0_SCTL110 0x31089B70
	set data [memread32_phys $SEC0_SCTL110]
	puts [format "SEC0_SCTL110:		%08X" $data]

	set SEC0_SCTL111 0x31089B78
	set data [memread32_phys $SEC0_SCTL111]
	puts [format "SEC0_SCTL111:		%08X" $data]

	set SEC0_SCTL112 0x31089B80
	set data [memread32_phys $SEC0_SCTL112]
	puts [format "SEC0_SCTL112:		%08X" $data]

	set SEC0_SCTL113 0x31089B88
	set data [memread32_phys $SEC0_SCTL113]
	puts [format "SEC0_SCTL113:		%08X" $data]

	set SEC0_SCTL114 0x31089B90
	set data [memread32_phys $SEC0_SCTL114]
	puts [format "SEC0_SCTL114:		%08X" $data]

	set SEC0_SCTL115 0x31089B98
	set data [memread32_phys $SEC0_SCTL115]
	puts [format "SEC0_SCTL115:		%08X" $data]

	set SEC0_SCTL116 0x31089BA0
	set data [memread32_phys $SEC0_SCTL116]
	puts [format "SEC0_SCTL116:		%08X" $data]

	set SEC0_SCTL117 0x31089BA8
	set data [memread32_phys $SEC0_SCTL117]
	puts [format "SEC0_SCTL117:		%08X" $data]

	set SEC0_SCTL118 0x31089BB0
	set data [memread32_phys $SEC0_SCTL118]
	puts [format "SEC0_SCTL118:		%08X" $data]

	set SEC0_SCTL119 0x31089BB8
	set data [memread32_phys $SEC0_SCTL119]
	puts [format "SEC0_SCTL119:		%08X" $data]

	set SEC0_SCTL120 0x31089BC0
	set data [memread32_phys $SEC0_SCTL120]
	puts [format "SEC0_SCTL120:		%08X" $data]

	set SEC0_SCTL121 0x31089BC8
	set data [memread32_phys $SEC0_SCTL121]
	puts [format "SEC0_SCTL121:		%08X" $data]

	set SEC0_SCTL122 0x31089BD0
	set data [memread32_phys $SEC0_SCTL122]
	puts [format "SEC0_SCTL122:		%08X" $data]

	set SEC0_SCTL123 0x31089BD8
	set data [memread32_phys $SEC0_SCTL123]
	puts [format "SEC0_SCTL123:		%08X" $data]

	set SEC0_SCTL124 0x31089BE0
	set data [memread32_phys $SEC0_SCTL124]
	puts [format "SEC0_SCTL124:		%08X" $data]

	set SEC0_SCTL125 0x31089BE8
	set data [memread32_phys $SEC0_SCTL125]
	puts [format "SEC0_SCTL125:		%08X" $data]

	set SEC0_SCTL126 0x31089BF0
	set data [memread32_phys $SEC0_SCTL126]
	puts [format "SEC0_SCTL126:		%08X" $data]

	set SEC0_SCTL127 0x31089BF8
	set data [memread32_phys $SEC0_SCTL127]
	puts [format "SEC0_SCTL127:		%08X" $data]

	set SEC0_SCTL128 0x31089C00
	set data [memread32_phys $SEC0_SCTL128]
	puts [format "SEC0_SCTL128:		%08X" $data]

	set SEC0_SCTL129 0x31089C08
	set data [memread32_phys $SEC0_SCTL129]
	puts [format "SEC0_SCTL129:		%08X" $data]

	set SEC0_SCTL130 0x31089C10
	set data [memread32_phys $SEC0_SCTL130]
	puts [format "SEC0_SCTL130:		%08X" $data]

	set SEC0_SCTL131 0x31089C18
	set data [memread32_phys $SEC0_SCTL131]
	puts [format "SEC0_SCTL131:		%08X" $data]

	set SEC0_SCTL132 0x31089C20
	set data [memread32_phys $SEC0_SCTL132]
	puts [format "SEC0_SCTL132:		%08X" $data]

	set SEC0_SCTL133 0x31089C28
	set data [memread32_phys $SEC0_SCTL133]
	puts [format "SEC0_SCTL133:		%08X" $data]

	set SEC0_SCTL134 0x31089C30
	set data [memread32_phys $SEC0_SCTL134]
	puts [format "SEC0_SCTL134:		%08X" $data]

	set SEC0_SCTL135 0x31089C38
	set data [memread32_phys $SEC0_SCTL135]
	puts [format "SEC0_SCTL135:		%08X" $data]

	set SEC0_SCTL136 0x31089C40
	set data [memread32_phys $SEC0_SCTL136]
	puts [format "SEC0_SCTL136:		%08X" $data]

	set SEC0_SCTL137 0x31089C48
	set data [memread32_phys $SEC0_SCTL137]
	puts [format "SEC0_SCTL137:		%08X" $data]

	set SEC0_SCTL138 0x31089C50
	set data [memread32_phys $SEC0_SCTL138]
	puts [format "SEC0_SCTL138:		%08X" $data]

	set SEC0_SCTL139 0x31089C58
	set data [memread32_phys $SEC0_SCTL139]
	puts [format "SEC0_SCTL139:		%08X" $data]

	set SEC0_SCTL140 0x31089C60
	set data [memread32_phys $SEC0_SCTL140]
	puts [format "SEC0_SCTL140:		%08X" $data]

	set SEC0_SCTL141 0x31089C68
	set data [memread32_phys $SEC0_SCTL141]
	puts [format "SEC0_SCTL141:		%08X" $data]

	set SEC0_SCTL142 0x31089C70
	set data [memread32_phys $SEC0_SCTL142]
	puts [format "SEC0_SCTL142:		%08X" $data]

	set SEC0_SCTL143 0x31089C78
	set data [memread32_phys $SEC0_SCTL143]
	puts [format "SEC0_SCTL143:		%08X" $data]

	set SEC0_SCTL144 0x31089C80
	set data [memread32_phys $SEC0_SCTL144]
	puts [format "SEC0_SCTL144:		%08X" $data]

	set SEC0_SCTL145 0x31089C88
	set data [memread32_phys $SEC0_SCTL145]
	puts [format "SEC0_SCTL145:		%08X" $data]

	set SEC0_SCTL146 0x31089C90
	set data [memread32_phys $SEC0_SCTL146]
	puts [format "SEC0_SCTL146:		%08X" $data]

	set SEC0_SCTL147 0x31089C98
	set data [memread32_phys $SEC0_SCTL147]
	puts [format "SEC0_SCTL147:		%08X" $data]

	set SEC0_SCTL148 0x31089CA0
	set data [memread32_phys $SEC0_SCTL148]
	puts [format "SEC0_SCTL148:		%08X" $data]

	set SEC0_SCTL149 0x31089CA8
	set data [memread32_phys $SEC0_SCTL149]
	puts [format "SEC0_SCTL149:		%08X" $data]

	set SEC0_SCTL150 0x31089CB0
	set data [memread32_phys $SEC0_SCTL150]
	puts [format "SEC0_SCTL150:		%08X" $data]

	set SEC0_SCTL151 0x31089CB8
	set data [memread32_phys $SEC0_SCTL151]
	puts [format "SEC0_SCTL151:		%08X" $data]

	set SEC0_SCTL152 0x31089CC0
	set data [memread32_phys $SEC0_SCTL152]
	puts [format "SEC0_SCTL152:		%08X" $data]

	set SEC0_SCTL153 0x31089CC8
	set data [memread32_phys $SEC0_SCTL153]
	puts [format "SEC0_SCTL153:		%08X" $data]

	set SEC0_SCTL154 0x31089CD0
	set data [memread32_phys $SEC0_SCTL154]
	puts [format "SEC0_SCTL154:		%08X" $data]

	set SEC0_SCTL155 0x31089CD8
	set data [memread32_phys $SEC0_SCTL155]
	puts [format "SEC0_SCTL155:		%08X" $data]

	set SEC0_SCTL156 0x31089CE0
	set data [memread32_phys $SEC0_SCTL156]
	puts [format "SEC0_SCTL156:		%08X" $data]

	set SEC0_SCTL157 0x31089CE8
	set data [memread32_phys $SEC0_SCTL157]
	puts [format "SEC0_SCTL157:		%08X" $data]

	set SEC0_SCTL158 0x31089CF0
	set data [memread32_phys $SEC0_SCTL158]
	puts [format "SEC0_SCTL158:		%08X" $data]

	set SEC0_SCTL159 0x31089CF8
	set data [memread32_phys $SEC0_SCTL159]
	puts [format "SEC0_SCTL159:		%08X" $data]

	set SEC0_SCTL160 0x31089D00
	set data [memread32_phys $SEC0_SCTL160]
	puts [format "SEC0_SCTL160:		%08X" $data]

	set SEC0_SCTL161 0x31089D08
	set data [memread32_phys $SEC0_SCTL161]
	puts [format "SEC0_SCTL161:		%08X" $data]

	set SEC0_SCTL162 0x31089D10
	set data [memread32_phys $SEC0_SCTL162]
	puts [format "SEC0_SCTL162:		%08X" $data]

	set SEC0_SCTL163 0x31089D18
	set data [memread32_phys $SEC0_SCTL163]
	puts [format "SEC0_SCTL163:		%08X" $data]

	set SEC0_SCTL164 0x31089D20
	set data [memread32_phys $SEC0_SCTL164]
	puts [format "SEC0_SCTL164:		%08X" $data]

	set SEC0_SCTL165 0x31089D28
	set data [memread32_phys $SEC0_SCTL165]
	puts [format "SEC0_SCTL165:		%08X" $data]

	set SEC0_SCTL166 0x31089D30
	set data [memread32_phys $SEC0_SCTL166]
	puts [format "SEC0_SCTL166:		%08X" $data]

	set SEC0_SCTL167 0x31089D38
	set data [memread32_phys $SEC0_SCTL167]
	puts [format "SEC0_SCTL167:		%08X" $data]

	set SEC0_SCTL168 0x31089D40
	set data [memread32_phys $SEC0_SCTL168]
	puts [format "SEC0_SCTL168:		%08X" $data]

	set SEC0_SCTL169 0x31089D48
	set data [memread32_phys $SEC0_SCTL169]
	puts [format "SEC0_SCTL169:		%08X" $data]

	set SEC0_SCTL170 0x31089D50
	set data [memread32_phys $SEC0_SCTL170]
	puts [format "SEC0_SCTL170:		%08X" $data]

	set SEC0_SCTL171 0x31089D58
	set data [memread32_phys $SEC0_SCTL171]
	puts [format "SEC0_SCTL171:		%08X" $data]

	set SEC0_SCTL172 0x31089D60
	set data [memread32_phys $SEC0_SCTL172]
	puts [format "SEC0_SCTL172:		%08X" $data]

	set SEC0_SCTL173 0x31089D68
	set data [memread32_phys $SEC0_SCTL173]
	puts [format "SEC0_SCTL173:		%08X" $data]

	set SEC0_SCTL174 0x31089D70
	set data [memread32_phys $SEC0_SCTL174]
	puts [format "SEC0_SCTL174:		%08X" $data]

	set SEC0_SCTL175 0x31089D78
	set data [memread32_phys $SEC0_SCTL175]
	puts [format "SEC0_SCTL175:		%08X" $data]

	set SEC0_SCTL176 0x31089D80
	set data [memread32_phys $SEC0_SCTL176]
	puts [format "SEC0_SCTL176:		%08X" $data]

	set SEC0_SCTL177 0x31089D88
	set data [memread32_phys $SEC0_SCTL177]
	puts [format "SEC0_SCTL177:		%08X" $data]

	set SEC0_SCTL178 0x31089D90
	set data [memread32_phys $SEC0_SCTL178]
	puts [format "SEC0_SCTL178:		%08X" $data]

	set SEC0_SCTL179 0x31089D98
	set data [memread32_phys $SEC0_SCTL179]
	puts [format "SEC0_SCTL179:		%08X" $data]

	set SEC0_SCTL180 0x31089DA0
	set data [memread32_phys $SEC0_SCTL180]
	puts [format "SEC0_SCTL180:		%08X" $data]

	set SEC0_SCTL181 0x31089DA8
	set data [memread32_phys $SEC0_SCTL181]
	puts [format "SEC0_SCTL181:		%08X" $data]

	set SEC0_SCTL182 0x31089DB0
	set data [memread32_phys $SEC0_SCTL182]
	puts [format "SEC0_SCTL182:		%08X" $data]

	set SEC0_SCTL183 0x31089DB8
	set data [memread32_phys $SEC0_SCTL183]
	puts [format "SEC0_SCTL183:		%08X" $data]

	set SEC0_SCTL184 0x31089DC0
	set data [memread32_phys $SEC0_SCTL184]
	puts [format "SEC0_SCTL184:		%08X" $data]

	set SEC0_SCTL185 0x31089DC8
	set data [memread32_phys $SEC0_SCTL185]
	puts [format "SEC0_SCTL185:		%08X" $data]

	set SEC0_SCTL186 0x31089DD0
	set data [memread32_phys $SEC0_SCTL186]
	puts [format "SEC0_SCTL186:		%08X" $data]

	set SEC0_SCTL187 0x31089DD8
	set data [memread32_phys $SEC0_SCTL187]
	puts [format "SEC0_SCTL187:		%08X" $data]

	set SEC0_SCTL188 0x31089DE0
	set data [memread32_phys $SEC0_SCTL188]
	puts [format "SEC0_SCTL188:		%08X" $data]

	set SEC0_SCTL189 0x31089DE8
	set data [memread32_phys $SEC0_SCTL189]
	puts [format "SEC0_SCTL189:		%08X" $data]

	set SEC0_SCTL190 0x31089DF0
	set data [memread32_phys $SEC0_SCTL190]
	puts [format "SEC0_SCTL190:		%08X" $data]

	set SEC0_SCTL191 0x31089DF8
	set data [memread32_phys $SEC0_SCTL191]
	puts [format "SEC0_SCTL191:		%08X" $data]

	set SEC0_SCTL192 0x31089E00
	set data [memread32_phys $SEC0_SCTL192]
	puts [format "SEC0_SCTL192:		%08X" $data]

	set SEC0_SCTL193 0x31089E08
	set data [memread32_phys $SEC0_SCTL193]
	puts [format "SEC0_SCTL193:		%08X" $data]

	set SEC0_SCTL194 0x31089E10
	set data [memread32_phys $SEC0_SCTL194]
	puts [format "SEC0_SCTL194:		%08X" $data]

	set SEC0_SCTL195 0x31089E18
	set data [memread32_phys $SEC0_SCTL195]
	puts [format "SEC0_SCTL195:		%08X" $data]

	set SEC0_SCTL196 0x31089E20
	set data [memread32_phys $SEC0_SCTL196]
	puts [format "SEC0_SCTL196:		%08X" $data]

	set SEC0_SCTL197 0x31089E28
	set data [memread32_phys $SEC0_SCTL197]
	puts [format "SEC0_SCTL197:		%08X" $data]

	set SEC0_SCTL198 0x31089E30
	set data [memread32_phys $SEC0_SCTL198]
	puts [format "SEC0_SCTL198:		%08X" $data]

	set SEC0_SCTL199 0x31089E38
	set data [memread32_phys $SEC0_SCTL199]
	puts [format "SEC0_SCTL199:		%08X" $data]

	set SEC0_SCTL200 0x31089E40
	set data [memread32_phys $SEC0_SCTL200]
	puts [format "SEC0_SCTL200:		%08X" $data]

	set SEC0_SCTL201 0x31089E48
	set data [memread32_phys $SEC0_SCTL201]
	puts [format "SEC0_SCTL201:		%08X" $data]

	set SEC0_SCTL202 0x31089E50
	set data [memread32_phys $SEC0_SCTL202]
	puts [format "SEC0_SCTL202:		%08X" $data]

	set SEC0_SCTL203 0x31089E58
	set data [memread32_phys $SEC0_SCTL203]
	puts [format "SEC0_SCTL203:		%08X" $data]

	set SEC0_SCTL204 0x31089E60
	set data [memread32_phys $SEC0_SCTL204]
	puts [format "SEC0_SCTL204:		%08X" $data]

	set SEC0_SCTL205 0x31089E68
	set data [memread32_phys $SEC0_SCTL205]
	puts [format "SEC0_SCTL205:		%08X" $data]

	set SEC0_SCTL206 0x31089E70
	set data [memread32_phys $SEC0_SCTL206]
	puts [format "SEC0_SCTL206:		%08X" $data]

	set SEC0_SCTL207 0x31089E78
	set data [memread32_phys $SEC0_SCTL207]
	puts [format "SEC0_SCTL207:		%08X" $data]

	set SEC0_SCTL208 0x31089E80
	set data [memread32_phys $SEC0_SCTL208]
	puts [format "SEC0_SCTL208:		%08X" $data]

	set SEC0_SCTL209 0x31089E88
	set data [memread32_phys $SEC0_SCTL209]
	puts [format "SEC0_SCTL209:		%08X" $data]

	set SEC0_SCTL210 0x31089E90
	set data [memread32_phys $SEC0_SCTL210]
	puts [format "SEC0_SCTL210:		%08X" $data]

	set SEC0_SCTL211 0x31089E98
	set data [memread32_phys $SEC0_SCTL211]
	puts [format "SEC0_SCTL211:		%08X" $data]

	set SEC0_SCTL212 0x31089EA0
	set data [memread32_phys $SEC0_SCTL212]
	puts [format "SEC0_SCTL212:		%08X" $data]

	set SEC0_SCTL213 0x31089EA8
	set data [memread32_phys $SEC0_SCTL213]
	puts [format "SEC0_SCTL213:		%08X" $data]

	set SEC0_SCTL214 0x31089EB0
	set data [memread32_phys $SEC0_SCTL214]
	puts [format "SEC0_SCTL214:		%08X" $data]

	set SEC0_SCTL215 0x31089EB8
	set data [memread32_phys $SEC0_SCTL215]
	puts [format "SEC0_SCTL215:		%08X" $data]

	set SEC0_SCTL216 0x31089EC0
	set data [memread32_phys $SEC0_SCTL216]
	puts [format "SEC0_SCTL216:		%08X" $data]

	set SEC0_SCTL217 0x31089EC8
	set data [memread32_phys $SEC0_SCTL217]
	puts [format "SEC0_SCTL217:		%08X" $data]

	set SEC0_SCTL218 0x31089ED0
	set data [memread32_phys $SEC0_SCTL218]
	puts [format "SEC0_SCTL218:		%08X" $data]

	set SEC0_SCTL219 0x31089ED8
	set data [memread32_phys $SEC0_SCTL219]
	puts [format "SEC0_SCTL219:		%08X" $data]

	set SEC0_SCTL220 0x31089EE0
	set data [memread32_phys $SEC0_SCTL220]
	puts [format "SEC0_SCTL220:		%08X" $data]

	set SEC0_SCTL221 0x31089EE8
	set data [memread32_phys $SEC0_SCTL221]
	puts [format "SEC0_SCTL221:		%08X" $data]

	set SEC0_SCTL222 0x31089EF0
	set data [memread32_phys $SEC0_SCTL222]
	puts [format "SEC0_SCTL222:		%08X" $data]

	set SEC0_SCTL223 0x31089EF8
	set data [memread32_phys $SEC0_SCTL223]
	puts [format "SEC0_SCTL223:		%08X" $data]

	set SEC0_SCTL224 0x31089F00
	set data [memread32_phys $SEC0_SCTL224]
	puts [format "SEC0_SCTL224:		%08X" $data]

	set SEC0_SCTL225 0x31089F08
	set data [memread32_phys $SEC0_SCTL225]
	puts [format "SEC0_SCTL225:		%08X" $data]

	set SEC0_SCTL226 0x31089F10
	set data [memread32_phys $SEC0_SCTL226]
	puts [format "SEC0_SCTL226:		%08X" $data]

	set SEC0_SCTL227 0x31089F18
	set data [memread32_phys $SEC0_SCTL227]
	puts [format "SEC0_SCTL227:		%08X" $data]

	set SEC0_SCTL228 0x31089F20
	set data [memread32_phys $SEC0_SCTL228]
	puts [format "SEC0_SCTL228:		%08X" $data]

	set SEC0_SCTL229 0x31089F28
	set data [memread32_phys $SEC0_SCTL229]
	puts [format "SEC0_SCTL229:		%08X" $data]

	set SEC0_SCTL230 0x31089F30
	set data [memread32_phys $SEC0_SCTL230]
	puts [format "SEC0_SCTL230:		%08X" $data]

	set SEC0_SCTL231 0x31089F38
	set data [memread32_phys $SEC0_SCTL231]
	puts [format "SEC0_SCTL231:		%08X" $data]

	set SEC0_SCTL232 0x31089F40
	set data [memread32_phys $SEC0_SCTL232]
	puts [format "SEC0_SCTL232:		%08X" $data]

	set SEC0_SCTL233 0x31089F48
	set data [memread32_phys $SEC0_SCTL233]
	puts [format "SEC0_SCTL233:		%08X" $data]

	set SEC0_SCTL234 0x31089F50
	set data [memread32_phys $SEC0_SCTL234]
	puts [format "SEC0_SCTL234:		%08X" $data]

	set SEC0_SCTL235 0x31089F58
	set data [memread32_phys $SEC0_SCTL235]
	puts [format "SEC0_SCTL235:		%08X" $data]

	set SEC0_SCTL236 0x31089F60
	set data [memread32_phys $SEC0_SCTL236]
	puts [format "SEC0_SCTL236:		%08X" $data]

	set SEC0_SCTL237 0x31089F68
	set data [memread32_phys $SEC0_SCTL237]
	puts [format "SEC0_SCTL237:		%08X" $data]

	set SEC0_SCTL238 0x31089F70
	set data [memread32_phys $SEC0_SCTL238]
	puts [format "SEC0_SCTL238:		%08X" $data]

	set SEC0_SCTL239 0x31089F78
	set data [memread32_phys $SEC0_SCTL239]
	puts [format "SEC0_SCTL239:		%08X" $data]

	set SEC0_SCTL240 0x31089F80
	set data [memread32_phys $SEC0_SCTL240]
	puts [format "SEC0_SCTL240:		%08X" $data]

	set SEC0_SCTL241 0x31089F88
	set data [memread32_phys $SEC0_SCTL241]
	puts [format "SEC0_SCTL241:		%08X" $data]

	set SEC0_SCTL242 0x31089F90
	set data [memread32_phys $SEC0_SCTL242]
	puts [format "SEC0_SCTL242:		%08X" $data]

	set SEC0_SCTL243 0x31089F98
	set data [memread32_phys $SEC0_SCTL243]
	puts [format "SEC0_SCTL243:		%08X" $data]

	set SEC0_SCTL244 0x31089FA0
	set data [memread32_phys $SEC0_SCTL244]
	puts [format "SEC0_SCTL244:		%08X" $data]

	set SEC0_SCTL245 0x31089FA8
	set data [memread32_phys $SEC0_SCTL245]
	puts [format "SEC0_SCTL245:		%08X" $data]

	set SEC0_SCTL246 0x31089FB0
	set data [memread32_phys $SEC0_SCTL246]
	puts [format "SEC0_SCTL246:		%08X" $data]

	set SEC0_SCTL247 0x31089FB8
	set data [memread32_phys $SEC0_SCTL247]
	puts [format "SEC0_SCTL247:		%08X" $data]

	set SEC0_SCTL248 0x31089FC0
	set data [memread32_phys $SEC0_SCTL248]
	puts [format "SEC0_SCTL248:		%08X" $data]

	set SEC0_SCTL249 0x31089FC8
	set data [memread32_phys $SEC0_SCTL249]
	puts [format "SEC0_SCTL249:		%08X" $data]

	set SEC0_SCTL250 0x31089FD0
	set data [memread32_phys $SEC0_SCTL250]
	puts [format "SEC0_SCTL250:		%08X" $data]

	set SEC0_SCTL251 0x31089FD8
	set data [memread32_phys $SEC0_SCTL251]
	puts [format "SEC0_SCTL251:		%08X" $data]

	set SEC0_SCTL252 0x31089FE0
	set data [memread32_phys $SEC0_SCTL252]
	puts [format "SEC0_SCTL252:		%08X" $data]

	set SEC0_SCTL253 0x31089FE8
	set data [memread32_phys $SEC0_SCTL253]
	puts [format "SEC0_SCTL253:		%08X" $data]

	set SEC0_SCTL254 0x31089FF0
	set data [memread32_phys $SEC0_SCTL254]
	puts [format "SEC0_SCTL254:		%08X" $data]

	set SEC0_SCTL255 0x31089FF8
	set data [memread32_phys $SEC0_SCTL255]
	puts [format "SEC0_SCTL255:		%08X" $data]

	set SEC0_SSTAT0 0x31089804
	set data [memread32_phys $SEC0_SSTAT0]
	puts [format "SEC0_SSTAT0:		%08X" $data]

	set SEC0_SSTAT1 0x3108980C
	set data [memread32_phys $SEC0_SSTAT1]
	puts [format "SEC0_SSTAT1:		%08X" $data]

	set SEC0_SSTAT2 0x31089814
	set data [memread32_phys $SEC0_SSTAT2]
	puts [format "SEC0_SSTAT2:		%08X" $data]

	set SEC0_SSTAT3 0x3108981C
	set data [memread32_phys $SEC0_SSTAT3]
	puts [format "SEC0_SSTAT3:		%08X" $data]

	set SEC0_SSTAT4 0x31089824
	set data [memread32_phys $SEC0_SSTAT4]
	puts [format "SEC0_SSTAT4:		%08X" $data]

	set SEC0_SSTAT5 0x3108982C
	set data [memread32_phys $SEC0_SSTAT5]
	puts [format "SEC0_SSTAT5:		%08X" $data]

	set SEC0_SSTAT6 0x31089834
	set data [memread32_phys $SEC0_SSTAT6]
	puts [format "SEC0_SSTAT6:		%08X" $data]

	set SEC0_SSTAT7 0x3108983C
	set data [memread32_phys $SEC0_SSTAT7]
	puts [format "SEC0_SSTAT7:		%08X" $data]

	set SEC0_SSTAT8 0x31089844
	set data [memread32_phys $SEC0_SSTAT8]
	puts [format "SEC0_SSTAT8:		%08X" $data]

	set SEC0_SSTAT9 0x3108984C
	set data [memread32_phys $SEC0_SSTAT9]
	puts [format "SEC0_SSTAT9:		%08X" $data]

	set SEC0_SSTAT10 0x31089854
	set data [memread32_phys $SEC0_SSTAT10]
	puts [format "SEC0_SSTAT10:		%08X" $data]

	set SEC0_SSTAT11 0x3108985C
	set data [memread32_phys $SEC0_SSTAT11]
	puts [format "SEC0_SSTAT11:		%08X" $data]

	set SEC0_SSTAT12 0x31089864
	set data [memread32_phys $SEC0_SSTAT12]
	puts [format "SEC0_SSTAT12:		%08X" $data]

	set SEC0_SSTAT13 0x3108986C
	set data [memread32_phys $SEC0_SSTAT13]
	puts [format "SEC0_SSTAT13:		%08X" $data]

	set SEC0_SSTAT14 0x31089874
	set data [memread32_phys $SEC0_SSTAT14]
	puts [format "SEC0_SSTAT14:		%08X" $data]

	set SEC0_SSTAT15 0x3108987C
	set data [memread32_phys $SEC0_SSTAT15]
	puts [format "SEC0_SSTAT15:		%08X" $data]

	set SEC0_SSTAT16 0x31089884
	set data [memread32_phys $SEC0_SSTAT16]
	puts [format "SEC0_SSTAT16:		%08X" $data]

	set SEC0_SSTAT17 0x3108988C
	set data [memread32_phys $SEC0_SSTAT17]
	puts [format "SEC0_SSTAT17:		%08X" $data]

	set SEC0_SSTAT18 0x31089894
	set data [memread32_phys $SEC0_SSTAT18]
	puts [format "SEC0_SSTAT18:		%08X" $data]

	set SEC0_SSTAT19 0x3108989C
	set data [memread32_phys $SEC0_SSTAT19]
	puts [format "SEC0_SSTAT19:		%08X" $data]

	set SEC0_SSTAT20 0x310898A4
	set data [memread32_phys $SEC0_SSTAT20]
	puts [format "SEC0_SSTAT20:		%08X" $data]

	set SEC0_SSTAT21 0x310898AC
	set data [memread32_phys $SEC0_SSTAT21]
	puts [format "SEC0_SSTAT21:		%08X" $data]

	set SEC0_SSTAT22 0x310898B4
	set data [memread32_phys $SEC0_SSTAT22]
	puts [format "SEC0_SSTAT22:		%08X" $data]

	set SEC0_SSTAT23 0x310898BC
	set data [memread32_phys $SEC0_SSTAT23]
	puts [format "SEC0_SSTAT23:		%08X" $data]

	set SEC0_SSTAT24 0x310898C4
	set data [memread32_phys $SEC0_SSTAT24]
	puts [format "SEC0_SSTAT24:		%08X" $data]

	set SEC0_SSTAT25 0x310898CC
	set data [memread32_phys $SEC0_SSTAT25]
	puts [format "SEC0_SSTAT25:		%08X" $data]

	set SEC0_SSTAT26 0x310898D4
	set data [memread32_phys $SEC0_SSTAT26]
	puts [format "SEC0_SSTAT26:		%08X" $data]

	set SEC0_SSTAT27 0x310898DC
	set data [memread32_phys $SEC0_SSTAT27]
	puts [format "SEC0_SSTAT27:		%08X" $data]

	set SEC0_SSTAT28 0x310898E4
	set data [memread32_phys $SEC0_SSTAT28]
	puts [format "SEC0_SSTAT28:		%08X" $data]

	set SEC0_SSTAT29 0x310898EC
	set data [memread32_phys $SEC0_SSTAT29]
	puts [format "SEC0_SSTAT29:		%08X" $data]

	set SEC0_SSTAT30 0x310898F4
	set data [memread32_phys $SEC0_SSTAT30]
	puts [format "SEC0_SSTAT30:		%08X" $data]

	set SEC0_SSTAT31 0x310898FC
	set data [memread32_phys $SEC0_SSTAT31]
	puts [format "SEC0_SSTAT31:		%08X" $data]

	set SEC0_SSTAT32 0x31089904
	set data [memread32_phys $SEC0_SSTAT32]
	puts [format "SEC0_SSTAT32:		%08X" $data]

	set SEC0_SSTAT33 0x3108990C
	set data [memread32_phys $SEC0_SSTAT33]
	puts [format "SEC0_SSTAT33:		%08X" $data]

	set SEC0_SSTAT34 0x31089914
	set data [memread32_phys $SEC0_SSTAT34]
	puts [format "SEC0_SSTAT34:		%08X" $data]

	set SEC0_SSTAT35 0x3108991C
	set data [memread32_phys $SEC0_SSTAT35]
	puts [format "SEC0_SSTAT35:		%08X" $data]

	set SEC0_SSTAT36 0x31089924
	set data [memread32_phys $SEC0_SSTAT36]
	puts [format "SEC0_SSTAT36:		%08X" $data]

	set SEC0_SSTAT37 0x3108992C
	set data [memread32_phys $SEC0_SSTAT37]
	puts [format "SEC0_SSTAT37:		%08X" $data]

	set SEC0_SSTAT38 0x31089934
	set data [memread32_phys $SEC0_SSTAT38]
	puts [format "SEC0_SSTAT38:		%08X" $data]

	set SEC0_SSTAT39 0x3108993C
	set data [memread32_phys $SEC0_SSTAT39]
	puts [format "SEC0_SSTAT39:		%08X" $data]

	set SEC0_SSTAT40 0x31089944
	set data [memread32_phys $SEC0_SSTAT40]
	puts [format "SEC0_SSTAT40:		%08X" $data]

	set SEC0_SSTAT41 0x3108994C
	set data [memread32_phys $SEC0_SSTAT41]
	puts [format "SEC0_SSTAT41:		%08X" $data]

	set SEC0_SSTAT42 0x31089954
	set data [memread32_phys $SEC0_SSTAT42]
	puts [format "SEC0_SSTAT42:		%08X" $data]

	set SEC0_SSTAT43 0x3108995C
	set data [memread32_phys $SEC0_SSTAT43]
	puts [format "SEC0_SSTAT43:		%08X" $data]

	set SEC0_SSTAT44 0x31089964
	set data [memread32_phys $SEC0_SSTAT44]
	puts [format "SEC0_SSTAT44:		%08X" $data]

	set SEC0_SSTAT45 0x3108996C
	set data [memread32_phys $SEC0_SSTAT45]
	puts [format "SEC0_SSTAT45:		%08X" $data]

	set SEC0_SSTAT46 0x31089974
	set data [memread32_phys $SEC0_SSTAT46]
	puts [format "SEC0_SSTAT46:		%08X" $data]

	set SEC0_SSTAT47 0x3108997C
	set data [memread32_phys $SEC0_SSTAT47]
	puts [format "SEC0_SSTAT47:		%08X" $data]

	set SEC0_SSTAT48 0x31089984
	set data [memread32_phys $SEC0_SSTAT48]
	puts [format "SEC0_SSTAT48:		%08X" $data]

	set SEC0_SSTAT49 0x3108998C
	set data [memread32_phys $SEC0_SSTAT49]
	puts [format "SEC0_SSTAT49:		%08X" $data]

	set SEC0_SSTAT50 0x31089994
	set data [memread32_phys $SEC0_SSTAT50]
	puts [format "SEC0_SSTAT50:		%08X" $data]

	set SEC0_SSTAT51 0x3108999C
	set data [memread32_phys $SEC0_SSTAT51]
	puts [format "SEC0_SSTAT51:		%08X" $data]

	set SEC0_SSTAT52 0x310899A4
	set data [memread32_phys $SEC0_SSTAT52]
	puts [format "SEC0_SSTAT52:		%08X" $data]

	set SEC0_SSTAT53 0x310899AC
	set data [memread32_phys $SEC0_SSTAT53]
	puts [format "SEC0_SSTAT53:		%08X" $data]

	set SEC0_SSTAT54 0x310899B4
	set data [memread32_phys $SEC0_SSTAT54]
	puts [format "SEC0_SSTAT54:		%08X" $data]

	set SEC0_SSTAT55 0x310899BC
	set data [memread32_phys $SEC0_SSTAT55]
	puts [format "SEC0_SSTAT55:		%08X" $data]

	set SEC0_SSTAT56 0x310899C4
	set data [memread32_phys $SEC0_SSTAT56]
	puts [format "SEC0_SSTAT56:		%08X" $data]

	set SEC0_SSTAT57 0x310899CC
	set data [memread32_phys $SEC0_SSTAT57]
	puts [format "SEC0_SSTAT57:		%08X" $data]

	set SEC0_SSTAT58 0x310899D4
	set data [memread32_phys $SEC0_SSTAT58]
	puts [format "SEC0_SSTAT58:		%08X" $data]

	set SEC0_SSTAT59 0x310899DC
	set data [memread32_phys $SEC0_SSTAT59]
	puts [format "SEC0_SSTAT59:		%08X" $data]

	set SEC0_SSTAT60 0x310899E4
	set data [memread32_phys $SEC0_SSTAT60]
	puts [format "SEC0_SSTAT60:		%08X" $data]

	set SEC0_SSTAT61 0x310899EC
	set data [memread32_phys $SEC0_SSTAT61]
	puts [format "SEC0_SSTAT61:		%08X" $data]

	set SEC0_SSTAT62 0x310899F4
	set data [memread32_phys $SEC0_SSTAT62]
	puts [format "SEC0_SSTAT62:		%08X" $data]

	set SEC0_SSTAT63 0x310899FC
	set data [memread32_phys $SEC0_SSTAT63]
	puts [format "SEC0_SSTAT63:		%08X" $data]

	set SEC0_SSTAT64 0x31089A04
	set data [memread32_phys $SEC0_SSTAT64]
	puts [format "SEC0_SSTAT64:		%08X" $data]

	set SEC0_SSTAT65 0x31089A0C
	set data [memread32_phys $SEC0_SSTAT65]
	puts [format "SEC0_SSTAT65:		%08X" $data]

	set SEC0_SSTAT66 0x31089A14
	set data [memread32_phys $SEC0_SSTAT66]
	puts [format "SEC0_SSTAT66:		%08X" $data]

	set SEC0_SSTAT67 0x31089A1C
	set data [memread32_phys $SEC0_SSTAT67]
	puts [format "SEC0_SSTAT67:		%08X" $data]

	set SEC0_SSTAT68 0x31089A24
	set data [memread32_phys $SEC0_SSTAT68]
	puts [format "SEC0_SSTAT68:		%08X" $data]

	set SEC0_SSTAT69 0x31089A2C
	set data [memread32_phys $SEC0_SSTAT69]
	puts [format "SEC0_SSTAT69:		%08X" $data]

	set SEC0_SSTAT70 0x31089A34
	set data [memread32_phys $SEC0_SSTAT70]
	puts [format "SEC0_SSTAT70:		%08X" $data]

	set SEC0_SSTAT71 0x31089A3C
	set data [memread32_phys $SEC0_SSTAT71]
	puts [format "SEC0_SSTAT71:		%08X" $data]

	set SEC0_SSTAT72 0x31089A44
	set data [memread32_phys $SEC0_SSTAT72]
	puts [format "SEC0_SSTAT72:		%08X" $data]

	set SEC0_SSTAT73 0x31089A4C
	set data [memread32_phys $SEC0_SSTAT73]
	puts [format "SEC0_SSTAT73:		%08X" $data]

	set SEC0_SSTAT74 0x31089A54
	set data [memread32_phys $SEC0_SSTAT74]
	puts [format "SEC0_SSTAT74:		%08X" $data]

	set SEC0_SSTAT75 0x31089A5C
	set data [memread32_phys $SEC0_SSTAT75]
	puts [format "SEC0_SSTAT75:		%08X" $data]

	set SEC0_SSTAT76 0x31089A64
	set data [memread32_phys $SEC0_SSTAT76]
	puts [format "SEC0_SSTAT76:		%08X" $data]

	set SEC0_SSTAT77 0x31089A6C
	set data [memread32_phys $SEC0_SSTAT77]
	puts [format "SEC0_SSTAT77:		%08X" $data]

	set SEC0_SSTAT78 0x31089A74
	set data [memread32_phys $SEC0_SSTAT78]
	puts [format "SEC0_SSTAT78:		%08X" $data]

	set SEC0_SSTAT79 0x31089A7C
	set data [memread32_phys $SEC0_SSTAT79]
	puts [format "SEC0_SSTAT79:		%08X" $data]

	set SEC0_SSTAT80 0x31089A84
	set data [memread32_phys $SEC0_SSTAT80]
	puts [format "SEC0_SSTAT80:		%08X" $data]

	set SEC0_SSTAT81 0x31089A8C
	set data [memread32_phys $SEC0_SSTAT81]
	puts [format "SEC0_SSTAT81:		%08X" $data]

	set SEC0_SSTAT82 0x31089A94
	set data [memread32_phys $SEC0_SSTAT82]
	puts [format "SEC0_SSTAT82:		%08X" $data]

	set SEC0_SSTAT83 0x31089A9C
	set data [memread32_phys $SEC0_SSTAT83]
	puts [format "SEC0_SSTAT83:		%08X" $data]

	set SEC0_SSTAT84 0x31089AA4
	set data [memread32_phys $SEC0_SSTAT84]
	puts [format "SEC0_SSTAT84:		%08X" $data]

	set SEC0_SSTAT85 0x31089AAC
	set data [memread32_phys $SEC0_SSTAT85]
	puts [format "SEC0_SSTAT85:		%08X" $data]

	set SEC0_SSTAT86 0x31089AB4
	set data [memread32_phys $SEC0_SSTAT86]
	puts [format "SEC0_SSTAT86:		%08X" $data]

	set SEC0_SSTAT87 0x31089ABC
	set data [memread32_phys $SEC0_SSTAT87]
	puts [format "SEC0_SSTAT87:		%08X" $data]

	set SEC0_SSTAT88 0x31089AC4
	set data [memread32_phys $SEC0_SSTAT88]
	puts [format "SEC0_SSTAT88:		%08X" $data]

	set SEC0_SSTAT89 0x31089ACC
	set data [memread32_phys $SEC0_SSTAT89]
	puts [format "SEC0_SSTAT89:		%08X" $data]

	set SEC0_SSTAT90 0x31089AD4
	set data [memread32_phys $SEC0_SSTAT90]
	puts [format "SEC0_SSTAT90:		%08X" $data]

	set SEC0_SSTAT91 0x31089ADC
	set data [memread32_phys $SEC0_SSTAT91]
	puts [format "SEC0_SSTAT91:		%08X" $data]

	set SEC0_SSTAT92 0x31089AE4
	set data [memread32_phys $SEC0_SSTAT92]
	puts [format "SEC0_SSTAT92:		%08X" $data]

	set SEC0_SSTAT93 0x31089AEC
	set data [memread32_phys $SEC0_SSTAT93]
	puts [format "SEC0_SSTAT93:		%08X" $data]

	set SEC0_SSTAT94 0x31089AF4
	set data [memread32_phys $SEC0_SSTAT94]
	puts [format "SEC0_SSTAT94:		%08X" $data]

	set SEC0_SSTAT95 0x31089AFC
	set data [memread32_phys $SEC0_SSTAT95]
	puts [format "SEC0_SSTAT95:		%08X" $data]

	set SEC0_SSTAT96 0x31089B04
	set data [memread32_phys $SEC0_SSTAT96]
	puts [format "SEC0_SSTAT96:		%08X" $data]

	set SEC0_SSTAT97 0x31089B0C
	set data [memread32_phys $SEC0_SSTAT97]
	puts [format "SEC0_SSTAT97:		%08X" $data]

	set SEC0_SSTAT98 0x31089B14
	set data [memread32_phys $SEC0_SSTAT98]
	puts [format "SEC0_SSTAT98:		%08X" $data]

	set SEC0_SSTAT99 0x31089B1C
	set data [memread32_phys $SEC0_SSTAT99]
	puts [format "SEC0_SSTAT99:		%08X" $data]

	set SEC0_SSTAT100 0x31089B24
	set data [memread32_phys $SEC0_SSTAT100]
	puts [format "SEC0_SSTAT100:		%08X" $data]

	set SEC0_SSTAT101 0x31089B2C
	set data [memread32_phys $SEC0_SSTAT101]
	puts [format "SEC0_SSTAT101:		%08X" $data]

	set SEC0_SSTAT102 0x31089B34
	set data [memread32_phys $SEC0_SSTAT102]
	puts [format "SEC0_SSTAT102:		%08X" $data]

	set SEC0_SSTAT103 0x31089B3C
	set data [memread32_phys $SEC0_SSTAT103]
	puts [format "SEC0_SSTAT103:		%08X" $data]

	set SEC0_SSTAT104 0x31089B44
	set data [memread32_phys $SEC0_SSTAT104]
	puts [format "SEC0_SSTAT104:		%08X" $data]

	set SEC0_SSTAT105 0x31089B4C
	set data [memread32_phys $SEC0_SSTAT105]
	puts [format "SEC0_SSTAT105:		%08X" $data]

	set SEC0_SSTAT106 0x31089B54
	set data [memread32_phys $SEC0_SSTAT106]
	puts [format "SEC0_SSTAT106:		%08X" $data]

	set SEC0_SSTAT107 0x31089B5C
	set data [memread32_phys $SEC0_SSTAT107]
	puts [format "SEC0_SSTAT107:		%08X" $data]

	set SEC0_SSTAT108 0x31089B64
	set data [memread32_phys $SEC0_SSTAT108]
	puts [format "SEC0_SSTAT108:		%08X" $data]

	set SEC0_SSTAT109 0x31089B6C
	set data [memread32_phys $SEC0_SSTAT109]
	puts [format "SEC0_SSTAT109:		%08X" $data]

	set SEC0_SSTAT110 0x31089B74
	set data [memread32_phys $SEC0_SSTAT110]
	puts [format "SEC0_SSTAT110:		%08X" $data]

	set SEC0_SSTAT111 0x31089B7C
	set data [memread32_phys $SEC0_SSTAT111]
	puts [format "SEC0_SSTAT111:		%08X" $data]

	set SEC0_SSTAT112 0x31089B84
	set data [memread32_phys $SEC0_SSTAT112]
	puts [format "SEC0_SSTAT112:		%08X" $data]

	set SEC0_SSTAT113 0x31089B8C
	set data [memread32_phys $SEC0_SSTAT113]
	puts [format "SEC0_SSTAT113:		%08X" $data]

	set SEC0_SSTAT114 0x31089B94
	set data [memread32_phys $SEC0_SSTAT114]
	puts [format "SEC0_SSTAT114:		%08X" $data]

	set SEC0_SSTAT115 0x31089B9C
	set data [memread32_phys $SEC0_SSTAT115]
	puts [format "SEC0_SSTAT115:		%08X" $data]

	set SEC0_SSTAT116 0x31089BA4
	set data [memread32_phys $SEC0_SSTAT116]
	puts [format "SEC0_SSTAT116:		%08X" $data]

	set SEC0_SSTAT117 0x31089BAC
	set data [memread32_phys $SEC0_SSTAT117]
	puts [format "SEC0_SSTAT117:		%08X" $data]

	set SEC0_SSTAT118 0x31089BB4
	set data [memread32_phys $SEC0_SSTAT118]
	puts [format "SEC0_SSTAT118:		%08X" $data]

	set SEC0_SSTAT119 0x31089BBC
	set data [memread32_phys $SEC0_SSTAT119]
	puts [format "SEC0_SSTAT119:		%08X" $data]

	set SEC0_SSTAT120 0x31089BC4
	set data [memread32_phys $SEC0_SSTAT120]
	puts [format "SEC0_SSTAT120:		%08X" $data]

	set SEC0_SSTAT121 0x31089BCC
	set data [memread32_phys $SEC0_SSTAT121]
	puts [format "SEC0_SSTAT121:		%08X" $data]

	set SEC0_SSTAT122 0x31089BD4
	set data [memread32_phys $SEC0_SSTAT122]
	puts [format "SEC0_SSTAT122:		%08X" $data]

	set SEC0_SSTAT123 0x31089BDC
	set data [memread32_phys $SEC0_SSTAT123]
	puts [format "SEC0_SSTAT123:		%08X" $data]

	set SEC0_SSTAT124 0x31089BE4
	set data [memread32_phys $SEC0_SSTAT124]
	puts [format "SEC0_SSTAT124:		%08X" $data]

	set SEC0_SSTAT125 0x31089BEC
	set data [memread32_phys $SEC0_SSTAT125]
	puts [format "SEC0_SSTAT125:		%08X" $data]

	set SEC0_SSTAT126 0x31089BF4
	set data [memread32_phys $SEC0_SSTAT126]
	puts [format "SEC0_SSTAT126:		%08X" $data]

	set SEC0_SSTAT127 0x31089BFC
	set data [memread32_phys $SEC0_SSTAT127]
	puts [format "SEC0_SSTAT127:		%08X" $data]

	set SEC0_SSTAT128 0x31089C04
	set data [memread32_phys $SEC0_SSTAT128]
	puts [format "SEC0_SSTAT128:		%08X" $data]

	set SEC0_SSTAT129 0x31089C0C
	set data [memread32_phys $SEC0_SSTAT129]
	puts [format "SEC0_SSTAT129:		%08X" $data]

	set SEC0_SSTAT130 0x31089C14
	set data [memread32_phys $SEC0_SSTAT130]
	puts [format "SEC0_SSTAT130:		%08X" $data]

	set SEC0_SSTAT131 0x31089C1C
	set data [memread32_phys $SEC0_SSTAT131]
	puts [format "SEC0_SSTAT131:		%08X" $data]

	set SEC0_SSTAT132 0x31089C24
	set data [memread32_phys $SEC0_SSTAT132]
	puts [format "SEC0_SSTAT132:		%08X" $data]

	set SEC0_SSTAT133 0x31089C2C
	set data [memread32_phys $SEC0_SSTAT133]
	puts [format "SEC0_SSTAT133:		%08X" $data]

	set SEC0_SSTAT134 0x31089C34
	set data [memread32_phys $SEC0_SSTAT134]
	puts [format "SEC0_SSTAT134:		%08X" $data]

	set SEC0_SSTAT135 0x31089C3C
	set data [memread32_phys $SEC0_SSTAT135]
	puts [format "SEC0_SSTAT135:		%08X" $data]

	set SEC0_SSTAT136 0x31089C44
	set data [memread32_phys $SEC0_SSTAT136]
	puts [format "SEC0_SSTAT136:		%08X" $data]

	set SEC0_SSTAT137 0x31089C4C
	set data [memread32_phys $SEC0_SSTAT137]
	puts [format "SEC0_SSTAT137:		%08X" $data]

	set SEC0_SSTAT138 0x31089C54
	set data [memread32_phys $SEC0_SSTAT138]
	puts [format "SEC0_SSTAT138:		%08X" $data]

	set SEC0_SSTAT139 0x31089C5C
	set data [memread32_phys $SEC0_SSTAT139]
	puts [format "SEC0_SSTAT139:		%08X" $data]

	set SEC0_SSTAT140 0x31089C64
	set data [memread32_phys $SEC0_SSTAT140]
	puts [format "SEC0_SSTAT140:		%08X" $data]

	set SEC0_SSTAT141 0x31089C6C
	set data [memread32_phys $SEC0_SSTAT141]
	puts [format "SEC0_SSTAT141:		%08X" $data]

	set SEC0_SSTAT142 0x31089C74
	set data [memread32_phys $SEC0_SSTAT142]
	puts [format "SEC0_SSTAT142:		%08X" $data]

	set SEC0_SSTAT143 0x31089C7C
	set data [memread32_phys $SEC0_SSTAT143]
	puts [format "SEC0_SSTAT143:		%08X" $data]

	set SEC0_SSTAT144 0x31089C84
	set data [memread32_phys $SEC0_SSTAT144]
	puts [format "SEC0_SSTAT144:		%08X" $data]

	set SEC0_SSTAT145 0x31089C8C
	set data [memread32_phys $SEC0_SSTAT145]
	puts [format "SEC0_SSTAT145:		%08X" $data]

	set SEC0_SSTAT146 0x31089C94
	set data [memread32_phys $SEC0_SSTAT146]
	puts [format "SEC0_SSTAT146:		%08X" $data]

	set SEC0_SSTAT147 0x31089C9C
	set data [memread32_phys $SEC0_SSTAT147]
	puts [format "SEC0_SSTAT147:		%08X" $data]

	set SEC0_SSTAT148 0x31089CA4
	set data [memread32_phys $SEC0_SSTAT148]
	puts [format "SEC0_SSTAT148:		%08X" $data]

	set SEC0_SSTAT149 0x31089CAC
	set data [memread32_phys $SEC0_SSTAT149]
	puts [format "SEC0_SSTAT149:		%08X" $data]

	set SEC0_SSTAT150 0x31089CB4
	set data [memread32_phys $SEC0_SSTAT150]
	puts [format "SEC0_SSTAT150:		%08X" $data]

	set SEC0_SSTAT151 0x31089CBC
	set data [memread32_phys $SEC0_SSTAT151]
	puts [format "SEC0_SSTAT151:		%08X" $data]

	set SEC0_SSTAT152 0x31089CC4
	set data [memread32_phys $SEC0_SSTAT152]
	puts [format "SEC0_SSTAT152:		%08X" $data]

	set SEC0_SSTAT153 0x31089CCC
	set data [memread32_phys $SEC0_SSTAT153]
	puts [format "SEC0_SSTAT153:		%08X" $data]

	set SEC0_SSTAT154 0x31089CD4
	set data [memread32_phys $SEC0_SSTAT154]
	puts [format "SEC0_SSTAT154:		%08X" $data]

	set SEC0_SSTAT155 0x31089CDC
	set data [memread32_phys $SEC0_SSTAT155]
	puts [format "SEC0_SSTAT155:		%08X" $data]

	set SEC0_SSTAT156 0x31089CE4
	set data [memread32_phys $SEC0_SSTAT156]
	puts [format "SEC0_SSTAT156:		%08X" $data]

	set SEC0_SSTAT157 0x31089CEC
	set data [memread32_phys $SEC0_SSTAT157]
	puts [format "SEC0_SSTAT157:		%08X" $data]

	set SEC0_SSTAT158 0x31089CF4
	set data [memread32_phys $SEC0_SSTAT158]
	puts [format "SEC0_SSTAT158:		%08X" $data]

	set SEC0_SSTAT159 0x31089CFC
	set data [memread32_phys $SEC0_SSTAT159]
	puts [format "SEC0_SSTAT159:		%08X" $data]

	set SEC0_SSTAT160 0x31089D04
	set data [memread32_phys $SEC0_SSTAT160]
	puts [format "SEC0_SSTAT160:		%08X" $data]

	set SEC0_SSTAT161 0x31089D0C
	set data [memread32_phys $SEC0_SSTAT161]
	puts [format "SEC0_SSTAT161:		%08X" $data]

	set SEC0_SSTAT162 0x31089D14
	set data [memread32_phys $SEC0_SSTAT162]
	puts [format "SEC0_SSTAT162:		%08X" $data]

	set SEC0_SSTAT163 0x31089D1C
	set data [memread32_phys $SEC0_SSTAT163]
	puts [format "SEC0_SSTAT163:		%08X" $data]

	set SEC0_SSTAT164 0x31089D24
	set data [memread32_phys $SEC0_SSTAT164]
	puts [format "SEC0_SSTAT164:		%08X" $data]

	set SEC0_SSTAT165 0x31089D2C
	set data [memread32_phys $SEC0_SSTAT165]
	puts [format "SEC0_SSTAT165:		%08X" $data]

	set SEC0_SSTAT166 0x31089D34
	set data [memread32_phys $SEC0_SSTAT166]
	puts [format "SEC0_SSTAT166:		%08X" $data]

	set SEC0_SSTAT167 0x31089D3C
	set data [memread32_phys $SEC0_SSTAT167]
	puts [format "SEC0_SSTAT167:		%08X" $data]

	set SEC0_SSTAT168 0x31089D44
	set data [memread32_phys $SEC0_SSTAT168]
	puts [format "SEC0_SSTAT168:		%08X" $data]

	set SEC0_SSTAT169 0x31089D4C
	set data [memread32_phys $SEC0_SSTAT169]
	puts [format "SEC0_SSTAT169:		%08X" $data]

	set SEC0_SSTAT170 0x31089D54
	set data [memread32_phys $SEC0_SSTAT170]
	puts [format "SEC0_SSTAT170:		%08X" $data]

	set SEC0_SSTAT171 0x31089D5C
	set data [memread32_phys $SEC0_SSTAT171]
	puts [format "SEC0_SSTAT171:		%08X" $data]

	set SEC0_SSTAT172 0x31089D64
	set data [memread32_phys $SEC0_SSTAT172]
	puts [format "SEC0_SSTAT172:		%08X" $data]

	set SEC0_SSTAT173 0x31089D6C
	set data [memread32_phys $SEC0_SSTAT173]
	puts [format "SEC0_SSTAT173:		%08X" $data]

	set SEC0_SSTAT174 0x31089D74
	set data [memread32_phys $SEC0_SSTAT174]
	puts [format "SEC0_SSTAT174:		%08X" $data]

	set SEC0_SSTAT175 0x31089D7C
	set data [memread32_phys $SEC0_SSTAT175]
	puts [format "SEC0_SSTAT175:		%08X" $data]

	set SEC0_SSTAT176 0x31089D84
	set data [memread32_phys $SEC0_SSTAT176]
	puts [format "SEC0_SSTAT176:		%08X" $data]

	set SEC0_SSTAT177 0x31089D8C
	set data [memread32_phys $SEC0_SSTAT177]
	puts [format "SEC0_SSTAT177:		%08X" $data]

	set SEC0_SSTAT178 0x31089D94
	set data [memread32_phys $SEC0_SSTAT178]
	puts [format "SEC0_SSTAT178:		%08X" $data]

	set SEC0_SSTAT179 0x31089D9C
	set data [memread32_phys $SEC0_SSTAT179]
	puts [format "SEC0_SSTAT179:		%08X" $data]

	set SEC0_SSTAT180 0x31089DA4
	set data [memread32_phys $SEC0_SSTAT180]
	puts [format "SEC0_SSTAT180:		%08X" $data]

	set SEC0_SSTAT181 0x31089DAC
	set data [memread32_phys $SEC0_SSTAT181]
	puts [format "SEC0_SSTAT181:		%08X" $data]

	set SEC0_SSTAT182 0x31089DB4
	set data [memread32_phys $SEC0_SSTAT182]
	puts [format "SEC0_SSTAT182:		%08X" $data]

	set SEC0_SSTAT183 0x31089DBC
	set data [memread32_phys $SEC0_SSTAT183]
	puts [format "SEC0_SSTAT183:		%08X" $data]

	set SEC0_SSTAT184 0x31089DC4
	set data [memread32_phys $SEC0_SSTAT184]
	puts [format "SEC0_SSTAT184:		%08X" $data]

	set SEC0_SSTAT185 0x31089DCC
	set data [memread32_phys $SEC0_SSTAT185]
	puts [format "SEC0_SSTAT185:		%08X" $data]

	set SEC0_SSTAT186 0x31089DD4
	set data [memread32_phys $SEC0_SSTAT186]
	puts [format "SEC0_SSTAT186:		%08X" $data]

	set SEC0_SSTAT187 0x31089DDC
	set data [memread32_phys $SEC0_SSTAT187]
	puts [format "SEC0_SSTAT187:		%08X" $data]

	set SEC0_SSTAT188 0x31089DE4
	set data [memread32_phys $SEC0_SSTAT188]
	puts [format "SEC0_SSTAT188:		%08X" $data]

	set SEC0_SSTAT189 0x31089DEC
	set data [memread32_phys $SEC0_SSTAT189]
	puts [format "SEC0_SSTAT189:		%08X" $data]

	set SEC0_SSTAT190 0x31089DF4
	set data [memread32_phys $SEC0_SSTAT190]
	puts [format "SEC0_SSTAT190:		%08X" $data]

	set SEC0_SSTAT191 0x31089DFC
	set data [memread32_phys $SEC0_SSTAT191]
	puts [format "SEC0_SSTAT191:		%08X" $data]

	set SEC0_SSTAT192 0x31089E04
	set data [memread32_phys $SEC0_SSTAT192]
	puts [format "SEC0_SSTAT192:		%08X" $data]

	set SEC0_SSTAT193 0x31089E0C
	set data [memread32_phys $SEC0_SSTAT193]
	puts [format "SEC0_SSTAT193:		%08X" $data]

	set SEC0_SSTAT194 0x31089E14
	set data [memread32_phys $SEC0_SSTAT194]
	puts [format "SEC0_SSTAT194:		%08X" $data]

	set SEC0_SSTAT195 0x31089E1C
	set data [memread32_phys $SEC0_SSTAT195]
	puts [format "SEC0_SSTAT195:		%08X" $data]

	set SEC0_SSTAT196 0x31089E24
	set data [memread32_phys $SEC0_SSTAT196]
	puts [format "SEC0_SSTAT196:		%08X" $data]

	set SEC0_SSTAT197 0x31089E2C
	set data [memread32_phys $SEC0_SSTAT197]
	puts [format "SEC0_SSTAT197:		%08X" $data]

	set SEC0_SSTAT198 0x31089E34
	set data [memread32_phys $SEC0_SSTAT198]
	puts [format "SEC0_SSTAT198:		%08X" $data]

	set SEC0_SSTAT199 0x31089E3C
	set data [memread32_phys $SEC0_SSTAT199]
	puts [format "SEC0_SSTAT199:		%08X" $data]

	set SEC0_SSTAT200 0x31089E44
	set data [memread32_phys $SEC0_SSTAT200]
	puts [format "SEC0_SSTAT200:		%08X" $data]

	set SEC0_SSTAT201 0x31089E4C
	set data [memread32_phys $SEC0_SSTAT201]
	puts [format "SEC0_SSTAT201:		%08X" $data]

	set SEC0_SSTAT202 0x31089E54
	set data [memread32_phys $SEC0_SSTAT202]
	puts [format "SEC0_SSTAT202:		%08X" $data]

	set SEC0_SSTAT203 0x31089E5C
	set data [memread32_phys $SEC0_SSTAT203]
	puts [format "SEC0_SSTAT203:		%08X" $data]

	set SEC0_SSTAT204 0x31089E64
	set data [memread32_phys $SEC0_SSTAT204]
	puts [format "SEC0_SSTAT204:		%08X" $data]

	set SEC0_SSTAT205 0x31089E6C
	set data [memread32_phys $SEC0_SSTAT205]
	puts [format "SEC0_SSTAT205:		%08X" $data]

	set SEC0_SSTAT206 0x31089E74
	set data [memread32_phys $SEC0_SSTAT206]
	puts [format "SEC0_SSTAT206:		%08X" $data]

	set SEC0_SSTAT207 0x31089E7C
	set data [memread32_phys $SEC0_SSTAT207]
	puts [format "SEC0_SSTAT207:		%08X" $data]

	set SEC0_SSTAT208 0x31089E84
	set data [memread32_phys $SEC0_SSTAT208]
	puts [format "SEC0_SSTAT208:		%08X" $data]

	set SEC0_SSTAT209 0x31089E8C
	set data [memread32_phys $SEC0_SSTAT209]
	puts [format "SEC0_SSTAT209:		%08X" $data]

	set SEC0_SSTAT210 0x31089E94
	set data [memread32_phys $SEC0_SSTAT210]
	puts [format "SEC0_SSTAT210:		%08X" $data]

	set SEC0_SSTAT211 0x31089E9C
	set data [memread32_phys $SEC0_SSTAT211]
	puts [format "SEC0_SSTAT211:		%08X" $data]

	set SEC0_SSTAT212 0x31089EA4
	set data [memread32_phys $SEC0_SSTAT212]
	puts [format "SEC0_SSTAT212:		%08X" $data]

	set SEC0_SSTAT213 0x31089EAC
	set data [memread32_phys $SEC0_SSTAT213]
	puts [format "SEC0_SSTAT213:		%08X" $data]

	set SEC0_SSTAT214 0x31089EB4
	set data [memread32_phys $SEC0_SSTAT214]
	puts [format "SEC0_SSTAT214:		%08X" $data]

	set SEC0_SSTAT215 0x31089EBC
	set data [memread32_phys $SEC0_SSTAT215]
	puts [format "SEC0_SSTAT215:		%08X" $data]

	set SEC0_SSTAT216 0x31089EC4
	set data [memread32_phys $SEC0_SSTAT216]
	puts [format "SEC0_SSTAT216:		%08X" $data]

	set SEC0_SSTAT217 0x31089ECC
	set data [memread32_phys $SEC0_SSTAT217]
	puts [format "SEC0_SSTAT217:		%08X" $data]

	set SEC0_SSTAT218 0x31089ED4
	set data [memread32_phys $SEC0_SSTAT218]
	puts [format "SEC0_SSTAT218:		%08X" $data]

	set SEC0_SSTAT219 0x31089EDC
	set data [memread32_phys $SEC0_SSTAT219]
	puts [format "SEC0_SSTAT219:		%08X" $data]

	set SEC0_SSTAT220 0x31089EE4
	set data [memread32_phys $SEC0_SSTAT220]
	puts [format "SEC0_SSTAT220:		%08X" $data]

	set SEC0_SSTAT221 0x31089EEC
	set data [memread32_phys $SEC0_SSTAT221]
	puts [format "SEC0_SSTAT221:		%08X" $data]

	set SEC0_SSTAT222 0x31089EF4
	set data [memread32_phys $SEC0_SSTAT222]
	puts [format "SEC0_SSTAT222:		%08X" $data]

	set SEC0_SSTAT223 0x31089EFC
	set data [memread32_phys $SEC0_SSTAT223]
	puts [format "SEC0_SSTAT223:		%08X" $data]

	set SEC0_SSTAT224 0x31089F04
	set data [memread32_phys $SEC0_SSTAT224]
	puts [format "SEC0_SSTAT224:		%08X" $data]

	set SEC0_SSTAT225 0x31089F0C
	set data [memread32_phys $SEC0_SSTAT225]
	puts [format "SEC0_SSTAT225:		%08X" $data]

	set SEC0_SSTAT226 0x31089F14
	set data [memread32_phys $SEC0_SSTAT226]
	puts [format "SEC0_SSTAT226:		%08X" $data]

	set SEC0_SSTAT227 0x31089F1C
	set data [memread32_phys $SEC0_SSTAT227]
	puts [format "SEC0_SSTAT227:		%08X" $data]

	set SEC0_SSTAT228 0x31089F24
	set data [memread32_phys $SEC0_SSTAT228]
	puts [format "SEC0_SSTAT228:		%08X" $data]

	set SEC0_SSTAT229 0x31089F2C
	set data [memread32_phys $SEC0_SSTAT229]
	puts [format "SEC0_SSTAT229:		%08X" $data]

	set SEC0_SSTAT230 0x31089F34
	set data [memread32_phys $SEC0_SSTAT230]
	puts [format "SEC0_SSTAT230:		%08X" $data]

	set SEC0_SSTAT231 0x31089F3C
	set data [memread32_phys $SEC0_SSTAT231]
	puts [format "SEC0_SSTAT231:		%08X" $data]

	set SEC0_SSTAT232 0x31089F44
	set data [memread32_phys $SEC0_SSTAT232]
	puts [format "SEC0_SSTAT232:		%08X" $data]

	set SEC0_SSTAT233 0x31089F4C
	set data [memread32_phys $SEC0_SSTAT233]
	puts [format "SEC0_SSTAT233:		%08X" $data]

	set SEC0_SSTAT234 0x31089F54
	set data [memread32_phys $SEC0_SSTAT234]
	puts [format "SEC0_SSTAT234:		%08X" $data]

	set SEC0_SSTAT235 0x31089F5C
	set data [memread32_phys $SEC0_SSTAT235]
	puts [format "SEC0_SSTAT235:		%08X" $data]

	set SEC0_SSTAT236 0x31089F64
	set data [memread32_phys $SEC0_SSTAT236]
	puts [format "SEC0_SSTAT236:		%08X" $data]

	set SEC0_SSTAT237 0x31089F6C
	set data [memread32_phys $SEC0_SSTAT237]
	puts [format "SEC0_SSTAT237:		%08X" $data]

	set SEC0_SSTAT238 0x31089F74
	set data [memread32_phys $SEC0_SSTAT238]
	puts [format "SEC0_SSTAT238:		%08X" $data]

	set SEC0_SSTAT239 0x31089F7C
	set data [memread32_phys $SEC0_SSTAT239]
	puts [format "SEC0_SSTAT239:		%08X" $data]

	set SEC0_SSTAT240 0x31089F84
	set data [memread32_phys $SEC0_SSTAT240]
	puts [format "SEC0_SSTAT240:		%08X" $data]

	set SEC0_SSTAT241 0x31089F8C
	set data [memread32_phys $SEC0_SSTAT241]
	puts [format "SEC0_SSTAT241:		%08X" $data]

	set SEC0_SSTAT242 0x31089F94
	set data [memread32_phys $SEC0_SSTAT242]
	puts [format "SEC0_SSTAT242:		%08X" $data]

	set SEC0_SSTAT243 0x31089F9C
	set data [memread32_phys $SEC0_SSTAT243]
	puts [format "SEC0_SSTAT243:		%08X" $data]

	set SEC0_SSTAT244 0x31089FA4
	set data [memread32_phys $SEC0_SSTAT244]
	puts [format "SEC0_SSTAT244:		%08X" $data]

	set SEC0_SSTAT245 0x31089FAC
	set data [memread32_phys $SEC0_SSTAT245]
	puts [format "SEC0_SSTAT245:		%08X" $data]

	set SEC0_SSTAT246 0x31089FB4
	set data [memread32_phys $SEC0_SSTAT246]
	puts [format "SEC0_SSTAT246:		%08X" $data]

	set SEC0_SSTAT247 0x31089FBC
	set data [memread32_phys $SEC0_SSTAT247]
	puts [format "SEC0_SSTAT247:		%08X" $data]

	set SEC0_SSTAT248 0x31089FC4
	set data [memread32_phys $SEC0_SSTAT248]
	puts [format "SEC0_SSTAT248:		%08X" $data]

	set SEC0_SSTAT249 0x31089FCC
	set data [memread32_phys $SEC0_SSTAT249]
	puts [format "SEC0_SSTAT249:		%08X" $data]

	set SEC0_SSTAT250 0x31089FD4
	set data [memread32_phys $SEC0_SSTAT250]
	puts [format "SEC0_SSTAT250:		%08X" $data]

	set SEC0_SSTAT251 0x31089FDC
	set data [memread32_phys $SEC0_SSTAT251]
	puts [format "SEC0_SSTAT251:		%08X" $data]

	set SEC0_SSTAT252 0x31089FE4
	set data [memread32_phys $SEC0_SSTAT252]
	puts [format "SEC0_SSTAT252:		%08X" $data]

	set SEC0_SSTAT253 0x31089FEC
	set data [memread32_phys $SEC0_SSTAT253]
	puts [format "SEC0_SSTAT253:		%08X" $data]

	set SEC0_SSTAT254 0x31089FF4
	set data [memread32_phys $SEC0_SSTAT254]
	puts [format "SEC0_SSTAT254:		%08X" $data]

	set SEC0_SSTAT255 0x31089FFC
	set data [memread32_phys $SEC0_SSTAT255]
	puts [format "SEC0_SSTAT255:		%08X" $data]

	set SEC0_FCTL 0x31089010
	set data [memread32_phys $SEC0_FCTL]
	puts [format "SEC0_FCTL:		%08X" $data]

	set SEC0_FSTAT 0x31089014
	set data [memread32_phys $SEC0_FSTAT]
	puts [format "SEC0_FSTAT:		%08X" $data]

	set SEC0_FSID 0x31089018
	set data [memread32_phys $SEC0_FSID]
	puts [format "SEC0_FSID:		%08X" $data]

	set SEC0_FEND 0x3108901C
	set data [memread32_phys $SEC0_FEND]
	puts [format "SEC0_FEND:		%08X" $data]

	set SEC0_FDLY 0x31089020
	set data [memread32_phys $SEC0_FDLY]
	puts [format "SEC0_FDLY:		%08X" $data]

	set SEC0_FDLY_CUR 0x31089024
	set data [memread32_phys $SEC0_FDLY_CUR]
	puts [format "SEC0_FDLY_CUR:		%08X" $data]

	set SEC0_FSRDLY 0x31089028
	set data [memread32_phys $SEC0_FSRDLY]
	puts [format "SEC0_FSRDLY:		%08X" $data]

	set SEC0_FSRDLY_CUR 0x3108902C
	set data [memread32_phys $SEC0_FSRDLY_CUR]
	puts [format "SEC0_FSRDLY_CUR:		%08X" $data]

	set SEC0_FCOPP 0x31089030
	set data [memread32_phys $SEC0_FCOPP]
	puts [format "SEC0_FCOPP:		%08X" $data]

	set SEC0_FCOPP_CUR 0x31089034
	set data [memread32_phys $SEC0_FCOPP_CUR]
	puts [format "SEC0_FCOPP_CUR:		%08X" $data]

	set SEC0_GCTL 0x31089000
	set data [memread32_phys $SEC0_GCTL]
	puts [format "SEC0_GCTL:		%08X" $data]

	set SEC0_GSTAT 0x31089004
	set data [memread32_phys $SEC0_GSTAT]
	puts [format "SEC0_GSTAT:		%08X" $data]

	set SEC0_RAISE 0x31089008
	set data [memread32_phys $SEC0_RAISE]
	puts [format "SEC0_RAISE:		%08X" $data]

	set SEC0_END 0x3108900C
	set data [memread32_phys $SEC0_END]
	puts [format "SEC0_END:		%08X" $data]

}

proc show_TRU0 {} {
	set TRU0_MTR 0x3108A7E0
	set data [memread32_phys $TRU0_MTR]
	puts [format "TRU0_MTR:		%08X" $data]

	set TRU0_ERRADDR 0x3108A7E8
	set data [memread32_phys $TRU0_ERRADDR]
	puts [format "TRU0_ERRADDR:		%08X" $data]

	set TRU0_STAT 0x3108A7EC
	set data [memread32_phys $TRU0_STAT]
	puts [format "TRU0_STAT:		%08X" $data]

	set TRU0_GCTL 0x3108A7F4
	set data [memread32_phys $TRU0_GCTL]
	puts [format "TRU0_GCTL:		%08X" $data]

	set TRU0_SSR0 0x3108A000
	set data [memread32_phys $TRU0_SSR0]
	puts [format "TRU0_SSR0:		%08X" $data]

	set TRU0_SSR1 0x3108A004
	set data [memread32_phys $TRU0_SSR1]
	puts [format "TRU0_SSR1:		%08X" $data]

	set TRU0_SSR2 0x3108A008
	set data [memread32_phys $TRU0_SSR2]
	puts [format "TRU0_SSR2:		%08X" $data]

	set TRU0_SSR3 0x3108A00C
	set data [memread32_phys $TRU0_SSR3]
	puts [format "TRU0_SSR3:		%08X" $data]

	set TRU0_SSR4 0x3108A010
	set data [memread32_phys $TRU0_SSR4]
	puts [format "TRU0_SSR4:		%08X" $data]

	set TRU0_SSR5 0x3108A014
	set data [memread32_phys $TRU0_SSR5]
	puts [format "TRU0_SSR5:		%08X" $data]

	set TRU0_SSR6 0x3108A018
	set data [memread32_phys $TRU0_SSR6]
	puts [format "TRU0_SSR6:		%08X" $data]

	set TRU0_SSR7 0x3108A01C
	set data [memread32_phys $TRU0_SSR7]
	puts [format "TRU0_SSR7:		%08X" $data]

	set TRU0_SSR8 0x3108A020
	set data [memread32_phys $TRU0_SSR8]
	puts [format "TRU0_SSR8:		%08X" $data]

	set TRU0_SSR9 0x3108A024
	set data [memread32_phys $TRU0_SSR9]
	puts [format "TRU0_SSR9:		%08X" $data]

	set TRU0_SSR10 0x3108A028
	set data [memread32_phys $TRU0_SSR10]
	puts [format "TRU0_SSR10:		%08X" $data]

	set TRU0_SSR11 0x3108A02C
	set data [memread32_phys $TRU0_SSR11]
	puts [format "TRU0_SSR11:		%08X" $data]

	set TRU0_SSR12 0x3108A030
	set data [memread32_phys $TRU0_SSR12]
	puts [format "TRU0_SSR12:		%08X" $data]

	set TRU0_SSR13 0x3108A034
	set data [memread32_phys $TRU0_SSR13]
	puts [format "TRU0_SSR13:		%08X" $data]

	set TRU0_SSR14 0x3108A038
	set data [memread32_phys $TRU0_SSR14]
	puts [format "TRU0_SSR14:		%08X" $data]

	set TRU0_SSR15 0x3108A03C
	set data [memread32_phys $TRU0_SSR15]
	puts [format "TRU0_SSR15:		%08X" $data]

	set TRU0_SSR16 0x3108A040
	set data [memread32_phys $TRU0_SSR16]
	puts [format "TRU0_SSR16:		%08X" $data]

	set TRU0_SSR17 0x3108A044
	set data [memread32_phys $TRU0_SSR17]
	puts [format "TRU0_SSR17:		%08X" $data]

	set TRU0_SSR18 0x3108A048
	set data [memread32_phys $TRU0_SSR18]
	puts [format "TRU0_SSR18:		%08X" $data]

	set TRU0_SSR19 0x3108A04C
	set data [memread32_phys $TRU0_SSR19]
	puts [format "TRU0_SSR19:		%08X" $data]

	set TRU0_SSR20 0x3108A050
	set data [memread32_phys $TRU0_SSR20]
	puts [format "TRU0_SSR20:		%08X" $data]

	set TRU0_SSR21 0x3108A054
	set data [memread32_phys $TRU0_SSR21]
	puts [format "TRU0_SSR21:		%08X" $data]

	set TRU0_SSR22 0x3108A058
	set data [memread32_phys $TRU0_SSR22]
	puts [format "TRU0_SSR22:		%08X" $data]

	set TRU0_SSR23 0x3108A05C
	set data [memread32_phys $TRU0_SSR23]
	puts [format "TRU0_SSR23:		%08X" $data]

	set TRU0_SSR24 0x3108A060
	set data [memread32_phys $TRU0_SSR24]
	puts [format "TRU0_SSR24:		%08X" $data]

	set TRU0_SSR25 0x3108A064
	set data [memread32_phys $TRU0_SSR25]
	puts [format "TRU0_SSR25:		%08X" $data]

	set TRU0_SSR26 0x3108A068
	set data [memread32_phys $TRU0_SSR26]
	puts [format "TRU0_SSR26:		%08X" $data]

	set TRU0_SSR27 0x3108A06C
	set data [memread32_phys $TRU0_SSR27]
	puts [format "TRU0_SSR27:		%08X" $data]

	set TRU0_SSR28 0x3108A070
	set data [memread32_phys $TRU0_SSR28]
	puts [format "TRU0_SSR28:		%08X" $data]

	set TRU0_SSR29 0x3108A074
	set data [memread32_phys $TRU0_SSR29]
	puts [format "TRU0_SSR29:		%08X" $data]

	set TRU0_SSR30 0x3108A078
	set data [memread32_phys $TRU0_SSR30]
	puts [format "TRU0_SSR30:		%08X" $data]

	set TRU0_SSR31 0x3108A07C
	set data [memread32_phys $TRU0_SSR31]
	puts [format "TRU0_SSR31:		%08X" $data]

	set TRU0_SSR32 0x3108A080
	set data [memread32_phys $TRU0_SSR32]
	puts [format "TRU0_SSR32:		%08X" $data]

	set TRU0_SSR33 0x3108A084
	set data [memread32_phys $TRU0_SSR33]
	puts [format "TRU0_SSR33:		%08X" $data]

	set TRU0_SSR34 0x3108A088
	set data [memread32_phys $TRU0_SSR34]
	puts [format "TRU0_SSR34:		%08X" $data]

	set TRU0_SSR35 0x3108A08C
	set data [memread32_phys $TRU0_SSR35]
	puts [format "TRU0_SSR35:		%08X" $data]

	set TRU0_SSR36 0x3108A090
	set data [memread32_phys $TRU0_SSR36]
	puts [format "TRU0_SSR36:		%08X" $data]

	set TRU0_SSR37 0x3108A094
	set data [memread32_phys $TRU0_SSR37]
	puts [format "TRU0_SSR37:		%08X" $data]

	set TRU0_SSR38 0x3108A098
	set data [memread32_phys $TRU0_SSR38]
	puts [format "TRU0_SSR38:		%08X" $data]

	set TRU0_SSR39 0x3108A09C
	set data [memread32_phys $TRU0_SSR39]
	puts [format "TRU0_SSR39:		%08X" $data]

	set TRU0_SSR40 0x3108A0A0
	set data [memread32_phys $TRU0_SSR40]
	puts [format "TRU0_SSR40:		%08X" $data]

	set TRU0_SSR41 0x3108A0A4
	set data [memread32_phys $TRU0_SSR41]
	puts [format "TRU0_SSR41:		%08X" $data]

	set TRU0_SSR42 0x3108A0A8
	set data [memread32_phys $TRU0_SSR42]
	puts [format "TRU0_SSR42:		%08X" $data]

	set TRU0_SSR43 0x3108A0AC
	set data [memread32_phys $TRU0_SSR43]
	puts [format "TRU0_SSR43:		%08X" $data]

	set TRU0_SSR44 0x3108A0B0
	set data [memread32_phys $TRU0_SSR44]
	puts [format "TRU0_SSR44:		%08X" $data]

	set TRU0_SSR45 0x3108A0B4
	set data [memread32_phys $TRU0_SSR45]
	puts [format "TRU0_SSR45:		%08X" $data]

	set TRU0_SSR46 0x3108A0B8
	set data [memread32_phys $TRU0_SSR46]
	puts [format "TRU0_SSR46:		%08X" $data]

	set TRU0_SSR47 0x3108A0BC
	set data [memread32_phys $TRU0_SSR47]
	puts [format "TRU0_SSR47:		%08X" $data]

	set TRU0_SSR48 0x3108A0C0
	set data [memread32_phys $TRU0_SSR48]
	puts [format "TRU0_SSR48:		%08X" $data]

	set TRU0_SSR49 0x3108A0C4
	set data [memread32_phys $TRU0_SSR49]
	puts [format "TRU0_SSR49:		%08X" $data]

	set TRU0_SSR50 0x3108A0C8
	set data [memread32_phys $TRU0_SSR50]
	puts [format "TRU0_SSR50:		%08X" $data]

	set TRU0_SSR51 0x3108A0CC
	set data [memread32_phys $TRU0_SSR51]
	puts [format "TRU0_SSR51:		%08X" $data]

	set TRU0_SSR52 0x3108A0D0
	set data [memread32_phys $TRU0_SSR52]
	puts [format "TRU0_SSR52:		%08X" $data]

	set TRU0_SSR53 0x3108A0D4
	set data [memread32_phys $TRU0_SSR53]
	puts [format "TRU0_SSR53:		%08X" $data]

	set TRU0_SSR54 0x3108A0D8
	set data [memread32_phys $TRU0_SSR54]
	puts [format "TRU0_SSR54:		%08X" $data]

	set TRU0_SSR55 0x3108A0DC
	set data [memread32_phys $TRU0_SSR55]
	puts [format "TRU0_SSR55:		%08X" $data]

	set TRU0_SSR56 0x3108A0E0
	set data [memread32_phys $TRU0_SSR56]
	puts [format "TRU0_SSR56:		%08X" $data]

	set TRU0_SSR57 0x3108A0E4
	set data [memread32_phys $TRU0_SSR57]
	puts [format "TRU0_SSR57:		%08X" $data]

	set TRU0_SSR58 0x3108A0E8
	set data [memread32_phys $TRU0_SSR58]
	puts [format "TRU0_SSR58:		%08X" $data]

	set TRU0_SSR59 0x3108A0EC
	set data [memread32_phys $TRU0_SSR59]
	puts [format "TRU0_SSR59:		%08X" $data]

	set TRU0_SSR60 0x3108A0F0
	set data [memread32_phys $TRU0_SSR60]
	puts [format "TRU0_SSR60:		%08X" $data]

	set TRU0_SSR61 0x3108A0F4
	set data [memread32_phys $TRU0_SSR61]
	puts [format "TRU0_SSR61:		%08X" $data]

	set TRU0_SSR62 0x3108A0F8
	set data [memread32_phys $TRU0_SSR62]
	puts [format "TRU0_SSR62:		%08X" $data]

	set TRU0_SSR63 0x3108A0FC
	set data [memread32_phys $TRU0_SSR63]
	puts [format "TRU0_SSR63:		%08X" $data]

	set TRU0_SSR64 0x3108A100
	set data [memread32_phys $TRU0_SSR64]
	puts [format "TRU0_SSR64:		%08X" $data]

	set TRU0_SSR65 0x3108A104
	set data [memread32_phys $TRU0_SSR65]
	puts [format "TRU0_SSR65:		%08X" $data]

	set TRU0_SSR66 0x3108A108
	set data [memread32_phys $TRU0_SSR66]
	puts [format "TRU0_SSR66:		%08X" $data]

	set TRU0_SSR67 0x3108A10C
	set data [memread32_phys $TRU0_SSR67]
	puts [format "TRU0_SSR67:		%08X" $data]

	set TRU0_SSR68 0x3108A110
	set data [memread32_phys $TRU0_SSR68]
	puts [format "TRU0_SSR68:		%08X" $data]

	set TRU0_SSR69 0x3108A114
	set data [memread32_phys $TRU0_SSR69]
	puts [format "TRU0_SSR69:		%08X" $data]

	set TRU0_SSR70 0x3108A118
	set data [memread32_phys $TRU0_SSR70]
	puts [format "TRU0_SSR70:		%08X" $data]

	set TRU0_SSR71 0x3108A11C
	set data [memread32_phys $TRU0_SSR71]
	puts [format "TRU0_SSR71:		%08X" $data]

	set TRU0_SSR72 0x3108A120
	set data [memread32_phys $TRU0_SSR72]
	puts [format "TRU0_SSR72:		%08X" $data]

	set TRU0_SSR73 0x3108A124
	set data [memread32_phys $TRU0_SSR73]
	puts [format "TRU0_SSR73:		%08X" $data]

	set TRU0_SSR74 0x3108A128
	set data [memread32_phys $TRU0_SSR74]
	puts [format "TRU0_SSR74:		%08X" $data]

	set TRU0_SSR75 0x3108A12C
	set data [memread32_phys $TRU0_SSR75]
	puts [format "TRU0_SSR75:		%08X" $data]

	set TRU0_SSR76 0x3108A130
	set data [memread32_phys $TRU0_SSR76]
	puts [format "TRU0_SSR76:		%08X" $data]

	set TRU0_SSR77 0x3108A134
	set data [memread32_phys $TRU0_SSR77]
	puts [format "TRU0_SSR77:		%08X" $data]

	set TRU0_SSR78 0x3108A138
	set data [memread32_phys $TRU0_SSR78]
	puts [format "TRU0_SSR78:		%08X" $data]

	set TRU0_SSR79 0x3108A13C
	set data [memread32_phys $TRU0_SSR79]
	puts [format "TRU0_SSR79:		%08X" $data]

	set TRU0_SSR80 0x3108A140
	set data [memread32_phys $TRU0_SSR80]
	puts [format "TRU0_SSR80:		%08X" $data]

	set TRU0_SSR81 0x3108A144
	set data [memread32_phys $TRU0_SSR81]
	puts [format "TRU0_SSR81:		%08X" $data]

	set TRU0_SSR82 0x3108A148
	set data [memread32_phys $TRU0_SSR82]
	puts [format "TRU0_SSR82:		%08X" $data]

	set TRU0_SSR83 0x3108A14C
	set data [memread32_phys $TRU0_SSR83]
	puts [format "TRU0_SSR83:		%08X" $data]

	set TRU0_SSR84 0x3108A150
	set data [memread32_phys $TRU0_SSR84]
	puts [format "TRU0_SSR84:		%08X" $data]

	set TRU0_SSR85 0x3108A154
	set data [memread32_phys $TRU0_SSR85]
	puts [format "TRU0_SSR85:		%08X" $data]

	set TRU0_SSR86 0x3108A158
	set data [memread32_phys $TRU0_SSR86]
	puts [format "TRU0_SSR86:		%08X" $data]

	set TRU0_SSR87 0x3108A15C
	set data [memread32_phys $TRU0_SSR87]
	puts [format "TRU0_SSR87:		%08X" $data]

	set TRU0_SSR88 0x3108A160
	set data [memread32_phys $TRU0_SSR88]
	puts [format "TRU0_SSR88:		%08X" $data]

	set TRU0_SSR89 0x3108A164
	set data [memread32_phys $TRU0_SSR89]
	puts [format "TRU0_SSR89:		%08X" $data]

	set TRU0_SSR90 0x3108A168
	set data [memread32_phys $TRU0_SSR90]
	puts [format "TRU0_SSR90:		%08X" $data]

	set TRU0_SSR91 0x3108A16C
	set data [memread32_phys $TRU0_SSR91]
	puts [format "TRU0_SSR91:		%08X" $data]

	set TRU0_SSR92 0x3108A170
	set data [memread32_phys $TRU0_SSR92]
	puts [format "TRU0_SSR92:		%08X" $data]

	set TRU0_SSR93 0x3108A174
	set data [memread32_phys $TRU0_SSR93]
	puts [format "TRU0_SSR93:		%08X" $data]

	set TRU0_SSR94 0x3108A178
	set data [memread32_phys $TRU0_SSR94]
	puts [format "TRU0_SSR94:		%08X" $data]

	set TRU0_SSR95 0x3108A17C
	set data [memread32_phys $TRU0_SSR95]
	puts [format "TRU0_SSR95:		%08X" $data]

	set TRU0_SSR96 0x3108A180
	set data [memread32_phys $TRU0_SSR96]
	puts [format "TRU0_SSR96:		%08X" $data]

	set TRU0_SSR97 0x3108A184
	set data [memread32_phys $TRU0_SSR97]
	puts [format "TRU0_SSR97:		%08X" $data]

	set TRU0_SSR98 0x3108A188
	set data [memread32_phys $TRU0_SSR98]
	puts [format "TRU0_SSR98:		%08X" $data]

	set TRU0_SSR99 0x3108A18C
	set data [memread32_phys $TRU0_SSR99]
	puts [format "TRU0_SSR99:		%08X" $data]

	set TRU0_SSR100 0x3108A190
	set data [memread32_phys $TRU0_SSR100]
	puts [format "TRU0_SSR100:		%08X" $data]

	set TRU0_SSR101 0x3108A194
	set data [memread32_phys $TRU0_SSR101]
	puts [format "TRU0_SSR101:		%08X" $data]

	set TRU0_SSR102 0x3108A198
	set data [memread32_phys $TRU0_SSR102]
	puts [format "TRU0_SSR102:		%08X" $data]

	set TRU0_SSR103 0x3108A19C
	set data [memread32_phys $TRU0_SSR103]
	puts [format "TRU0_SSR103:		%08X" $data]

	set TRU0_SSR104 0x3108A1A0
	set data [memread32_phys $TRU0_SSR104]
	puts [format "TRU0_SSR104:		%08X" $data]

	set TRU0_SSR105 0x3108A1A4
	set data [memread32_phys $TRU0_SSR105]
	puts [format "TRU0_SSR105:		%08X" $data]

	set TRU0_SSR106 0x3108A1A8
	set data [memread32_phys $TRU0_SSR106]
	puts [format "TRU0_SSR106:		%08X" $data]

	set TRU0_SSR107 0x3108A1AC
	set data [memread32_phys $TRU0_SSR107]
	puts [format "TRU0_SSR107:		%08X" $data]

	set TRU0_SSR108 0x3108A1B0
	set data [memread32_phys $TRU0_SSR108]
	puts [format "TRU0_SSR108:		%08X" $data]

	set TRU0_SSR109 0x3108A1B4
	set data [memread32_phys $TRU0_SSR109]
	puts [format "TRU0_SSR109:		%08X" $data]

	set TRU0_SSR110 0x3108A1B8
	set data [memread32_phys $TRU0_SSR110]
	puts [format "TRU0_SSR110:		%08X" $data]

	set TRU0_SSR111 0x3108A1BC
	set data [memread32_phys $TRU0_SSR111]
	puts [format "TRU0_SSR111:		%08X" $data]

	set TRU0_SSR112 0x3108A1C0
	set data [memread32_phys $TRU0_SSR112]
	puts [format "TRU0_SSR112:		%08X" $data]

	set TRU0_SSR113 0x3108A1C4
	set data [memread32_phys $TRU0_SSR113]
	puts [format "TRU0_SSR113:		%08X" $data]

	set TRU0_SSR114 0x3108A1C8
	set data [memread32_phys $TRU0_SSR114]
	puts [format "TRU0_SSR114:		%08X" $data]

	set TRU0_SSR115 0x3108A1CC
	set data [memread32_phys $TRU0_SSR115]
	puts [format "TRU0_SSR115:		%08X" $data]

	set TRU0_SSR116 0x3108A1D0
	set data [memread32_phys $TRU0_SSR116]
	puts [format "TRU0_SSR116:		%08X" $data]

	set TRU0_SSR117 0x3108A1D4
	set data [memread32_phys $TRU0_SSR117]
	puts [format "TRU0_SSR117:		%08X" $data]

	set TRU0_SSR118 0x3108A1D8
	set data [memread32_phys $TRU0_SSR118]
	puts [format "TRU0_SSR118:		%08X" $data]

	set TRU0_SSR119 0x3108A1DC
	set data [memread32_phys $TRU0_SSR119]
	puts [format "TRU0_SSR119:		%08X" $data]

	set TRU0_SSR120 0x3108A1E0
	set data [memread32_phys $TRU0_SSR120]
	puts [format "TRU0_SSR120:		%08X" $data]

	set TRU0_SSR121 0x3108A1E4
	set data [memread32_phys $TRU0_SSR121]
	puts [format "TRU0_SSR121:		%08X" $data]

	set TRU0_SSR122 0x3108A1E8
	set data [memread32_phys $TRU0_SSR122]
	puts [format "TRU0_SSR122:		%08X" $data]

	set TRU0_SSR123 0x3108A1EC
	set data [memread32_phys $TRU0_SSR123]
	puts [format "TRU0_SSR123:		%08X" $data]

	set TRU0_SSR124 0x3108A1F0
	set data [memread32_phys $TRU0_SSR124]
	puts [format "TRU0_SSR124:		%08X" $data]

	set TRU0_SSR125 0x3108A1F4
	set data [memread32_phys $TRU0_SSR125]
	puts [format "TRU0_SSR125:		%08X" $data]

	set TRU0_SSR126 0x3108A1F8
	set data [memread32_phys $TRU0_SSR126]
	puts [format "TRU0_SSR126:		%08X" $data]

	set TRU0_SSR127 0x3108A1FC
	set data [memread32_phys $TRU0_SSR127]
	puts [format "TRU0_SSR127:		%08X" $data]

	set TRU0_SSR128 0x3108A200
	set data [memread32_phys $TRU0_SSR128]
	puts [format "TRU0_SSR128:		%08X" $data]

	set TRU0_SSR129 0x3108A204
	set data [memread32_phys $TRU0_SSR129]
	puts [format "TRU0_SSR129:		%08X" $data]

	set TRU0_SSR130 0x3108A208
	set data [memread32_phys $TRU0_SSR130]
	puts [format "TRU0_SSR130:		%08X" $data]

	set TRU0_SSR131 0x3108A20C
	set data [memread32_phys $TRU0_SSR131]
	puts [format "TRU0_SSR131:		%08X" $data]

	set TRU0_SSR132 0x3108A210
	set data [memread32_phys $TRU0_SSR132]
	puts [format "TRU0_SSR132:		%08X" $data]

	set TRU0_SSR133 0x3108A214
	set data [memread32_phys $TRU0_SSR133]
	puts [format "TRU0_SSR133:		%08X" $data]

	set TRU0_SSR134 0x3108A218
	set data [memread32_phys $TRU0_SSR134]
	puts [format "TRU0_SSR134:		%08X" $data]

	set TRU0_SSR135 0x3108A21C
	set data [memread32_phys $TRU0_SSR135]
	puts [format "TRU0_SSR135:		%08X" $data]

	set TRU0_SSR136 0x3108A220
	set data [memread32_phys $TRU0_SSR136]
	puts [format "TRU0_SSR136:		%08X" $data]

	set TRU0_SSR137 0x3108A224
	set data [memread32_phys $TRU0_SSR137]
	puts [format "TRU0_SSR137:		%08X" $data]

	set TRU0_SSR138 0x3108A228
	set data [memread32_phys $TRU0_SSR138]
	puts [format "TRU0_SSR138:		%08X" $data]

	set TRU0_SSR139 0x3108A22C
	set data [memread32_phys $TRU0_SSR139]
	puts [format "TRU0_SSR139:		%08X" $data]

	set TRU0_SSR140 0x3108A230
	set data [memread32_phys $TRU0_SSR140]
	puts [format "TRU0_SSR140:		%08X" $data]

	set TRU0_SSR141 0x3108A234
	set data [memread32_phys $TRU0_SSR141]
	puts [format "TRU0_SSR141:		%08X" $data]

	set TRU0_SSR142 0x3108A238
	set data [memread32_phys $TRU0_SSR142]
	puts [format "TRU0_SSR142:		%08X" $data]

	set TRU0_SSR143 0x3108A23C
	set data [memread32_phys $TRU0_SSR143]
	puts [format "TRU0_SSR143:		%08X" $data]

	set TRU0_SSR144 0x3108A240
	set data [memread32_phys $TRU0_SSR144]
	puts [format "TRU0_SSR144:		%08X" $data]

	set TRU0_SSR145 0x3108A244
	set data [memread32_phys $TRU0_SSR145]
	puts [format "TRU0_SSR145:		%08X" $data]

	set TRU0_SSR146 0x3108A248
	set data [memread32_phys $TRU0_SSR146]
	puts [format "TRU0_SSR146:		%08X" $data]

	set TRU0_SSR147 0x3108A24C
	set data [memread32_phys $TRU0_SSR147]
	puts [format "TRU0_SSR147:		%08X" $data]

	set TRU0_SSR148 0x3108A250
	set data [memread32_phys $TRU0_SSR148]
	puts [format "TRU0_SSR148:		%08X" $data]

	set TRU0_SSR149 0x3108A254
	set data [memread32_phys $TRU0_SSR149]
	puts [format "TRU0_SSR149:		%08X" $data]

	set TRU0_SSR150 0x3108A258
	set data [memread32_phys $TRU0_SSR150]
	puts [format "TRU0_SSR150:		%08X" $data]

	set TRU0_SSR151 0x3108A25C
	set data [memread32_phys $TRU0_SSR151]
	puts [format "TRU0_SSR151:		%08X" $data]

	set TRU0_SSR152 0x3108A260
	set data [memread32_phys $TRU0_SSR152]
	puts [format "TRU0_SSR152:		%08X" $data]

	set TRU0_SSR153 0x3108A264
	set data [memread32_phys $TRU0_SSR153]
	puts [format "TRU0_SSR153:		%08X" $data]

	set TRU0_SSR154 0x3108A268
	set data [memread32_phys $TRU0_SSR154]
	puts [format "TRU0_SSR154:		%08X" $data]

	set TRU0_SSR155 0x3108A26C
	set data [memread32_phys $TRU0_SSR155]
	puts [format "TRU0_SSR155:		%08X" $data]

	set TRU0_SSR156 0x3108A270
	set data [memread32_phys $TRU0_SSR156]
	puts [format "TRU0_SSR156:		%08X" $data]

	set TRU0_SSR157 0x3108A274
	set data [memread32_phys $TRU0_SSR157]
	puts [format "TRU0_SSR157:		%08X" $data]

	set TRU0_SSR158 0x3108A278
	set data [memread32_phys $TRU0_SSR158]
	puts [format "TRU0_SSR158:		%08X" $data]

	set TRU0_SSR159 0x3108A27C
	set data [memread32_phys $TRU0_SSR159]
	puts [format "TRU0_SSR159:		%08X" $data]

	set TRU0_SSR160 0x3108A280
	set data [memread32_phys $TRU0_SSR160]
	puts [format "TRU0_SSR160:		%08X" $data]

	set TRU0_SSR161 0x3108A284
	set data [memread32_phys $TRU0_SSR161]
	puts [format "TRU0_SSR161:		%08X" $data]

	set TRU0_SSR162 0x3108A288
	set data [memread32_phys $TRU0_SSR162]
	puts [format "TRU0_SSR162:		%08X" $data]

	set TRU0_SSR163 0x3108A28C
	set data [memread32_phys $TRU0_SSR163]
	puts [format "TRU0_SSR163:		%08X" $data]

	set TRU0_SSR164 0x3108A290
	set data [memread32_phys $TRU0_SSR164]
	puts [format "TRU0_SSR164:		%08X" $data]

	set TRU0_SSR165 0x3108A294
	set data [memread32_phys $TRU0_SSR165]
	puts [format "TRU0_SSR165:		%08X" $data]

	set TRU0_SSR166 0x3108A298
	set data [memread32_phys $TRU0_SSR166]
	puts [format "TRU0_SSR166:		%08X" $data]

	set TRU0_SSR167 0x3108A29C
	set data [memread32_phys $TRU0_SSR167]
	puts [format "TRU0_SSR167:		%08X" $data]

	set TRU0_SSR168 0x3108A2A0
	set data [memread32_phys $TRU0_SSR168]
	puts [format "TRU0_SSR168:		%08X" $data]

	set TRU0_SSR169 0x3108A2A4
	set data [memread32_phys $TRU0_SSR169]
	puts [format "TRU0_SSR169:		%08X" $data]

	set TRU0_SSR170 0x3108A2A8
	set data [memread32_phys $TRU0_SSR170]
	puts [format "TRU0_SSR170:		%08X" $data]

	set TRU0_SSR171 0x3108A2AC
	set data [memread32_phys $TRU0_SSR171]
	puts [format "TRU0_SSR171:		%08X" $data]

	set TRU0_SSR172 0x3108A2B0
	set data [memread32_phys $TRU0_SSR172]
	puts [format "TRU0_SSR172:		%08X" $data]

	set TRU0_SSR173 0x3108A2B4
	set data [memread32_phys $TRU0_SSR173]
	puts [format "TRU0_SSR173:		%08X" $data]

	set TRU0_SSR174 0x3108A2B8
	set data [memread32_phys $TRU0_SSR174]
	puts [format "TRU0_SSR174:		%08X" $data]

	set TRU0_SSR175 0x3108A2BC
	set data [memread32_phys $TRU0_SSR175]
	puts [format "TRU0_SSR175:		%08X" $data]

	set TRU0_SSR176 0x3108A2C0
	set data [memread32_phys $TRU0_SSR176]
	puts [format "TRU0_SSR176:		%08X" $data]

	set TRU0_SSR177 0x3108A2C4
	set data [memread32_phys $TRU0_SSR177]
	puts [format "TRU0_SSR177:		%08X" $data]

	set TRU0_SSR178 0x3108A2C8
	set data [memread32_phys $TRU0_SSR178]
	puts [format "TRU0_SSR178:		%08X" $data]

	set TRU0_SSR179 0x3108A2CC
	set data [memread32_phys $TRU0_SSR179]
	puts [format "TRU0_SSR179:		%08X" $data]

	set TRU0_SSR180 0x3108A2D0
	set data [memread32_phys $TRU0_SSR180]
	puts [format "TRU0_SSR180:		%08X" $data]

	set TRU0_SSR181 0x3108A2D4
	set data [memread32_phys $TRU0_SSR181]
	puts [format "TRU0_SSR181:		%08X" $data]

	set TRU0_SSR182 0x3108A2D8
	set data [memread32_phys $TRU0_SSR182]
	puts [format "TRU0_SSR182:		%08X" $data]

	set TRU0_SSR183 0x3108A2DC
	set data [memread32_phys $TRU0_SSR183]
	puts [format "TRU0_SSR183:		%08X" $data]

	set TRU0_SSR184 0x3108A2E0
	set data [memread32_phys $TRU0_SSR184]
	puts [format "TRU0_SSR184:		%08X" $data]

	set TRU0_SSR185 0x3108A2E4
	set data [memread32_phys $TRU0_SSR185]
	puts [format "TRU0_SSR185:		%08X" $data]

	set TRU0_SSR186 0x3108A2E8
	set data [memread32_phys $TRU0_SSR186]
	puts [format "TRU0_SSR186:		%08X" $data]

	set TRU0_SSR187 0x3108A2EC
	set data [memread32_phys $TRU0_SSR187]
	puts [format "TRU0_SSR187:		%08X" $data]

	set TRU0_SSR188 0x3108A2F0
	set data [memread32_phys $TRU0_SSR188]
	puts [format "TRU0_SSR188:		%08X" $data]

	set TRU0_SSR189 0x3108A2F4
	set data [memread32_phys $TRU0_SSR189]
	puts [format "TRU0_SSR189:		%08X" $data]

	set TRU0_SSR190 0x3108A2F8
	set data [memread32_phys $TRU0_SSR190]
	puts [format "TRU0_SSR190:		%08X" $data]

	set TRU0_SSR191 0x3108A2FC
	set data [memread32_phys $TRU0_SSR191]
	puts [format "TRU0_SSR191:		%08X" $data]

	set TRU0_SSR192 0x3108A300
	set data [memread32_phys $TRU0_SSR192]
	puts [format "TRU0_SSR192:		%08X" $data]

	set TRU0_SSR193 0x3108A304
	set data [memread32_phys $TRU0_SSR193]
	puts [format "TRU0_SSR193:		%08X" $data]

	set TRU0_SSR194 0x3108A308
	set data [memread32_phys $TRU0_SSR194]
	puts [format "TRU0_SSR194:		%08X" $data]

	set TRU0_SSR195 0x3108A30C
	set data [memread32_phys $TRU0_SSR195]
	puts [format "TRU0_SSR195:		%08X" $data]

	set TRU0_SSR196 0x3108A310
	set data [memread32_phys $TRU0_SSR196]
	puts [format "TRU0_SSR196:		%08X" $data]

	set TRU0_SSR197 0x3108A314
	set data [memread32_phys $TRU0_SSR197]
	puts [format "TRU0_SSR197:		%08X" $data]

	set TRU0_SSR198 0x3108A318
	set data [memread32_phys $TRU0_SSR198]
	puts [format "TRU0_SSR198:		%08X" $data]

	set TRU0_SSR199 0x3108A31C
	set data [memread32_phys $TRU0_SSR199]
	puts [format "TRU0_SSR199:		%08X" $data]

	set TRU0_SSR200 0x3108A320
	set data [memread32_phys $TRU0_SSR200]
	puts [format "TRU0_SSR200:		%08X" $data]

	set TRU0_SSR201 0x3108A324
	set data [memread32_phys $TRU0_SSR201]
	puts [format "TRU0_SSR201:		%08X" $data]

	set TRU0_SSR202 0x3108A328
	set data [memread32_phys $TRU0_SSR202]
	puts [format "TRU0_SSR202:		%08X" $data]

	set TRU0_SSR203 0x3108A32C
	set data [memread32_phys $TRU0_SSR203]
	puts [format "TRU0_SSR203:		%08X" $data]

	set TRU0_SSR204 0x3108A330
	set data [memread32_phys $TRU0_SSR204]
	puts [format "TRU0_SSR204:		%08X" $data]

	set TRU0_SSR205 0x3108A334
	set data [memread32_phys $TRU0_SSR205]
	puts [format "TRU0_SSR205:		%08X" $data]

	set TRU0_SSR206 0x3108A338
	set data [memread32_phys $TRU0_SSR206]
	puts [format "TRU0_SSR206:		%08X" $data]

	set TRU0_SSR207 0x3108A33C
	set data [memread32_phys $TRU0_SSR207]
	puts [format "TRU0_SSR207:		%08X" $data]

	set TRU0_SSR208 0x3108A340
	set data [memread32_phys $TRU0_SSR208]
	puts [format "TRU0_SSR208:		%08X" $data]

	set TRU0_SSR209 0x3108A344
	set data [memread32_phys $TRU0_SSR209]
	puts [format "TRU0_SSR209:		%08X" $data]

	set TRU0_SSR210 0x3108A348
	set data [memread32_phys $TRU0_SSR210]
	puts [format "TRU0_SSR210:		%08X" $data]

	set TRU0_SSR211 0x3108A34C
	set data [memread32_phys $TRU0_SSR211]
	puts [format "TRU0_SSR211:		%08X" $data]

	set TRU0_SSR212 0x3108A350
	set data [memread32_phys $TRU0_SSR212]
	puts [format "TRU0_SSR212:		%08X" $data]

	set TRU0_SSR213 0x3108A354
	set data [memread32_phys $TRU0_SSR213]
	puts [format "TRU0_SSR213:		%08X" $data]

	set TRU0_SSR214 0x3108A358
	set data [memread32_phys $TRU0_SSR214]
	puts [format "TRU0_SSR214:		%08X" $data]

	set TRU0_SSR215 0x3108A35C
	set data [memread32_phys $TRU0_SSR215]
	puts [format "TRU0_SSR215:		%08X" $data]

	set TRU0_SSR216 0x3108A360
	set data [memread32_phys $TRU0_SSR216]
	puts [format "TRU0_SSR216:		%08X" $data]

	set TRU0_SSR217 0x3108A364
	set data [memread32_phys $TRU0_SSR217]
	puts [format "TRU0_SSR217:		%08X" $data]

	set TRU0_SSR218 0x3108A368
	set data [memread32_phys $TRU0_SSR218]
	puts [format "TRU0_SSR218:		%08X" $data]

	set TRU0_SSR219 0x3108A36C
	set data [memread32_phys $TRU0_SSR219]
	puts [format "TRU0_SSR219:		%08X" $data]

	set TRU0_SSR220 0x3108A370
	set data [memread32_phys $TRU0_SSR220]
	puts [format "TRU0_SSR220:		%08X" $data]

	set TRU0_SSR221 0x3108A374
	set data [memread32_phys $TRU0_SSR221]
	puts [format "TRU0_SSR221:		%08X" $data]

	set TRU0_SSR222 0x3108A378
	set data [memread32_phys $TRU0_SSR222]
	puts [format "TRU0_SSR222:		%08X" $data]

	set TRU0_SSR223 0x3108A37C
	set data [memread32_phys $TRU0_SSR223]
	puts [format "TRU0_SSR223:		%08X" $data]

	set TRU0_SSR224 0x3108A380
	set data [memread32_phys $TRU0_SSR224]
	puts [format "TRU0_SSR224:		%08X" $data]

	set TRU0_SSR225 0x3108A384
	set data [memread32_phys $TRU0_SSR225]
	puts [format "TRU0_SSR225:		%08X" $data]

	set TRU0_SSR226 0x3108A388
	set data [memread32_phys $TRU0_SSR226]
	puts [format "TRU0_SSR226:		%08X" $data]

	set TRU0_SSR227 0x3108A38C
	set data [memread32_phys $TRU0_SSR227]
	puts [format "TRU0_SSR227:		%08X" $data]

}

proc show_SPU0 {} {
	set SPU0_CTL 0x3108B000
	set data [memread32_phys $SPU0_CTL]
	puts [format "SPU0_CTL:		%08X" $data]

	set SPU0_STAT 0x3108B004
	set data [memread32_phys $SPU0_STAT]
	puts [format "SPU0_STAT:		%08X" $data]

	set SPU0_SECURECTL 0x3108B840
	set data [memread32_phys $SPU0_SECURECTL]
	puts [format "SPU0_SECURECTL:		%08X" $data]

	set SPU0_SECURECHK 0x3108B84C
	set data [memread32_phys $SPU0_SECURECHK]
	puts [format "SPU0_SECURECHK:		%08X" $data]

	set SPU0_SECUREC0 0x3108B980
	set data [memread32_phys $SPU0_SECUREC0]
	puts [format "SPU0_SECUREC0:		%08X" $data]

	set SPU0_SECUREC1 0x3108B984
	set data [memread32_phys $SPU0_SECUREC1]
	puts [format "SPU0_SECUREC1:		%08X" $data]

	set SPU0_SECUREC2 0x3108B988
	set data [memread32_phys $SPU0_SECUREC2]
	puts [format "SPU0_SECUREC2:		%08X" $data]

	set SPU0_SECUREP0 0x3108BA00
	set data [memread32_phys $SPU0_SECUREP0]
	puts [format "SPU0_SECUREP0:		%08X" $data]

	set SPU0_SECUREP1 0x3108BA04
	set data [memread32_phys $SPU0_SECUREP1]
	puts [format "SPU0_SECUREP1:		%08X" $data]

	set SPU0_SECUREP2 0x3108BA08
	set data [memread32_phys $SPU0_SECUREP2]
	puts [format "SPU0_SECUREP2:		%08X" $data]

	set SPU0_SECUREP3 0x3108BA0C
	set data [memread32_phys $SPU0_SECUREP3]
	puts [format "SPU0_SECUREP3:		%08X" $data]

	set SPU0_SECUREP4 0x3108BA10
	set data [memread32_phys $SPU0_SECUREP4]
	puts [format "SPU0_SECUREP4:		%08X" $data]

	set SPU0_SECUREP5 0x3108BA14
	set data [memread32_phys $SPU0_SECUREP5]
	puts [format "SPU0_SECUREP5:		%08X" $data]

	set SPU0_SECUREP6 0x3108BA18
	set data [memread32_phys $SPU0_SECUREP6]
	puts [format "SPU0_SECUREP6:		%08X" $data]

	set SPU0_SECUREP7 0x3108BA1C
	set data [memread32_phys $SPU0_SECUREP7]
	puts [format "SPU0_SECUREP7:		%08X" $data]

	set SPU0_SECUREP8 0x3108BA20
	set data [memread32_phys $SPU0_SECUREP8]
	puts [format "SPU0_SECUREP8:		%08X" $data]

	set SPU0_SECUREP9 0x3108BA24
	set data [memread32_phys $SPU0_SECUREP9]
	puts [format "SPU0_SECUREP9:		%08X" $data]

	set SPU0_SECUREP10 0x3108BA28
	set data [memread32_phys $SPU0_SECUREP10]
	puts [format "SPU0_SECUREP10:		%08X" $data]

	set SPU0_SECUREP11 0x3108BA2C
	set data [memread32_phys $SPU0_SECUREP11]
	puts [format "SPU0_SECUREP11:		%08X" $data]

	set SPU0_SECUREP12 0x3108BA30
	set data [memread32_phys $SPU0_SECUREP12]
	puts [format "SPU0_SECUREP12:		%08X" $data]

	set SPU0_SECUREP13 0x3108BA34
	set data [memread32_phys $SPU0_SECUREP13]
	puts [format "SPU0_SECUREP13:		%08X" $data]

	set SPU0_SECUREP14 0x3108BA38
	set data [memread32_phys $SPU0_SECUREP14]
	puts [format "SPU0_SECUREP14:		%08X" $data]

	set SPU0_SECUREP15 0x3108BA3C
	set data [memread32_phys $SPU0_SECUREP15]
	puts [format "SPU0_SECUREP15:		%08X" $data]

	set SPU0_SECUREP16 0x3108BA40
	set data [memread32_phys $SPU0_SECUREP16]
	puts [format "SPU0_SECUREP16:		%08X" $data]

	set SPU0_SECUREP17 0x3108BA44
	set data [memread32_phys $SPU0_SECUREP17]
	puts [format "SPU0_SECUREP17:		%08X" $data]

	set SPU0_SECUREP18 0x3108BA48
	set data [memread32_phys $SPU0_SECUREP18]
	puts [format "SPU0_SECUREP18:		%08X" $data]

	set SPU0_SECUREP19 0x3108BA4C
	set data [memread32_phys $SPU0_SECUREP19]
	puts [format "SPU0_SECUREP19:		%08X" $data]

	set SPU0_SECUREP20 0x3108BA50
	set data [memread32_phys $SPU0_SECUREP20]
	puts [format "SPU0_SECUREP20:		%08X" $data]

	set SPU0_SECUREP21 0x3108BA54
	set data [memread32_phys $SPU0_SECUREP21]
	puts [format "SPU0_SECUREP21:		%08X" $data]

	set SPU0_SECUREP22 0x3108BA58
	set data [memread32_phys $SPU0_SECUREP22]
	puts [format "SPU0_SECUREP22:		%08X" $data]

	set SPU0_SECUREP23 0x3108BA5C
	set data [memread32_phys $SPU0_SECUREP23]
	puts [format "SPU0_SECUREP23:		%08X" $data]

	set SPU0_SECUREP24 0x3108BA60
	set data [memread32_phys $SPU0_SECUREP24]
	puts [format "SPU0_SECUREP24:		%08X" $data]

	set SPU0_SECUREP25 0x3108BA64
	set data [memread32_phys $SPU0_SECUREP25]
	puts [format "SPU0_SECUREP25:		%08X" $data]

	set SPU0_SECUREP26 0x3108BA68
	set data [memread32_phys $SPU0_SECUREP26]
	puts [format "SPU0_SECUREP26:		%08X" $data]

	set SPU0_SECUREP27 0x3108BA6C
	set data [memread32_phys $SPU0_SECUREP27]
	puts [format "SPU0_SECUREP27:		%08X" $data]

	set SPU0_SECUREP28 0x3108BA70
	set data [memread32_phys $SPU0_SECUREP28]
	puts [format "SPU0_SECUREP28:		%08X" $data]

	set SPU0_SECUREP29 0x3108BA74
	set data [memread32_phys $SPU0_SECUREP29]
	puts [format "SPU0_SECUREP29:		%08X" $data]

	set SPU0_SECUREP30 0x3108BA78
	set data [memread32_phys $SPU0_SECUREP30]
	puts [format "SPU0_SECUREP30:		%08X" $data]

	set SPU0_SECUREP31 0x3108BA7C
	set data [memread32_phys $SPU0_SECUREP31]
	puts [format "SPU0_SECUREP31:		%08X" $data]

	set SPU0_SECUREP32 0x3108BA80
	set data [memread32_phys $SPU0_SECUREP32]
	puts [format "SPU0_SECUREP32:		%08X" $data]

	set SPU0_SECUREP33 0x3108BA84
	set data [memread32_phys $SPU0_SECUREP33]
	puts [format "SPU0_SECUREP33:		%08X" $data]

	set SPU0_SECUREP34 0x3108BA88
	set data [memread32_phys $SPU0_SECUREP34]
	puts [format "SPU0_SECUREP34:		%08X" $data]

	set SPU0_SECUREP35 0x3108BA8C
	set data [memread32_phys $SPU0_SECUREP35]
	puts [format "SPU0_SECUREP35:		%08X" $data]

	set SPU0_SECUREP36 0x3108BA90
	set data [memread32_phys $SPU0_SECUREP36]
	puts [format "SPU0_SECUREP36:		%08X" $data]

	set SPU0_SECUREP37 0x3108BA94
	set data [memread32_phys $SPU0_SECUREP37]
	puts [format "SPU0_SECUREP37:		%08X" $data]

	set SPU0_SECUREP38 0x3108BA98
	set data [memread32_phys $SPU0_SECUREP38]
	puts [format "SPU0_SECUREP38:		%08X" $data]

	set SPU0_SECUREP39 0x3108BA9C
	set data [memread32_phys $SPU0_SECUREP39]
	puts [format "SPU0_SECUREP39:		%08X" $data]

	set SPU0_SECUREP40 0x3108BAA0
	set data [memread32_phys $SPU0_SECUREP40]
	puts [format "SPU0_SECUREP40:		%08X" $data]

	set SPU0_SECUREP41 0x3108BAA4
	set data [memread32_phys $SPU0_SECUREP41]
	puts [format "SPU0_SECUREP41:		%08X" $data]

	set SPU0_SECUREP42 0x3108BAA8
	set data [memread32_phys $SPU0_SECUREP42]
	puts [format "SPU0_SECUREP42:		%08X" $data]

	set SPU0_SECUREP43 0x3108BAAC
	set data [memread32_phys $SPU0_SECUREP43]
	puts [format "SPU0_SECUREP43:		%08X" $data]

	set SPU0_SECUREP44 0x3108BAB0
	set data [memread32_phys $SPU0_SECUREP44]
	puts [format "SPU0_SECUREP44:		%08X" $data]

	set SPU0_SECUREP45 0x3108BAB4
	set data [memread32_phys $SPU0_SECUREP45]
	puts [format "SPU0_SECUREP45:		%08X" $data]

	set SPU0_SECUREP46 0x3108BAB8
	set data [memread32_phys $SPU0_SECUREP46]
	puts [format "SPU0_SECUREP46:		%08X" $data]

	set SPU0_SECUREP47 0x3108BABC
	set data [memread32_phys $SPU0_SECUREP47]
	puts [format "SPU0_SECUREP47:		%08X" $data]

	set SPU0_SECUREP48 0x3108BAC0
	set data [memread32_phys $SPU0_SECUREP48]
	puts [format "SPU0_SECUREP48:		%08X" $data]

	set SPU0_SECUREP49 0x3108BAC4
	set data [memread32_phys $SPU0_SECUREP49]
	puts [format "SPU0_SECUREP49:		%08X" $data]

	set SPU0_SECUREP50 0x3108BAC8
	set data [memread32_phys $SPU0_SECUREP50]
	puts [format "SPU0_SECUREP50:		%08X" $data]

	set SPU0_SECUREP51 0x3108BACC
	set data [memread32_phys $SPU0_SECUREP51]
	puts [format "SPU0_SECUREP51:		%08X" $data]

	set SPU0_SECUREP52 0x3108BAD0
	set data [memread32_phys $SPU0_SECUREP52]
	puts [format "SPU0_SECUREP52:		%08X" $data]

	set SPU0_SECUREP53 0x3108BAD4
	set data [memread32_phys $SPU0_SECUREP53]
	puts [format "SPU0_SECUREP53:		%08X" $data]

	set SPU0_SECUREP54 0x3108BAD8
	set data [memread32_phys $SPU0_SECUREP54]
	puts [format "SPU0_SECUREP54:		%08X" $data]

	set SPU0_SECUREP55 0x3108BADC
	set data [memread32_phys $SPU0_SECUREP55]
	puts [format "SPU0_SECUREP55:		%08X" $data]

	set SPU0_SECUREP56 0x3108BAE0
	set data [memread32_phys $SPU0_SECUREP56]
	puts [format "SPU0_SECUREP56:		%08X" $data]

	set SPU0_SECUREP57 0x3108BAE4
	set data [memread32_phys $SPU0_SECUREP57]
	puts [format "SPU0_SECUREP57:		%08X" $data]

	set SPU0_SECUREP58 0x3108BAE8
	set data [memread32_phys $SPU0_SECUREP58]
	puts [format "SPU0_SECUREP58:		%08X" $data]

	set SPU0_SECUREP59 0x3108BAEC
	set data [memread32_phys $SPU0_SECUREP59]
	puts [format "SPU0_SECUREP59:		%08X" $data]

	set SPU0_SECUREP60 0x3108BAF0
	set data [memread32_phys $SPU0_SECUREP60]
	puts [format "SPU0_SECUREP60:		%08X" $data]

	set SPU0_SECUREP61 0x3108BAF4
	set data [memread32_phys $SPU0_SECUREP61]
	puts [format "SPU0_SECUREP61:		%08X" $data]

	set SPU0_SECUREP62 0x3108BAF8
	set data [memread32_phys $SPU0_SECUREP62]
	puts [format "SPU0_SECUREP62:		%08X" $data]

	set SPU0_SECUREP63 0x3108BAFC
	set data [memread32_phys $SPU0_SECUREP63]
	puts [format "SPU0_SECUREP63:		%08X" $data]

	set SPU0_SECUREP64 0x3108BB00
	set data [memread32_phys $SPU0_SECUREP64]
	puts [format "SPU0_SECUREP64:		%08X" $data]

	set SPU0_SECUREP65 0x3108BB04
	set data [memread32_phys $SPU0_SECUREP65]
	puts [format "SPU0_SECUREP65:		%08X" $data]

	set SPU0_SECUREP66 0x3108BB08
	set data [memread32_phys $SPU0_SECUREP66]
	puts [format "SPU0_SECUREP66:		%08X" $data]

	set SPU0_SECUREP67 0x3108BB0C
	set data [memread32_phys $SPU0_SECUREP67]
	puts [format "SPU0_SECUREP67:		%08X" $data]

	set SPU0_SECUREP68 0x3108BB10
	set data [memread32_phys $SPU0_SECUREP68]
	puts [format "SPU0_SECUREP68:		%08X" $data]

	set SPU0_SECUREP69 0x3108BB14
	set data [memread32_phys $SPU0_SECUREP69]
	puts [format "SPU0_SECUREP69:		%08X" $data]

	set SPU0_SECUREP70 0x3108BB18
	set data [memread32_phys $SPU0_SECUREP70]
	puts [format "SPU0_SECUREP70:		%08X" $data]

	set SPU0_SECUREP71 0x3108BB1C
	set data [memread32_phys $SPU0_SECUREP71]
	puts [format "SPU0_SECUREP71:		%08X" $data]

	set SPU0_SECUREP72 0x3108BB20
	set data [memread32_phys $SPU0_SECUREP72]
	puts [format "SPU0_SECUREP72:		%08X" $data]

	set SPU0_SECUREP73 0x3108BB24
	set data [memread32_phys $SPU0_SECUREP73]
	puts [format "SPU0_SECUREP73:		%08X" $data]

	set SPU0_SECUREP74 0x3108BB28
	set data [memread32_phys $SPU0_SECUREP74]
	puts [format "SPU0_SECUREP74:		%08X" $data]

	set SPU0_SECUREP75 0x3108BB2C
	set data [memread32_phys $SPU0_SECUREP75]
	puts [format "SPU0_SECUREP75:		%08X" $data]

	set SPU0_SECUREP76 0x3108BB30
	set data [memread32_phys $SPU0_SECUREP76]
	puts [format "SPU0_SECUREP76:		%08X" $data]

	set SPU0_SECUREP77 0x3108BB34
	set data [memread32_phys $SPU0_SECUREP77]
	puts [format "SPU0_SECUREP77:		%08X" $data]

	set SPU0_SECUREP78 0x3108BB38
	set data [memread32_phys $SPU0_SECUREP78]
	puts [format "SPU0_SECUREP78:		%08X" $data]

	set SPU0_SECUREP79 0x3108BB3C
	set data [memread32_phys $SPU0_SECUREP79]
	puts [format "SPU0_SECUREP79:		%08X" $data]

	set SPU0_SECUREP80 0x3108BB40
	set data [memread32_phys $SPU0_SECUREP80]
	puts [format "SPU0_SECUREP80:		%08X" $data]

	set SPU0_SECUREP81 0x3108BB44
	set data [memread32_phys $SPU0_SECUREP81]
	puts [format "SPU0_SECUREP81:		%08X" $data]

	set SPU0_SECUREP82 0x3108BB48
	set data [memread32_phys $SPU0_SECUREP82]
	puts [format "SPU0_SECUREP82:		%08X" $data]

	set SPU0_SECUREP83 0x3108BB4C
	set data [memread32_phys $SPU0_SECUREP83]
	puts [format "SPU0_SECUREP83:		%08X" $data]

	set SPU0_SECUREP84 0x3108BB50
	set data [memread32_phys $SPU0_SECUREP84]
	puts [format "SPU0_SECUREP84:		%08X" $data]

	set SPU0_SECUREP85 0x3108BB54
	set data [memread32_phys $SPU0_SECUREP85]
	puts [format "SPU0_SECUREP85:		%08X" $data]

	set SPU0_SECUREP86 0x3108BB58
	set data [memread32_phys $SPU0_SECUREP86]
	puts [format "SPU0_SECUREP86:		%08X" $data]

	set SPU0_SECUREP87 0x3108BB5C
	set data [memread32_phys $SPU0_SECUREP87]
	puts [format "SPU0_SECUREP87:		%08X" $data]

	set SPU0_SECUREP88 0x3108BB60
	set data [memread32_phys $SPU0_SECUREP88]
	puts [format "SPU0_SECUREP88:		%08X" $data]

	set SPU0_SECUREP89 0x3108BB64
	set data [memread32_phys $SPU0_SECUREP89]
	puts [format "SPU0_SECUREP89:		%08X" $data]

	set SPU0_SECUREP90 0x3108BB68
	set data [memread32_phys $SPU0_SECUREP90]
	puts [format "SPU0_SECUREP90:		%08X" $data]

	set SPU0_SECUREP91 0x3108BB6C
	set data [memread32_phys $SPU0_SECUREP91]
	puts [format "SPU0_SECUREP91:		%08X" $data]

	set SPU0_SECUREP92 0x3108BB70
	set data [memread32_phys $SPU0_SECUREP92]
	puts [format "SPU0_SECUREP92:		%08X" $data]

	set SPU0_SECUREP93 0x3108BB74
	set data [memread32_phys $SPU0_SECUREP93]
	puts [format "SPU0_SECUREP93:		%08X" $data]

	set SPU0_SECUREP94 0x3108BB78
	set data [memread32_phys $SPU0_SECUREP94]
	puts [format "SPU0_SECUREP94:		%08X" $data]

	set SPU0_SECUREP95 0x3108BB7C
	set data [memread32_phys $SPU0_SECUREP95]
	puts [format "SPU0_SECUREP95:		%08X" $data]

	set SPU0_SECUREP96 0x3108BB80
	set data [memread32_phys $SPU0_SECUREP96]
	puts [format "SPU0_SECUREP96:		%08X" $data]

	set SPU0_SECUREP97 0x3108BB84
	set data [memread32_phys $SPU0_SECUREP97]
	puts [format "SPU0_SECUREP97:		%08X" $data]

	set SPU0_SECUREP98 0x3108BB88
	set data [memread32_phys $SPU0_SECUREP98]
	puts [format "SPU0_SECUREP98:		%08X" $data]

	set SPU0_SECUREP99 0x3108BB8C
	set data [memread32_phys $SPU0_SECUREP99]
	puts [format "SPU0_SECUREP99:		%08X" $data]

	set SPU0_SECUREP100 0x3108BB90
	set data [memread32_phys $SPU0_SECUREP100]
	puts [format "SPU0_SECUREP100:		%08X" $data]

	set SPU0_SECUREP101 0x3108BB94
	set data [memread32_phys $SPU0_SECUREP101]
	puts [format "SPU0_SECUREP101:		%08X" $data]

	set SPU0_SECUREP102 0x3108BB98
	set data [memread32_phys $SPU0_SECUREP102]
	puts [format "SPU0_SECUREP102:		%08X" $data]

	set SPU0_SECUREP103 0x3108BB9C
	set data [memread32_phys $SPU0_SECUREP103]
	puts [format "SPU0_SECUREP103:		%08X" $data]

	set SPU0_SECUREP104 0x3108BBA0
	set data [memread32_phys $SPU0_SECUREP104]
	puts [format "SPU0_SECUREP104:		%08X" $data]

	set SPU0_SECUREP105 0x3108BBA4
	set data [memread32_phys $SPU0_SECUREP105]
	puts [format "SPU0_SECUREP105:		%08X" $data]

	set SPU0_SECUREP106 0x3108BBA8
	set data [memread32_phys $SPU0_SECUREP106]
	puts [format "SPU0_SECUREP106:		%08X" $data]

	set SPU0_SECUREP107 0x3108BBAC
	set data [memread32_phys $SPU0_SECUREP107]
	puts [format "SPU0_SECUREP107:		%08X" $data]

	set SPU0_SECUREP108 0x3108BBB0
	set data [memread32_phys $SPU0_SECUREP108]
	puts [format "SPU0_SECUREP108:		%08X" $data]

	set SPU0_SECUREP109 0x3108BBB4
	set data [memread32_phys $SPU0_SECUREP109]
	puts [format "SPU0_SECUREP109:		%08X" $data]

	set SPU0_SECUREP110 0x3108BBB8
	set data [memread32_phys $SPU0_SECUREP110]
	puts [format "SPU0_SECUREP110:		%08X" $data]

	set SPU0_SECUREP111 0x3108BBBC
	set data [memread32_phys $SPU0_SECUREP111]
	puts [format "SPU0_SECUREP111:		%08X" $data]

	set SPU0_SECUREP112 0x3108BBC0
	set data [memread32_phys $SPU0_SECUREP112]
	puts [format "SPU0_SECUREP112:		%08X" $data]

	set SPU0_SECUREP113 0x3108BBC4
	set data [memread32_phys $SPU0_SECUREP113]
	puts [format "SPU0_SECUREP113:		%08X" $data]

	set SPU0_SECUREP114 0x3108BBC8
	set data [memread32_phys $SPU0_SECUREP114]
	puts [format "SPU0_SECUREP114:		%08X" $data]

	set SPU0_SECUREP115 0x3108BBCC
	set data [memread32_phys $SPU0_SECUREP115]
	puts [format "SPU0_SECUREP115:		%08X" $data]

	set SPU0_SECUREP116 0x3108BBD0
	set data [memread32_phys $SPU0_SECUREP116]
	puts [format "SPU0_SECUREP116:		%08X" $data]

	set SPU0_SECUREP117 0x3108BBD4
	set data [memread32_phys $SPU0_SECUREP117]
	puts [format "SPU0_SECUREP117:		%08X" $data]

	set SPU0_SECUREP118 0x3108BBD8
	set data [memread32_phys $SPU0_SECUREP118]
	puts [format "SPU0_SECUREP118:		%08X" $data]

	set SPU0_SECUREP119 0x3108BBDC
	set data [memread32_phys $SPU0_SECUREP119]
	puts [format "SPU0_SECUREP119:		%08X" $data]

	set SPU0_SECUREP120 0x3108BBE0
	set data [memread32_phys $SPU0_SECUREP120]
	puts [format "SPU0_SECUREP120:		%08X" $data]

	set SPU0_SECUREP121 0x3108BBE4
	set data [memread32_phys $SPU0_SECUREP121]
	puts [format "SPU0_SECUREP121:		%08X" $data]

	set SPU0_SECUREP122 0x3108BBE8
	set data [memread32_phys $SPU0_SECUREP122]
	puts [format "SPU0_SECUREP122:		%08X" $data]

	set SPU0_SECUREP123 0x3108BBEC
	set data [memread32_phys $SPU0_SECUREP123]
	puts [format "SPU0_SECUREP123:		%08X" $data]

	set SPU0_SECUREP124 0x3108BBF0
	set data [memread32_phys $SPU0_SECUREP124]
	puts [format "SPU0_SECUREP124:		%08X" $data]

	set SPU0_SECUREP125 0x3108BBF4
	set data [memread32_phys $SPU0_SECUREP125]
	puts [format "SPU0_SECUREP125:		%08X" $data]

	set SPU0_SECUREP126 0x3108BBF8
	set data [memread32_phys $SPU0_SECUREP126]
	puts [format "SPU0_SECUREP126:		%08X" $data]

	set SPU0_SECUREP127 0x3108BBFC
	set data [memread32_phys $SPU0_SECUREP127]
	puts [format "SPU0_SECUREP127:		%08X" $data]

	set SPU0_SECUREP128 0x3108BC00
	set data [memread32_phys $SPU0_SECUREP128]
	puts [format "SPU0_SECUREP128:		%08X" $data]

	set SPU0_SECUREP129 0x3108BC04
	set data [memread32_phys $SPU0_SECUREP129]
	puts [format "SPU0_SECUREP129:		%08X" $data]

	set SPU0_SECUREP130 0x3108BC08
	set data [memread32_phys $SPU0_SECUREP130]
	puts [format "SPU0_SECUREP130:		%08X" $data]

	set SPU0_SECUREP131 0x3108BC0C
	set data [memread32_phys $SPU0_SECUREP131]
	puts [format "SPU0_SECUREP131:		%08X" $data]

	set SPU0_SECUREP132 0x3108BC10
	set data [memread32_phys $SPU0_SECUREP132]
	puts [format "SPU0_SECUREP132:		%08X" $data]

	set SPU0_SECUREP133 0x3108BC14
	set data [memread32_phys $SPU0_SECUREP133]
	puts [format "SPU0_SECUREP133:		%08X" $data]

	set SPU0_SECUREP134 0x3108BC18
	set data [memread32_phys $SPU0_SECUREP134]
	puts [format "SPU0_SECUREP134:		%08X" $data]

	set SPU0_SECUREP135 0x3108BC1C
	set data [memread32_phys $SPU0_SECUREP135]
	puts [format "SPU0_SECUREP135:		%08X" $data]

	set SPU0_SECUREP136 0x3108BC20
	set data [memread32_phys $SPU0_SECUREP136]
	puts [format "SPU0_SECUREP136:		%08X" $data]

	set SPU0_SECUREP137 0x3108BC24
	set data [memread32_phys $SPU0_SECUREP137]
	puts [format "SPU0_SECUREP137:		%08X" $data]

	set SPU0_SECUREP138 0x3108BC28
	set data [memread32_phys $SPU0_SECUREP138]
	puts [format "SPU0_SECUREP138:		%08X" $data]

	set SPU0_SECUREP139 0x3108BC2C
	set data [memread32_phys $SPU0_SECUREP139]
	puts [format "SPU0_SECUREP139:		%08X" $data]

	set SPU0_SECUREP140 0x3108BC30
	set data [memread32_phys $SPU0_SECUREP140]
	puts [format "SPU0_SECUREP140:		%08X" $data]

	set SPU0_SECUREP141 0x3108BC34
	set data [memread32_phys $SPU0_SECUREP141]
	puts [format "SPU0_SECUREP141:		%08X" $data]

	set SPU0_SECUREP142 0x3108BC38
	set data [memread32_phys $SPU0_SECUREP142]
	puts [format "SPU0_SECUREP142:		%08X" $data]

	set SPU0_SECUREP143 0x3108BC3C
	set data [memread32_phys $SPU0_SECUREP143]
	puts [format "SPU0_SECUREP143:		%08X" $data]

	set SPU0_SECUREP144 0x3108BC40
	set data [memread32_phys $SPU0_SECUREP144]
	puts [format "SPU0_SECUREP144:		%08X" $data]

	set SPU0_SECUREP145 0x3108BC44
	set data [memread32_phys $SPU0_SECUREP145]
	puts [format "SPU0_SECUREP145:		%08X" $data]

	set SPU0_SECUREP146 0x3108BC48
	set data [memread32_phys $SPU0_SECUREP146]
	puts [format "SPU0_SECUREP146:		%08X" $data]

	set SPU0_SECUREP147 0x3108BC4C
	set data [memread32_phys $SPU0_SECUREP147]
	puts [format "SPU0_SECUREP147:		%08X" $data]

	set SPU0_SECUREP148 0x3108BC50
	set data [memread32_phys $SPU0_SECUREP148]
	puts [format "SPU0_SECUREP148:		%08X" $data]

	set SPU0_SECUREP149 0x3108BC54
	set data [memread32_phys $SPU0_SECUREP149]
	puts [format "SPU0_SECUREP149:		%08X" $data]

	set SPU0_SECUREP150 0x3108BC58
	set data [memread32_phys $SPU0_SECUREP150]
	puts [format "SPU0_SECUREP150:		%08X" $data]

	set SPU0_SECUREP151 0x3108BC5C
	set data [memread32_phys $SPU0_SECUREP151]
	puts [format "SPU0_SECUREP151:		%08X" $data]

	set SPU0_SECUREP152 0x3108BC60
	set data [memread32_phys $SPU0_SECUREP152]
	puts [format "SPU0_SECUREP152:		%08X" $data]

	set SPU0_SECUREP153 0x3108BC64
	set data [memread32_phys $SPU0_SECUREP153]
	puts [format "SPU0_SECUREP153:		%08X" $data]

	set SPU0_SECUREP154 0x3108BC68
	set data [memread32_phys $SPU0_SECUREP154]
	puts [format "SPU0_SECUREP154:		%08X" $data]

	set SPU0_SECUREP155 0x3108BC6C
	set data [memread32_phys $SPU0_SECUREP155]
	puts [format "SPU0_SECUREP155:		%08X" $data]

	set SPU0_SECUREP156 0x3108BC70
	set data [memread32_phys $SPU0_SECUREP156]
	puts [format "SPU0_SECUREP156:		%08X" $data]

	set SPU0_SECUREP157 0x3108BC74
	set data [memread32_phys $SPU0_SECUREP157]
	puts [format "SPU0_SECUREP157:		%08X" $data]

	set SPU0_SECUREP158 0x3108BC78
	set data [memread32_phys $SPU0_SECUREP158]
	puts [format "SPU0_SECUREP158:		%08X" $data]

	set SPU0_SECUREP159 0x3108BC7C
	set data [memread32_phys $SPU0_SECUREP159]
	puts [format "SPU0_SECUREP159:		%08X" $data]

	set SPU0_SECUREP160 0x3108BC80
	set data [memread32_phys $SPU0_SECUREP160]
	puts [format "SPU0_SECUREP160:		%08X" $data]

	set SPU0_SECUREP161 0x3108BC84
	set data [memread32_phys $SPU0_SECUREP161]
	puts [format "SPU0_SECUREP161:		%08X" $data]

	set SPU0_SECUREP162 0x3108BC88
	set data [memread32_phys $SPU0_SECUREP162]
	puts [format "SPU0_SECUREP162:		%08X" $data]

	set SPU0_SECUREP163 0x3108BC8C
	set data [memread32_phys $SPU0_SECUREP163]
	puts [format "SPU0_SECUREP163:		%08X" $data]

	set SPU0_SECUREP164 0x3108BC90
	set data [memread32_phys $SPU0_SECUREP164]
	puts [format "SPU0_SECUREP164:		%08X" $data]

	set SPU0_SECUREP165 0x3108BC94
	set data [memread32_phys $SPU0_SECUREP165]
	puts [format "SPU0_SECUREP165:		%08X" $data]

	set SPU0_SECUREP166 0x3108BC98
	set data [memread32_phys $SPU0_SECUREP166]
	puts [format "SPU0_SECUREP166:		%08X" $data]

	set SPU0_SECUREP167 0x3108BC9C
	set data [memread32_phys $SPU0_SECUREP167]
	puts [format "SPU0_SECUREP167:		%08X" $data]

	set SPU0_SECUREP168 0x3108BCA0
	set data [memread32_phys $SPU0_SECUREP168]
	puts [format "SPU0_SECUREP168:		%08X" $data]

	set SPU0_SECUREP169 0x3108BCA4
	set data [memread32_phys $SPU0_SECUREP169]
	puts [format "SPU0_SECUREP169:		%08X" $data]

	set SPU0_SECUREP170 0x3108BCA8
	set data [memread32_phys $SPU0_SECUREP170]
	puts [format "SPU0_SECUREP170:		%08X" $data]

	set SPU0_SECUREP171 0x3108BCAC
	set data [memread32_phys $SPU0_SECUREP171]
	puts [format "SPU0_SECUREP171:		%08X" $data]

	set SPU0_SECUREP172 0x3108BCB0
	set data [memread32_phys $SPU0_SECUREP172]
	puts [format "SPU0_SECUREP172:		%08X" $data]

	set SPU0_SECUREP173 0x3108BCB4
	set data [memread32_phys $SPU0_SECUREP173]
	puts [format "SPU0_SECUREP173:		%08X" $data]

	set SPU0_SECUREP174 0x3108BCB8
	set data [memread32_phys $SPU0_SECUREP174]
	puts [format "SPU0_SECUREP174:		%08X" $data]

	set SPU0_SECUREP175 0x3108BCBC
	set data [memread32_phys $SPU0_SECUREP175]
	puts [format "SPU0_SECUREP175:		%08X" $data]

	set SPU0_SECUREP176 0x3108BCC0
	set data [memread32_phys $SPU0_SECUREP176]
	puts [format "SPU0_SECUREP176:		%08X" $data]

	set SPU0_SECUREP177 0x3108BCC4
	set data [memread32_phys $SPU0_SECUREP177]
	puts [format "SPU0_SECUREP177:		%08X" $data]

	set SPU0_SECUREP178 0x3108BCC8
	set data [memread32_phys $SPU0_SECUREP178]
	puts [format "SPU0_SECUREP178:		%08X" $data]

	set SPU0_SECUREP179 0x3108BCCC
	set data [memread32_phys $SPU0_SECUREP179]
	puts [format "SPU0_SECUREP179:		%08X" $data]

	set SPU0_SECUREP180 0x3108BCD0
	set data [memread32_phys $SPU0_SECUREP180]
	puts [format "SPU0_SECUREP180:		%08X" $data]

	set SPU0_SECUREP181 0x3108BCD4
	set data [memread32_phys $SPU0_SECUREP181]
	puts [format "SPU0_SECUREP181:		%08X" $data]

	set SPU0_SECUREP182 0x3108BCD8
	set data [memread32_phys $SPU0_SECUREP182]
	puts [format "SPU0_SECUREP182:		%08X" $data]

	set SPU0_SECUREP183 0x3108BCDC
	set data [memread32_phys $SPU0_SECUREP183]
	puts [format "SPU0_SECUREP183:		%08X" $data]

	set SPU0_SECUREP184 0x3108BCE0
	set data [memread32_phys $SPU0_SECUREP184]
	puts [format "SPU0_SECUREP184:		%08X" $data]

	set SPU0_SECUREP185 0x3108BCE4
	set data [memread32_phys $SPU0_SECUREP185]
	puts [format "SPU0_SECUREP185:		%08X" $data]

	set SPU0_SECUREP186 0x3108BCE8
	set data [memread32_phys $SPU0_SECUREP186]
	puts [format "SPU0_SECUREP186:		%08X" $data]

	set SPU0_SECUREP187 0x3108BCEC
	set data [memread32_phys $SPU0_SECUREP187]
	puts [format "SPU0_SECUREP187:		%08X" $data]

	set SPU0_SECUREP188 0x3108BCF0
	set data [memread32_phys $SPU0_SECUREP188]
	puts [format "SPU0_SECUREP188:		%08X" $data]

	set SPU0_SECUREP189 0x3108BCF4
	set data [memread32_phys $SPU0_SECUREP189]
	puts [format "SPU0_SECUREP189:		%08X" $data]

	set SPU0_SECUREP190 0x3108BCF8
	set data [memread32_phys $SPU0_SECUREP190]
	puts [format "SPU0_SECUREP190:		%08X" $data]

	set SPU0_SECUREP191 0x3108BCFC
	set data [memread32_phys $SPU0_SECUREP191]
	puts [format "SPU0_SECUREP191:		%08X" $data]

	set SPU0_SECUREP192 0x3108BD00
	set data [memread32_phys $SPU0_SECUREP192]
	puts [format "SPU0_SECUREP192:		%08X" $data]

	set SPU0_SECUREP193 0x3108BD04
	set data [memread32_phys $SPU0_SECUREP193]
	puts [format "SPU0_SECUREP193:		%08X" $data]

	set SPU0_SECUREP194 0x3108BD08
	set data [memread32_phys $SPU0_SECUREP194]
	puts [format "SPU0_SECUREP194:		%08X" $data]

	set SPU0_SECUREP195 0x3108BD0C
	set data [memread32_phys $SPU0_SECUREP195]
	puts [format "SPU0_SECUREP195:		%08X" $data]

	set SPU0_SECUREP196 0x3108BD10
	set data [memread32_phys $SPU0_SECUREP196]
	puts [format "SPU0_SECUREP196:		%08X" $data]

	set SPU0_SECUREP197 0x3108BD14
	set data [memread32_phys $SPU0_SECUREP197]
	puts [format "SPU0_SECUREP197:		%08X" $data]

	set SPU0_SECUREP198 0x3108BD18
	set data [memread32_phys $SPU0_SECUREP198]
	puts [format "SPU0_SECUREP198:		%08X" $data]

	set SPU0_SECUREP199 0x3108BD1C
	set data [memread32_phys $SPU0_SECUREP199]
	puts [format "SPU0_SECUREP199:		%08X" $data]

	set SPU0_SECUREP200 0x3108BD20
	set data [memread32_phys $SPU0_SECUREP200]
	puts [format "SPU0_SECUREP200:		%08X" $data]

	set SPU0_SECUREP201 0x3108BD24
	set data [memread32_phys $SPU0_SECUREP201]
	puts [format "SPU0_SECUREP201:		%08X" $data]

	set SPU0_SECUREP202 0x3108BD28
	set data [memread32_phys $SPU0_SECUREP202]
	puts [format "SPU0_SECUREP202:		%08X" $data]

	set SPU0_SECUREP203 0x3108BD2C
	set data [memread32_phys $SPU0_SECUREP203]
	puts [format "SPU0_SECUREP203:		%08X" $data]

	set SPU0_SECUREP204 0x3108BD30
	set data [memread32_phys $SPU0_SECUREP204]
	puts [format "SPU0_SECUREP204:		%08X" $data]

	set SPU0_SECUREP205 0x3108BD34
	set data [memread32_phys $SPU0_SECUREP205]
	puts [format "SPU0_SECUREP205:		%08X" $data]

	set SPU0_SECUREP206 0x3108BD38
	set data [memread32_phys $SPU0_SECUREP206]
	puts [format "SPU0_SECUREP206:		%08X" $data]

	set SPU0_SECUREP207 0x3108BD3C
	set data [memread32_phys $SPU0_SECUREP207]
	puts [format "SPU0_SECUREP207:		%08X" $data]

	set SPU0_SECUREP208 0x3108BD40
	set data [memread32_phys $SPU0_SECUREP208]
	puts [format "SPU0_SECUREP208:		%08X" $data]

	set SPU0_SECUREP209 0x3108BD44
	set data [memread32_phys $SPU0_SECUREP209]
	puts [format "SPU0_SECUREP209:		%08X" $data]

	set SPU0_SECUREP210 0x3108BD48
	set data [memread32_phys $SPU0_SECUREP210]
	puts [format "SPU0_SECUREP210:		%08X" $data]

	set SPU0_SECUREP211 0x3108BD4C
	set data [memread32_phys $SPU0_SECUREP211]
	puts [format "SPU0_SECUREP211:		%08X" $data]

	set SPU0_SECUREP212 0x3108BD50
	set data [memread32_phys $SPU0_SECUREP212]
	puts [format "SPU0_SECUREP212:		%08X" $data]

	set SPU0_SECUREP213 0x3108BD54
	set data [memread32_phys $SPU0_SECUREP213]
	puts [format "SPU0_SECUREP213:		%08X" $data]

	set SPU0_WP0 0x3108B400
	set data [memread32_phys $SPU0_WP0]
	puts [format "SPU0_WP0:		%08X" $data]

	set SPU0_WP1 0x3108B404
	set data [memread32_phys $SPU0_WP1]
	puts [format "SPU0_WP1:		%08X" $data]

	set SPU0_WP2 0x3108B408
	set data [memread32_phys $SPU0_WP2]
	puts [format "SPU0_WP2:		%08X" $data]

	set SPU0_WP3 0x3108B40C
	set data [memread32_phys $SPU0_WP3]
	puts [format "SPU0_WP3:		%08X" $data]

	set SPU0_WP4 0x3108B410
	set data [memread32_phys $SPU0_WP4]
	puts [format "SPU0_WP4:		%08X" $data]

	set SPU0_WP5 0x3108B414
	set data [memread32_phys $SPU0_WP5]
	puts [format "SPU0_WP5:		%08X" $data]

	set SPU0_WP6 0x3108B418
	set data [memread32_phys $SPU0_WP6]
	puts [format "SPU0_WP6:		%08X" $data]

	set SPU0_WP7 0x3108B41C
	set data [memread32_phys $SPU0_WP7]
	puts [format "SPU0_WP7:		%08X" $data]

	set SPU0_WP8 0x3108B420
	set data [memread32_phys $SPU0_WP8]
	puts [format "SPU0_WP8:		%08X" $data]

	set SPU0_WP9 0x3108B424
	set data [memread32_phys $SPU0_WP9]
	puts [format "SPU0_WP9:		%08X" $data]

	set SPU0_WP10 0x3108B428
	set data [memread32_phys $SPU0_WP10]
	puts [format "SPU0_WP10:		%08X" $data]

	set SPU0_WP11 0x3108B42C
	set data [memread32_phys $SPU0_WP11]
	puts [format "SPU0_WP11:		%08X" $data]

	set SPU0_WP12 0x3108B430
	set data [memread32_phys $SPU0_WP12]
	puts [format "SPU0_WP12:		%08X" $data]

	set SPU0_WP13 0x3108B434
	set data [memread32_phys $SPU0_WP13]
	puts [format "SPU0_WP13:		%08X" $data]

	set SPU0_WP14 0x3108B438
	set data [memread32_phys $SPU0_WP14]
	puts [format "SPU0_WP14:		%08X" $data]

	set SPU0_WP15 0x3108B43C
	set data [memread32_phys $SPU0_WP15]
	puts [format "SPU0_WP15:		%08X" $data]

	set SPU0_WP16 0x3108B440
	set data [memread32_phys $SPU0_WP16]
	puts [format "SPU0_WP16:		%08X" $data]

	set SPU0_WP17 0x3108B444
	set data [memread32_phys $SPU0_WP17]
	puts [format "SPU0_WP17:		%08X" $data]

	set SPU0_WP18 0x3108B448
	set data [memread32_phys $SPU0_WP18]
	puts [format "SPU0_WP18:		%08X" $data]

	set SPU0_WP19 0x3108B44C
	set data [memread32_phys $SPU0_WP19]
	puts [format "SPU0_WP19:		%08X" $data]

	set SPU0_WP20 0x3108B450
	set data [memread32_phys $SPU0_WP20]
	puts [format "SPU0_WP20:		%08X" $data]

	set SPU0_WP21 0x3108B454
	set data [memread32_phys $SPU0_WP21]
	puts [format "SPU0_WP21:		%08X" $data]

	set SPU0_WP22 0x3108B458
	set data [memread32_phys $SPU0_WP22]
	puts [format "SPU0_WP22:		%08X" $data]

	set SPU0_WP23 0x3108B45C
	set data [memread32_phys $SPU0_WP23]
	puts [format "SPU0_WP23:		%08X" $data]

	set SPU0_WP24 0x3108B460
	set data [memread32_phys $SPU0_WP24]
	puts [format "SPU0_WP24:		%08X" $data]

	set SPU0_WP25 0x3108B464
	set data [memread32_phys $SPU0_WP25]
	puts [format "SPU0_WP25:		%08X" $data]

	set SPU0_WP26 0x3108B468
	set data [memread32_phys $SPU0_WP26]
	puts [format "SPU0_WP26:		%08X" $data]

	set SPU0_WP27 0x3108B46C
	set data [memread32_phys $SPU0_WP27]
	puts [format "SPU0_WP27:		%08X" $data]

	set SPU0_WP28 0x3108B470
	set data [memread32_phys $SPU0_WP28]
	puts [format "SPU0_WP28:		%08X" $data]

	set SPU0_WP29 0x3108B474
	set data [memread32_phys $SPU0_WP29]
	puts [format "SPU0_WP29:		%08X" $data]

	set SPU0_WP30 0x3108B478
	set data [memread32_phys $SPU0_WP30]
	puts [format "SPU0_WP30:		%08X" $data]

	set SPU0_WP31 0x3108B47C
	set data [memread32_phys $SPU0_WP31]
	puts [format "SPU0_WP31:		%08X" $data]

	set SPU0_WP32 0x3108B480
	set data [memread32_phys $SPU0_WP32]
	puts [format "SPU0_WP32:		%08X" $data]

	set SPU0_WP33 0x3108B484
	set data [memread32_phys $SPU0_WP33]
	puts [format "SPU0_WP33:		%08X" $data]

	set SPU0_WP34 0x3108B488
	set data [memread32_phys $SPU0_WP34]
	puts [format "SPU0_WP34:		%08X" $data]

	set SPU0_WP35 0x3108B48C
	set data [memread32_phys $SPU0_WP35]
	puts [format "SPU0_WP35:		%08X" $data]

	set SPU0_WP36 0x3108B490
	set data [memread32_phys $SPU0_WP36]
	puts [format "SPU0_WP36:		%08X" $data]

	set SPU0_WP37 0x3108B494
	set data [memread32_phys $SPU0_WP37]
	puts [format "SPU0_WP37:		%08X" $data]

	set SPU0_WP38 0x3108B498
	set data [memread32_phys $SPU0_WP38]
	puts [format "SPU0_WP38:		%08X" $data]

	set SPU0_WP39 0x3108B49C
	set data [memread32_phys $SPU0_WP39]
	puts [format "SPU0_WP39:		%08X" $data]

	set SPU0_WP40 0x3108B4A0
	set data [memread32_phys $SPU0_WP40]
	puts [format "SPU0_WP40:		%08X" $data]

	set SPU0_WP41 0x3108B4A4
	set data [memread32_phys $SPU0_WP41]
	puts [format "SPU0_WP41:		%08X" $data]

	set SPU0_WP42 0x3108B4A8
	set data [memread32_phys $SPU0_WP42]
	puts [format "SPU0_WP42:		%08X" $data]

	set SPU0_WP43 0x3108B4AC
	set data [memread32_phys $SPU0_WP43]
	puts [format "SPU0_WP43:		%08X" $data]

	set SPU0_WP44 0x3108B4B0
	set data [memread32_phys $SPU0_WP44]
	puts [format "SPU0_WP44:		%08X" $data]

	set SPU0_WP45 0x3108B4B4
	set data [memread32_phys $SPU0_WP45]
	puts [format "SPU0_WP45:		%08X" $data]

	set SPU0_WP46 0x3108B4B8
	set data [memread32_phys $SPU0_WP46]
	puts [format "SPU0_WP46:		%08X" $data]

	set SPU0_WP47 0x3108B4BC
	set data [memread32_phys $SPU0_WP47]
	puts [format "SPU0_WP47:		%08X" $data]

	set SPU0_WP48 0x3108B4C0
	set data [memread32_phys $SPU0_WP48]
	puts [format "SPU0_WP48:		%08X" $data]

	set SPU0_WP49 0x3108B4C4
	set data [memread32_phys $SPU0_WP49]
	puts [format "SPU0_WP49:		%08X" $data]

	set SPU0_WP50 0x3108B4C8
	set data [memread32_phys $SPU0_WP50]
	puts [format "SPU0_WP50:		%08X" $data]

	set SPU0_WP51 0x3108B4CC
	set data [memread32_phys $SPU0_WP51]
	puts [format "SPU0_WP51:		%08X" $data]

	set SPU0_WP52 0x3108B4D0
	set data [memread32_phys $SPU0_WP52]
	puts [format "SPU0_WP52:		%08X" $data]

	set SPU0_WP53 0x3108B4D4
	set data [memread32_phys $SPU0_WP53]
	puts [format "SPU0_WP53:		%08X" $data]

	set SPU0_WP54 0x3108B4D8
	set data [memread32_phys $SPU0_WP54]
	puts [format "SPU0_WP54:		%08X" $data]

	set SPU0_WP55 0x3108B4DC
	set data [memread32_phys $SPU0_WP55]
	puts [format "SPU0_WP55:		%08X" $data]

	set SPU0_WP56 0x3108B4E0
	set data [memread32_phys $SPU0_WP56]
	puts [format "SPU0_WP56:		%08X" $data]

	set SPU0_WP57 0x3108B4E4
	set data [memread32_phys $SPU0_WP57]
	puts [format "SPU0_WP57:		%08X" $data]

	set SPU0_WP58 0x3108B4E8
	set data [memread32_phys $SPU0_WP58]
	puts [format "SPU0_WP58:		%08X" $data]

	set SPU0_WP59 0x3108B4EC
	set data [memread32_phys $SPU0_WP59]
	puts [format "SPU0_WP59:		%08X" $data]

	set SPU0_WP60 0x3108B4F0
	set data [memread32_phys $SPU0_WP60]
	puts [format "SPU0_WP60:		%08X" $data]

	set SPU0_WP61 0x3108B4F4
	set data [memread32_phys $SPU0_WP61]
	puts [format "SPU0_WP61:		%08X" $data]

	set SPU0_WP62 0x3108B4F8
	set data [memread32_phys $SPU0_WP62]
	puts [format "SPU0_WP62:		%08X" $data]

	set SPU0_WP63 0x3108B4FC
	set data [memread32_phys $SPU0_WP63]
	puts [format "SPU0_WP63:		%08X" $data]

	set SPU0_WP64 0x3108B500
	set data [memread32_phys $SPU0_WP64]
	puts [format "SPU0_WP64:		%08X" $data]

	set SPU0_WP65 0x3108B504
	set data [memread32_phys $SPU0_WP65]
	puts [format "SPU0_WP65:		%08X" $data]

	set SPU0_WP66 0x3108B508
	set data [memread32_phys $SPU0_WP66]
	puts [format "SPU0_WP66:		%08X" $data]

	set SPU0_WP67 0x3108B50C
	set data [memread32_phys $SPU0_WP67]
	puts [format "SPU0_WP67:		%08X" $data]

	set SPU0_WP68 0x3108B510
	set data [memread32_phys $SPU0_WP68]
	puts [format "SPU0_WP68:		%08X" $data]

	set SPU0_WP69 0x3108B514
	set data [memread32_phys $SPU0_WP69]
	puts [format "SPU0_WP69:		%08X" $data]

	set SPU0_WP70 0x3108B518
	set data [memread32_phys $SPU0_WP70]
	puts [format "SPU0_WP70:		%08X" $data]

	set SPU0_WP71 0x3108B51C
	set data [memread32_phys $SPU0_WP71]
	puts [format "SPU0_WP71:		%08X" $data]

	set SPU0_WP72 0x3108B520
	set data [memread32_phys $SPU0_WP72]
	puts [format "SPU0_WP72:		%08X" $data]

	set SPU0_WP73 0x3108B524
	set data [memread32_phys $SPU0_WP73]
	puts [format "SPU0_WP73:		%08X" $data]

	set SPU0_WP74 0x3108B528
	set data [memread32_phys $SPU0_WP74]
	puts [format "SPU0_WP74:		%08X" $data]

	set SPU0_WP75 0x3108B52C
	set data [memread32_phys $SPU0_WP75]
	puts [format "SPU0_WP75:		%08X" $data]

	set SPU0_WP76 0x3108B530
	set data [memread32_phys $SPU0_WP76]
	puts [format "SPU0_WP76:		%08X" $data]

	set SPU0_WP77 0x3108B534
	set data [memread32_phys $SPU0_WP77]
	puts [format "SPU0_WP77:		%08X" $data]

	set SPU0_WP78 0x3108B538
	set data [memread32_phys $SPU0_WP78]
	puts [format "SPU0_WP78:		%08X" $data]

	set SPU0_WP79 0x3108B53C
	set data [memread32_phys $SPU0_WP79]
	puts [format "SPU0_WP79:		%08X" $data]

	set SPU0_WP80 0x3108B540
	set data [memread32_phys $SPU0_WP80]
	puts [format "SPU0_WP80:		%08X" $data]

	set SPU0_WP81 0x3108B544
	set data [memread32_phys $SPU0_WP81]
	puts [format "SPU0_WP81:		%08X" $data]

	set SPU0_WP82 0x3108B548
	set data [memread32_phys $SPU0_WP82]
	puts [format "SPU0_WP82:		%08X" $data]

	set SPU0_WP83 0x3108B54C
	set data [memread32_phys $SPU0_WP83]
	puts [format "SPU0_WP83:		%08X" $data]

	set SPU0_WP84 0x3108B550
	set data [memread32_phys $SPU0_WP84]
	puts [format "SPU0_WP84:		%08X" $data]

	set SPU0_WP85 0x3108B554
	set data [memread32_phys $SPU0_WP85]
	puts [format "SPU0_WP85:		%08X" $data]

	set SPU0_WP86 0x3108B558
	set data [memread32_phys $SPU0_WP86]
	puts [format "SPU0_WP86:		%08X" $data]

	set SPU0_WP87 0x3108B55C
	set data [memread32_phys $SPU0_WP87]
	puts [format "SPU0_WP87:		%08X" $data]

	set SPU0_WP88 0x3108B560
	set data [memread32_phys $SPU0_WP88]
	puts [format "SPU0_WP88:		%08X" $data]

	set SPU0_WP89 0x3108B564
	set data [memread32_phys $SPU0_WP89]
	puts [format "SPU0_WP89:		%08X" $data]

	set SPU0_WP90 0x3108B568
	set data [memread32_phys $SPU0_WP90]
	puts [format "SPU0_WP90:		%08X" $data]

	set SPU0_WP91 0x3108B56C
	set data [memread32_phys $SPU0_WP91]
	puts [format "SPU0_WP91:		%08X" $data]

	set SPU0_WP92 0x3108B570
	set data [memread32_phys $SPU0_WP92]
	puts [format "SPU0_WP92:		%08X" $data]

	set SPU0_WP93 0x3108B574
	set data [memread32_phys $SPU0_WP93]
	puts [format "SPU0_WP93:		%08X" $data]

	set SPU0_WP94 0x3108B578
	set data [memread32_phys $SPU0_WP94]
	puts [format "SPU0_WP94:		%08X" $data]

	set SPU0_WP95 0x3108B57C
	set data [memread32_phys $SPU0_WP95]
	puts [format "SPU0_WP95:		%08X" $data]

	set SPU0_WP96 0x3108B580
	set data [memread32_phys $SPU0_WP96]
	puts [format "SPU0_WP96:		%08X" $data]

	set SPU0_WP97 0x3108B584
	set data [memread32_phys $SPU0_WP97]
	puts [format "SPU0_WP97:		%08X" $data]

	set SPU0_WP98 0x3108B588
	set data [memread32_phys $SPU0_WP98]
	puts [format "SPU0_WP98:		%08X" $data]

	set SPU0_WP99 0x3108B58C
	set data [memread32_phys $SPU0_WP99]
	puts [format "SPU0_WP99:		%08X" $data]

	set SPU0_WP100 0x3108B590
	set data [memread32_phys $SPU0_WP100]
	puts [format "SPU0_WP100:		%08X" $data]

	set SPU0_WP101 0x3108B594
	set data [memread32_phys $SPU0_WP101]
	puts [format "SPU0_WP101:		%08X" $data]

	set SPU0_WP102 0x3108B598
	set data [memread32_phys $SPU0_WP102]
	puts [format "SPU0_WP102:		%08X" $data]

	set SPU0_WP103 0x3108B59C
	set data [memread32_phys $SPU0_WP103]
	puts [format "SPU0_WP103:		%08X" $data]

	set SPU0_WP104 0x3108B5A0
	set data [memread32_phys $SPU0_WP104]
	puts [format "SPU0_WP104:		%08X" $data]

	set SPU0_WP105 0x3108B5A4
	set data [memread32_phys $SPU0_WP105]
	puts [format "SPU0_WP105:		%08X" $data]

	set SPU0_WP106 0x3108B5A8
	set data [memread32_phys $SPU0_WP106]
	puts [format "SPU0_WP106:		%08X" $data]

	set SPU0_WP107 0x3108B5AC
	set data [memread32_phys $SPU0_WP107]
	puts [format "SPU0_WP107:		%08X" $data]

	set SPU0_WP108 0x3108B5B0
	set data [memread32_phys $SPU0_WP108]
	puts [format "SPU0_WP108:		%08X" $data]

	set SPU0_WP109 0x3108B5B4
	set data [memread32_phys $SPU0_WP109]
	puts [format "SPU0_WP109:		%08X" $data]

	set SPU0_WP110 0x3108B5B8
	set data [memread32_phys $SPU0_WP110]
	puts [format "SPU0_WP110:		%08X" $data]

	set SPU0_WP111 0x3108B5BC
	set data [memread32_phys $SPU0_WP111]
	puts [format "SPU0_WP111:		%08X" $data]

	set SPU0_WP112 0x3108B5C0
	set data [memread32_phys $SPU0_WP112]
	puts [format "SPU0_WP112:		%08X" $data]

	set SPU0_WP113 0x3108B5C4
	set data [memread32_phys $SPU0_WP113]
	puts [format "SPU0_WP113:		%08X" $data]

	set SPU0_WP114 0x3108B5C8
	set data [memread32_phys $SPU0_WP114]
	puts [format "SPU0_WP114:		%08X" $data]

	set SPU0_WP115 0x3108B5CC
	set data [memread32_phys $SPU0_WP115]
	puts [format "SPU0_WP115:		%08X" $data]

	set SPU0_WP116 0x3108B5D0
	set data [memread32_phys $SPU0_WP116]
	puts [format "SPU0_WP116:		%08X" $data]

	set SPU0_WP117 0x3108B5D4
	set data [memread32_phys $SPU0_WP117]
	puts [format "SPU0_WP117:		%08X" $data]

	set SPU0_WP118 0x3108B5D8
	set data [memread32_phys $SPU0_WP118]
	puts [format "SPU0_WP118:		%08X" $data]

	set SPU0_WP119 0x3108B5DC
	set data [memread32_phys $SPU0_WP119]
	puts [format "SPU0_WP119:		%08X" $data]

	set SPU0_WP120 0x3108B5E0
	set data [memread32_phys $SPU0_WP120]
	puts [format "SPU0_WP120:		%08X" $data]

	set SPU0_WP121 0x3108B5E4
	set data [memread32_phys $SPU0_WP121]
	puts [format "SPU0_WP121:		%08X" $data]

	set SPU0_WP122 0x3108B5E8
	set data [memread32_phys $SPU0_WP122]
	puts [format "SPU0_WP122:		%08X" $data]

	set SPU0_WP123 0x3108B5EC
	set data [memread32_phys $SPU0_WP123]
	puts [format "SPU0_WP123:		%08X" $data]

	set SPU0_WP124 0x3108B5F0
	set data [memread32_phys $SPU0_WP124]
	puts [format "SPU0_WP124:		%08X" $data]

	set SPU0_WP125 0x3108B5F4
	set data [memread32_phys $SPU0_WP125]
	puts [format "SPU0_WP125:		%08X" $data]

	set SPU0_WP126 0x3108B5F8
	set data [memread32_phys $SPU0_WP126]
	puts [format "SPU0_WP126:		%08X" $data]

	set SPU0_WP127 0x3108B5FC
	set data [memread32_phys $SPU0_WP127]
	puts [format "SPU0_WP127:		%08X" $data]

	set SPU0_WP128 0x3108B600
	set data [memread32_phys $SPU0_WP128]
	puts [format "SPU0_WP128:		%08X" $data]

	set SPU0_WP129 0x3108B604
	set data [memread32_phys $SPU0_WP129]
	puts [format "SPU0_WP129:		%08X" $data]

	set SPU0_WP130 0x3108B608
	set data [memread32_phys $SPU0_WP130]
	puts [format "SPU0_WP130:		%08X" $data]

	set SPU0_WP131 0x3108B60C
	set data [memread32_phys $SPU0_WP131]
	puts [format "SPU0_WP131:		%08X" $data]

	set SPU0_WP132 0x3108B610
	set data [memread32_phys $SPU0_WP132]
	puts [format "SPU0_WP132:		%08X" $data]

	set SPU0_WP133 0x3108B614
	set data [memread32_phys $SPU0_WP133]
	puts [format "SPU0_WP133:		%08X" $data]

	set SPU0_WP134 0x3108B618
	set data [memread32_phys $SPU0_WP134]
	puts [format "SPU0_WP134:		%08X" $data]

	set SPU0_WP135 0x3108B61C
	set data [memread32_phys $SPU0_WP135]
	puts [format "SPU0_WP135:		%08X" $data]

	set SPU0_WP136 0x3108B620
	set data [memread32_phys $SPU0_WP136]
	puts [format "SPU0_WP136:		%08X" $data]

	set SPU0_WP137 0x3108B624
	set data [memread32_phys $SPU0_WP137]
	puts [format "SPU0_WP137:		%08X" $data]

	set SPU0_WP138 0x3108B628
	set data [memread32_phys $SPU0_WP138]
	puts [format "SPU0_WP138:		%08X" $data]

	set SPU0_WP139 0x3108B62C
	set data [memread32_phys $SPU0_WP139]
	puts [format "SPU0_WP139:		%08X" $data]

	set SPU0_WP140 0x3108B630
	set data [memread32_phys $SPU0_WP140]
	puts [format "SPU0_WP140:		%08X" $data]

	set SPU0_WP141 0x3108B634
	set data [memread32_phys $SPU0_WP141]
	puts [format "SPU0_WP141:		%08X" $data]

	set SPU0_WP142 0x3108B638
	set data [memread32_phys $SPU0_WP142]
	puts [format "SPU0_WP142:		%08X" $data]

	set SPU0_WP143 0x3108B63C
	set data [memread32_phys $SPU0_WP143]
	puts [format "SPU0_WP143:		%08X" $data]

	set SPU0_WP144 0x3108B640
	set data [memread32_phys $SPU0_WP144]
	puts [format "SPU0_WP144:		%08X" $data]

	set SPU0_WP145 0x3108B644
	set data [memread32_phys $SPU0_WP145]
	puts [format "SPU0_WP145:		%08X" $data]

	set SPU0_WP146 0x3108B648
	set data [memread32_phys $SPU0_WP146]
	puts [format "SPU0_WP146:		%08X" $data]

	set SPU0_WP147 0x3108B64C
	set data [memread32_phys $SPU0_WP147]
	puts [format "SPU0_WP147:		%08X" $data]

	set SPU0_WP148 0x3108B650
	set data [memread32_phys $SPU0_WP148]
	puts [format "SPU0_WP148:		%08X" $data]

	set SPU0_WP149 0x3108B654
	set data [memread32_phys $SPU0_WP149]
	puts [format "SPU0_WP149:		%08X" $data]

	set SPU0_WP150 0x3108B658
	set data [memread32_phys $SPU0_WP150]
	puts [format "SPU0_WP150:		%08X" $data]

	set SPU0_WP151 0x3108B65C
	set data [memread32_phys $SPU0_WP151]
	puts [format "SPU0_WP151:		%08X" $data]

	set SPU0_WP152 0x3108B660
	set data [memread32_phys $SPU0_WP152]
	puts [format "SPU0_WP152:		%08X" $data]

	set SPU0_WP153 0x3108B664
	set data [memread32_phys $SPU0_WP153]
	puts [format "SPU0_WP153:		%08X" $data]

	set SPU0_WP154 0x3108B668
	set data [memread32_phys $SPU0_WP154]
	puts [format "SPU0_WP154:		%08X" $data]

	set SPU0_WP155 0x3108B66C
	set data [memread32_phys $SPU0_WP155]
	puts [format "SPU0_WP155:		%08X" $data]

	set SPU0_WP156 0x3108B670
	set data [memread32_phys $SPU0_WP156]
	puts [format "SPU0_WP156:		%08X" $data]

	set SPU0_WP157 0x3108B674
	set data [memread32_phys $SPU0_WP157]
	puts [format "SPU0_WP157:		%08X" $data]

	set SPU0_WP158 0x3108B678
	set data [memread32_phys $SPU0_WP158]
	puts [format "SPU0_WP158:		%08X" $data]

	set SPU0_WP159 0x3108B67C
	set data [memread32_phys $SPU0_WP159]
	puts [format "SPU0_WP159:		%08X" $data]

	set SPU0_WP160 0x3108B680
	set data [memread32_phys $SPU0_WP160]
	puts [format "SPU0_WP160:		%08X" $data]

	set SPU0_WP161 0x3108B684
	set data [memread32_phys $SPU0_WP161]
	puts [format "SPU0_WP161:		%08X" $data]

	set SPU0_WP162 0x3108B688
	set data [memread32_phys $SPU0_WP162]
	puts [format "SPU0_WP162:		%08X" $data]

	set SPU0_WP163 0x3108B68C
	set data [memread32_phys $SPU0_WP163]
	puts [format "SPU0_WP163:		%08X" $data]

	set SPU0_WP164 0x3108B690
	set data [memread32_phys $SPU0_WP164]
	puts [format "SPU0_WP164:		%08X" $data]

	set SPU0_WP165 0x3108B694
	set data [memread32_phys $SPU0_WP165]
	puts [format "SPU0_WP165:		%08X" $data]

	set SPU0_WP166 0x3108B698
	set data [memread32_phys $SPU0_WP166]
	puts [format "SPU0_WP166:		%08X" $data]

	set SPU0_WP167 0x3108B69C
	set data [memread32_phys $SPU0_WP167]
	puts [format "SPU0_WP167:		%08X" $data]

	set SPU0_WP168 0x3108B6A0
	set data [memread32_phys $SPU0_WP168]
	puts [format "SPU0_WP168:		%08X" $data]

	set SPU0_WP169 0x3108B6A4
	set data [memread32_phys $SPU0_WP169]
	puts [format "SPU0_WP169:		%08X" $data]

	set SPU0_WP170 0x3108B6A8
	set data [memread32_phys $SPU0_WP170]
	puts [format "SPU0_WP170:		%08X" $data]

	set SPU0_WP171 0x3108B6AC
	set data [memread32_phys $SPU0_WP171]
	puts [format "SPU0_WP171:		%08X" $data]

	set SPU0_WP172 0x3108B6B0
	set data [memread32_phys $SPU0_WP172]
	puts [format "SPU0_WP172:		%08X" $data]

	set SPU0_WP173 0x3108B6B4
	set data [memread32_phys $SPU0_WP173]
	puts [format "SPU0_WP173:		%08X" $data]

	set SPU0_WP174 0x3108B6B8
	set data [memread32_phys $SPU0_WP174]
	puts [format "SPU0_WP174:		%08X" $data]

	set SPU0_WP175 0x3108B6BC
	set data [memread32_phys $SPU0_WP175]
	puts [format "SPU0_WP175:		%08X" $data]

	set SPU0_WP176 0x3108B6C0
	set data [memread32_phys $SPU0_WP176]
	puts [format "SPU0_WP176:		%08X" $data]

	set SPU0_WP177 0x3108B6C4
	set data [memread32_phys $SPU0_WP177]
	puts [format "SPU0_WP177:		%08X" $data]

	set SPU0_WP178 0x3108B6C8
	set data [memread32_phys $SPU0_WP178]
	puts [format "SPU0_WP178:		%08X" $data]

	set SPU0_WP179 0x3108B6CC
	set data [memread32_phys $SPU0_WP179]
	puts [format "SPU0_WP179:		%08X" $data]

	set SPU0_WP180 0x3108B6D0
	set data [memread32_phys $SPU0_WP180]
	puts [format "SPU0_WP180:		%08X" $data]

	set SPU0_WP181 0x3108B6D4
	set data [memread32_phys $SPU0_WP181]
	puts [format "SPU0_WP181:		%08X" $data]

	set SPU0_WP182 0x3108B6D8
	set data [memread32_phys $SPU0_WP182]
	puts [format "SPU0_WP182:		%08X" $data]

	set SPU0_WP183 0x3108B6DC
	set data [memread32_phys $SPU0_WP183]
	puts [format "SPU0_WP183:		%08X" $data]

	set SPU0_WP184 0x3108B6E0
	set data [memread32_phys $SPU0_WP184]
	puts [format "SPU0_WP184:		%08X" $data]

	set SPU0_WP185 0x3108B6E4
	set data [memread32_phys $SPU0_WP185]
	puts [format "SPU0_WP185:		%08X" $data]

	set SPU0_WP186 0x3108B6E8
	set data [memread32_phys $SPU0_WP186]
	puts [format "SPU0_WP186:		%08X" $data]

	set SPU0_WP187 0x3108B6EC
	set data [memread32_phys $SPU0_WP187]
	puts [format "SPU0_WP187:		%08X" $data]

	set SPU0_WP188 0x3108B6F0
	set data [memread32_phys $SPU0_WP188]
	puts [format "SPU0_WP188:		%08X" $data]

	set SPU0_WP189 0x3108B6F4
	set data [memread32_phys $SPU0_WP189]
	puts [format "SPU0_WP189:		%08X" $data]

	set SPU0_WP190 0x3108B6F8
	set data [memread32_phys $SPU0_WP190]
	puts [format "SPU0_WP190:		%08X" $data]

	set SPU0_WP191 0x3108B6FC
	set data [memread32_phys $SPU0_WP191]
	puts [format "SPU0_WP191:		%08X" $data]

	set SPU0_WP192 0x3108B700
	set data [memread32_phys $SPU0_WP192]
	puts [format "SPU0_WP192:		%08X" $data]

	set SPU0_WP193 0x3108B704
	set data [memread32_phys $SPU0_WP193]
	puts [format "SPU0_WP193:		%08X" $data]

	set SPU0_WP194 0x3108B708
	set data [memread32_phys $SPU0_WP194]
	puts [format "SPU0_WP194:		%08X" $data]

	set SPU0_WP195 0x3108B70C
	set data [memread32_phys $SPU0_WP195]
	puts [format "SPU0_WP195:		%08X" $data]

	set SPU0_WP196 0x3108B710
	set data [memread32_phys $SPU0_WP196]
	puts [format "SPU0_WP196:		%08X" $data]

	set SPU0_WP197 0x3108B714
	set data [memread32_phys $SPU0_WP197]
	puts [format "SPU0_WP197:		%08X" $data]

	set SPU0_WP198 0x3108B718
	set data [memread32_phys $SPU0_WP198]
	puts [format "SPU0_WP198:		%08X" $data]

	set SPU0_WP199 0x3108B71C
	set data [memread32_phys $SPU0_WP199]
	puts [format "SPU0_WP199:		%08X" $data]

	set SPU0_WP200 0x3108B720
	set data [memread32_phys $SPU0_WP200]
	puts [format "SPU0_WP200:		%08X" $data]

	set SPU0_WP201 0x3108B724
	set data [memread32_phys $SPU0_WP201]
	puts [format "SPU0_WP201:		%08X" $data]

	set SPU0_WP202 0x3108B728
	set data [memread32_phys $SPU0_WP202]
	puts [format "SPU0_WP202:		%08X" $data]

	set SPU0_WP203 0x3108B72C
	set data [memread32_phys $SPU0_WP203]
	puts [format "SPU0_WP203:		%08X" $data]

	set SPU0_WP204 0x3108B730
	set data [memread32_phys $SPU0_WP204]
	puts [format "SPU0_WP204:		%08X" $data]

	set SPU0_WP205 0x3108B734
	set data [memread32_phys $SPU0_WP205]
	puts [format "SPU0_WP205:		%08X" $data]

	set SPU0_WP206 0x3108B738
	set data [memread32_phys $SPU0_WP206]
	puts [format "SPU0_WP206:		%08X" $data]

	set SPU0_WP207 0x3108B73C
	set data [memread32_phys $SPU0_WP207]
	puts [format "SPU0_WP207:		%08X" $data]

	set SPU0_WP208 0x3108B740
	set data [memread32_phys $SPU0_WP208]
	puts [format "SPU0_WP208:		%08X" $data]

	set SPU0_WP209 0x3108B744
	set data [memread32_phys $SPU0_WP209]
	puts [format "SPU0_WP209:		%08X" $data]

	set SPU0_WP210 0x3108B748
	set data [memread32_phys $SPU0_WP210]
	puts [format "SPU0_WP210:		%08X" $data]

	set SPU0_WP211 0x3108B74C
	set data [memread32_phys $SPU0_WP211]
	puts [format "SPU0_WP211:		%08X" $data]

	set SPU0_WP212 0x3108B750
	set data [memread32_phys $SPU0_WP212]
	puts [format "SPU0_WP212:		%08X" $data]

	set SPU0_WP213 0x3108B754
	set data [memread32_phys $SPU0_WP213]
	puts [format "SPU0_WP213:		%08X" $data]

}

proc show_RCU0 {} {
	set RCU0_CTL 0x3108C000
	set data [memread32_phys $RCU0_CTL]
	puts [format "RCU0_CTL:		%08X" $data]

	set RCU0_STAT 0x3108C004
	set data [memread32_phys $RCU0_STAT]
	puts [format "RCU0_STAT:		%08X" $data]

	set RCU0_CRCTL 0x3108C008
	set data [memread32_phys $RCU0_CRCTL]
	puts [format "RCU0_CRCTL:		%08X" $data]

	set RCU0_CRSTAT 0x3108C00C
	set data [memread32_phys $RCU0_CRSTAT]
	puts [format "RCU0_CRSTAT:		%08X" $data]

	set RCU0_SRRQSTAT 0x3108C018
	set data [memread32_phys $RCU0_SRRQSTAT]
	puts [format "RCU0_SRRQSTAT:		%08X" $data]

	set RCU0_SIDIS 0x3108C01C
	set data [memread32_phys $RCU0_SIDIS]
	puts [format "RCU0_SIDIS:		%08X" $data]

	set RCU0_SISTAT 0x3108C020
	set data [memread32_phys $RCU0_SISTAT]
	puts [format "RCU0_SISTAT:		%08X" $data]

	set RCU0_SVECT_LCK 0x3108C024
	set data [memread32_phys $RCU0_SVECT_LCK]
	puts [format "RCU0_SVECT_LCK:		%08X" $data]

	set RCU0_BCODE 0x3108C028
	set data [memread32_phys $RCU0_BCODE]
	puts [format "RCU0_BCODE:		%08X" $data]

	set RCU0_SVECT0 0x3108C02C
	set data [memread32_phys $RCU0_SVECT0]
	puts [format "RCU0_SVECT0:		%08X" $data]

	set RCU0_SVECT1 0x3108C030
	set data [memread32_phys $RCU0_SVECT1]
	puts [format "RCU0_SVECT1:		%08X" $data]

	set RCU0_SVECT2 0x3108C034
	set data [memread32_phys $RCU0_SVECT2]
	puts [format "RCU0_SVECT2:		%08X" $data]

	set RCU0_MSG 0x3108C06C
	set data [memread32_phys $RCU0_MSG]
	puts [format "RCU0_MSG:		%08X" $data]

	set RCU0_MSG_SET 0x3108C070
	set data [memread32_phys $RCU0_MSG_SET]
	puts [format "RCU0_MSG_SET:		%08X" $data]

	set RCU0_MSG_CLR 0x3108C074
	set data [memread32_phys $RCU0_MSG_CLR]
	puts [format "RCU0_MSG_CLR:		%08X" $data]

}

proc show_CGU0 {} {
	set CGU0_CTL 0x3108D000
	set data [memread32_phys $CGU0_CTL]
	puts [format "CGU0_CTL:		%08X" $data]

	set CGU0_PLLCTL 0x3108D004
	set data [memread32_phys $CGU0_PLLCTL]
	puts [format "CGU0_PLLCTL:		%08X" $data]

	set CGU0_STAT 0x3108D008
	set data [memread32_phys $CGU0_STAT]
	puts [format "CGU0_STAT:		%08X" $data]

	set CGU0_DIV 0x3108D00C
	set data [memread32_phys $CGU0_DIV]
	puts [format "CGU0_DIV:		%08X" $data]

	set CGU0_CLKOUTSEL 0x3108D010
	set data [memread32_phys $CGU0_CLKOUTSEL]
	puts [format "CGU0_CLKOUTSEL:		%08X" $data]

	set CGU0_OSCWDCTL 0x3108D014
	set data [memread32_phys $CGU0_OSCWDCTL]
	puts [format "CGU0_OSCWDCTL:		%08X" $data]

	set CGU0_TSCTL 0x3108D018
	set data [memread32_phys $CGU0_TSCTL]
	puts [format "CGU0_TSCTL:		%08X" $data]

	set CGU0_TSVALUE0 0x3108D01C
	set data [memread32_phys $CGU0_TSVALUE0]
	puts [format "CGU0_TSVALUE0:		%08X" $data]

	set CGU0_TSVALUE1 0x3108D020
	set data [memread32_phys $CGU0_TSVALUE1]
	puts [format "CGU0_TSVALUE1:		%08X" $data]

	set CGU0_TSCOUNT0 0x3108D024
	set data [memread32_phys $CGU0_TSCOUNT0]
	puts [format "CGU0_TSCOUNT0:		%08X" $data]

	set CGU0_TSCOUNT1 0x3108D028
	set data [memread32_phys $CGU0_TSCOUNT1]
	puts [format "CGU0_TSCOUNT1:		%08X" $data]

	set CGU0_CCBF_DIS 0x3108D02C
	set data [memread32_phys $CGU0_CCBF_DIS]
	puts [format "CGU0_CCBF_DIS:		%08X" $data]

	set CGU0_CCBF_STAT 0x3108D030
	set data [memread32_phys $CGU0_CCBF_STAT]
	puts [format "CGU0_CCBF_STAT:		%08X" $data]

	set CGU0_SCBF_DIS 0x3108D038
	set data [memread32_phys $CGU0_SCBF_DIS]
	puts [format "CGU0_SCBF_DIS:		%08X" $data]

	set CGU0_SCBF_STAT 0x3108D03C
	set data [memread32_phys $CGU0_SCBF_STAT]
	puts [format "CGU0_SCBF_STAT:		%08X" $data]

	set CGU0_DIVEX 0x3108D040
	set data [memread32_phys $CGU0_DIVEX]
	puts [format "CGU0_DIVEX:		%08X" $data]

	set CGU0_REVID 0x3108D048
	set data [memread32_phys $CGU0_REVID]
	puts [format "CGU0_REVID:		%08X" $data]

}

proc show_CGU1 {} {
	set CGU1_CTL 0x3108E000
	set data [memread32_phys $CGU1_CTL]
	puts [format "CGU1_CTL:		%08X" $data]

	set CGU1_PLLCTL 0x3108E004
	set data [memread32_phys $CGU1_PLLCTL]
	puts [format "CGU1_PLLCTL:		%08X" $data]

	set CGU1_STAT 0x3108E008
	set data [memread32_phys $CGU1_STAT]
	puts [format "CGU1_STAT:		%08X" $data]

	set CGU1_DIV 0x3108E00C
	set data [memread32_phys $CGU1_DIV]
	puts [format "CGU1_DIV:		%08X" $data]

	set CGU1_OSCWDCTL 0x3108E014
	set data [memread32_phys $CGU1_OSCWDCTL]
	puts [format "CGU1_OSCWDCTL:		%08X" $data]

	set CGU1_CCBF_DIS 0x3108E02C
	set data [memread32_phys $CGU1_CCBF_DIS]
	puts [format "CGU1_CCBF_DIS:		%08X" $data]

	set CGU1_CCBF_STAT 0x3108E030
	set data [memread32_phys $CGU1_CCBF_STAT]
	puts [format "CGU1_CCBF_STAT:		%08X" $data]

	set CGU1_SCBF_DIS 0x3108E038
	set data [memread32_phys $CGU1_SCBF_DIS]
	puts [format "CGU1_SCBF_DIS:		%08X" $data]

	set CGU1_SCBF_STAT 0x3108E03C
	set data [memread32_phys $CGU1_SCBF_STAT]
	puts [format "CGU1_SCBF_STAT:		%08X" $data]

	set CGU1_DIVEX 0x3108E040
	set data [memread32_phys $CGU1_DIVEX]
	puts [format "CGU1_DIVEX:		%08X" $data]

	set CGU1_REVID 0x3108E048
	set data [memread32_phys $CGU1_REVID]
	puts [format "CGU1_REVID:		%08X" $data]

}

proc show_CDU0 {} {
	set CDU0_STAT 0x3108F040
	set data [memread32_phys $CDU0_STAT]
	puts [format "CDU0_STAT:		%08X" $data]

	set CDU0_CLKINSEL 0x3108F044
	set data [memread32_phys $CDU0_CLKINSEL]
	puts [format "CDU0_CLKINSEL:		%08X" $data]

	set CDU0_REVID 0x3108F048
	set data [memread32_phys $CDU0_REVID]
	puts [format "CDU0_REVID:		%08X" $data]

	set CDU0_CFG0 0x3108F000
	set data [memread32_phys $CDU0_CFG0]
	puts [format "CDU0_CFG0:		%08X" $data]

	set CDU0_CFG1 0x3108F004
	set data [memread32_phys $CDU0_CFG1]
	puts [format "CDU0_CFG1:		%08X" $data]

	set CDU0_CFG2 0x3108F008
	set data [memread32_phys $CDU0_CFG2]
	puts [format "CDU0_CFG2:		%08X" $data]

	set CDU0_CFG3 0x3108F00C
	set data [memread32_phys $CDU0_CFG3]
	puts [format "CDU0_CFG3:		%08X" $data]

	set CDU0_CFG4 0x3108F010
	set data [memread32_phys $CDU0_CFG4]
	puts [format "CDU0_CFG4:		%08X" $data]

	set CDU0_CFG5 0x3108F014
	set data [memread32_phys $CDU0_CFG5]
	puts [format "CDU0_CFG5:		%08X" $data]

	set CDU0_CFG6 0x3108F018
	set data [memread32_phys $CDU0_CFG6]
	puts [format "CDU0_CFG6:		%08X" $data]

	set CDU0_CFG7 0x3108F01C
	set data [memread32_phys $CDU0_CFG7]
	puts [format "CDU0_CFG7:		%08X" $data]

	set CDU0_CFG8 0x3108F020
	set data [memread32_phys $CDU0_CFG8]
	puts [format "CDU0_CFG8:		%08X" $data]

	set CDU0_CFG9 0x3108F024
	set data [memread32_phys $CDU0_CFG9]
	puts [format "CDU0_CFG9:		%08X" $data]

	set CDU0_CFG10 0x3108F028
	set data [memread32_phys $CDU0_CFG10]
	puts [format "CDU0_CFG10:		%08X" $data]

	set CDU0_CFG11 0x3108F02C
	set data [memread32_phys $CDU0_CFG11]
	puts [format "CDU0_CFG11:		%08X" $data]

	set CDU0_CFG12 0x3108F030
	set data [memread32_phys $CDU0_CFG12]
	puts [format "CDU0_CFG12:		%08X" $data]

	set CDU0_CFG13 0x3108F034
	set data [memread32_phys $CDU0_CFG13]
	puts [format "CDU0_CFG13:		%08X" $data]

	set CDU0_CFG14 0x3108F038
	set data [memread32_phys $CDU0_CFG14]
	puts [format "CDU0_CFG14:		%08X" $data]

}

proc show_DPM0 {} {
	set DPM0_CTL 0x31090000
	set data [memread32_phys $DPM0_CTL]
	puts [format "DPM0_CTL:		%08X" $data]

	set DPM0_STAT 0x31090004
	set data [memread32_phys $DPM0_STAT]
	puts [format "DPM0_STAT:		%08X" $data]

	set DPM0_PER_DIS0 0x31090070
	set data [memread32_phys $DPM0_PER_DIS0]
	puts [format "DPM0_PER_DIS0:		%08X" $data]

	set DPM0_PER_DIS1 0x31090074
	set data [memread32_phys $DPM0_PER_DIS1]
	puts [format "DPM0_PER_DIS1:		%08X" $data]

	set DPM0_REVID 0x31090084
	set data [memread32_phys $DPM0_REVID]
	puts [format "DPM0_REVID:		%08X" $data]

}

proc show_SWU1 {} {
	set SWU1_GCTL 0x31093000
	set data [memread32_phys $SWU1_GCTL]
	puts [format "SWU1_GCTL:		%08X" $data]

	set SWU1_GSTAT 0x31093004
	set data [memread32_phys $SWU1_GSTAT]
	puts [format "SWU1_GSTAT:		%08X" $data]

	set SWU1_CTL0 0x31093010
	set data [memread32_phys $SWU1_CTL0]
	puts [format "SWU1_CTL0:		%08X" $data]

	set SWU1_CTL1 0x31093030
	set data [memread32_phys $SWU1_CTL1]
	puts [format "SWU1_CTL1:		%08X" $data]

	set SWU1_CTL2 0x31093050
	set data [memread32_phys $SWU1_CTL2]
	puts [format "SWU1_CTL2:		%08X" $data]

	set SWU1_CTL3 0x31093070
	set data [memread32_phys $SWU1_CTL3]
	puts [format "SWU1_CTL3:		%08X" $data]

	set SWU1_LA0 0x31093014
	set data [memread32_phys $SWU1_LA0]
	puts [format "SWU1_LA0:		%08X" $data]

	set SWU1_LA1 0x31093034
	set data [memread32_phys $SWU1_LA1]
	puts [format "SWU1_LA1:		%08X" $data]

	set SWU1_LA2 0x31093054
	set data [memread32_phys $SWU1_LA2]
	puts [format "SWU1_LA2:		%08X" $data]

	set SWU1_LA3 0x31093074
	set data [memread32_phys $SWU1_LA3]
	puts [format "SWU1_LA3:		%08X" $data]

	set SWU1_UA0 0x31093018
	set data [memread32_phys $SWU1_UA0]
	puts [format "SWU1_UA0:		%08X" $data]

	set SWU1_UA1 0x31093038
	set data [memread32_phys $SWU1_UA1]
	puts [format "SWU1_UA1:		%08X" $data]

	set SWU1_UA2 0x31093058
	set data [memread32_phys $SWU1_UA2]
	puts [format "SWU1_UA2:		%08X" $data]

	set SWU1_UA3 0x31093078
	set data [memread32_phys $SWU1_UA3]
	puts [format "SWU1_UA3:		%08X" $data]

	set SWU1_ID0 0x3109301C
	set data [memread32_phys $SWU1_ID0]
	puts [format "SWU1_ID0:		%08X" $data]

	set SWU1_ID1 0x3109303C
	set data [memread32_phys $SWU1_ID1]
	puts [format "SWU1_ID1:		%08X" $data]

	set SWU1_ID2 0x3109305C
	set data [memread32_phys $SWU1_ID2]
	puts [format "SWU1_ID2:		%08X" $data]

	set SWU1_ID3 0x3109307C
	set data [memread32_phys $SWU1_ID3]
	puts [format "SWU1_ID3:		%08X" $data]

	set SWU1_CNT0 0x31093020
	set data [memread32_phys $SWU1_CNT0]
	puts [format "SWU1_CNT0:		%08X" $data]

	set SWU1_CNT1 0x31093040
	set data [memread32_phys $SWU1_CNT1]
	puts [format "SWU1_CNT1:		%08X" $data]

	set SWU1_CNT2 0x31093060
	set data [memread32_phys $SWU1_CNT2]
	puts [format "SWU1_CNT2:		%08X" $data]

	set SWU1_CNT3 0x31093080
	set data [memread32_phys $SWU1_CNT3]
	puts [format "SWU1_CNT3:		%08X" $data]

	set SWU1_TARG0 0x31093024
	set data [memread32_phys $SWU1_TARG0]
	puts [format "SWU1_TARG0:		%08X" $data]

	set SWU1_TARG1 0x31093044
	set data [memread32_phys $SWU1_TARG1]
	puts [format "SWU1_TARG1:		%08X" $data]

	set SWU1_TARG2 0x31093064
	set data [memread32_phys $SWU1_TARG2]
	puts [format "SWU1_TARG2:		%08X" $data]

	set SWU1_TARG3 0x31093084
	set data [memread32_phys $SWU1_TARG3]
	puts [format "SWU1_TARG3:		%08X" $data]

	set SWU1_HIST0 0x31093028
	set data [memread32_phys $SWU1_HIST0]
	puts [format "SWU1_HIST0:		%08X" $data]

	set SWU1_HIST1 0x31093048
	set data [memread32_phys $SWU1_HIST1]
	puts [format "SWU1_HIST1:		%08X" $data]

	set SWU1_HIST2 0x31093068
	set data [memread32_phys $SWU1_HIST2]
	puts [format "SWU1_HIST2:		%08X" $data]

	set SWU1_HIST3 0x31093088
	set data [memread32_phys $SWU1_HIST3]
	puts [format "SWU1_HIST3:		%08X" $data]

	set SWU1_CUR0 0x3109302C
	set data [memread32_phys $SWU1_CUR0]
	puts [format "SWU1_CUR0:		%08X" $data]

	set SWU1_CUR1 0x3109304C
	set data [memread32_phys $SWU1_CUR1]
	puts [format "SWU1_CUR1:		%08X" $data]

	set SWU1_CUR2 0x3109306C
	set data [memread32_phys $SWU1_CUR2]
	puts [format "SWU1_CUR2:		%08X" $data]

	set SWU1_CUR3 0x3109308C
	set data [memread32_phys $SWU1_CUR3]
	puts [format "SWU1_CUR3:		%08X" $data]

}

proc show_SWU2 {} {
	set SWU2_GCTL 0x31094000
	set data [memread32_phys $SWU2_GCTL]
	puts [format "SWU2_GCTL:		%08X" $data]

	set SWU2_GSTAT 0x31094004
	set data [memread32_phys $SWU2_GSTAT]
	puts [format "SWU2_GSTAT:		%08X" $data]

	set SWU2_CTL0 0x31094010
	set data [memread32_phys $SWU2_CTL0]
	puts [format "SWU2_CTL0:		%08X" $data]

	set SWU2_CTL1 0x31094030
	set data [memread32_phys $SWU2_CTL1]
	puts [format "SWU2_CTL1:		%08X" $data]

	set SWU2_CTL2 0x31094050
	set data [memread32_phys $SWU2_CTL2]
	puts [format "SWU2_CTL2:		%08X" $data]

	set SWU2_CTL3 0x31094070
	set data [memread32_phys $SWU2_CTL3]
	puts [format "SWU2_CTL3:		%08X" $data]

	set SWU2_LA0 0x31094014
	set data [memread32_phys $SWU2_LA0]
	puts [format "SWU2_LA0:		%08X" $data]

	set SWU2_LA1 0x31094034
	set data [memread32_phys $SWU2_LA1]
	puts [format "SWU2_LA1:		%08X" $data]

	set SWU2_LA2 0x31094054
	set data [memread32_phys $SWU2_LA2]
	puts [format "SWU2_LA2:		%08X" $data]

	set SWU2_LA3 0x31094074
	set data [memread32_phys $SWU2_LA3]
	puts [format "SWU2_LA3:		%08X" $data]

	set SWU2_UA0 0x31094018
	set data [memread32_phys $SWU2_UA0]
	puts [format "SWU2_UA0:		%08X" $data]

	set SWU2_UA1 0x31094038
	set data [memread32_phys $SWU2_UA1]
	puts [format "SWU2_UA1:		%08X" $data]

	set SWU2_UA2 0x31094058
	set data [memread32_phys $SWU2_UA2]
	puts [format "SWU2_UA2:		%08X" $data]

	set SWU2_UA3 0x31094078
	set data [memread32_phys $SWU2_UA3]
	puts [format "SWU2_UA3:		%08X" $data]

	set SWU2_ID0 0x3109401C
	set data [memread32_phys $SWU2_ID0]
	puts [format "SWU2_ID0:		%08X" $data]

	set SWU2_ID1 0x3109403C
	set data [memread32_phys $SWU2_ID1]
	puts [format "SWU2_ID1:		%08X" $data]

	set SWU2_ID2 0x3109405C
	set data [memread32_phys $SWU2_ID2]
	puts [format "SWU2_ID2:		%08X" $data]

	set SWU2_ID3 0x3109407C
	set data [memread32_phys $SWU2_ID3]
	puts [format "SWU2_ID3:		%08X" $data]

	set SWU2_CNT0 0x31094020
	set data [memread32_phys $SWU2_CNT0]
	puts [format "SWU2_CNT0:		%08X" $data]

	set SWU2_CNT1 0x31094040
	set data [memread32_phys $SWU2_CNT1]
	puts [format "SWU2_CNT1:		%08X" $data]

	set SWU2_CNT2 0x31094060
	set data [memread32_phys $SWU2_CNT2]
	puts [format "SWU2_CNT2:		%08X" $data]

	set SWU2_CNT3 0x31094080
	set data [memread32_phys $SWU2_CNT3]
	puts [format "SWU2_CNT3:		%08X" $data]

	set SWU2_TARG0 0x31094024
	set data [memread32_phys $SWU2_TARG0]
	puts [format "SWU2_TARG0:		%08X" $data]

	set SWU2_TARG1 0x31094044
	set data [memread32_phys $SWU2_TARG1]
	puts [format "SWU2_TARG1:		%08X" $data]

	set SWU2_TARG2 0x31094064
	set data [memread32_phys $SWU2_TARG2]
	puts [format "SWU2_TARG2:		%08X" $data]

	set SWU2_TARG3 0x31094084
	set data [memread32_phys $SWU2_TARG3]
	puts [format "SWU2_TARG3:		%08X" $data]

	set SWU2_HIST0 0x31094028
	set data [memread32_phys $SWU2_HIST0]
	puts [format "SWU2_HIST0:		%08X" $data]

	set SWU2_HIST1 0x31094048
	set data [memread32_phys $SWU2_HIST1]
	puts [format "SWU2_HIST1:		%08X" $data]

	set SWU2_HIST2 0x31094068
	set data [memread32_phys $SWU2_HIST2]
	puts [format "SWU2_HIST2:		%08X" $data]

	set SWU2_HIST3 0x31094088
	set data [memread32_phys $SWU2_HIST3]
	puts [format "SWU2_HIST3:		%08X" $data]

	set SWU2_CUR0 0x3109402C
	set data [memread32_phys $SWU2_CUR0]
	puts [format "SWU2_CUR0:		%08X" $data]

	set SWU2_CUR1 0x3109404C
	set data [memread32_phys $SWU2_CUR1]
	puts [format "SWU2_CUR1:		%08X" $data]

	set SWU2_CUR2 0x3109406C
	set data [memread32_phys $SWU2_CUR2]
	puts [format "SWU2_CUR2:		%08X" $data]

	set SWU2_CUR3 0x3109408C
	set data [memread32_phys $SWU2_CUR3]
	puts [format "SWU2_CUR3:		%08X" $data]

}

proc show_SWU3 {} {
	set SWU3_GCTL 0x31095000
	set data [memread32_phys $SWU3_GCTL]
	puts [format "SWU3_GCTL:		%08X" $data]

	set SWU3_GSTAT 0x31095004
	set data [memread32_phys $SWU3_GSTAT]
	puts [format "SWU3_GSTAT:		%08X" $data]

	set SWU3_CTL0 0x31095010
	set data [memread32_phys $SWU3_CTL0]
	puts [format "SWU3_CTL0:		%08X" $data]

	set SWU3_CTL1 0x31095030
	set data [memread32_phys $SWU3_CTL1]
	puts [format "SWU3_CTL1:		%08X" $data]

	set SWU3_CTL2 0x31095050
	set data [memread32_phys $SWU3_CTL2]
	puts [format "SWU3_CTL2:		%08X" $data]

	set SWU3_CTL3 0x31095070
	set data [memread32_phys $SWU3_CTL3]
	puts [format "SWU3_CTL3:		%08X" $data]

	set SWU3_LA0 0x31095014
	set data [memread32_phys $SWU3_LA0]
	puts [format "SWU3_LA0:		%08X" $data]

	set SWU3_LA1 0x31095034
	set data [memread32_phys $SWU3_LA1]
	puts [format "SWU3_LA1:		%08X" $data]

	set SWU3_LA2 0x31095054
	set data [memread32_phys $SWU3_LA2]
	puts [format "SWU3_LA2:		%08X" $data]

	set SWU3_LA3 0x31095074
	set data [memread32_phys $SWU3_LA3]
	puts [format "SWU3_LA3:		%08X" $data]

	set SWU3_UA0 0x31095018
	set data [memread32_phys $SWU3_UA0]
	puts [format "SWU3_UA0:		%08X" $data]

	set SWU3_UA1 0x31095038
	set data [memread32_phys $SWU3_UA1]
	puts [format "SWU3_UA1:		%08X" $data]

	set SWU3_UA2 0x31095058
	set data [memread32_phys $SWU3_UA2]
	puts [format "SWU3_UA2:		%08X" $data]

	set SWU3_UA3 0x31095078
	set data [memread32_phys $SWU3_UA3]
	puts [format "SWU3_UA3:		%08X" $data]

	set SWU3_ID0 0x3109501C
	set data [memread32_phys $SWU3_ID0]
	puts [format "SWU3_ID0:		%08X" $data]

	set SWU3_ID1 0x3109503C
	set data [memread32_phys $SWU3_ID1]
	puts [format "SWU3_ID1:		%08X" $data]

	set SWU3_ID2 0x3109505C
	set data [memread32_phys $SWU3_ID2]
	puts [format "SWU3_ID2:		%08X" $data]

	set SWU3_ID3 0x3109507C
	set data [memread32_phys $SWU3_ID3]
	puts [format "SWU3_ID3:		%08X" $data]

	set SWU3_CNT0 0x31095020
	set data [memread32_phys $SWU3_CNT0]
	puts [format "SWU3_CNT0:		%08X" $data]

	set SWU3_CNT1 0x31095040
	set data [memread32_phys $SWU3_CNT1]
	puts [format "SWU3_CNT1:		%08X" $data]

	set SWU3_CNT2 0x31095060
	set data [memread32_phys $SWU3_CNT2]
	puts [format "SWU3_CNT2:		%08X" $data]

	set SWU3_CNT3 0x31095080
	set data [memread32_phys $SWU3_CNT3]
	puts [format "SWU3_CNT3:		%08X" $data]

	set SWU3_TARG0 0x31095024
	set data [memread32_phys $SWU3_TARG0]
	puts [format "SWU3_TARG0:		%08X" $data]

	set SWU3_TARG1 0x31095044
	set data [memread32_phys $SWU3_TARG1]
	puts [format "SWU3_TARG1:		%08X" $data]

	set SWU3_TARG2 0x31095064
	set data [memread32_phys $SWU3_TARG2]
	puts [format "SWU3_TARG2:		%08X" $data]

	set SWU3_TARG3 0x31095084
	set data [memread32_phys $SWU3_TARG3]
	puts [format "SWU3_TARG3:		%08X" $data]

	set SWU3_HIST0 0x31095028
	set data [memread32_phys $SWU3_HIST0]
	puts [format "SWU3_HIST0:		%08X" $data]

	set SWU3_HIST1 0x31095048
	set data [memread32_phys $SWU3_HIST1]
	puts [format "SWU3_HIST1:		%08X" $data]

	set SWU3_HIST2 0x31095068
	set data [memread32_phys $SWU3_HIST2]
	puts [format "SWU3_HIST2:		%08X" $data]

	set SWU3_HIST3 0x31095088
	set data [memread32_phys $SWU3_HIST3]
	puts [format "SWU3_HIST3:		%08X" $data]

	set SWU3_CUR0 0x3109502C
	set data [memread32_phys $SWU3_CUR0]
	puts [format "SWU3_CUR0:		%08X" $data]

	set SWU3_CUR1 0x3109504C
	set data [memread32_phys $SWU3_CUR1]
	puts [format "SWU3_CUR1:		%08X" $data]

	set SWU3_CUR2 0x3109506C
	set data [memread32_phys $SWU3_CUR2]
	puts [format "SWU3_CUR2:		%08X" $data]

	set SWU3_CUR3 0x3109508C
	set data [memread32_phys $SWU3_CUR3]
	puts [format "SWU3_CUR3:		%08X" $data]

}

proc show_SWU4 {} {
	set SWU4_GCTL 0x31096000
	set data [memread32_phys $SWU4_GCTL]
	puts [format "SWU4_GCTL:		%08X" $data]

	set SWU4_GSTAT 0x31096004
	set data [memread32_phys $SWU4_GSTAT]
	puts [format "SWU4_GSTAT:		%08X" $data]

	set SWU4_CTL0 0x31096010
	set data [memread32_phys $SWU4_CTL0]
	puts [format "SWU4_CTL0:		%08X" $data]

	set SWU4_CTL1 0x31096030
	set data [memread32_phys $SWU4_CTL1]
	puts [format "SWU4_CTL1:		%08X" $data]

	set SWU4_CTL2 0x31096050
	set data [memread32_phys $SWU4_CTL2]
	puts [format "SWU4_CTL2:		%08X" $data]

	set SWU4_CTL3 0x31096070
	set data [memread32_phys $SWU4_CTL3]
	puts [format "SWU4_CTL3:		%08X" $data]

	set SWU4_LA0 0x31096014
	set data [memread32_phys $SWU4_LA0]
	puts [format "SWU4_LA0:		%08X" $data]

	set SWU4_LA1 0x31096034
	set data [memread32_phys $SWU4_LA1]
	puts [format "SWU4_LA1:		%08X" $data]

	set SWU4_LA2 0x31096054
	set data [memread32_phys $SWU4_LA2]
	puts [format "SWU4_LA2:		%08X" $data]

	set SWU4_LA3 0x31096074
	set data [memread32_phys $SWU4_LA3]
	puts [format "SWU4_LA3:		%08X" $data]

	set SWU4_UA0 0x31096018
	set data [memread32_phys $SWU4_UA0]
	puts [format "SWU4_UA0:		%08X" $data]

	set SWU4_UA1 0x31096038
	set data [memread32_phys $SWU4_UA1]
	puts [format "SWU4_UA1:		%08X" $data]

	set SWU4_UA2 0x31096058
	set data [memread32_phys $SWU4_UA2]
	puts [format "SWU4_UA2:		%08X" $data]

	set SWU4_UA3 0x31096078
	set data [memread32_phys $SWU4_UA3]
	puts [format "SWU4_UA3:		%08X" $data]

	set SWU4_ID0 0x3109601C
	set data [memread32_phys $SWU4_ID0]
	puts [format "SWU4_ID0:		%08X" $data]

	set SWU4_ID1 0x3109603C
	set data [memread32_phys $SWU4_ID1]
	puts [format "SWU4_ID1:		%08X" $data]

	set SWU4_ID2 0x3109605C
	set data [memread32_phys $SWU4_ID2]
	puts [format "SWU4_ID2:		%08X" $data]

	set SWU4_ID3 0x3109607C
	set data [memread32_phys $SWU4_ID3]
	puts [format "SWU4_ID3:		%08X" $data]

	set SWU4_CNT0 0x31096020
	set data [memread32_phys $SWU4_CNT0]
	puts [format "SWU4_CNT0:		%08X" $data]

	set SWU4_CNT1 0x31096040
	set data [memread32_phys $SWU4_CNT1]
	puts [format "SWU4_CNT1:		%08X" $data]

	set SWU4_CNT2 0x31096060
	set data [memread32_phys $SWU4_CNT2]
	puts [format "SWU4_CNT2:		%08X" $data]

	set SWU4_CNT3 0x31096080
	set data [memread32_phys $SWU4_CNT3]
	puts [format "SWU4_CNT3:		%08X" $data]

	set SWU4_TARG0 0x31096024
	set data [memread32_phys $SWU4_TARG0]
	puts [format "SWU4_TARG0:		%08X" $data]

	set SWU4_TARG1 0x31096044
	set data [memread32_phys $SWU4_TARG1]
	puts [format "SWU4_TARG1:		%08X" $data]

	set SWU4_TARG2 0x31096064
	set data [memread32_phys $SWU4_TARG2]
	puts [format "SWU4_TARG2:		%08X" $data]

	set SWU4_TARG3 0x31096084
	set data [memread32_phys $SWU4_TARG3]
	puts [format "SWU4_TARG3:		%08X" $data]

	set SWU4_HIST0 0x31096028
	set data [memread32_phys $SWU4_HIST0]
	puts [format "SWU4_HIST0:		%08X" $data]

	set SWU4_HIST1 0x31096048
	set data [memread32_phys $SWU4_HIST1]
	puts [format "SWU4_HIST1:		%08X" $data]

	set SWU4_HIST2 0x31096068
	set data [memread32_phys $SWU4_HIST2]
	puts [format "SWU4_HIST2:		%08X" $data]

	set SWU4_HIST3 0x31096088
	set data [memread32_phys $SWU4_HIST3]
	puts [format "SWU4_HIST3:		%08X" $data]

	set SWU4_CUR0 0x3109602C
	set data [memread32_phys $SWU4_CUR0]
	puts [format "SWU4_CUR0:		%08X" $data]

	set SWU4_CUR1 0x3109604C
	set data [memread32_phys $SWU4_CUR1]
	puts [format "SWU4_CUR1:		%08X" $data]

	set SWU4_CUR2 0x3109606C
	set data [memread32_phys $SWU4_CUR2]
	puts [format "SWU4_CUR2:		%08X" $data]

	set SWU4_CUR3 0x3109608C
	set data [memread32_phys $SWU4_CUR3]
	puts [format "SWU4_CUR3:		%08X" $data]

}

proc show_SWU5 {} {
	set SWU5_GCTL 0x31098000
	set data [memread32_phys $SWU5_GCTL]
	puts [format "SWU5_GCTL:		%08X" $data]

	set SWU5_GSTAT 0x31098004
	set data [memread32_phys $SWU5_GSTAT]
	puts [format "SWU5_GSTAT:		%08X" $data]

	set SWU5_CTL0 0x31098010
	set data [memread32_phys $SWU5_CTL0]
	puts [format "SWU5_CTL0:		%08X" $data]

	set SWU5_CTL1 0x31098030
	set data [memread32_phys $SWU5_CTL1]
	puts [format "SWU5_CTL1:		%08X" $data]

	set SWU5_CTL2 0x31098050
	set data [memread32_phys $SWU5_CTL2]
	puts [format "SWU5_CTL2:		%08X" $data]

	set SWU5_CTL3 0x31098070
	set data [memread32_phys $SWU5_CTL3]
	puts [format "SWU5_CTL3:		%08X" $data]

	set SWU5_LA0 0x31098014
	set data [memread32_phys $SWU5_LA0]
	puts [format "SWU5_LA0:		%08X" $data]

	set SWU5_LA1 0x31098034
	set data [memread32_phys $SWU5_LA1]
	puts [format "SWU5_LA1:		%08X" $data]

	set SWU5_LA2 0x31098054
	set data [memread32_phys $SWU5_LA2]
	puts [format "SWU5_LA2:		%08X" $data]

	set SWU5_LA3 0x31098074
	set data [memread32_phys $SWU5_LA3]
	puts [format "SWU5_LA3:		%08X" $data]

	set SWU5_UA0 0x31098018
	set data [memread32_phys $SWU5_UA0]
	puts [format "SWU5_UA0:		%08X" $data]

	set SWU5_UA1 0x31098038
	set data [memread32_phys $SWU5_UA1]
	puts [format "SWU5_UA1:		%08X" $data]

	set SWU5_UA2 0x31098058
	set data [memread32_phys $SWU5_UA2]
	puts [format "SWU5_UA2:		%08X" $data]

	set SWU5_UA3 0x31098078
	set data [memread32_phys $SWU5_UA3]
	puts [format "SWU5_UA3:		%08X" $data]

	set SWU5_ID0 0x3109801C
	set data [memread32_phys $SWU5_ID0]
	puts [format "SWU5_ID0:		%08X" $data]

	set SWU5_ID1 0x3109803C
	set data [memread32_phys $SWU5_ID1]
	puts [format "SWU5_ID1:		%08X" $data]

	set SWU5_ID2 0x3109805C
	set data [memread32_phys $SWU5_ID2]
	puts [format "SWU5_ID2:		%08X" $data]

	set SWU5_ID3 0x3109807C
	set data [memread32_phys $SWU5_ID3]
	puts [format "SWU5_ID3:		%08X" $data]

	set SWU5_CNT0 0x31098020
	set data [memread32_phys $SWU5_CNT0]
	puts [format "SWU5_CNT0:		%08X" $data]

	set SWU5_CNT1 0x31098040
	set data [memread32_phys $SWU5_CNT1]
	puts [format "SWU5_CNT1:		%08X" $data]

	set SWU5_CNT2 0x31098060
	set data [memread32_phys $SWU5_CNT2]
	puts [format "SWU5_CNT2:		%08X" $data]

	set SWU5_CNT3 0x31098080
	set data [memread32_phys $SWU5_CNT3]
	puts [format "SWU5_CNT3:		%08X" $data]

	set SWU5_TARG0 0x31098024
	set data [memread32_phys $SWU5_TARG0]
	puts [format "SWU5_TARG0:		%08X" $data]

	set SWU5_TARG1 0x31098044
	set data [memread32_phys $SWU5_TARG1]
	puts [format "SWU5_TARG1:		%08X" $data]

	set SWU5_TARG2 0x31098064
	set data [memread32_phys $SWU5_TARG2]
	puts [format "SWU5_TARG2:		%08X" $data]

	set SWU5_TARG3 0x31098084
	set data [memread32_phys $SWU5_TARG3]
	puts [format "SWU5_TARG3:		%08X" $data]

	set SWU5_HIST0 0x31098028
	set data [memread32_phys $SWU5_HIST0]
	puts [format "SWU5_HIST0:		%08X" $data]

	set SWU5_HIST1 0x31098048
	set data [memread32_phys $SWU5_HIST1]
	puts [format "SWU5_HIST1:		%08X" $data]

	set SWU5_HIST2 0x31098068
	set data [memread32_phys $SWU5_HIST2]
	puts [format "SWU5_HIST2:		%08X" $data]

	set SWU5_HIST3 0x31098088
	set data [memread32_phys $SWU5_HIST3]
	puts [format "SWU5_HIST3:		%08X" $data]

	set SWU5_CUR0 0x3109802C
	set data [memread32_phys $SWU5_CUR0]
	puts [format "SWU5_CUR0:		%08X" $data]

	set SWU5_CUR1 0x3109804C
	set data [memread32_phys $SWU5_CUR1]
	puts [format "SWU5_CUR1:		%08X" $data]

	set SWU5_CUR2 0x3109806C
	set data [memread32_phys $SWU5_CUR2]
	puts [format "SWU5_CUR2:		%08X" $data]

	set SWU5_CUR3 0x3109808C
	set data [memread32_phys $SWU5_CUR3]
	puts [format "SWU5_CUR3:		%08X" $data]

}

proc show_SWU7 {} {
	set SWU7_GCTL 0x31140000
	set data [memread32_phys $SWU7_GCTL]
	puts [format "SWU7_GCTL:		%08X" $data]

	set SWU7_GSTAT 0x31140004
	set data [memread32_phys $SWU7_GSTAT]
	puts [format "SWU7_GSTAT:		%08X" $data]

	set SWU7_CTL0 0x31140010
	set data [memread32_phys $SWU7_CTL0]
	puts [format "SWU7_CTL0:		%08X" $data]

	set SWU7_CTL1 0x31140030
	set data [memread32_phys $SWU7_CTL1]
	puts [format "SWU7_CTL1:		%08X" $data]

	set SWU7_CTL2 0x31140050
	set data [memread32_phys $SWU7_CTL2]
	puts [format "SWU7_CTL2:		%08X" $data]

	set SWU7_CTL3 0x31140070
	set data [memread32_phys $SWU7_CTL3]
	puts [format "SWU7_CTL3:		%08X" $data]

	set SWU7_LA0 0x31140014
	set data [memread32_phys $SWU7_LA0]
	puts [format "SWU7_LA0:		%08X" $data]

	set SWU7_LA1 0x31140034
	set data [memread32_phys $SWU7_LA1]
	puts [format "SWU7_LA1:		%08X" $data]

	set SWU7_LA2 0x31140054
	set data [memread32_phys $SWU7_LA2]
	puts [format "SWU7_LA2:		%08X" $data]

	set SWU7_LA3 0x31140074
	set data [memread32_phys $SWU7_LA3]
	puts [format "SWU7_LA3:		%08X" $data]

	set SWU7_UA0 0x31140018
	set data [memread32_phys $SWU7_UA0]
	puts [format "SWU7_UA0:		%08X" $data]

	set SWU7_UA1 0x31140038
	set data [memread32_phys $SWU7_UA1]
	puts [format "SWU7_UA1:		%08X" $data]

	set SWU7_UA2 0x31140058
	set data [memread32_phys $SWU7_UA2]
	puts [format "SWU7_UA2:		%08X" $data]

	set SWU7_UA3 0x31140078
	set data [memread32_phys $SWU7_UA3]
	puts [format "SWU7_UA3:		%08X" $data]

	set SWU7_ID0 0x3114001C
	set data [memread32_phys $SWU7_ID0]
	puts [format "SWU7_ID0:		%08X" $data]

	set SWU7_ID1 0x3114003C
	set data [memread32_phys $SWU7_ID1]
	puts [format "SWU7_ID1:		%08X" $data]

	set SWU7_ID2 0x3114005C
	set data [memread32_phys $SWU7_ID2]
	puts [format "SWU7_ID2:		%08X" $data]

	set SWU7_ID3 0x3114007C
	set data [memread32_phys $SWU7_ID3]
	puts [format "SWU7_ID3:		%08X" $data]

	set SWU7_CNT0 0x31140020
	set data [memread32_phys $SWU7_CNT0]
	puts [format "SWU7_CNT0:		%08X" $data]

	set SWU7_CNT1 0x31140040
	set data [memread32_phys $SWU7_CNT1]
	puts [format "SWU7_CNT1:		%08X" $data]

	set SWU7_CNT2 0x31140060
	set data [memread32_phys $SWU7_CNT2]
	puts [format "SWU7_CNT2:		%08X" $data]

	set SWU7_CNT3 0x31140080
	set data [memread32_phys $SWU7_CNT3]
	puts [format "SWU7_CNT3:		%08X" $data]

	set SWU7_TARG0 0x31140024
	set data [memread32_phys $SWU7_TARG0]
	puts [format "SWU7_TARG0:		%08X" $data]

	set SWU7_TARG1 0x31140044
	set data [memread32_phys $SWU7_TARG1]
	puts [format "SWU7_TARG1:		%08X" $data]

	set SWU7_TARG2 0x31140064
	set data [memread32_phys $SWU7_TARG2]
	puts [format "SWU7_TARG2:		%08X" $data]

	set SWU7_TARG3 0x31140084
	set data [memread32_phys $SWU7_TARG3]
	puts [format "SWU7_TARG3:		%08X" $data]

	set SWU7_HIST0 0x31140028
	set data [memread32_phys $SWU7_HIST0]
	puts [format "SWU7_HIST0:		%08X" $data]

	set SWU7_HIST1 0x31140048
	set data [memread32_phys $SWU7_HIST1]
	puts [format "SWU7_HIST1:		%08X" $data]

	set SWU7_HIST2 0x31140068
	set data [memread32_phys $SWU7_HIST2]
	puts [format "SWU7_HIST2:		%08X" $data]

	set SWU7_HIST3 0x31140088
	set data [memread32_phys $SWU7_HIST3]
	puts [format "SWU7_HIST3:		%08X" $data]

	set SWU7_CUR0 0x3114002C
	set data [memread32_phys $SWU7_CUR0]
	puts [format "SWU7_CUR0:		%08X" $data]

	set SWU7_CUR1 0x3114004C
	set data [memread32_phys $SWU7_CUR1]
	puts [format "SWU7_CUR1:		%08X" $data]

	set SWU7_CUR2 0x3114006C
	set data [memread32_phys $SWU7_CUR2]
	puts [format "SWU7_CUR2:		%08X" $data]

	set SWU7_CUR3 0x3114008C
	set data [memread32_phys $SWU7_CUR3]
	puts [format "SWU7_CUR3:		%08X" $data]

}

proc show_SWU8 {} {
	set SWU8_GCTL 0x31141000
	set data [memread32_phys $SWU8_GCTL]
	puts [format "SWU8_GCTL:		%08X" $data]

	set SWU8_GSTAT 0x31141004
	set data [memread32_phys $SWU8_GSTAT]
	puts [format "SWU8_GSTAT:		%08X" $data]

	set SWU8_CTL0 0x31141010
	set data [memread32_phys $SWU8_CTL0]
	puts [format "SWU8_CTL0:		%08X" $data]

	set SWU8_CTL1 0x31141030
	set data [memread32_phys $SWU8_CTL1]
	puts [format "SWU8_CTL1:		%08X" $data]

	set SWU8_CTL2 0x31141050
	set data [memread32_phys $SWU8_CTL2]
	puts [format "SWU8_CTL2:		%08X" $data]

	set SWU8_CTL3 0x31141070
	set data [memread32_phys $SWU8_CTL3]
	puts [format "SWU8_CTL3:		%08X" $data]

	set SWU8_LA0 0x31141014
	set data [memread32_phys $SWU8_LA0]
	puts [format "SWU8_LA0:		%08X" $data]

	set SWU8_LA1 0x31141034
	set data [memread32_phys $SWU8_LA1]
	puts [format "SWU8_LA1:		%08X" $data]

	set SWU8_LA2 0x31141054
	set data [memread32_phys $SWU8_LA2]
	puts [format "SWU8_LA2:		%08X" $data]

	set SWU8_LA3 0x31141074
	set data [memread32_phys $SWU8_LA3]
	puts [format "SWU8_LA3:		%08X" $data]

	set SWU8_UA0 0x31141018
	set data [memread32_phys $SWU8_UA0]
	puts [format "SWU8_UA0:		%08X" $data]

	set SWU8_UA1 0x31141038
	set data [memread32_phys $SWU8_UA1]
	puts [format "SWU8_UA1:		%08X" $data]

	set SWU8_UA2 0x31141058
	set data [memread32_phys $SWU8_UA2]
	puts [format "SWU8_UA2:		%08X" $data]

	set SWU8_UA3 0x31141078
	set data [memread32_phys $SWU8_UA3]
	puts [format "SWU8_UA3:		%08X" $data]

	set SWU8_ID0 0x3114101C
	set data [memread32_phys $SWU8_ID0]
	puts [format "SWU8_ID0:		%08X" $data]

	set SWU8_ID1 0x3114103C
	set data [memread32_phys $SWU8_ID1]
	puts [format "SWU8_ID1:		%08X" $data]

	set SWU8_ID2 0x3114105C
	set data [memread32_phys $SWU8_ID2]
	puts [format "SWU8_ID2:		%08X" $data]

	set SWU8_ID3 0x3114107C
	set data [memread32_phys $SWU8_ID3]
	puts [format "SWU8_ID3:		%08X" $data]

	set SWU8_CNT0 0x31141020
	set data [memread32_phys $SWU8_CNT0]
	puts [format "SWU8_CNT0:		%08X" $data]

	set SWU8_CNT1 0x31141040
	set data [memread32_phys $SWU8_CNT1]
	puts [format "SWU8_CNT1:		%08X" $data]

	set SWU8_CNT2 0x31141060
	set data [memread32_phys $SWU8_CNT2]
	puts [format "SWU8_CNT2:		%08X" $data]

	set SWU8_CNT3 0x31141080
	set data [memread32_phys $SWU8_CNT3]
	puts [format "SWU8_CNT3:		%08X" $data]

	set SWU8_TARG0 0x31141024
	set data [memread32_phys $SWU8_TARG0]
	puts [format "SWU8_TARG0:		%08X" $data]

	set SWU8_TARG1 0x31141044
	set data [memread32_phys $SWU8_TARG1]
	puts [format "SWU8_TARG1:		%08X" $data]

	set SWU8_TARG2 0x31141064
	set data [memread32_phys $SWU8_TARG2]
	puts [format "SWU8_TARG2:		%08X" $data]

	set SWU8_TARG3 0x31141084
	set data [memread32_phys $SWU8_TARG3]
	puts [format "SWU8_TARG3:		%08X" $data]

	set SWU8_HIST0 0x31141028
	set data [memread32_phys $SWU8_HIST0]
	puts [format "SWU8_HIST0:		%08X" $data]

	set SWU8_HIST1 0x31141048
	set data [memread32_phys $SWU8_HIST1]
	puts [format "SWU8_HIST1:		%08X" $data]

	set SWU8_HIST2 0x31141068
	set data [memread32_phys $SWU8_HIST2]
	puts [format "SWU8_HIST2:		%08X" $data]

	set SWU8_HIST3 0x31141088
	set data [memread32_phys $SWU8_HIST3]
	puts [format "SWU8_HIST3:		%08X" $data]

	set SWU8_CUR0 0x3114102C
	set data [memread32_phys $SWU8_CUR0]
	puts [format "SWU8_CUR0:		%08X" $data]

	set SWU8_CUR1 0x3114104C
	set data [memread32_phys $SWU8_CUR1]
	puts [format "SWU8_CUR1:		%08X" $data]

	set SWU8_CUR2 0x3114106C
	set data [memread32_phys $SWU8_CUR2]
	puts [format "SWU8_CUR2:		%08X" $data]

	set SWU8_CUR3 0x3114108C
	set data [memread32_phys $SWU8_CUR3]
	puts [format "SWU8_CUR3:		%08X" $data]

}

proc show_SWU9 {} {
	set SWU9_GCTL 0x31142000
	set data [memread32_phys $SWU9_GCTL]
	puts [format "SWU9_GCTL:		%08X" $data]

	set SWU9_GSTAT 0x31142004
	set data [memread32_phys $SWU9_GSTAT]
	puts [format "SWU9_GSTAT:		%08X" $data]

	set SWU9_CTL0 0x31142010
	set data [memread32_phys $SWU9_CTL0]
	puts [format "SWU9_CTL0:		%08X" $data]

	set SWU9_CTL1 0x31142030
	set data [memread32_phys $SWU9_CTL1]
	puts [format "SWU9_CTL1:		%08X" $data]

	set SWU9_CTL2 0x31142050
	set data [memread32_phys $SWU9_CTL2]
	puts [format "SWU9_CTL2:		%08X" $data]

	set SWU9_CTL3 0x31142070
	set data [memread32_phys $SWU9_CTL3]
	puts [format "SWU9_CTL3:		%08X" $data]

	set SWU9_LA0 0x31142014
	set data [memread32_phys $SWU9_LA0]
	puts [format "SWU9_LA0:		%08X" $data]

	set SWU9_LA1 0x31142034
	set data [memread32_phys $SWU9_LA1]
	puts [format "SWU9_LA1:		%08X" $data]

	set SWU9_LA2 0x31142054
	set data [memread32_phys $SWU9_LA2]
	puts [format "SWU9_LA2:		%08X" $data]

	set SWU9_LA3 0x31142074
	set data [memread32_phys $SWU9_LA3]
	puts [format "SWU9_LA3:		%08X" $data]

	set SWU9_UA0 0x31142018
	set data [memread32_phys $SWU9_UA0]
	puts [format "SWU9_UA0:		%08X" $data]

	set SWU9_UA1 0x31142038
	set data [memread32_phys $SWU9_UA1]
	puts [format "SWU9_UA1:		%08X" $data]

	set SWU9_UA2 0x31142058
	set data [memread32_phys $SWU9_UA2]
	puts [format "SWU9_UA2:		%08X" $data]

	set SWU9_UA3 0x31142078
	set data [memread32_phys $SWU9_UA3]
	puts [format "SWU9_UA3:		%08X" $data]

	set SWU9_ID0 0x3114201C
	set data [memread32_phys $SWU9_ID0]
	puts [format "SWU9_ID0:		%08X" $data]

	set SWU9_ID1 0x3114203C
	set data [memread32_phys $SWU9_ID1]
	puts [format "SWU9_ID1:		%08X" $data]

	set SWU9_ID2 0x3114205C
	set data [memread32_phys $SWU9_ID2]
	puts [format "SWU9_ID2:		%08X" $data]

	set SWU9_ID3 0x3114207C
	set data [memread32_phys $SWU9_ID3]
	puts [format "SWU9_ID3:		%08X" $data]

	set SWU9_CNT0 0x31142020
	set data [memread32_phys $SWU9_CNT0]
	puts [format "SWU9_CNT0:		%08X" $data]

	set SWU9_CNT1 0x31142040
	set data [memread32_phys $SWU9_CNT1]
	puts [format "SWU9_CNT1:		%08X" $data]

	set SWU9_CNT2 0x31142060
	set data [memread32_phys $SWU9_CNT2]
	puts [format "SWU9_CNT2:		%08X" $data]

	set SWU9_CNT3 0x31142080
	set data [memread32_phys $SWU9_CNT3]
	puts [format "SWU9_CNT3:		%08X" $data]

	set SWU9_TARG0 0x31142024
	set data [memread32_phys $SWU9_TARG0]
	puts [format "SWU9_TARG0:		%08X" $data]

	set SWU9_TARG1 0x31142044
	set data [memread32_phys $SWU9_TARG1]
	puts [format "SWU9_TARG1:		%08X" $data]

	set SWU9_TARG2 0x31142064
	set data [memread32_phys $SWU9_TARG2]
	puts [format "SWU9_TARG2:		%08X" $data]

	set SWU9_TARG3 0x31142084
	set data [memread32_phys $SWU9_TARG3]
	puts [format "SWU9_TARG3:		%08X" $data]

	set SWU9_HIST0 0x31142028
	set data [memread32_phys $SWU9_HIST0]
	puts [format "SWU9_HIST0:		%08X" $data]

	set SWU9_HIST1 0x31142048
	set data [memread32_phys $SWU9_HIST1]
	puts [format "SWU9_HIST1:		%08X" $data]

	set SWU9_HIST2 0x31142068
	set data [memread32_phys $SWU9_HIST2]
	puts [format "SWU9_HIST2:		%08X" $data]

	set SWU9_HIST3 0x31142088
	set data [memread32_phys $SWU9_HIST3]
	puts [format "SWU9_HIST3:		%08X" $data]

	set SWU9_CUR0 0x3114202C
	set data [memread32_phys $SWU9_CUR0]
	puts [format "SWU9_CUR0:		%08X" $data]

	set SWU9_CUR1 0x3114204C
	set data [memread32_phys $SWU9_CUR1]
	puts [format "SWU9_CUR1:		%08X" $data]

	set SWU9_CUR2 0x3114206C
	set data [memread32_phys $SWU9_CUR2]
	puts [format "SWU9_CUR2:		%08X" $data]

	set SWU9_CUR3 0x3114208C
	set data [memread32_phys $SWU9_CUR3]
	puts [format "SWU9_CUR3:		%08X" $data]

}

proc show_SWU10 {} {
	set SWU10_GCTL 0x31143000
	set data [memread32_phys $SWU10_GCTL]
	puts [format "SWU10_GCTL:		%08X" $data]

	set SWU10_GSTAT 0x31143004
	set data [memread32_phys $SWU10_GSTAT]
	puts [format "SWU10_GSTAT:		%08X" $data]

	set SWU10_CTL0 0x31143010
	set data [memread32_phys $SWU10_CTL0]
	puts [format "SWU10_CTL0:		%08X" $data]

	set SWU10_CTL1 0x31143030
	set data [memread32_phys $SWU10_CTL1]
	puts [format "SWU10_CTL1:		%08X" $data]

	set SWU10_CTL2 0x31143050
	set data [memread32_phys $SWU10_CTL2]
	puts [format "SWU10_CTL2:		%08X" $data]

	set SWU10_CTL3 0x31143070
	set data [memread32_phys $SWU10_CTL3]
	puts [format "SWU10_CTL3:		%08X" $data]

	set SWU10_LA0 0x31143014
	set data [memread32_phys $SWU10_LA0]
	puts [format "SWU10_LA0:		%08X" $data]

	set SWU10_LA1 0x31143034
	set data [memread32_phys $SWU10_LA1]
	puts [format "SWU10_LA1:		%08X" $data]

	set SWU10_LA2 0x31143054
	set data [memread32_phys $SWU10_LA2]
	puts [format "SWU10_LA2:		%08X" $data]

	set SWU10_LA3 0x31143074
	set data [memread32_phys $SWU10_LA3]
	puts [format "SWU10_LA3:		%08X" $data]

	set SWU10_UA0 0x31143018
	set data [memread32_phys $SWU10_UA0]
	puts [format "SWU10_UA0:		%08X" $data]

	set SWU10_UA1 0x31143038
	set data [memread32_phys $SWU10_UA1]
	puts [format "SWU10_UA1:		%08X" $data]

	set SWU10_UA2 0x31143058
	set data [memread32_phys $SWU10_UA2]
	puts [format "SWU10_UA2:		%08X" $data]

	set SWU10_UA3 0x31143078
	set data [memread32_phys $SWU10_UA3]
	puts [format "SWU10_UA3:		%08X" $data]

	set SWU10_ID0 0x3114301C
	set data [memread32_phys $SWU10_ID0]
	puts [format "SWU10_ID0:		%08X" $data]

	set SWU10_ID1 0x3114303C
	set data [memread32_phys $SWU10_ID1]
	puts [format "SWU10_ID1:		%08X" $data]

	set SWU10_ID2 0x3114305C
	set data [memread32_phys $SWU10_ID2]
	puts [format "SWU10_ID2:		%08X" $data]

	set SWU10_ID3 0x3114307C
	set data [memread32_phys $SWU10_ID3]
	puts [format "SWU10_ID3:		%08X" $data]

	set SWU10_CNT0 0x31143020
	set data [memread32_phys $SWU10_CNT0]
	puts [format "SWU10_CNT0:		%08X" $data]

	set SWU10_CNT1 0x31143040
	set data [memread32_phys $SWU10_CNT1]
	puts [format "SWU10_CNT1:		%08X" $data]

	set SWU10_CNT2 0x31143060
	set data [memread32_phys $SWU10_CNT2]
	puts [format "SWU10_CNT2:		%08X" $data]

	set SWU10_CNT3 0x31143080
	set data [memread32_phys $SWU10_CNT3]
	puts [format "SWU10_CNT3:		%08X" $data]

	set SWU10_TARG0 0x31143024
	set data [memread32_phys $SWU10_TARG0]
	puts [format "SWU10_TARG0:		%08X" $data]

	set SWU10_TARG1 0x31143044
	set data [memread32_phys $SWU10_TARG1]
	puts [format "SWU10_TARG1:		%08X" $data]

	set SWU10_TARG2 0x31143064
	set data [memread32_phys $SWU10_TARG2]
	puts [format "SWU10_TARG2:		%08X" $data]

	set SWU10_TARG3 0x31143084
	set data [memread32_phys $SWU10_TARG3]
	puts [format "SWU10_TARG3:		%08X" $data]

	set SWU10_HIST0 0x31143028
	set data [memread32_phys $SWU10_HIST0]
	puts [format "SWU10_HIST0:		%08X" $data]

	set SWU10_HIST1 0x31143048
	set data [memread32_phys $SWU10_HIST1]
	puts [format "SWU10_HIST1:		%08X" $data]

	set SWU10_HIST2 0x31143068
	set data [memread32_phys $SWU10_HIST2]
	puts [format "SWU10_HIST2:		%08X" $data]

	set SWU10_HIST3 0x31143088
	set data [memread32_phys $SWU10_HIST3]
	puts [format "SWU10_HIST3:		%08X" $data]

	set SWU10_CUR0 0x3114302C
	set data [memread32_phys $SWU10_CUR0]
	puts [format "SWU10_CUR0:		%08X" $data]

	set SWU10_CUR1 0x3114304C
	set data [memread32_phys $SWU10_CUR1]
	puts [format "SWU10_CUR1:		%08X" $data]

	set SWU10_CUR2 0x3114306C
	set data [memread32_phys $SWU10_CUR2]
	puts [format "SWU10_CUR2:		%08X" $data]

	set SWU10_CUR3 0x3114308C
	set data [memread32_phys $SWU10_CUR3]
	puts [format "SWU10_CUR3:		%08X" $data]

}

proc show_SWU11 {} {
	set SWU11_GCTL 0x31097000
	set data [memread32_phys $SWU11_GCTL]
	puts [format "SWU11_GCTL:		%08X" $data]

	set SWU11_GSTAT 0x31097004
	set data [memread32_phys $SWU11_GSTAT]
	puts [format "SWU11_GSTAT:		%08X" $data]

	set SWU11_CTL0 0x31097010
	set data [memread32_phys $SWU11_CTL0]
	puts [format "SWU11_CTL0:		%08X" $data]

	set SWU11_CTL1 0x31097030
	set data [memread32_phys $SWU11_CTL1]
	puts [format "SWU11_CTL1:		%08X" $data]

	set SWU11_CTL2 0x31097050
	set data [memread32_phys $SWU11_CTL2]
	puts [format "SWU11_CTL2:		%08X" $data]

	set SWU11_CTL3 0x31097070
	set data [memread32_phys $SWU11_CTL3]
	puts [format "SWU11_CTL3:		%08X" $data]

	set SWU11_LA0 0x31097014
	set data [memread32_phys $SWU11_LA0]
	puts [format "SWU11_LA0:		%08X" $data]

	set SWU11_LA1 0x31097034
	set data [memread32_phys $SWU11_LA1]
	puts [format "SWU11_LA1:		%08X" $data]

	set SWU11_LA2 0x31097054
	set data [memread32_phys $SWU11_LA2]
	puts [format "SWU11_LA2:		%08X" $data]

	set SWU11_LA3 0x31097074
	set data [memread32_phys $SWU11_LA3]
	puts [format "SWU11_LA3:		%08X" $data]

	set SWU11_UA0 0x31097018
	set data [memread32_phys $SWU11_UA0]
	puts [format "SWU11_UA0:		%08X" $data]

	set SWU11_UA1 0x31097038
	set data [memread32_phys $SWU11_UA1]
	puts [format "SWU11_UA1:		%08X" $data]

	set SWU11_UA2 0x31097058
	set data [memread32_phys $SWU11_UA2]
	puts [format "SWU11_UA2:		%08X" $data]

	set SWU11_UA3 0x31097078
	set data [memread32_phys $SWU11_UA3]
	puts [format "SWU11_UA3:		%08X" $data]

	set SWU11_ID0 0x3109701C
	set data [memread32_phys $SWU11_ID0]
	puts [format "SWU11_ID0:		%08X" $data]

	set SWU11_ID1 0x3109703C
	set data [memread32_phys $SWU11_ID1]
	puts [format "SWU11_ID1:		%08X" $data]

	set SWU11_ID2 0x3109705C
	set data [memread32_phys $SWU11_ID2]
	puts [format "SWU11_ID2:		%08X" $data]

	set SWU11_ID3 0x3109707C
	set data [memread32_phys $SWU11_ID3]
	puts [format "SWU11_ID3:		%08X" $data]

	set SWU11_CNT0 0x31097020
	set data [memread32_phys $SWU11_CNT0]
	puts [format "SWU11_CNT0:		%08X" $data]

	set SWU11_CNT1 0x31097040
	set data [memread32_phys $SWU11_CNT1]
	puts [format "SWU11_CNT1:		%08X" $data]

	set SWU11_CNT2 0x31097060
	set data [memread32_phys $SWU11_CNT2]
	puts [format "SWU11_CNT2:		%08X" $data]

	set SWU11_CNT3 0x31097080
	set data [memread32_phys $SWU11_CNT3]
	puts [format "SWU11_CNT3:		%08X" $data]

	set SWU11_TARG0 0x31097024
	set data [memread32_phys $SWU11_TARG0]
	puts [format "SWU11_TARG0:		%08X" $data]

	set SWU11_TARG1 0x31097044
	set data [memread32_phys $SWU11_TARG1]
	puts [format "SWU11_TARG1:		%08X" $data]

	set SWU11_TARG2 0x31097064
	set data [memread32_phys $SWU11_TARG2]
	puts [format "SWU11_TARG2:		%08X" $data]

	set SWU11_TARG3 0x31097084
	set data [memread32_phys $SWU11_TARG3]
	puts [format "SWU11_TARG3:		%08X" $data]

	set SWU11_HIST0 0x31097028
	set data [memread32_phys $SWU11_HIST0]
	puts [format "SWU11_HIST0:		%08X" $data]

	set SWU11_HIST1 0x31097048
	set data [memread32_phys $SWU11_HIST1]
	puts [format "SWU11_HIST1:		%08X" $data]

	set SWU11_HIST2 0x31097068
	set data [memread32_phys $SWU11_HIST2]
	puts [format "SWU11_HIST2:		%08X" $data]

	set SWU11_HIST3 0x31097088
	set data [memread32_phys $SWU11_HIST3]
	puts [format "SWU11_HIST3:		%08X" $data]

	set SWU11_CUR0 0x3109702C
	set data [memread32_phys $SWU11_CUR0]
	puts [format "SWU11_CUR0:		%08X" $data]

	set SWU11_CUR1 0x3109704C
	set data [memread32_phys $SWU11_CUR1]
	puts [format "SWU11_CUR1:		%08X" $data]

	set SWU11_CUR2 0x3109706C
	set data [memread32_phys $SWU11_CUR2]
	puts [format "SWU11_CUR2:		%08X" $data]

	set SWU11_CUR3 0x3109708C
	set data [memread32_phys $SWU11_CUR3]
	puts [format "SWU11_CUR3:		%08X" $data]

}

proc show_SWU12 {} {
	set SWU12_GCTL 0x310A8000
	set data [memread32_phys $SWU12_GCTL]
	puts [format "SWU12_GCTL:		%08X" $data]

	set SWU12_GSTAT 0x310A8004
	set data [memread32_phys $SWU12_GSTAT]
	puts [format "SWU12_GSTAT:		%08X" $data]

	set SWU12_CTL0 0x310A8010
	set data [memread32_phys $SWU12_CTL0]
	puts [format "SWU12_CTL0:		%08X" $data]

	set SWU12_CTL1 0x310A8030
	set data [memread32_phys $SWU12_CTL1]
	puts [format "SWU12_CTL1:		%08X" $data]

	set SWU12_CTL2 0x310A8050
	set data [memread32_phys $SWU12_CTL2]
	puts [format "SWU12_CTL2:		%08X" $data]

	set SWU12_CTL3 0x310A8070
	set data [memread32_phys $SWU12_CTL3]
	puts [format "SWU12_CTL3:		%08X" $data]

	set SWU12_LA0 0x310A8014
	set data [memread32_phys $SWU12_LA0]
	puts [format "SWU12_LA0:		%08X" $data]

	set SWU12_LA1 0x310A8034
	set data [memread32_phys $SWU12_LA1]
	puts [format "SWU12_LA1:		%08X" $data]

	set SWU12_LA2 0x310A8054
	set data [memread32_phys $SWU12_LA2]
	puts [format "SWU12_LA2:		%08X" $data]

	set SWU12_LA3 0x310A8074
	set data [memread32_phys $SWU12_LA3]
	puts [format "SWU12_LA3:		%08X" $data]

	set SWU12_UA0 0x310A8018
	set data [memread32_phys $SWU12_UA0]
	puts [format "SWU12_UA0:		%08X" $data]

	set SWU12_UA1 0x310A8038
	set data [memread32_phys $SWU12_UA1]
	puts [format "SWU12_UA1:		%08X" $data]

	set SWU12_UA2 0x310A8058
	set data [memread32_phys $SWU12_UA2]
	puts [format "SWU12_UA2:		%08X" $data]

	set SWU12_UA3 0x310A8078
	set data [memread32_phys $SWU12_UA3]
	puts [format "SWU12_UA3:		%08X" $data]

	set SWU12_ID0 0x310A801C
	set data [memread32_phys $SWU12_ID0]
	puts [format "SWU12_ID0:		%08X" $data]

	set SWU12_ID1 0x310A803C
	set data [memread32_phys $SWU12_ID1]
	puts [format "SWU12_ID1:		%08X" $data]

	set SWU12_ID2 0x310A805C
	set data [memread32_phys $SWU12_ID2]
	puts [format "SWU12_ID2:		%08X" $data]

	set SWU12_ID3 0x310A807C
	set data [memread32_phys $SWU12_ID3]
	puts [format "SWU12_ID3:		%08X" $data]

	set SWU12_CNT0 0x310A8020
	set data [memread32_phys $SWU12_CNT0]
	puts [format "SWU12_CNT0:		%08X" $data]

	set SWU12_CNT1 0x310A8040
	set data [memread32_phys $SWU12_CNT1]
	puts [format "SWU12_CNT1:		%08X" $data]

	set SWU12_CNT2 0x310A8060
	set data [memread32_phys $SWU12_CNT2]
	puts [format "SWU12_CNT2:		%08X" $data]

	set SWU12_CNT3 0x310A8080
	set data [memread32_phys $SWU12_CNT3]
	puts [format "SWU12_CNT3:		%08X" $data]

	set SWU12_TARG0 0x310A8024
	set data [memread32_phys $SWU12_TARG0]
	puts [format "SWU12_TARG0:		%08X" $data]

	set SWU12_TARG1 0x310A8044
	set data [memread32_phys $SWU12_TARG1]
	puts [format "SWU12_TARG1:		%08X" $data]

	set SWU12_TARG2 0x310A8064
	set data [memread32_phys $SWU12_TARG2]
	puts [format "SWU12_TARG2:		%08X" $data]

	set SWU12_TARG3 0x310A8084
	set data [memread32_phys $SWU12_TARG3]
	puts [format "SWU12_TARG3:		%08X" $data]

	set SWU12_HIST0 0x310A8028
	set data [memread32_phys $SWU12_HIST0]
	puts [format "SWU12_HIST0:		%08X" $data]

	set SWU12_HIST1 0x310A8048
	set data [memread32_phys $SWU12_HIST1]
	puts [format "SWU12_HIST1:		%08X" $data]

	set SWU12_HIST2 0x310A8068
	set data [memread32_phys $SWU12_HIST2]
	puts [format "SWU12_HIST2:		%08X" $data]

	set SWU12_HIST3 0x310A8088
	set data [memread32_phys $SWU12_HIST3]
	puts [format "SWU12_HIST3:		%08X" $data]

	set SWU12_CUR0 0x310A802C
	set data [memread32_phys $SWU12_CUR0]
	puts [format "SWU12_CUR0:		%08X" $data]

	set SWU12_CUR1 0x310A804C
	set data [memread32_phys $SWU12_CUR1]
	puts [format "SWU12_CUR1:		%08X" $data]

	set SWU12_CUR2 0x310A806C
	set data [memread32_phys $SWU12_CUR2]
	puts [format "SWU12_CUR2:		%08X" $data]

	set SWU12_CUR3 0x310A808C
	set data [memread32_phys $SWU12_CUR3]
	puts [format "SWU12_CUR3:		%08X" $data]

}

proc show_SWU13 {} {
	set SWU13_GCTL 0x3109E000
	set data [memread32_phys $SWU13_GCTL]
	puts [format "SWU13_GCTL:		%08X" $data]

	set SWU13_GSTAT 0x3109E004
	set data [memread32_phys $SWU13_GSTAT]
	puts [format "SWU13_GSTAT:		%08X" $data]

	set SWU13_CTL0 0x3109E010
	set data [memread32_phys $SWU13_CTL0]
	puts [format "SWU13_CTL0:		%08X" $data]

	set SWU13_CTL1 0x3109E030
	set data [memread32_phys $SWU13_CTL1]
	puts [format "SWU13_CTL1:		%08X" $data]

	set SWU13_CTL2 0x3109E050
	set data [memread32_phys $SWU13_CTL2]
	puts [format "SWU13_CTL2:		%08X" $data]

	set SWU13_CTL3 0x3109E070
	set data [memread32_phys $SWU13_CTL3]
	puts [format "SWU13_CTL3:		%08X" $data]

	set SWU13_LA0 0x3109E014
	set data [memread32_phys $SWU13_LA0]
	puts [format "SWU13_LA0:		%08X" $data]

	set SWU13_LA1 0x3109E034
	set data [memread32_phys $SWU13_LA1]
	puts [format "SWU13_LA1:		%08X" $data]

	set SWU13_LA2 0x3109E054
	set data [memread32_phys $SWU13_LA2]
	puts [format "SWU13_LA2:		%08X" $data]

	set SWU13_LA3 0x3109E074
	set data [memread32_phys $SWU13_LA3]
	puts [format "SWU13_LA3:		%08X" $data]

	set SWU13_UA0 0x3109E018
	set data [memread32_phys $SWU13_UA0]
	puts [format "SWU13_UA0:		%08X" $data]

	set SWU13_UA1 0x3109E038
	set data [memread32_phys $SWU13_UA1]
	puts [format "SWU13_UA1:		%08X" $data]

	set SWU13_UA2 0x3109E058
	set data [memread32_phys $SWU13_UA2]
	puts [format "SWU13_UA2:		%08X" $data]

	set SWU13_UA3 0x3109E078
	set data [memread32_phys $SWU13_UA3]
	puts [format "SWU13_UA3:		%08X" $data]

	set SWU13_ID0 0x3109E01C
	set data [memread32_phys $SWU13_ID0]
	puts [format "SWU13_ID0:		%08X" $data]

	set SWU13_ID1 0x3109E03C
	set data [memread32_phys $SWU13_ID1]
	puts [format "SWU13_ID1:		%08X" $data]

	set SWU13_ID2 0x3109E05C
	set data [memread32_phys $SWU13_ID2]
	puts [format "SWU13_ID2:		%08X" $data]

	set SWU13_ID3 0x3109E07C
	set data [memread32_phys $SWU13_ID3]
	puts [format "SWU13_ID3:		%08X" $data]

	set SWU13_CNT0 0x3109E020
	set data [memread32_phys $SWU13_CNT0]
	puts [format "SWU13_CNT0:		%08X" $data]

	set SWU13_CNT1 0x3109E040
	set data [memread32_phys $SWU13_CNT1]
	puts [format "SWU13_CNT1:		%08X" $data]

	set SWU13_CNT2 0x3109E060
	set data [memread32_phys $SWU13_CNT2]
	puts [format "SWU13_CNT2:		%08X" $data]

	set SWU13_CNT3 0x3109E080
	set data [memread32_phys $SWU13_CNT3]
	puts [format "SWU13_CNT3:		%08X" $data]

	set SWU13_TARG0 0x3109E024
	set data [memread32_phys $SWU13_TARG0]
	puts [format "SWU13_TARG0:		%08X" $data]

	set SWU13_TARG1 0x3109E044
	set data [memread32_phys $SWU13_TARG1]
	puts [format "SWU13_TARG1:		%08X" $data]

	set SWU13_TARG2 0x3109E064
	set data [memread32_phys $SWU13_TARG2]
	puts [format "SWU13_TARG2:		%08X" $data]

	set SWU13_TARG3 0x3109E084
	set data [memread32_phys $SWU13_TARG3]
	puts [format "SWU13_TARG3:		%08X" $data]

	set SWU13_HIST0 0x3109E028
	set data [memread32_phys $SWU13_HIST0]
	puts [format "SWU13_HIST0:		%08X" $data]

	set SWU13_HIST1 0x3109E048
	set data [memread32_phys $SWU13_HIST1]
	puts [format "SWU13_HIST1:		%08X" $data]

	set SWU13_HIST2 0x3109E068
	set data [memread32_phys $SWU13_HIST2]
	puts [format "SWU13_HIST2:		%08X" $data]

	set SWU13_HIST3 0x3109E088
	set data [memread32_phys $SWU13_HIST3]
	puts [format "SWU13_HIST3:		%08X" $data]

	set SWU13_CUR0 0x3109E02C
	set data [memread32_phys $SWU13_CUR0]
	puts [format "SWU13_CUR0:		%08X" $data]

	set SWU13_CUR1 0x3109E04C
	set data [memread32_phys $SWU13_CUR1]
	puts [format "SWU13_CUR1:		%08X" $data]

	set SWU13_CUR2 0x3109E06C
	set data [memread32_phys $SWU13_CUR2]
	puts [format "SWU13_CUR2:		%08X" $data]

	set SWU13_CUR3 0x3109E08C
	set data [memread32_phys $SWU13_CUR3]
	puts [format "SWU13_CUR3:		%08X" $data]

}

proc show_DMA39 {} {
	set DMA39_DSCPTR_NXT 0x3109A000
	set data [memread32_phys $DMA39_DSCPTR_NXT]
	puts [format "DMA39_DSCPTR_NXT:		%08X" $data]

	set DMA39_ADDRSTART 0x3109A004
	set data [memread32_phys $DMA39_ADDRSTART]
	puts [format "DMA39_ADDRSTART:		%08X" $data]

	set DMA39_CFG 0x3109A008
	set data [memread32_phys $DMA39_CFG]
	puts [format "DMA39_CFG:		%08X" $data]

	set DMA39_XCNT 0x3109A00C
	set data [memread32_phys $DMA39_XCNT]
	puts [format "DMA39_XCNT:		%08X" $data]

	set DMA39_XMOD 0x3109A010
	set data [memread32_phys $DMA39_XMOD]
	puts [format "DMA39_XMOD:		%08X" $data]

	set DMA39_YCNT 0x3109A014
	set data [memread32_phys $DMA39_YCNT]
	puts [format "DMA39_YCNT:		%08X" $data]

	set DMA39_YMOD 0x3109A018
	set data [memread32_phys $DMA39_YMOD]
	puts [format "DMA39_YMOD:		%08X" $data]

	set DMA39_DSCPTR_CUR 0x3109A024
	set data [memread32_phys $DMA39_DSCPTR_CUR]
	puts [format "DMA39_DSCPTR_CUR:		%08X" $data]

	set DMA39_DSCPTR_PRV 0x3109A028
	set data [memread32_phys $DMA39_DSCPTR_PRV]
	puts [format "DMA39_DSCPTR_PRV:		%08X" $data]

	set DMA39_ADDR_CUR 0x3109A02C
	set data [memread32_phys $DMA39_ADDR_CUR]
	puts [format "DMA39_ADDR_CUR:		%08X" $data]

	set DMA39_STAT 0x3109A030
	set data [memread32_phys $DMA39_STAT]
	puts [format "DMA39_STAT:		%08X" $data]

	set DMA39_XCNT_CUR 0x3109A034
	set data [memread32_phys $DMA39_XCNT_CUR]
	puts [format "DMA39_XCNT_CUR:		%08X" $data]

	set DMA39_YCNT_CUR 0x3109A038
	set data [memread32_phys $DMA39_YCNT_CUR]
	puts [format "DMA39_YCNT_CUR:		%08X" $data]

	set DMA39_BWLCNT 0x3109A040
	set data [memread32_phys $DMA39_BWLCNT]
	puts [format "DMA39_BWLCNT:		%08X" $data]

	set DMA39_BWLCNT_CUR 0x3109A044
	set data [memread32_phys $DMA39_BWLCNT_CUR]
	puts [format "DMA39_BWLCNT_CUR:		%08X" $data]

	set DMA39_BWMCNT 0x3109A048
	set data [memread32_phys $DMA39_BWMCNT]
	puts [format "DMA39_BWMCNT:		%08X" $data]

	set DMA39_BWMCNT_CUR 0x3109A04C
	set data [memread32_phys $DMA39_BWMCNT_CUR]
	puts [format "DMA39_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA49 {} {
	set DMA49_DSCPTR_NXT 0x310AC000
	set data [memread32_phys $DMA49_DSCPTR_NXT]
	puts [format "DMA49_DSCPTR_NXT:		%08X" $data]

	set DMA49_ADDRSTART 0x310AC004
	set data [memread32_phys $DMA49_ADDRSTART]
	puts [format "DMA49_ADDRSTART:		%08X" $data]

	set DMA49_CFG 0x310AC008
	set data [memread32_phys $DMA49_CFG]
	puts [format "DMA49_CFG:		%08X" $data]

	set DMA49_XCNT 0x310AC00C
	set data [memread32_phys $DMA49_XCNT]
	puts [format "DMA49_XCNT:		%08X" $data]

	set DMA49_XMOD 0x310AC010
	set data [memread32_phys $DMA49_XMOD]
	puts [format "DMA49_XMOD:		%08X" $data]

	set DMA49_YCNT 0x310AC014
	set data [memread32_phys $DMA49_YCNT]
	puts [format "DMA49_YCNT:		%08X" $data]

	set DMA49_YMOD 0x310AC018
	set data [memread32_phys $DMA49_YMOD]
	puts [format "DMA49_YMOD:		%08X" $data]

	set DMA49_DSCPTR_CUR 0x310AC024
	set data [memread32_phys $DMA49_DSCPTR_CUR]
	puts [format "DMA49_DSCPTR_CUR:		%08X" $data]

	set DMA49_DSCPTR_PRV 0x310AC028
	set data [memread32_phys $DMA49_DSCPTR_PRV]
	puts [format "DMA49_DSCPTR_PRV:		%08X" $data]

	set DMA49_ADDR_CUR 0x310AC02C
	set data [memread32_phys $DMA49_ADDR_CUR]
	puts [format "DMA49_ADDR_CUR:		%08X" $data]

	set DMA49_STAT 0x310AC030
	set data [memread32_phys $DMA49_STAT]
	puts [format "DMA49_STAT:		%08X" $data]

	set DMA49_XCNT_CUR 0x310AC034
	set data [memread32_phys $DMA49_XCNT_CUR]
	puts [format "DMA49_XCNT_CUR:		%08X" $data]

	set DMA49_YCNT_CUR 0x310AC038
	set data [memread32_phys $DMA49_YCNT_CUR]
	puts [format "DMA49_YCNT_CUR:		%08X" $data]

	set DMA49_BWLCNT 0x310AC040
	set data [memread32_phys $DMA49_BWLCNT]
	puts [format "DMA49_BWLCNT:		%08X" $data]

	set DMA49_BWLCNT_CUR 0x310AC044
	set data [memread32_phys $DMA49_BWLCNT_CUR]
	puts [format "DMA49_BWLCNT_CUR:		%08X" $data]

	set DMA49_BWMCNT 0x310AC048
	set data [memread32_phys $DMA49_BWMCNT]
	puts [format "DMA49_BWMCNT:		%08X" $data]

	set DMA49_BWMCNT_CUR 0x310AC04C
	set data [memread32_phys $DMA49_BWMCNT_CUR]
	puts [format "DMA49_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA40 {} {
	set DMA40_DSCPTR_NXT 0x3109A080
	set data [memread32_phys $DMA40_DSCPTR_NXT]
	puts [format "DMA40_DSCPTR_NXT:		%08X" $data]

	set DMA40_ADDRSTART 0x3109A084
	set data [memread32_phys $DMA40_ADDRSTART]
	puts [format "DMA40_ADDRSTART:		%08X" $data]

	set DMA40_CFG 0x3109A088
	set data [memread32_phys $DMA40_CFG]
	puts [format "DMA40_CFG:		%08X" $data]

	set DMA40_XCNT 0x3109A08C
	set data [memread32_phys $DMA40_XCNT]
	puts [format "DMA40_XCNT:		%08X" $data]

	set DMA40_XMOD 0x3109A090
	set data [memread32_phys $DMA40_XMOD]
	puts [format "DMA40_XMOD:		%08X" $data]

	set DMA40_YCNT 0x3109A094
	set data [memread32_phys $DMA40_YCNT]
	puts [format "DMA40_YCNT:		%08X" $data]

	set DMA40_YMOD 0x3109A098
	set data [memread32_phys $DMA40_YMOD]
	puts [format "DMA40_YMOD:		%08X" $data]

	set DMA40_DSCPTR_CUR 0x3109A0A4
	set data [memread32_phys $DMA40_DSCPTR_CUR]
	puts [format "DMA40_DSCPTR_CUR:		%08X" $data]

	set DMA40_DSCPTR_PRV 0x3109A0A8
	set data [memread32_phys $DMA40_DSCPTR_PRV]
	puts [format "DMA40_DSCPTR_PRV:		%08X" $data]

	set DMA40_ADDR_CUR 0x3109A0AC
	set data [memread32_phys $DMA40_ADDR_CUR]
	puts [format "DMA40_ADDR_CUR:		%08X" $data]

	set DMA40_STAT 0x3109A0B0
	set data [memread32_phys $DMA40_STAT]
	puts [format "DMA40_STAT:		%08X" $data]

	set DMA40_XCNT_CUR 0x3109A0B4
	set data [memread32_phys $DMA40_XCNT_CUR]
	puts [format "DMA40_XCNT_CUR:		%08X" $data]

	set DMA40_YCNT_CUR 0x3109A0B8
	set data [memread32_phys $DMA40_YCNT_CUR]
	puts [format "DMA40_YCNT_CUR:		%08X" $data]

	set DMA40_BWLCNT 0x3109A0C0
	set data [memread32_phys $DMA40_BWLCNT]
	puts [format "DMA40_BWLCNT:		%08X" $data]

	set DMA40_BWLCNT_CUR 0x3109A0C4
	set data [memread32_phys $DMA40_BWLCNT_CUR]
	puts [format "DMA40_BWLCNT_CUR:		%08X" $data]

	set DMA40_BWMCNT 0x3109A0C8
	set data [memread32_phys $DMA40_BWMCNT]
	puts [format "DMA40_BWMCNT:		%08X" $data]

	set DMA40_BWMCNT_CUR 0x3109A0CC
	set data [memread32_phys $DMA40_BWMCNT_CUR]
	puts [format "DMA40_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA50 {} {
	set DMA50_DSCPTR_NXT 0x310AC080
	set data [memread32_phys $DMA50_DSCPTR_NXT]
	puts [format "DMA50_DSCPTR_NXT:		%08X" $data]

	set DMA50_ADDRSTART 0x310AC084
	set data [memread32_phys $DMA50_ADDRSTART]
	puts [format "DMA50_ADDRSTART:		%08X" $data]

	set DMA50_CFG 0x310AC088
	set data [memread32_phys $DMA50_CFG]
	puts [format "DMA50_CFG:		%08X" $data]

	set DMA50_XCNT 0x310AC08C
	set data [memread32_phys $DMA50_XCNT]
	puts [format "DMA50_XCNT:		%08X" $data]

	set DMA50_XMOD 0x310AC090
	set data [memread32_phys $DMA50_XMOD]
	puts [format "DMA50_XMOD:		%08X" $data]

	set DMA50_YCNT 0x310AC094
	set data [memread32_phys $DMA50_YCNT]
	puts [format "DMA50_YCNT:		%08X" $data]

	set DMA50_YMOD 0x310AC098
	set data [memread32_phys $DMA50_YMOD]
	puts [format "DMA50_YMOD:		%08X" $data]

	set DMA50_DSCPTR_CUR 0x310AC0A4
	set data [memread32_phys $DMA50_DSCPTR_CUR]
	puts [format "DMA50_DSCPTR_CUR:		%08X" $data]

	set DMA50_DSCPTR_PRV 0x310AC0A8
	set data [memread32_phys $DMA50_DSCPTR_PRV]
	puts [format "DMA50_DSCPTR_PRV:		%08X" $data]

	set DMA50_ADDR_CUR 0x310AC0AC
	set data [memread32_phys $DMA50_ADDR_CUR]
	puts [format "DMA50_ADDR_CUR:		%08X" $data]

	set DMA50_STAT 0x310AC0B0
	set data [memread32_phys $DMA50_STAT]
	puts [format "DMA50_STAT:		%08X" $data]

	set DMA50_XCNT_CUR 0x310AC0B4
	set data [memread32_phys $DMA50_XCNT_CUR]
	puts [format "DMA50_XCNT_CUR:		%08X" $data]

	set DMA50_YCNT_CUR 0x310AC0B8
	set data [memread32_phys $DMA50_YCNT_CUR]
	puts [format "DMA50_YCNT_CUR:		%08X" $data]

	set DMA50_BWLCNT 0x310AC0C0
	set data [memread32_phys $DMA50_BWLCNT]
	puts [format "DMA50_BWLCNT:		%08X" $data]

	set DMA50_BWLCNT_CUR 0x310AC0C4
	set data [memread32_phys $DMA50_BWLCNT_CUR]
	puts [format "DMA50_BWLCNT_CUR:		%08X" $data]

	set DMA50_BWMCNT 0x310AC0C8
	set data [memread32_phys $DMA50_BWMCNT]
	puts [format "DMA50_BWMCNT:		%08X" $data]

	set DMA50_BWMCNT_CUR 0x310AC0CC
	set data [memread32_phys $DMA50_BWMCNT_CUR]
	puts [format "DMA50_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA43 {} {
	set DMA43_DSCPTR_NXT 0x3109B000
	set data [memread32_phys $DMA43_DSCPTR_NXT]
	puts [format "DMA43_DSCPTR_NXT:		%08X" $data]

	set DMA43_ADDRSTART 0x3109B004
	set data [memread32_phys $DMA43_ADDRSTART]
	puts [format "DMA43_ADDRSTART:		%08X" $data]

	set DMA43_CFG 0x3109B008
	set data [memread32_phys $DMA43_CFG]
	puts [format "DMA43_CFG:		%08X" $data]

	set DMA43_XCNT 0x3109B00C
	set data [memread32_phys $DMA43_XCNT]
	puts [format "DMA43_XCNT:		%08X" $data]

	set DMA43_XMOD 0x3109B010
	set data [memread32_phys $DMA43_XMOD]
	puts [format "DMA43_XMOD:		%08X" $data]

	set DMA43_YCNT 0x3109B014
	set data [memread32_phys $DMA43_YCNT]
	puts [format "DMA43_YCNT:		%08X" $data]

	set DMA43_YMOD 0x3109B018
	set data [memread32_phys $DMA43_YMOD]
	puts [format "DMA43_YMOD:		%08X" $data]

	set DMA43_DSCPTR_CUR 0x3109B024
	set data [memread32_phys $DMA43_DSCPTR_CUR]
	puts [format "DMA43_DSCPTR_CUR:		%08X" $data]

	set DMA43_DSCPTR_PRV 0x3109B028
	set data [memread32_phys $DMA43_DSCPTR_PRV]
	puts [format "DMA43_DSCPTR_PRV:		%08X" $data]

	set DMA43_ADDR_CUR 0x3109B02C
	set data [memread32_phys $DMA43_ADDR_CUR]
	puts [format "DMA43_ADDR_CUR:		%08X" $data]

	set DMA43_STAT 0x3109B030
	set data [memread32_phys $DMA43_STAT]
	puts [format "DMA43_STAT:		%08X" $data]

	set DMA43_XCNT_CUR 0x3109B034
	set data [memread32_phys $DMA43_XCNT_CUR]
	puts [format "DMA43_XCNT_CUR:		%08X" $data]

	set DMA43_YCNT_CUR 0x3109B038
	set data [memread32_phys $DMA43_YCNT_CUR]
	puts [format "DMA43_YCNT_CUR:		%08X" $data]

	set DMA43_BWLCNT 0x3109B040
	set data [memread32_phys $DMA43_BWLCNT]
	puts [format "DMA43_BWLCNT:		%08X" $data]

	set DMA43_BWLCNT_CUR 0x3109B044
	set data [memread32_phys $DMA43_BWLCNT_CUR]
	puts [format "DMA43_BWLCNT_CUR:		%08X" $data]

	set DMA43_BWMCNT 0x3109B048
	set data [memread32_phys $DMA43_BWMCNT]
	puts [format "DMA43_BWMCNT:		%08X" $data]

	set DMA43_BWMCNT_CUR 0x3109B04C
	set data [memread32_phys $DMA43_BWMCNT_CUR]
	puts [format "DMA43_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA51 {} {
	set DMA51_DSCPTR_NXT 0x3109C000
	set data [memread32_phys $DMA51_DSCPTR_NXT]
	puts [format "DMA51_DSCPTR_NXT:		%08X" $data]

	set DMA51_ADDRSTART 0x3109C004
	set data [memread32_phys $DMA51_ADDRSTART]
	puts [format "DMA51_ADDRSTART:		%08X" $data]

	set DMA51_CFG 0x3109C008
	set data [memread32_phys $DMA51_CFG]
	puts [format "DMA51_CFG:		%08X" $data]

	set DMA51_XCNT 0x3109C00C
	set data [memread32_phys $DMA51_XCNT]
	puts [format "DMA51_XCNT:		%08X" $data]

	set DMA51_XMOD 0x3109C010
	set data [memread32_phys $DMA51_XMOD]
	puts [format "DMA51_XMOD:		%08X" $data]

	set DMA51_YCNT 0x3109C014
	set data [memread32_phys $DMA51_YCNT]
	puts [format "DMA51_YCNT:		%08X" $data]

	set DMA51_YMOD 0x3109C018
	set data [memread32_phys $DMA51_YMOD]
	puts [format "DMA51_YMOD:		%08X" $data]

	set DMA51_DSCPTR_CUR 0x3109C024
	set data [memread32_phys $DMA51_DSCPTR_CUR]
	puts [format "DMA51_DSCPTR_CUR:		%08X" $data]

	set DMA51_DSCPTR_PRV 0x3109C028
	set data [memread32_phys $DMA51_DSCPTR_PRV]
	puts [format "DMA51_DSCPTR_PRV:		%08X" $data]

	set DMA51_ADDR_CUR 0x3109C02C
	set data [memread32_phys $DMA51_ADDR_CUR]
	puts [format "DMA51_ADDR_CUR:		%08X" $data]

	set DMA51_STAT 0x3109C030
	set data [memread32_phys $DMA51_STAT]
	puts [format "DMA51_STAT:		%08X" $data]

	set DMA51_XCNT_CUR 0x3109C034
	set data [memread32_phys $DMA51_XCNT_CUR]
	puts [format "DMA51_XCNT_CUR:		%08X" $data]

	set DMA51_YCNT_CUR 0x3109C038
	set data [memread32_phys $DMA51_YCNT_CUR]
	puts [format "DMA51_YCNT_CUR:		%08X" $data]

	set DMA51_BWLCNT 0x3109C040
	set data [memread32_phys $DMA51_BWLCNT]
	puts [format "DMA51_BWLCNT:		%08X" $data]

	set DMA51_BWLCNT_CUR 0x3109C044
	set data [memread32_phys $DMA51_BWLCNT_CUR]
	puts [format "DMA51_BWLCNT_CUR:		%08X" $data]

	set DMA51_BWMCNT 0x3109C048
	set data [memread32_phys $DMA51_BWMCNT]
	puts [format "DMA51_BWMCNT:		%08X" $data]

	set DMA51_BWMCNT_CUR 0x3109C04C
	set data [memread32_phys $DMA51_BWMCNT_CUR]
	puts [format "DMA51_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA44 {} {
	set DMA44_DSCPTR_NXT 0x3109B080
	set data [memread32_phys $DMA44_DSCPTR_NXT]
	puts [format "DMA44_DSCPTR_NXT:		%08X" $data]

	set DMA44_ADDRSTART 0x3109B084
	set data [memread32_phys $DMA44_ADDRSTART]
	puts [format "DMA44_ADDRSTART:		%08X" $data]

	set DMA44_CFG 0x3109B088
	set data [memread32_phys $DMA44_CFG]
	puts [format "DMA44_CFG:		%08X" $data]

	set DMA44_XCNT 0x3109B08C
	set data [memread32_phys $DMA44_XCNT]
	puts [format "DMA44_XCNT:		%08X" $data]

	set DMA44_XMOD 0x3109B090
	set data [memread32_phys $DMA44_XMOD]
	puts [format "DMA44_XMOD:		%08X" $data]

	set DMA44_YCNT 0x3109B094
	set data [memread32_phys $DMA44_YCNT]
	puts [format "DMA44_YCNT:		%08X" $data]

	set DMA44_YMOD 0x3109B098
	set data [memread32_phys $DMA44_YMOD]
	puts [format "DMA44_YMOD:		%08X" $data]

	set DMA44_DSCPTR_CUR 0x3109B0A4
	set data [memread32_phys $DMA44_DSCPTR_CUR]
	puts [format "DMA44_DSCPTR_CUR:		%08X" $data]

	set DMA44_DSCPTR_PRV 0x3109B0A8
	set data [memread32_phys $DMA44_DSCPTR_PRV]
	puts [format "DMA44_DSCPTR_PRV:		%08X" $data]

	set DMA44_ADDR_CUR 0x3109B0AC
	set data [memread32_phys $DMA44_ADDR_CUR]
	puts [format "DMA44_ADDR_CUR:		%08X" $data]

	set DMA44_STAT 0x3109B0B0
	set data [memread32_phys $DMA44_STAT]
	puts [format "DMA44_STAT:		%08X" $data]

	set DMA44_XCNT_CUR 0x3109B0B4
	set data [memread32_phys $DMA44_XCNT_CUR]
	puts [format "DMA44_XCNT_CUR:		%08X" $data]

	set DMA44_YCNT_CUR 0x3109B0B8
	set data [memread32_phys $DMA44_YCNT_CUR]
	puts [format "DMA44_YCNT_CUR:		%08X" $data]

	set DMA44_BWLCNT 0x3109B0C0
	set data [memread32_phys $DMA44_BWLCNT]
	puts [format "DMA44_BWLCNT:		%08X" $data]

	set DMA44_BWLCNT_CUR 0x3109B0C4
	set data [memread32_phys $DMA44_BWLCNT_CUR]
	puts [format "DMA44_BWLCNT_CUR:		%08X" $data]

	set DMA44_BWMCNT 0x3109B0C8
	set data [memread32_phys $DMA44_BWMCNT]
	puts [format "DMA44_BWMCNT:		%08X" $data]

	set DMA44_BWMCNT_CUR 0x3109B0CC
	set data [memread32_phys $DMA44_BWMCNT_CUR]
	puts [format "DMA44_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA52 {} {
	set DMA52_DSCPTR_NXT 0x3109C080
	set data [memread32_phys $DMA52_DSCPTR_NXT]
	puts [format "DMA52_DSCPTR_NXT:		%08X" $data]

	set DMA52_ADDRSTART 0x3109C084
	set data [memread32_phys $DMA52_ADDRSTART]
	puts [format "DMA52_ADDRSTART:		%08X" $data]

	set DMA52_CFG 0x3109C088
	set data [memread32_phys $DMA52_CFG]
	puts [format "DMA52_CFG:		%08X" $data]

	set DMA52_XCNT 0x3109C08C
	set data [memread32_phys $DMA52_XCNT]
	puts [format "DMA52_XCNT:		%08X" $data]

	set DMA52_XMOD 0x3109C090
	set data [memread32_phys $DMA52_XMOD]
	puts [format "DMA52_XMOD:		%08X" $data]

	set DMA52_YCNT 0x3109C094
	set data [memread32_phys $DMA52_YCNT]
	puts [format "DMA52_YCNT:		%08X" $data]

	set DMA52_YMOD 0x3109C098
	set data [memread32_phys $DMA52_YMOD]
	puts [format "DMA52_YMOD:		%08X" $data]

	set DMA52_DSCPTR_CUR 0x3109C0A4
	set data [memread32_phys $DMA52_DSCPTR_CUR]
	puts [format "DMA52_DSCPTR_CUR:		%08X" $data]

	set DMA52_DSCPTR_PRV 0x3109C0A8
	set data [memread32_phys $DMA52_DSCPTR_PRV]
	puts [format "DMA52_DSCPTR_PRV:		%08X" $data]

	set DMA52_ADDR_CUR 0x3109C0AC
	set data [memread32_phys $DMA52_ADDR_CUR]
	puts [format "DMA52_ADDR_CUR:		%08X" $data]

	set DMA52_STAT 0x3109C0B0
	set data [memread32_phys $DMA52_STAT]
	puts [format "DMA52_STAT:		%08X" $data]

	set DMA52_XCNT_CUR 0x3109C0B4
	set data [memread32_phys $DMA52_XCNT_CUR]
	puts [format "DMA52_XCNT_CUR:		%08X" $data]

	set DMA52_YCNT_CUR 0x3109C0B8
	set data [memread32_phys $DMA52_YCNT_CUR]
	puts [format "DMA52_YCNT_CUR:		%08X" $data]

	set DMA52_BWLCNT 0x3109C0C0
	set data [memread32_phys $DMA52_BWLCNT]
	puts [format "DMA52_BWLCNT:		%08X" $data]

	set DMA52_BWLCNT_CUR 0x3109C0C4
	set data [memread32_phys $DMA52_BWLCNT_CUR]
	puts [format "DMA52_BWLCNT_CUR:		%08X" $data]

	set DMA52_BWMCNT 0x3109C0C8
	set data [memread32_phys $DMA52_BWMCNT]
	puts [format "DMA52_BWMCNT:		%08X" $data]

	set DMA52_BWMCNT_CUR 0x3109C0CC
	set data [memread32_phys $DMA52_BWMCNT_CUR]
	puts [format "DMA52_BWMCNT_CUR:		%08X" $data]

}

proc show_SMPU9 {} {
	set SMPU9_CTL 0x310A0000
	set data [memread32_phys $SMPU9_CTL]
	puts [format "SMPU9_CTL:		%08X" $data]

	set SMPU9_STAT 0x310A0004
	set data [memread32_phys $SMPU9_STAT]
	puts [format "SMPU9_STAT:		%08X" $data]

	set SMPU9_IADDR 0x310A0008
	set data [memread32_phys $SMPU9_IADDR]
	puts [format "SMPU9_IADDR:		%08X" $data]

	set SMPU9_IDTLS 0x310A000C
	set data [memread32_phys $SMPU9_IDTLS]
	puts [format "SMPU9_IDTLS:		%08X" $data]

	set SMPU9_BADDR 0x310A0010
	set data [memread32_phys $SMPU9_BADDR]
	puts [format "SMPU9_BADDR:		%08X" $data]

	set SMPU9_BDTLS 0x310A0014
	set data [memread32_phys $SMPU9_BDTLS]
	puts [format "SMPU9_BDTLS:		%08X" $data]

	set SMPU9_REVID 0x310A0220
	set data [memread32_phys $SMPU9_REVID]
	puts [format "SMPU9_REVID:		%08X" $data]

	set SMPU9_SECURECTL 0x310A0800
	set data [memread32_phys $SMPU9_SECURECTL]
	puts [format "SMPU9_SECURECTL:		%08X" $data]

	set SMPU9_EXACADD0 0x310A01A0
	set data [memread32_phys $SMPU9_EXACADD0]
	puts [format "SMPU9_EXACADD0:		%08X" $data]

	set SMPU9_EXACADD1 0x310A01A8
	set data [memread32_phys $SMPU9_EXACADD1]
	puts [format "SMPU9_EXACADD1:		%08X" $data]

	set SMPU9_EXACADD2 0x310A01B0
	set data [memread32_phys $SMPU9_EXACADD2]
	puts [format "SMPU9_EXACADD2:		%08X" $data]

	set SMPU9_EXACSTAT0 0x310A01A4
	set data [memread32_phys $SMPU9_EXACSTAT0]
	puts [format "SMPU9_EXACSTAT0:		%08X" $data]

	set SMPU9_EXACSTAT1 0x310A01AC
	set data [memread32_phys $SMPU9_EXACSTAT1]
	puts [format "SMPU9_EXACSTAT1:		%08X" $data]

	set SMPU9_EXACSTAT2 0x310A01B4
	set data [memread32_phys $SMPU9_EXACSTAT2]
	puts [format "SMPU9_EXACSTAT2:		%08X" $data]

	set SMPU9_RCTL0 0x310A0020
	set data [memread32_phys $SMPU9_RCTL0]
	puts [format "SMPU9_RCTL0:		%08X" $data]

	set SMPU9_RCTL1 0x310A0038
	set data [memread32_phys $SMPU9_RCTL1]
	puts [format "SMPU9_RCTL1:		%08X" $data]

	set SMPU9_RCTL2 0x310A0050
	set data [memread32_phys $SMPU9_RCTL2]
	puts [format "SMPU9_RCTL2:		%08X" $data]

	set SMPU9_RCTL3 0x310A0068
	set data [memread32_phys $SMPU9_RCTL3]
	puts [format "SMPU9_RCTL3:		%08X" $data]

	set SMPU9_RCTL4 0x310A0080
	set data [memread32_phys $SMPU9_RCTL4]
	puts [format "SMPU9_RCTL4:		%08X" $data]

	set SMPU9_RCTL5 0x310A0098
	set data [memread32_phys $SMPU9_RCTL5]
	puts [format "SMPU9_RCTL5:		%08X" $data]

	set SMPU9_RCTL6 0x310A00B0
	set data [memread32_phys $SMPU9_RCTL6]
	puts [format "SMPU9_RCTL6:		%08X" $data]

	set SMPU9_RCTL7 0x310A00C8
	set data [memread32_phys $SMPU9_RCTL7]
	puts [format "SMPU9_RCTL7:		%08X" $data]

	set SMPU9_RADDR0 0x310A0024
	set data [memread32_phys $SMPU9_RADDR0]
	puts [format "SMPU9_RADDR0:		%08X" $data]

	set SMPU9_RADDR1 0x310A003C
	set data [memread32_phys $SMPU9_RADDR1]
	puts [format "SMPU9_RADDR1:		%08X" $data]

	set SMPU9_RADDR2 0x310A0054
	set data [memread32_phys $SMPU9_RADDR2]
	puts [format "SMPU9_RADDR2:		%08X" $data]

	set SMPU9_RADDR3 0x310A006C
	set data [memread32_phys $SMPU9_RADDR3]
	puts [format "SMPU9_RADDR3:		%08X" $data]

	set SMPU9_RADDR4 0x310A0084
	set data [memread32_phys $SMPU9_RADDR4]
	puts [format "SMPU9_RADDR4:		%08X" $data]

	set SMPU9_RADDR5 0x310A009C
	set data [memread32_phys $SMPU9_RADDR5]
	puts [format "SMPU9_RADDR5:		%08X" $data]

	set SMPU9_RADDR6 0x310A00B4
	set data [memread32_phys $SMPU9_RADDR6]
	puts [format "SMPU9_RADDR6:		%08X" $data]

	set SMPU9_RADDR7 0x310A00CC
	set data [memread32_phys $SMPU9_RADDR7]
	puts [format "SMPU9_RADDR7:		%08X" $data]

	set SMPU9_RIDA0 0x310A0028
	set data [memread32_phys $SMPU9_RIDA0]
	puts [format "SMPU9_RIDA0:		%08X" $data]

	set SMPU9_RIDA1 0x310A0040
	set data [memread32_phys $SMPU9_RIDA1]
	puts [format "SMPU9_RIDA1:		%08X" $data]

	set SMPU9_RIDA2 0x310A0058
	set data [memread32_phys $SMPU9_RIDA2]
	puts [format "SMPU9_RIDA2:		%08X" $data]

	set SMPU9_RIDA3 0x310A0070
	set data [memread32_phys $SMPU9_RIDA3]
	puts [format "SMPU9_RIDA3:		%08X" $data]

	set SMPU9_RIDA4 0x310A0088
	set data [memread32_phys $SMPU9_RIDA4]
	puts [format "SMPU9_RIDA4:		%08X" $data]

	set SMPU9_RIDA5 0x310A00A0
	set data [memread32_phys $SMPU9_RIDA5]
	puts [format "SMPU9_RIDA5:		%08X" $data]

	set SMPU9_RIDA6 0x310A00B8
	set data [memread32_phys $SMPU9_RIDA6]
	puts [format "SMPU9_RIDA6:		%08X" $data]

	set SMPU9_RIDA7 0x310A00D0
	set data [memread32_phys $SMPU9_RIDA7]
	puts [format "SMPU9_RIDA7:		%08X" $data]

	set SMPU9_RIDMSKA0 0x310A002C
	set data [memread32_phys $SMPU9_RIDMSKA0]
	puts [format "SMPU9_RIDMSKA0:		%08X" $data]

	set SMPU9_RIDMSKA1 0x310A0044
	set data [memread32_phys $SMPU9_RIDMSKA1]
	puts [format "SMPU9_RIDMSKA1:		%08X" $data]

	set SMPU9_RIDMSKA2 0x310A005C
	set data [memread32_phys $SMPU9_RIDMSKA2]
	puts [format "SMPU9_RIDMSKA2:		%08X" $data]

	set SMPU9_RIDMSKA3 0x310A0074
	set data [memread32_phys $SMPU9_RIDMSKA3]
	puts [format "SMPU9_RIDMSKA3:		%08X" $data]

	set SMPU9_RIDMSKA4 0x310A008C
	set data [memread32_phys $SMPU9_RIDMSKA4]
	puts [format "SMPU9_RIDMSKA4:		%08X" $data]

	set SMPU9_RIDMSKA5 0x310A00A4
	set data [memread32_phys $SMPU9_RIDMSKA5]
	puts [format "SMPU9_RIDMSKA5:		%08X" $data]

	set SMPU9_RIDMSKA6 0x310A00BC
	set data [memread32_phys $SMPU9_RIDMSKA6]
	puts [format "SMPU9_RIDMSKA6:		%08X" $data]

	set SMPU9_RIDMSKA7 0x310A00D4
	set data [memread32_phys $SMPU9_RIDMSKA7]
	puts [format "SMPU9_RIDMSKA7:		%08X" $data]

	set SMPU9_RIDB0 0x310A0030
	set data [memread32_phys $SMPU9_RIDB0]
	puts [format "SMPU9_RIDB0:		%08X" $data]

	set SMPU9_RIDB1 0x310A0048
	set data [memread32_phys $SMPU9_RIDB1]
	puts [format "SMPU9_RIDB1:		%08X" $data]

	set SMPU9_RIDB2 0x310A0060
	set data [memread32_phys $SMPU9_RIDB2]
	puts [format "SMPU9_RIDB2:		%08X" $data]

	set SMPU9_RIDB3 0x310A0078
	set data [memread32_phys $SMPU9_RIDB3]
	puts [format "SMPU9_RIDB3:		%08X" $data]

	set SMPU9_RIDB4 0x310A0090
	set data [memread32_phys $SMPU9_RIDB4]
	puts [format "SMPU9_RIDB4:		%08X" $data]

	set SMPU9_RIDB5 0x310A00A8
	set data [memread32_phys $SMPU9_RIDB5]
	puts [format "SMPU9_RIDB5:		%08X" $data]

	set SMPU9_RIDB6 0x310A00C0
	set data [memread32_phys $SMPU9_RIDB6]
	puts [format "SMPU9_RIDB6:		%08X" $data]

	set SMPU9_RIDB7 0x310A00D8
	set data [memread32_phys $SMPU9_RIDB7]
	puts [format "SMPU9_RIDB7:		%08X" $data]

	set SMPU9_RIDMSKB0 0x310A0034
	set data [memread32_phys $SMPU9_RIDMSKB0]
	puts [format "SMPU9_RIDMSKB0:		%08X" $data]

	set SMPU9_RIDMSKB1 0x310A004C
	set data [memread32_phys $SMPU9_RIDMSKB1]
	puts [format "SMPU9_RIDMSKB1:		%08X" $data]

	set SMPU9_RIDMSKB2 0x310A0064
	set data [memread32_phys $SMPU9_RIDMSKB2]
	puts [format "SMPU9_RIDMSKB2:		%08X" $data]

	set SMPU9_RIDMSKB3 0x310A007C
	set data [memread32_phys $SMPU9_RIDMSKB3]
	puts [format "SMPU9_RIDMSKB3:		%08X" $data]

	set SMPU9_RIDMSKB4 0x310A0094
	set data [memread32_phys $SMPU9_RIDMSKB4]
	puts [format "SMPU9_RIDMSKB4:		%08X" $data]

	set SMPU9_RIDMSKB5 0x310A00AC
	set data [memread32_phys $SMPU9_RIDMSKB5]
	puts [format "SMPU9_RIDMSKB5:		%08X" $data]

	set SMPU9_RIDMSKB6 0x310A00C4
	set data [memread32_phys $SMPU9_RIDMSKB6]
	puts [format "SMPU9_RIDMSKB6:		%08X" $data]

	set SMPU9_RIDMSKB7 0x310A00DC
	set data [memread32_phys $SMPU9_RIDMSKB7]
	puts [format "SMPU9_RIDMSKB7:		%08X" $data]

	set SMPU9_SECURERCTL0 0x310A0820
	set data [memread32_phys $SMPU9_SECURERCTL0]
	puts [format "SMPU9_SECURERCTL0:		%08X" $data]

	set SMPU9_SECURERCTL1 0x310A0824
	set data [memread32_phys $SMPU9_SECURERCTL1]
	puts [format "SMPU9_SECURERCTL1:		%08X" $data]

	set SMPU9_SECURERCTL2 0x310A0828
	set data [memread32_phys $SMPU9_SECURERCTL2]
	puts [format "SMPU9_SECURERCTL2:		%08X" $data]

	set SMPU9_SECURERCTL3 0x310A082C
	set data [memread32_phys $SMPU9_SECURERCTL3]
	puts [format "SMPU9_SECURERCTL3:		%08X" $data]

	set SMPU9_SECURERCTL4 0x310A0830
	set data [memread32_phys $SMPU9_SECURERCTL4]
	puts [format "SMPU9_SECURERCTL4:		%08X" $data]

	set SMPU9_SECURERCTL5 0x310A0834
	set data [memread32_phys $SMPU9_SECURERCTL5]
	puts [format "SMPU9_SECURERCTL5:		%08X" $data]

	set SMPU9_SECURERCTL6 0x310A0838
	set data [memread32_phys $SMPU9_SECURERCTL6]
	puts [format "SMPU9_SECURERCTL6:		%08X" $data]

	set SMPU9_SECURERCTL7 0x310A083C
	set data [memread32_phys $SMPU9_SECURERCTL7]
	puts [format "SMPU9_SECURERCTL7:		%08X" $data]

}

proc show_SMPU11 {} {
	set SMPU11_CTL 0x310A1000
	set data [memread32_phys $SMPU11_CTL]
	puts [format "SMPU11_CTL:		%08X" $data]

	set SMPU11_STAT 0x310A1004
	set data [memread32_phys $SMPU11_STAT]
	puts [format "SMPU11_STAT:		%08X" $data]

	set SMPU11_IADDR 0x310A1008
	set data [memread32_phys $SMPU11_IADDR]
	puts [format "SMPU11_IADDR:		%08X" $data]

	set SMPU11_IDTLS 0x310A100C
	set data [memread32_phys $SMPU11_IDTLS]
	puts [format "SMPU11_IDTLS:		%08X" $data]

	set SMPU11_BADDR 0x310A1010
	set data [memread32_phys $SMPU11_BADDR]
	puts [format "SMPU11_BADDR:		%08X" $data]

	set SMPU11_BDTLS 0x310A1014
	set data [memread32_phys $SMPU11_BDTLS]
	puts [format "SMPU11_BDTLS:		%08X" $data]

	set SMPU11_REVID 0x310A1220
	set data [memread32_phys $SMPU11_REVID]
	puts [format "SMPU11_REVID:		%08X" $data]

	set SMPU11_SECURECTL 0x310A1800
	set data [memread32_phys $SMPU11_SECURECTL]
	puts [format "SMPU11_SECURECTL:		%08X" $data]

	set SMPU11_RCTL0 0x310A1020
	set data [memread32_phys $SMPU11_RCTL0]
	puts [format "SMPU11_RCTL0:		%08X" $data]

	set SMPU11_RCTL1 0x310A1038
	set data [memread32_phys $SMPU11_RCTL1]
	puts [format "SMPU11_RCTL1:		%08X" $data]

	set SMPU11_RCTL2 0x310A1050
	set data [memread32_phys $SMPU11_RCTL2]
	puts [format "SMPU11_RCTL2:		%08X" $data]

	set SMPU11_RCTL3 0x310A1068
	set data [memread32_phys $SMPU11_RCTL3]
	puts [format "SMPU11_RCTL3:		%08X" $data]

	set SMPU11_RCTL4 0x310A1080
	set data [memread32_phys $SMPU11_RCTL4]
	puts [format "SMPU11_RCTL4:		%08X" $data]

	set SMPU11_RCTL5 0x310A1098
	set data [memread32_phys $SMPU11_RCTL5]
	puts [format "SMPU11_RCTL5:		%08X" $data]

	set SMPU11_RCTL6 0x310A10B0
	set data [memread32_phys $SMPU11_RCTL6]
	puts [format "SMPU11_RCTL6:		%08X" $data]

	set SMPU11_RCTL7 0x310A10C8
	set data [memread32_phys $SMPU11_RCTL7]
	puts [format "SMPU11_RCTL7:		%08X" $data]

	set SMPU11_RADDR0 0x310A1024
	set data [memread32_phys $SMPU11_RADDR0]
	puts [format "SMPU11_RADDR0:		%08X" $data]

	set SMPU11_RADDR1 0x310A103C
	set data [memread32_phys $SMPU11_RADDR1]
	puts [format "SMPU11_RADDR1:		%08X" $data]

	set SMPU11_RADDR2 0x310A1054
	set data [memread32_phys $SMPU11_RADDR2]
	puts [format "SMPU11_RADDR2:		%08X" $data]

	set SMPU11_RADDR3 0x310A106C
	set data [memread32_phys $SMPU11_RADDR3]
	puts [format "SMPU11_RADDR3:		%08X" $data]

	set SMPU11_RADDR4 0x310A1084
	set data [memread32_phys $SMPU11_RADDR4]
	puts [format "SMPU11_RADDR4:		%08X" $data]

	set SMPU11_RADDR5 0x310A109C
	set data [memread32_phys $SMPU11_RADDR5]
	puts [format "SMPU11_RADDR5:		%08X" $data]

	set SMPU11_RADDR6 0x310A10B4
	set data [memread32_phys $SMPU11_RADDR6]
	puts [format "SMPU11_RADDR6:		%08X" $data]

	set SMPU11_RADDR7 0x310A10CC
	set data [memread32_phys $SMPU11_RADDR7]
	puts [format "SMPU11_RADDR7:		%08X" $data]

	set SMPU11_RIDA0 0x310A1028
	set data [memread32_phys $SMPU11_RIDA0]
	puts [format "SMPU11_RIDA0:		%08X" $data]

	set SMPU11_RIDA1 0x310A1040
	set data [memread32_phys $SMPU11_RIDA1]
	puts [format "SMPU11_RIDA1:		%08X" $data]

	set SMPU11_RIDA2 0x310A1058
	set data [memread32_phys $SMPU11_RIDA2]
	puts [format "SMPU11_RIDA2:		%08X" $data]

	set SMPU11_RIDA3 0x310A1070
	set data [memread32_phys $SMPU11_RIDA3]
	puts [format "SMPU11_RIDA3:		%08X" $data]

	set SMPU11_RIDA4 0x310A1088
	set data [memread32_phys $SMPU11_RIDA4]
	puts [format "SMPU11_RIDA4:		%08X" $data]

	set SMPU11_RIDA5 0x310A10A0
	set data [memread32_phys $SMPU11_RIDA5]
	puts [format "SMPU11_RIDA5:		%08X" $data]

	set SMPU11_RIDA6 0x310A10B8
	set data [memread32_phys $SMPU11_RIDA6]
	puts [format "SMPU11_RIDA6:		%08X" $data]

	set SMPU11_RIDA7 0x310A10D0
	set data [memread32_phys $SMPU11_RIDA7]
	puts [format "SMPU11_RIDA7:		%08X" $data]

	set SMPU11_RIDMSKA0 0x310A102C
	set data [memread32_phys $SMPU11_RIDMSKA0]
	puts [format "SMPU11_RIDMSKA0:		%08X" $data]

	set SMPU11_RIDMSKA1 0x310A1044
	set data [memread32_phys $SMPU11_RIDMSKA1]
	puts [format "SMPU11_RIDMSKA1:		%08X" $data]

	set SMPU11_RIDMSKA2 0x310A105C
	set data [memread32_phys $SMPU11_RIDMSKA2]
	puts [format "SMPU11_RIDMSKA2:		%08X" $data]

	set SMPU11_RIDMSKA3 0x310A1074
	set data [memread32_phys $SMPU11_RIDMSKA3]
	puts [format "SMPU11_RIDMSKA3:		%08X" $data]

	set SMPU11_RIDMSKA4 0x310A108C
	set data [memread32_phys $SMPU11_RIDMSKA4]
	puts [format "SMPU11_RIDMSKA4:		%08X" $data]

	set SMPU11_RIDMSKA5 0x310A10A4
	set data [memread32_phys $SMPU11_RIDMSKA5]
	puts [format "SMPU11_RIDMSKA5:		%08X" $data]

	set SMPU11_RIDMSKA6 0x310A10BC
	set data [memread32_phys $SMPU11_RIDMSKA6]
	puts [format "SMPU11_RIDMSKA6:		%08X" $data]

	set SMPU11_RIDMSKA7 0x310A10D4
	set data [memread32_phys $SMPU11_RIDMSKA7]
	puts [format "SMPU11_RIDMSKA7:		%08X" $data]

	set SMPU11_RIDB0 0x310A1030
	set data [memread32_phys $SMPU11_RIDB0]
	puts [format "SMPU11_RIDB0:		%08X" $data]

	set SMPU11_RIDB1 0x310A1048
	set data [memread32_phys $SMPU11_RIDB1]
	puts [format "SMPU11_RIDB1:		%08X" $data]

	set SMPU11_RIDB2 0x310A1060
	set data [memread32_phys $SMPU11_RIDB2]
	puts [format "SMPU11_RIDB2:		%08X" $data]

	set SMPU11_RIDB3 0x310A1078
	set data [memread32_phys $SMPU11_RIDB3]
	puts [format "SMPU11_RIDB3:		%08X" $data]

	set SMPU11_RIDB4 0x310A1090
	set data [memread32_phys $SMPU11_RIDB4]
	puts [format "SMPU11_RIDB4:		%08X" $data]

	set SMPU11_RIDB5 0x310A10A8
	set data [memread32_phys $SMPU11_RIDB5]
	puts [format "SMPU11_RIDB5:		%08X" $data]

	set SMPU11_RIDB6 0x310A10C0
	set data [memread32_phys $SMPU11_RIDB6]
	puts [format "SMPU11_RIDB6:		%08X" $data]

	set SMPU11_RIDB7 0x310A10D8
	set data [memread32_phys $SMPU11_RIDB7]
	puts [format "SMPU11_RIDB7:		%08X" $data]

	set SMPU11_RIDMSKB0 0x310A1034
	set data [memread32_phys $SMPU11_RIDMSKB0]
	puts [format "SMPU11_RIDMSKB0:		%08X" $data]

	set SMPU11_RIDMSKB1 0x310A104C
	set data [memread32_phys $SMPU11_RIDMSKB1]
	puts [format "SMPU11_RIDMSKB1:		%08X" $data]

	set SMPU11_RIDMSKB2 0x310A1064
	set data [memread32_phys $SMPU11_RIDMSKB2]
	puts [format "SMPU11_RIDMSKB2:		%08X" $data]

	set SMPU11_RIDMSKB3 0x310A107C
	set data [memread32_phys $SMPU11_RIDMSKB3]
	puts [format "SMPU11_RIDMSKB3:		%08X" $data]

	set SMPU11_RIDMSKB4 0x310A1094
	set data [memread32_phys $SMPU11_RIDMSKB4]
	puts [format "SMPU11_RIDMSKB4:		%08X" $data]

	set SMPU11_RIDMSKB5 0x310A10AC
	set data [memread32_phys $SMPU11_RIDMSKB5]
	puts [format "SMPU11_RIDMSKB5:		%08X" $data]

	set SMPU11_RIDMSKB6 0x310A10C4
	set data [memread32_phys $SMPU11_RIDMSKB6]
	puts [format "SMPU11_RIDMSKB6:		%08X" $data]

	set SMPU11_RIDMSKB7 0x310A10DC
	set data [memread32_phys $SMPU11_RIDMSKB7]
	puts [format "SMPU11_RIDMSKB7:		%08X" $data]

	set SMPU11_SECURERCTL0 0x310A1820
	set data [memread32_phys $SMPU11_SECURERCTL0]
	puts [format "SMPU11_SECURERCTL0:		%08X" $data]

	set SMPU11_SECURERCTL1 0x310A1824
	set data [memread32_phys $SMPU11_SECURERCTL1]
	puts [format "SMPU11_SECURERCTL1:		%08X" $data]

	set SMPU11_SECURERCTL2 0x310A1828
	set data [memread32_phys $SMPU11_SECURERCTL2]
	puts [format "SMPU11_SECURERCTL2:		%08X" $data]

	set SMPU11_SECURERCTL3 0x310A182C
	set data [memread32_phys $SMPU11_SECURERCTL3]
	puts [format "SMPU11_SECURERCTL3:		%08X" $data]

	set SMPU11_SECURERCTL4 0x310A1830
	set data [memread32_phys $SMPU11_SECURERCTL4]
	puts [format "SMPU11_SECURERCTL4:		%08X" $data]

	set SMPU11_SECURERCTL5 0x310A1834
	set data [memread32_phys $SMPU11_SECURERCTL5]
	puts [format "SMPU11_SECURERCTL5:		%08X" $data]

	set SMPU11_SECURERCTL6 0x310A1838
	set data [memread32_phys $SMPU11_SECURERCTL6]
	puts [format "SMPU11_SECURERCTL6:		%08X" $data]

	set SMPU11_SECURERCTL7 0x310A183C
	set data [memread32_phys $SMPU11_SECURERCTL7]
	puts [format "SMPU11_SECURERCTL7:		%08X" $data]

}

proc show_MEC0 {} {
	set MEC0_A55EIRQ_GCTL0 0x310A2300
	set data [memread32_phys $MEC0_A55EIRQ_GCTL0]
	puts [format "MEC0_A55EIRQ_GCTL0:		%08X" $data]

	set MEC0_A55EIRQ_GSTAT0 0x310A2310
	set data [memread32_phys $MEC0_A55EIRQ_GSTAT0]
	puts [format "MEC0_A55EIRQ_GSTAT0:		%08X" $data]

	set MEC0_A55ERR_CTL0 0x310A2340
	set data [memread32_phys $MEC0_A55ERR_CTL0]
	puts [format "MEC0_A55ERR_CTL0:		%08X" $data]

	set MEC0_A55EIRQ_STAT0 0x310A2380
	set data [memread32_phys $MEC0_A55EIRQ_STAT0]
	puts [format "MEC0_A55EIRQ_STAT0:		%08X" $data]

	set MEC0_A55ERR_IMASK0 0x310A23C0
	set data [memread32_phys $MEC0_A55ERR_IMASK0]
	puts [format "MEC0_A55ERR_IMASK0:		%08X" $data]

	set MEC0_CID0 0x310A2FF0
	set data [memread32_phys $MEC0_CID0]
	puts [format "MEC0_CID0:		%08X" $data]

	set MEC0_CID1 0x310A2FF4
	set data [memread32_phys $MEC0_CID1]
	puts [format "MEC0_CID1:		%08X" $data]

	set MEC0_CID2 0x310A2FF8
	set data [memread32_phys $MEC0_CID2]
	puts [format "MEC0_CID2:		%08X" $data]

	set MEC0_CID3 0x310A2FFC
	set data [memread32_phys $MEC0_CID3]
	puts [format "MEC0_CID3:		%08X" $data]

	set MEC0_EEIRQ_GCTL0 0x310A2100
	set data [memread32_phys $MEC0_EEIRQ_GCTL0]
	puts [format "MEC0_EEIRQ_GCTL0:		%08X" $data]

	set MEC0_EEIRQ_GSTAT0 0x310A2110
	set data [memread32_phys $MEC0_EEIRQ_GSTAT0]
	puts [format "MEC0_EEIRQ_GSTAT0:		%08X" $data]

	set MEC0_ECCERR_CTL0 0x310A2140
	set data [memread32_phys $MEC0_ECCERR_CTL0]
	puts [format "MEC0_ECCERR_CTL0:		%08X" $data]

	set MEC0_ECCERR_STAT0 0x310A2180
	set data [memread32_phys $MEC0_ECCERR_STAT0]
	puts [format "MEC0_ECCERR_STAT0:		%08X" $data]

	set MEC0_ECCERR_IMASK0 0x310A21C0
	set data [memread32_phys $MEC0_ECCERR_IMASK0]
	puts [format "MEC0_ECCERR_IMASK0:		%08X" $data]

	set MEC0_CLR 0x310A2F00
	set data [memread32_phys $MEC0_CLR]
	puts [format "MEC0_CLR:		%08X" $data]

	set MEC0_PEIRQ_GCTL0 0x310A2000
	set data [memread32_phys $MEC0_PEIRQ_GCTL0]
	puts [format "MEC0_PEIRQ_GCTL0:		%08X" $data]

	set MEC0_PEIRQ_GSTAT0 0x310A2010
	set data [memread32_phys $MEC0_PEIRQ_GSTAT0]
	puts [format "MEC0_PEIRQ_GSTAT0:		%08X" $data]

	set MEC0_PERR_CTL0 0x310A2040
	set data [memread32_phys $MEC0_PERR_CTL0]
	puts [format "MEC0_PERR_CTL0:		%08X" $data]

	set MEC0_PERR_CTL1 0x310A2044
	set data [memread32_phys $MEC0_PERR_CTL1]
	puts [format "MEC0_PERR_CTL1:		%08X" $data]

	set MEC0_PERR_STAT0 0x310A2080
	set data [memread32_phys $MEC0_PERR_STAT0]
	puts [format "MEC0_PERR_STAT0:		%08X" $data]

	set MEC0_PERR_STAT1 0x310A2084
	set data [memread32_phys $MEC0_PERR_STAT1]
	puts [format "MEC0_PERR_STAT1:		%08X" $data]

	set MEC0_PERR_IMASK0 0x310A20C0
	set data [memread32_phys $MEC0_PERR_IMASK0]
	puts [format "MEC0_PERR_IMASK0:		%08X" $data]

	set MEC0_PERR_IMASK1 0x310A20C4
	set data [memread32_phys $MEC0_PERR_IMASK1]
	puts [format "MEC0_PERR_IMASK1:		%08X" $data]

	set MEC0_PID4 0x310A2FD0
	set data [memread32_phys $MEC0_PID4]
	puts [format "MEC0_PID4:		%08X" $data]

	set MEC0_PID5 0x310A2FD4
	set data [memread32_phys $MEC0_PID5]
	puts [format "MEC0_PID5:		%08X" $data]

	set MEC0_PID6 0x310A2FD8
	set data [memread32_phys $MEC0_PID6]
	puts [format "MEC0_PID6:		%08X" $data]

	set MEC0_PID7 0x310A2FDC
	set data [memread32_phys $MEC0_PID7]
	puts [format "MEC0_PID7:		%08X" $data]

	set MEC0_PID0 0x310A2FE0
	set data [memread32_phys $MEC0_PID0]
	puts [format "MEC0_PID0:		%08X" $data]

	set MEC0_PID1 0x310A2FE4
	set data [memread32_phys $MEC0_PID1]
	puts [format "MEC0_PID1:		%08X" $data]

	set MEC0_PID2 0x310A2FE8
	set data [memread32_phys $MEC0_PID2]
	puts [format "MEC0_PID2:		%08X" $data]

	set MEC0_PID3 0x310A2FEC
	set data [memread32_phys $MEC0_PID3]
	puts [format "MEC0_PID3:		%08X" $data]

}

proc show_MEC1 {} {
	set MEC1_A55EIRQ_GCTL0 0x310A3300
	set data [memread32_phys $MEC1_A55EIRQ_GCTL0]
	puts [format "MEC1_A55EIRQ_GCTL0:		%08X" $data]

	set MEC1_A55EIRQ_GSTAT0 0x310A3310
	set data [memread32_phys $MEC1_A55EIRQ_GSTAT0]
	puts [format "MEC1_A55EIRQ_GSTAT0:		%08X" $data]

	set MEC1_A55ERR_CTL0 0x310A3340
	set data [memread32_phys $MEC1_A55ERR_CTL0]
	puts [format "MEC1_A55ERR_CTL0:		%08X" $data]

	set MEC1_A55EIRQ_STAT0 0x310A3380
	set data [memread32_phys $MEC1_A55EIRQ_STAT0]
	puts [format "MEC1_A55EIRQ_STAT0:		%08X" $data]

	set MEC1_A55ERR_IMASK0 0x310A33C0
	set data [memread32_phys $MEC1_A55ERR_IMASK0]
	puts [format "MEC1_A55ERR_IMASK0:		%08X" $data]

	set MEC1_CID0 0x310A3FF0
	set data [memread32_phys $MEC1_CID0]
	puts [format "MEC1_CID0:		%08X" $data]

	set MEC1_CID1 0x310A3FF4
	set data [memread32_phys $MEC1_CID1]
	puts [format "MEC1_CID1:		%08X" $data]

	set MEC1_CID2 0x310A3FF8
	set data [memread32_phys $MEC1_CID2]
	puts [format "MEC1_CID2:		%08X" $data]

	set MEC1_CID3 0x310A3FFC
	set data [memread32_phys $MEC1_CID3]
	puts [format "MEC1_CID3:		%08X" $data]

	set MEC1_EEIRQ_GCTL0 0x310A3100
	set data [memread32_phys $MEC1_EEIRQ_GCTL0]
	puts [format "MEC1_EEIRQ_GCTL0:		%08X" $data]

	set MEC1_EEIRQ_GSTAT0 0x310A3110
	set data [memread32_phys $MEC1_EEIRQ_GSTAT0]
	puts [format "MEC1_EEIRQ_GSTAT0:		%08X" $data]

	set MEC1_ECCERR_CTL0 0x310A3140
	set data [memread32_phys $MEC1_ECCERR_CTL0]
	puts [format "MEC1_ECCERR_CTL0:		%08X" $data]

	set MEC1_ECCERR_STAT0 0x310A3180
	set data [memread32_phys $MEC1_ECCERR_STAT0]
	puts [format "MEC1_ECCERR_STAT0:		%08X" $data]

	set MEC1_ECCERR_IMASK0 0x310A31C0
	set data [memread32_phys $MEC1_ECCERR_IMASK0]
	puts [format "MEC1_ECCERR_IMASK0:		%08X" $data]

	set MEC1_CLR 0x310A3F00
	set data [memread32_phys $MEC1_CLR]
	puts [format "MEC1_CLR:		%08X" $data]

	set MEC1_PEIRQ_GCTL0 0x310A3000
	set data [memread32_phys $MEC1_PEIRQ_GCTL0]
	puts [format "MEC1_PEIRQ_GCTL0:		%08X" $data]

	set MEC1_PEIRQ_GSTAT0 0x310A3010
	set data [memread32_phys $MEC1_PEIRQ_GSTAT0]
	puts [format "MEC1_PEIRQ_GSTAT0:		%08X" $data]

	set MEC1_PERR_CTL0 0x310A3040
	set data [memread32_phys $MEC1_PERR_CTL0]
	puts [format "MEC1_PERR_CTL0:		%08X" $data]

	set MEC1_PERR_CTL1 0x310A3044
	set data [memread32_phys $MEC1_PERR_CTL1]
	puts [format "MEC1_PERR_CTL1:		%08X" $data]

	set MEC1_PERR_STAT0 0x310A3080
	set data [memread32_phys $MEC1_PERR_STAT0]
	puts [format "MEC1_PERR_STAT0:		%08X" $data]

	set MEC1_PERR_STAT1 0x310A3084
	set data [memread32_phys $MEC1_PERR_STAT1]
	puts [format "MEC1_PERR_STAT1:		%08X" $data]

	set MEC1_PERR_IMASK0 0x310A30C0
	set data [memread32_phys $MEC1_PERR_IMASK0]
	puts [format "MEC1_PERR_IMASK0:		%08X" $data]

	set MEC1_PERR_IMASK1 0x310A30C4
	set data [memread32_phys $MEC1_PERR_IMASK1]
	puts [format "MEC1_PERR_IMASK1:		%08X" $data]

	set MEC1_PID4 0x310A3FD0
	set data [memread32_phys $MEC1_PID4]
	puts [format "MEC1_PID4:		%08X" $data]

	set MEC1_PID5 0x310A3FD4
	set data [memread32_phys $MEC1_PID5]
	puts [format "MEC1_PID5:		%08X" $data]

	set MEC1_PID6 0x310A3FD8
	set data [memread32_phys $MEC1_PID6]
	puts [format "MEC1_PID6:		%08X" $data]

	set MEC1_PID7 0x310A3FDC
	set data [memread32_phys $MEC1_PID7]
	puts [format "MEC1_PID7:		%08X" $data]

	set MEC1_PID0 0x310A3FE0
	set data [memread32_phys $MEC1_PID0]
	puts [format "MEC1_PID0:		%08X" $data]

	set MEC1_PID1 0x310A3FE4
	set data [memread32_phys $MEC1_PID1]
	puts [format "MEC1_PID1:		%08X" $data]

	set MEC1_PID2 0x310A3FE8
	set data [memread32_phys $MEC1_PID2]
	puts [format "MEC1_PID2:		%08X" $data]

	set MEC1_PID3 0x310A3FEC
	set data [memread32_phys $MEC1_PID3]
	puts [format "MEC1_PID3:		%08X" $data]

}

proc show_MEC2 {} {
	set MEC2_A55EIRQ_GCTL0 0x310A4300
	set data [memread32_phys $MEC2_A55EIRQ_GCTL0]
	puts [format "MEC2_A55EIRQ_GCTL0:		%08X" $data]

	set MEC2_A55EIRQ_GSTAT0 0x310A4310
	set data [memread32_phys $MEC2_A55EIRQ_GSTAT0]
	puts [format "MEC2_A55EIRQ_GSTAT0:		%08X" $data]

	set MEC2_A55ERR_CTL0 0x310A4340
	set data [memread32_phys $MEC2_A55ERR_CTL0]
	puts [format "MEC2_A55ERR_CTL0:		%08X" $data]

	set MEC2_A55EIRQ_STAT0 0x310A4380
	set data [memread32_phys $MEC2_A55EIRQ_STAT0]
	puts [format "MEC2_A55EIRQ_STAT0:		%08X" $data]

	set MEC2_A55ERR_IMASK0 0x310A43C0
	set data [memread32_phys $MEC2_A55ERR_IMASK0]
	puts [format "MEC2_A55ERR_IMASK0:		%08X" $data]

	set MEC2_CID0 0x310A4FF0
	set data [memread32_phys $MEC2_CID0]
	puts [format "MEC2_CID0:		%08X" $data]

	set MEC2_CID1 0x310A4FF4
	set data [memread32_phys $MEC2_CID1]
	puts [format "MEC2_CID1:		%08X" $data]

	set MEC2_CID2 0x310A4FF8
	set data [memread32_phys $MEC2_CID2]
	puts [format "MEC2_CID2:		%08X" $data]

	set MEC2_CID3 0x310A4FFC
	set data [memread32_phys $MEC2_CID3]
	puts [format "MEC2_CID3:		%08X" $data]

	set MEC2_EEIRQ_GCTL0 0x310A4100
	set data [memread32_phys $MEC2_EEIRQ_GCTL0]
	puts [format "MEC2_EEIRQ_GCTL0:		%08X" $data]

	set MEC2_EEIRQ_GSTAT0 0x310A4110
	set data [memread32_phys $MEC2_EEIRQ_GSTAT0]
	puts [format "MEC2_EEIRQ_GSTAT0:		%08X" $data]

	set MEC2_ECCERR_CTL0 0x310A4140
	set data [memread32_phys $MEC2_ECCERR_CTL0]
	puts [format "MEC2_ECCERR_CTL0:		%08X" $data]

	set MEC2_ECCERR_STAT0 0x310A4180
	set data [memread32_phys $MEC2_ECCERR_STAT0]
	puts [format "MEC2_ECCERR_STAT0:		%08X" $data]

	set MEC2_ECCERR_IMASK0 0x310A41C0
	set data [memread32_phys $MEC2_ECCERR_IMASK0]
	puts [format "MEC2_ECCERR_IMASK0:		%08X" $data]

	set MEC2_CLR 0x310A4F00
	set data [memread32_phys $MEC2_CLR]
	puts [format "MEC2_CLR:		%08X" $data]

	set MEC2_PEIRQ_GCTL0 0x310A4000
	set data [memread32_phys $MEC2_PEIRQ_GCTL0]
	puts [format "MEC2_PEIRQ_GCTL0:		%08X" $data]

	set MEC2_PEIRQ_GSTAT0 0x310A4010
	set data [memread32_phys $MEC2_PEIRQ_GSTAT0]
	puts [format "MEC2_PEIRQ_GSTAT0:		%08X" $data]

	set MEC2_PERR_CTL0 0x310A4040
	set data [memread32_phys $MEC2_PERR_CTL0]
	puts [format "MEC2_PERR_CTL0:		%08X" $data]

	set MEC2_PERR_CTL1 0x310A4044
	set data [memread32_phys $MEC2_PERR_CTL1]
	puts [format "MEC2_PERR_CTL1:		%08X" $data]

	set MEC2_PERR_STAT0 0x310A4080
	set data [memread32_phys $MEC2_PERR_STAT0]
	puts [format "MEC2_PERR_STAT0:		%08X" $data]

	set MEC2_PERR_STAT1 0x310A4084
	set data [memread32_phys $MEC2_PERR_STAT1]
	puts [format "MEC2_PERR_STAT1:		%08X" $data]

	set MEC2_PERR_IMASK0 0x310A40C0
	set data [memread32_phys $MEC2_PERR_IMASK0]
	puts [format "MEC2_PERR_IMASK0:		%08X" $data]

	set MEC2_PERR_IMASK1 0x310A40C4
	set data [memread32_phys $MEC2_PERR_IMASK1]
	puts [format "MEC2_PERR_IMASK1:		%08X" $data]

	set MEC2_PID4 0x310A4FD0
	set data [memread32_phys $MEC2_PID4]
	puts [format "MEC2_PID4:		%08X" $data]

	set MEC2_PID5 0x310A4FD4
	set data [memread32_phys $MEC2_PID5]
	puts [format "MEC2_PID5:		%08X" $data]

	set MEC2_PID6 0x310A4FD8
	set data [memread32_phys $MEC2_PID6]
	puts [format "MEC2_PID6:		%08X" $data]

	set MEC2_PID7 0x310A4FDC
	set data [memread32_phys $MEC2_PID7]
	puts [format "MEC2_PID7:		%08X" $data]

	set MEC2_PID0 0x310A4FE0
	set data [memread32_phys $MEC2_PID0]
	puts [format "MEC2_PID0:		%08X" $data]

	set MEC2_PID1 0x310A4FE4
	set data [memread32_phys $MEC2_PID1]
	puts [format "MEC2_PID1:		%08X" $data]

	set MEC2_PID2 0x310A4FE8
	set data [memread32_phys $MEC2_PID2]
	puts [format "MEC2_PID2:		%08X" $data]

	set MEC2_PID3 0x310A4FEC
	set data [memread32_phys $MEC2_PID3]
	puts [format "MEC2_PID3:		%08X" $data]

}

proc show_CRC0 {} {
	set CRC0_CTL 0x310A5000
	set data [memread32_phys $CRC0_CTL]
	puts [format "CRC0_CTL:		%08X" $data]

	set CRC0_DCNT 0x310A5004
	set data [memread32_phys $CRC0_DCNT]
	puts [format "CRC0_DCNT:		%08X" $data]

	set CRC0_DCNTRLD 0x310A5008
	set data [memread32_phys $CRC0_DCNTRLD]
	puts [format "CRC0_DCNTRLD:		%08X" $data]

	set CRC0_COMP 0x310A5014
	set data [memread32_phys $CRC0_COMP]
	puts [format "CRC0_COMP:		%08X" $data]

	set CRC0_FILLVAL 0x310A5018
	set data [memread32_phys $CRC0_FILLVAL]
	puts [format "CRC0_FILLVAL:		%08X" $data]

	set CRC0_DFIFO 0x310A501C
	set data [memread32_phys $CRC0_DFIFO]
	puts [format "CRC0_DFIFO:		%08X" $data]

	set CRC0_INEN 0x310A5020
	set data [memread32_phys $CRC0_INEN]
	puts [format "CRC0_INEN:		%08X" $data]

	set CRC0_INEN_SET 0x310A5024
	set data [memread32_phys $CRC0_INEN_SET]
	puts [format "CRC0_INEN_SET:		%08X" $data]

	set CRC0_INEN_CLR 0x310A5028
	set data [memread32_phys $CRC0_INEN_CLR]
	puts [format "CRC0_INEN_CLR:		%08X" $data]

	set CRC0_POLY 0x310A502C
	set data [memread32_phys $CRC0_POLY]
	puts [format "CRC0_POLY:		%08X" $data]

	set CRC0_STAT 0x310A5040
	set data [memread32_phys $CRC0_STAT]
	puts [format "CRC0_STAT:		%08X" $data]

	set CRC0_DCNTCAP 0x310A5044
	set data [memread32_phys $CRC0_DCNTCAP]
	puts [format "CRC0_DCNTCAP:		%08X" $data]

	set CRC0_RESULT_FIN 0x310A504C
	set data [memread32_phys $CRC0_RESULT_FIN]
	puts [format "CRC0_RESULT_FIN:		%08X" $data]

	set CRC0_RESULT_CUR 0x310A5050
	set data [memread32_phys $CRC0_RESULT_CUR]
	puts [format "CRC0_RESULT_CUR:		%08X" $data]

}

proc show_CRC1 {} {
	set CRC1_CTL 0x310A6000
	set data [memread32_phys $CRC1_CTL]
	puts [format "CRC1_CTL:		%08X" $data]

	set CRC1_DCNT 0x310A6004
	set data [memread32_phys $CRC1_DCNT]
	puts [format "CRC1_DCNT:		%08X" $data]

	set CRC1_DCNTRLD 0x310A6008
	set data [memread32_phys $CRC1_DCNTRLD]
	puts [format "CRC1_DCNTRLD:		%08X" $data]

	set CRC1_COMP 0x310A6014
	set data [memread32_phys $CRC1_COMP]
	puts [format "CRC1_COMP:		%08X" $data]

	set CRC1_FILLVAL 0x310A6018
	set data [memread32_phys $CRC1_FILLVAL]
	puts [format "CRC1_FILLVAL:		%08X" $data]

	set CRC1_DFIFO 0x310A601C
	set data [memread32_phys $CRC1_DFIFO]
	puts [format "CRC1_DFIFO:		%08X" $data]

	set CRC1_INEN 0x310A6020
	set data [memread32_phys $CRC1_INEN]
	puts [format "CRC1_INEN:		%08X" $data]

	set CRC1_INEN_SET 0x310A6024
	set data [memread32_phys $CRC1_INEN_SET]
	puts [format "CRC1_INEN_SET:		%08X" $data]

	set CRC1_INEN_CLR 0x310A6028
	set data [memread32_phys $CRC1_INEN_CLR]
	puts [format "CRC1_INEN_CLR:		%08X" $data]

	set CRC1_POLY 0x310A602C
	set data [memread32_phys $CRC1_POLY]
	puts [format "CRC1_POLY:		%08X" $data]

	set CRC1_STAT 0x310A6040
	set data [memread32_phys $CRC1_STAT]
	puts [format "CRC1_STAT:		%08X" $data]

	set CRC1_DCNTCAP 0x310A6044
	set data [memread32_phys $CRC1_DCNTCAP]
	puts [format "CRC1_DCNTCAP:		%08X" $data]

	set CRC1_RESULT_FIN 0x310A604C
	set data [memread32_phys $CRC1_RESULT_FIN]
	puts [format "CRC1_RESULT_FIN:		%08X" $data]

	set CRC1_RESULT_CUR 0x310A6050
	set data [memread32_phys $CRC1_RESULT_CUR]
	puts [format "CRC1_RESULT_CUR:		%08X" $data]

}

proc show_CRC2 {} {
	set CRC2_CTL 0x310AA000
	set data [memread32_phys $CRC2_CTL]
	puts [format "CRC2_CTL:		%08X" $data]

	set CRC2_DCNT 0x310AA004
	set data [memread32_phys $CRC2_DCNT]
	puts [format "CRC2_DCNT:		%08X" $data]

	set CRC2_DCNTRLD 0x310AA008
	set data [memread32_phys $CRC2_DCNTRLD]
	puts [format "CRC2_DCNTRLD:		%08X" $data]

	set CRC2_COMP 0x310AA014
	set data [memread32_phys $CRC2_COMP]
	puts [format "CRC2_COMP:		%08X" $data]

	set CRC2_FILLVAL 0x310AA018
	set data [memread32_phys $CRC2_FILLVAL]
	puts [format "CRC2_FILLVAL:		%08X" $data]

	set CRC2_DFIFO 0x310AA01C
	set data [memread32_phys $CRC2_DFIFO]
	puts [format "CRC2_DFIFO:		%08X" $data]

	set CRC2_INEN 0x310AA020
	set data [memread32_phys $CRC2_INEN]
	puts [format "CRC2_INEN:		%08X" $data]

	set CRC2_INEN_SET 0x310AA024
	set data [memread32_phys $CRC2_INEN_SET]
	puts [format "CRC2_INEN_SET:		%08X" $data]

	set CRC2_INEN_CLR 0x310AA028
	set data [memread32_phys $CRC2_INEN_CLR]
	puts [format "CRC2_INEN_CLR:		%08X" $data]

	set CRC2_POLY 0x310AA02C
	set data [memread32_phys $CRC2_POLY]
	puts [format "CRC2_POLY:		%08X" $data]

	set CRC2_STAT 0x310AA040
	set data [memread32_phys $CRC2_STAT]
	puts [format "CRC2_STAT:		%08X" $data]

	set CRC2_DCNTCAP 0x310AA044
	set data [memread32_phys $CRC2_DCNTCAP]
	puts [format "CRC2_DCNTCAP:		%08X" $data]

	set CRC2_RESULT_FIN 0x310AA04C
	set data [memread32_phys $CRC2_RESULT_FIN]
	puts [format "CRC2_RESULT_FIN:		%08X" $data]

	set CRC2_RESULT_CUR 0x310AA050
	set data [memread32_phys $CRC2_RESULT_CUR]
	puts [format "CRC2_RESULT_CUR:		%08X" $data]

}

proc show_CRC3 {} {
	set CRC3_CTL 0x310AB000
	set data [memread32_phys $CRC3_CTL]
	puts [format "CRC3_CTL:		%08X" $data]

	set CRC3_DCNT 0x310AB004
	set data [memread32_phys $CRC3_DCNT]
	puts [format "CRC3_DCNT:		%08X" $data]

	set CRC3_DCNTRLD 0x310AB008
	set data [memread32_phys $CRC3_DCNTRLD]
	puts [format "CRC3_DCNTRLD:		%08X" $data]

	set CRC3_COMP 0x310AB014
	set data [memread32_phys $CRC3_COMP]
	puts [format "CRC3_COMP:		%08X" $data]

	set CRC3_FILLVAL 0x310AB018
	set data [memread32_phys $CRC3_FILLVAL]
	puts [format "CRC3_FILLVAL:		%08X" $data]

	set CRC3_DFIFO 0x310AB01C
	set data [memread32_phys $CRC3_DFIFO]
	puts [format "CRC3_DFIFO:		%08X" $data]

	set CRC3_INEN 0x310AB020
	set data [memread32_phys $CRC3_INEN]
	puts [format "CRC3_INEN:		%08X" $data]

	set CRC3_INEN_SET 0x310AB024
	set data [memread32_phys $CRC3_INEN_SET]
	puts [format "CRC3_INEN_SET:		%08X" $data]

	set CRC3_INEN_CLR 0x310AB028
	set data [memread32_phys $CRC3_INEN_CLR]
	puts [format "CRC3_INEN_CLR:		%08X" $data]

	set CRC3_POLY 0x310AB02C
	set data [memread32_phys $CRC3_POLY]
	puts [format "CRC3_POLY:		%08X" $data]

	set CRC3_STAT 0x310AB040
	set data [memread32_phys $CRC3_STAT]
	puts [format "CRC3_STAT:		%08X" $data]

	set CRC3_DCNTCAP 0x310AB044
	set data [memread32_phys $CRC3_DCNTCAP]
	puts [format "CRC3_DCNTCAP:		%08X" $data]

	set CRC3_RESULT_FIN 0x310AB04C
	set data [memread32_phys $CRC3_RESULT_FIN]
	puts [format "CRC3_RESULT_FIN:		%08X" $data]

	set CRC3_RESULT_CUR 0x310AB050
	set data [memread32_phys $CRC3_RESULT_CUR]
	puts [format "CRC3_RESULT_CUR:		%08X" $data]

}

proc show_DMA8 {} {
	set DMA8_DSCPTR_NXT 0x310A7000
	set data [memread32_phys $DMA8_DSCPTR_NXT]
	puts [format "DMA8_DSCPTR_NXT:		%08X" $data]

	set DMA8_ADDRSTART 0x310A7004
	set data [memread32_phys $DMA8_ADDRSTART]
	puts [format "DMA8_ADDRSTART:		%08X" $data]

	set DMA8_CFG 0x310A7008
	set data [memread32_phys $DMA8_CFG]
	puts [format "DMA8_CFG:		%08X" $data]

	set DMA8_XCNT 0x310A700C
	set data [memread32_phys $DMA8_XCNT]
	puts [format "DMA8_XCNT:		%08X" $data]

	set DMA8_XMOD 0x310A7010
	set data [memread32_phys $DMA8_XMOD]
	puts [format "DMA8_XMOD:		%08X" $data]

	set DMA8_YCNT 0x310A7014
	set data [memread32_phys $DMA8_YCNT]
	puts [format "DMA8_YCNT:		%08X" $data]

	set DMA8_YMOD 0x310A7018
	set data [memread32_phys $DMA8_YMOD]
	puts [format "DMA8_YMOD:		%08X" $data]

	set DMA8_DSCPTR_CUR 0x310A7024
	set data [memread32_phys $DMA8_DSCPTR_CUR]
	puts [format "DMA8_DSCPTR_CUR:		%08X" $data]

	set DMA8_DSCPTR_PRV 0x310A7028
	set data [memread32_phys $DMA8_DSCPTR_PRV]
	puts [format "DMA8_DSCPTR_PRV:		%08X" $data]

	set DMA8_ADDR_CUR 0x310A702C
	set data [memread32_phys $DMA8_ADDR_CUR]
	puts [format "DMA8_ADDR_CUR:		%08X" $data]

	set DMA8_STAT 0x310A7030
	set data [memread32_phys $DMA8_STAT]
	puts [format "DMA8_STAT:		%08X" $data]

	set DMA8_XCNT_CUR 0x310A7034
	set data [memread32_phys $DMA8_XCNT_CUR]
	puts [format "DMA8_XCNT_CUR:		%08X" $data]

	set DMA8_YCNT_CUR 0x310A7038
	set data [memread32_phys $DMA8_YCNT_CUR]
	puts [format "DMA8_YCNT_CUR:		%08X" $data]

	set DMA8_BWLCNT 0x310A7040
	set data [memread32_phys $DMA8_BWLCNT]
	puts [format "DMA8_BWLCNT:		%08X" $data]

	set DMA8_BWLCNT_CUR 0x310A7044
	set data [memread32_phys $DMA8_BWLCNT_CUR]
	puts [format "DMA8_BWLCNT_CUR:		%08X" $data]

	set DMA8_BWMCNT 0x310A7048
	set data [memread32_phys $DMA8_BWMCNT]
	puts [format "DMA8_BWMCNT:		%08X" $data]

	set DMA8_BWMCNT_CUR 0x310A704C
	set data [memread32_phys $DMA8_BWMCNT_CUR]
	puts [format "DMA8_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA9 {} {
	set DMA9_DSCPTR_NXT 0x310A7080
	set data [memread32_phys $DMA9_DSCPTR_NXT]
	puts [format "DMA9_DSCPTR_NXT:		%08X" $data]

	set DMA9_ADDRSTART 0x310A7084
	set data [memread32_phys $DMA9_ADDRSTART]
	puts [format "DMA9_ADDRSTART:		%08X" $data]

	set DMA9_CFG 0x310A7088
	set data [memread32_phys $DMA9_CFG]
	puts [format "DMA9_CFG:		%08X" $data]

	set DMA9_XCNT 0x310A708C
	set data [memread32_phys $DMA9_XCNT]
	puts [format "DMA9_XCNT:		%08X" $data]

	set DMA9_XMOD 0x310A7090
	set data [memread32_phys $DMA9_XMOD]
	puts [format "DMA9_XMOD:		%08X" $data]

	set DMA9_YCNT 0x310A7094
	set data [memread32_phys $DMA9_YCNT]
	puts [format "DMA9_YCNT:		%08X" $data]

	set DMA9_YMOD 0x310A7098
	set data [memread32_phys $DMA9_YMOD]
	puts [format "DMA9_YMOD:		%08X" $data]

	set DMA9_DSCPTR_CUR 0x310A70A4
	set data [memread32_phys $DMA9_DSCPTR_CUR]
	puts [format "DMA9_DSCPTR_CUR:		%08X" $data]

	set DMA9_DSCPTR_PRV 0x310A70A8
	set data [memread32_phys $DMA9_DSCPTR_PRV]
	puts [format "DMA9_DSCPTR_PRV:		%08X" $data]

	set DMA9_ADDR_CUR 0x310A70AC
	set data [memread32_phys $DMA9_ADDR_CUR]
	puts [format "DMA9_ADDR_CUR:		%08X" $data]

	set DMA9_STAT 0x310A70B0
	set data [memread32_phys $DMA9_STAT]
	puts [format "DMA9_STAT:		%08X" $data]

	set DMA9_XCNT_CUR 0x310A70B4
	set data [memread32_phys $DMA9_XCNT_CUR]
	puts [format "DMA9_XCNT_CUR:		%08X" $data]

	set DMA9_YCNT_CUR 0x310A70B8
	set data [memread32_phys $DMA9_YCNT_CUR]
	puts [format "DMA9_YCNT_CUR:		%08X" $data]

	set DMA9_BWLCNT 0x310A70C0
	set data [memread32_phys $DMA9_BWLCNT]
	puts [format "DMA9_BWLCNT:		%08X" $data]

	set DMA9_BWLCNT_CUR 0x310A70C4
	set data [memread32_phys $DMA9_BWLCNT_CUR]
	puts [format "DMA9_BWLCNT_CUR:		%08X" $data]

	set DMA9_BWMCNT 0x310A70C8
	set data [memread32_phys $DMA9_BWMCNT]
	puts [format "DMA9_BWMCNT:		%08X" $data]

	set DMA9_BWMCNT_CUR 0x310A70CC
	set data [memread32_phys $DMA9_BWMCNT_CUR]
	puts [format "DMA9_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA18 {} {
	set DMA18_DSCPTR_NXT 0x310A7100
	set data [memread32_phys $DMA18_DSCPTR_NXT]
	puts [format "DMA18_DSCPTR_NXT:		%08X" $data]

	set DMA18_ADDRSTART 0x310A7104
	set data [memread32_phys $DMA18_ADDRSTART]
	puts [format "DMA18_ADDRSTART:		%08X" $data]

	set DMA18_CFG 0x310A7108
	set data [memread32_phys $DMA18_CFG]
	puts [format "DMA18_CFG:		%08X" $data]

	set DMA18_XCNT 0x310A710C
	set data [memread32_phys $DMA18_XCNT]
	puts [format "DMA18_XCNT:		%08X" $data]

	set DMA18_XMOD 0x310A7110
	set data [memread32_phys $DMA18_XMOD]
	puts [format "DMA18_XMOD:		%08X" $data]

	set DMA18_YCNT 0x310A7114
	set data [memread32_phys $DMA18_YCNT]
	puts [format "DMA18_YCNT:		%08X" $data]

	set DMA18_YMOD 0x310A7118
	set data [memread32_phys $DMA18_YMOD]
	puts [format "DMA18_YMOD:		%08X" $data]

	set DMA18_DSCPTR_CUR 0x310A7124
	set data [memread32_phys $DMA18_DSCPTR_CUR]
	puts [format "DMA18_DSCPTR_CUR:		%08X" $data]

	set DMA18_DSCPTR_PRV 0x310A7128
	set data [memread32_phys $DMA18_DSCPTR_PRV]
	puts [format "DMA18_DSCPTR_PRV:		%08X" $data]

	set DMA18_ADDR_CUR 0x310A712C
	set data [memread32_phys $DMA18_ADDR_CUR]
	puts [format "DMA18_ADDR_CUR:		%08X" $data]

	set DMA18_STAT 0x310A7130
	set data [memread32_phys $DMA18_STAT]
	puts [format "DMA18_STAT:		%08X" $data]

	set DMA18_XCNT_CUR 0x310A7134
	set data [memread32_phys $DMA18_XCNT_CUR]
	puts [format "DMA18_XCNT_CUR:		%08X" $data]

	set DMA18_YCNT_CUR 0x310A7138
	set data [memread32_phys $DMA18_YCNT_CUR]
	puts [format "DMA18_YCNT_CUR:		%08X" $data]

	set DMA18_BWLCNT 0x310A7140
	set data [memread32_phys $DMA18_BWLCNT]
	puts [format "DMA18_BWLCNT:		%08X" $data]

	set DMA18_BWLCNT_CUR 0x310A7144
	set data [memread32_phys $DMA18_BWLCNT_CUR]
	puts [format "DMA18_BWLCNT_CUR:		%08X" $data]

	set DMA18_BWMCNT 0x310A7148
	set data [memread32_phys $DMA18_BWMCNT]
	puts [format "DMA18_BWMCNT:		%08X" $data]

	set DMA18_BWMCNT_CUR 0x310A714C
	set data [memread32_phys $DMA18_BWMCNT_CUR]
	puts [format "DMA18_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA19 {} {
	set DMA19_DSCPTR_NXT 0x310A7180
	set data [memread32_phys $DMA19_DSCPTR_NXT]
	puts [format "DMA19_DSCPTR_NXT:		%08X" $data]

	set DMA19_ADDRSTART 0x310A7184
	set data [memread32_phys $DMA19_ADDRSTART]
	puts [format "DMA19_ADDRSTART:		%08X" $data]

	set DMA19_CFG 0x310A7188
	set data [memread32_phys $DMA19_CFG]
	puts [format "DMA19_CFG:		%08X" $data]

	set DMA19_XCNT 0x310A718C
	set data [memread32_phys $DMA19_XCNT]
	puts [format "DMA19_XCNT:		%08X" $data]

	set DMA19_XMOD 0x310A7190
	set data [memread32_phys $DMA19_XMOD]
	puts [format "DMA19_XMOD:		%08X" $data]

	set DMA19_YCNT 0x310A7194
	set data [memread32_phys $DMA19_YCNT]
	puts [format "DMA19_YCNT:		%08X" $data]

	set DMA19_YMOD 0x310A7198
	set data [memread32_phys $DMA19_YMOD]
	puts [format "DMA19_YMOD:		%08X" $data]

	set DMA19_DSCPTR_CUR 0x310A71A4
	set data [memread32_phys $DMA19_DSCPTR_CUR]
	puts [format "DMA19_DSCPTR_CUR:		%08X" $data]

	set DMA19_DSCPTR_PRV 0x310A71A8
	set data [memread32_phys $DMA19_DSCPTR_PRV]
	puts [format "DMA19_DSCPTR_PRV:		%08X" $data]

	set DMA19_ADDR_CUR 0x310A71AC
	set data [memread32_phys $DMA19_ADDR_CUR]
	puts [format "DMA19_ADDR_CUR:		%08X" $data]

	set DMA19_STAT 0x310A71B0
	set data [memread32_phys $DMA19_STAT]
	puts [format "DMA19_STAT:		%08X" $data]

	set DMA19_XCNT_CUR 0x310A71B4
	set data [memread32_phys $DMA19_XCNT_CUR]
	puts [format "DMA19_XCNT_CUR:		%08X" $data]

	set DMA19_YCNT_CUR 0x310A71B8
	set data [memread32_phys $DMA19_YCNT_CUR]
	puts [format "DMA19_YCNT_CUR:		%08X" $data]

	set DMA19_BWLCNT 0x310A71C0
	set data [memread32_phys $DMA19_BWLCNT]
	puts [format "DMA19_BWLCNT:		%08X" $data]

	set DMA19_BWLCNT_CUR 0x310A71C4
	set data [memread32_phys $DMA19_BWLCNT_CUR]
	puts [format "DMA19_BWLCNT_CUR:		%08X" $data]

	set DMA19_BWMCNT 0x310A71C8
	set data [memread32_phys $DMA19_BWMCNT]
	puts [format "DMA19_BWMCNT:		%08X" $data]

	set DMA19_BWMCNT_CUR 0x310A71CC
	set data [memread32_phys $DMA19_BWMCNT_CUR]
	puts [format "DMA19_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA45 {} {
	set DMA45_DSCPTR_NXT 0x310A7200
	set data [memread32_phys $DMA45_DSCPTR_NXT]
	puts [format "DMA45_DSCPTR_NXT:		%08X" $data]

	set DMA45_ADDRSTART 0x310A7204
	set data [memread32_phys $DMA45_ADDRSTART]
	puts [format "DMA45_ADDRSTART:		%08X" $data]

	set DMA45_CFG 0x310A7208
	set data [memread32_phys $DMA45_CFG]
	puts [format "DMA45_CFG:		%08X" $data]

	set DMA45_XCNT 0x310A720C
	set data [memread32_phys $DMA45_XCNT]
	puts [format "DMA45_XCNT:		%08X" $data]

	set DMA45_XMOD 0x310A7210
	set data [memread32_phys $DMA45_XMOD]
	puts [format "DMA45_XMOD:		%08X" $data]

	set DMA45_YCNT 0x310A7214
	set data [memread32_phys $DMA45_YCNT]
	puts [format "DMA45_YCNT:		%08X" $data]

	set DMA45_YMOD 0x310A7218
	set data [memread32_phys $DMA45_YMOD]
	puts [format "DMA45_YMOD:		%08X" $data]

	set DMA45_DSCPTR_CUR 0x310A7224
	set data [memread32_phys $DMA45_DSCPTR_CUR]
	puts [format "DMA45_DSCPTR_CUR:		%08X" $data]

	set DMA45_DSCPTR_PRV 0x310A7228
	set data [memread32_phys $DMA45_DSCPTR_PRV]
	puts [format "DMA45_DSCPTR_PRV:		%08X" $data]

	set DMA45_ADDR_CUR 0x310A722C
	set data [memread32_phys $DMA45_ADDR_CUR]
	puts [format "DMA45_ADDR_CUR:		%08X" $data]

	set DMA45_STAT 0x310A7230
	set data [memread32_phys $DMA45_STAT]
	puts [format "DMA45_STAT:		%08X" $data]

	set DMA45_XCNT_CUR 0x310A7234
	set data [memread32_phys $DMA45_XCNT_CUR]
	puts [format "DMA45_XCNT_CUR:		%08X" $data]

	set DMA45_YCNT_CUR 0x310A7238
	set data [memread32_phys $DMA45_YCNT_CUR]
	puts [format "DMA45_YCNT_CUR:		%08X" $data]

	set DMA45_BWLCNT 0x310A7240
	set data [memread32_phys $DMA45_BWLCNT]
	puts [format "DMA45_BWLCNT:		%08X" $data]

	set DMA45_BWLCNT_CUR 0x310A7244
	set data [memread32_phys $DMA45_BWLCNT_CUR]
	puts [format "DMA45_BWLCNT_CUR:		%08X" $data]

	set DMA45_BWMCNT 0x310A7248
	set data [memread32_phys $DMA45_BWMCNT]
	puts [format "DMA45_BWMCNT:		%08X" $data]

	set DMA45_BWMCNT_CUR 0x310A724C
	set data [memread32_phys $DMA45_BWMCNT_CUR]
	puts [format "DMA45_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA46 {} {
	set DMA46_DSCPTR_NXT 0x310A7280
	set data [memread32_phys $DMA46_DSCPTR_NXT]
	puts [format "DMA46_DSCPTR_NXT:		%08X" $data]

	set DMA46_ADDRSTART 0x310A7284
	set data [memread32_phys $DMA46_ADDRSTART]
	puts [format "DMA46_ADDRSTART:		%08X" $data]

	set DMA46_CFG 0x310A7288
	set data [memread32_phys $DMA46_CFG]
	puts [format "DMA46_CFG:		%08X" $data]

	set DMA46_XCNT 0x310A728C
	set data [memread32_phys $DMA46_XCNT]
	puts [format "DMA46_XCNT:		%08X" $data]

	set DMA46_XMOD 0x310A7290
	set data [memread32_phys $DMA46_XMOD]
	puts [format "DMA46_XMOD:		%08X" $data]

	set DMA46_YCNT 0x310A7294
	set data [memread32_phys $DMA46_YCNT]
	puts [format "DMA46_YCNT:		%08X" $data]

	set DMA46_YMOD 0x310A7298
	set data [memread32_phys $DMA46_YMOD]
	puts [format "DMA46_YMOD:		%08X" $data]

	set DMA46_DSCPTR_CUR 0x310A72A4
	set data [memread32_phys $DMA46_DSCPTR_CUR]
	puts [format "DMA46_DSCPTR_CUR:		%08X" $data]

	set DMA46_DSCPTR_PRV 0x310A72A8
	set data [memread32_phys $DMA46_DSCPTR_PRV]
	puts [format "DMA46_DSCPTR_PRV:		%08X" $data]

	set DMA46_ADDR_CUR 0x310A72AC
	set data [memread32_phys $DMA46_ADDR_CUR]
	puts [format "DMA46_ADDR_CUR:		%08X" $data]

	set DMA46_STAT 0x310A72B0
	set data [memread32_phys $DMA46_STAT]
	puts [format "DMA46_STAT:		%08X" $data]

	set DMA46_XCNT_CUR 0x310A72B4
	set data [memread32_phys $DMA46_XCNT_CUR]
	puts [format "DMA46_XCNT_CUR:		%08X" $data]

	set DMA46_YCNT_CUR 0x310A72B8
	set data [memread32_phys $DMA46_YCNT_CUR]
	puts [format "DMA46_YCNT_CUR:		%08X" $data]

	set DMA46_BWLCNT 0x310A72C0
	set data [memread32_phys $DMA46_BWLCNT]
	puts [format "DMA46_BWLCNT:		%08X" $data]

	set DMA46_BWLCNT_CUR 0x310A72C4
	set data [memread32_phys $DMA46_BWLCNT_CUR]
	puts [format "DMA46_BWLCNT_CUR:		%08X" $data]

	set DMA46_BWMCNT 0x310A72C8
	set data [memread32_phys $DMA46_BWMCNT]
	puts [format "DMA46_BWMCNT:		%08X" $data]

	set DMA46_BWMCNT_CUR 0x310A72CC
	set data [memread32_phys $DMA46_BWMCNT_CUR]
	puts [format "DMA46_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA47 {} {
	set DMA47_DSCPTR_NXT 0x310A7300
	set data [memread32_phys $DMA47_DSCPTR_NXT]
	puts [format "DMA47_DSCPTR_NXT:		%08X" $data]

	set DMA47_ADDRSTART 0x310A7304
	set data [memread32_phys $DMA47_ADDRSTART]
	puts [format "DMA47_ADDRSTART:		%08X" $data]

	set DMA47_CFG 0x310A7308
	set data [memread32_phys $DMA47_CFG]
	puts [format "DMA47_CFG:		%08X" $data]

	set DMA47_XCNT 0x310A730C
	set data [memread32_phys $DMA47_XCNT]
	puts [format "DMA47_XCNT:		%08X" $data]

	set DMA47_XMOD 0x310A7310
	set data [memread32_phys $DMA47_XMOD]
	puts [format "DMA47_XMOD:		%08X" $data]

	set DMA47_YCNT 0x310A7314
	set data [memread32_phys $DMA47_YCNT]
	puts [format "DMA47_YCNT:		%08X" $data]

	set DMA47_YMOD 0x310A7318
	set data [memread32_phys $DMA47_YMOD]
	puts [format "DMA47_YMOD:		%08X" $data]

	set DMA47_DSCPTR_CUR 0x310A7324
	set data [memread32_phys $DMA47_DSCPTR_CUR]
	puts [format "DMA47_DSCPTR_CUR:		%08X" $data]

	set DMA47_DSCPTR_PRV 0x310A7328
	set data [memread32_phys $DMA47_DSCPTR_PRV]
	puts [format "DMA47_DSCPTR_PRV:		%08X" $data]

	set DMA47_ADDR_CUR 0x310A732C
	set data [memread32_phys $DMA47_ADDR_CUR]
	puts [format "DMA47_ADDR_CUR:		%08X" $data]

	set DMA47_STAT 0x310A7330
	set data [memread32_phys $DMA47_STAT]
	puts [format "DMA47_STAT:		%08X" $data]

	set DMA47_XCNT_CUR 0x310A7334
	set data [memread32_phys $DMA47_XCNT_CUR]
	puts [format "DMA47_XCNT_CUR:		%08X" $data]

	set DMA47_YCNT_CUR 0x310A7338
	set data [memread32_phys $DMA47_YCNT_CUR]
	puts [format "DMA47_YCNT_CUR:		%08X" $data]

	set DMA47_BWLCNT 0x310A7340
	set data [memread32_phys $DMA47_BWLCNT]
	puts [format "DMA47_BWLCNT:		%08X" $data]

	set DMA47_BWLCNT_CUR 0x310A7344
	set data [memread32_phys $DMA47_BWLCNT_CUR]
	puts [format "DMA47_BWLCNT_CUR:		%08X" $data]

	set DMA47_BWMCNT 0x310A7348
	set data [memread32_phys $DMA47_BWMCNT]
	puts [format "DMA47_BWMCNT:		%08X" $data]

	set DMA47_BWMCNT_CUR 0x310A734C
	set data [memread32_phys $DMA47_BWMCNT_CUR]
	puts [format "DMA47_BWMCNT_CUR:		%08X" $data]

}

proc show_DMA48 {} {
	set DMA48_DSCPTR_NXT 0x310A7380
	set data [memread32_phys $DMA48_DSCPTR_NXT]
	puts [format "DMA48_DSCPTR_NXT:		%08X" $data]

	set DMA48_ADDRSTART 0x310A7384
	set data [memread32_phys $DMA48_ADDRSTART]
	puts [format "DMA48_ADDRSTART:		%08X" $data]

	set DMA48_CFG 0x310A7388
	set data [memread32_phys $DMA48_CFG]
	puts [format "DMA48_CFG:		%08X" $data]

	set DMA48_XCNT 0x310A738C
	set data [memread32_phys $DMA48_XCNT]
	puts [format "DMA48_XCNT:		%08X" $data]

	set DMA48_XMOD 0x310A7390
	set data [memread32_phys $DMA48_XMOD]
	puts [format "DMA48_XMOD:		%08X" $data]

	set DMA48_YCNT 0x310A7394
	set data [memread32_phys $DMA48_YCNT]
	puts [format "DMA48_YCNT:		%08X" $data]

	set DMA48_YMOD 0x310A7398
	set data [memread32_phys $DMA48_YMOD]
	puts [format "DMA48_YMOD:		%08X" $data]

	set DMA48_DSCPTR_CUR 0x310A73A4
	set data [memread32_phys $DMA48_DSCPTR_CUR]
	puts [format "DMA48_DSCPTR_CUR:		%08X" $data]

	set DMA48_DSCPTR_PRV 0x310A73A8
	set data [memread32_phys $DMA48_DSCPTR_PRV]
	puts [format "DMA48_DSCPTR_PRV:		%08X" $data]

	set DMA48_ADDR_CUR 0x310A73AC
	set data [memread32_phys $DMA48_ADDR_CUR]
	puts [format "DMA48_ADDR_CUR:		%08X" $data]

	set DMA48_STAT 0x310A73B0
	set data [memread32_phys $DMA48_STAT]
	puts [format "DMA48_STAT:		%08X" $data]

	set DMA48_XCNT_CUR 0x310A73B4
	set data [memread32_phys $DMA48_XCNT_CUR]
	puts [format "DMA48_XCNT_CUR:		%08X" $data]

	set DMA48_YCNT_CUR 0x310A73B8
	set data [memread32_phys $DMA48_YCNT_CUR]
	puts [format "DMA48_YCNT_CUR:		%08X" $data]

	set DMA48_BWLCNT 0x310A73C0
	set data [memread32_phys $DMA48_BWLCNT]
	puts [format "DMA48_BWLCNT:		%08X" $data]

	set DMA48_BWLCNT_CUR 0x310A73C4
	set data [memread32_phys $DMA48_BWLCNT_CUR]
	puts [format "DMA48_BWLCNT_CUR:		%08X" $data]

	set DMA48_BWMCNT 0x310A73C8
	set data [memread32_phys $DMA48_BWMCNT]
	puts [format "DMA48_BWMCNT:		%08X" $data]

	set DMA48_BWMCNT_CUR 0x310A73CC
	set data [memread32_phys $DMA48_BWMCNT_CUR]
	puts [format "DMA48_BWMCNT_CUR:		%08X" $data]

}

proc show_MISCREG {} {
	set MISCREG_SH0_PFB_RANGE_SELECT 0x310A9000
	set data [memread32_phys $MISCREG_SH0_PFB_RANGE_SELECT]
	puts [format "MISCREG_SH0_PFB_RANGE_SELECT:		%08X" $data]

	set MISCREG_CAN_SYSCTL 0x310A9010
	set data [memread32_phys $MISCREG_CAN_SYSCTL]
	puts [format "MISCREG_CAN_SYSCTL:		%08X" $data]

	set MISCREG_SHARC_BRIDGE_REMAP 0x310A9014
	set data [memread32_phys $MISCREG_SHARC_BRIDGE_REMAP]
	puts [format "MISCREG_SHARC_BRIDGE_REMAP:		%08X" $data]

	set MISCREG_PFB_L2CC_EXCL_CTL 0x310A901C
	set data [memread32_phys $MISCREG_PFB_L2CC_EXCL_CTL]
	puts [format "MISCREG_PFB_L2CC_EXCL_CTL:		%08X" $data]

	set MISCREG_ECO_REG9 0x310A9028
	set data [memread32_phys $MISCREG_ECO_REG9]
	puts [format "MISCREG_ECO_REG9:		%08X" $data]

	set MISCREG_ECO_REG10 0x310A902C
	set data [memread32_phys $MISCREG_ECO_REG10]
	puts [format "MISCREG_ECO_REG10:		%08X" $data]

	set MISCREG_SH1_PFB_RANGE_SELECT 0x310A9044
	set data [memread32_phys $MISCREG_SH1_PFB_RANGE_SELECT]
	puts [format "MISCREG_SH1_PFB_RANGE_SELECT:		%08X" $data]

}

proc show_CSTSGENWR0 {} {
	set CSTSGENWR0_CNTCR 0x3110E000
	set data [memread32_phys $CSTSGENWR0_CNTCR]
	puts [format "CSTSGENWR0_CNTCR:		%08X" $data]

	set CSTSGENWR0_CNTSR 0x3110E004
	set data [memread32_phys $CSTSGENWR0_CNTSR]
	puts [format "CSTSGENWR0_CNTSR:		%08X" $data]

	set CSTSGENWR0_CNTCVL 0x3110E008
	set data [memread32_phys $CSTSGENWR0_CNTCVL]
	puts [format "CSTSGENWR0_CNTCVL:		%08X" $data]

	set CSTSGENWR0_CNTCVU 0x3110E00C
	set data [memread32_phys $CSTSGENWR0_CNTCVU]
	puts [format "CSTSGENWR0_CNTCVU:		%08X" $data]

	set CSTSGENWR0_CNTFID0 0x3110E020
	set data [memread32_phys $CSTSGENWR0_CNTFID0]
	puts [format "CSTSGENWR0_CNTFID0:		%08X" $data]

	set CSTSGENWR0_ITSTAT 0x3110EEF8
	set data [memread32_phys $CSTSGENWR0_ITSTAT]
	puts [format "CSTSGENWR0_ITSTAT:		%08X" $data]

	set CSTSGENWR0_ITCTRL 0x3110EF00
	set data [memread32_phys $CSTSGENWR0_ITCTRL]
	puts [format "CSTSGENWR0_ITCTRL:		%08X" $data]

	set CSTSGENWR0_PIDR4 0x3110EFD0
	set data [memread32_phys $CSTSGENWR0_PIDR4]
	puts [format "CSTSGENWR0_PIDR4:		%08X" $data]

	set CSTSGENWR0_PIDR5 0x3110EFD4
	set data [memread32_phys $CSTSGENWR0_PIDR5]
	puts [format "CSTSGENWR0_PIDR5:		%08X" $data]

	set CSTSGENWR0_PIDR6 0x3110EFD8
	set data [memread32_phys $CSTSGENWR0_PIDR6]
	puts [format "CSTSGENWR0_PIDR6:		%08X" $data]

	set CSTSGENWR0_PIDR7 0x3110EFDC
	set data [memread32_phys $CSTSGENWR0_PIDR7]
	puts [format "CSTSGENWR0_PIDR7:		%08X" $data]

	set CSTSGENWR0_PIDR0 0x3110EFE0
	set data [memread32_phys $CSTSGENWR0_PIDR0]
	puts [format "CSTSGENWR0_PIDR0:		%08X" $data]

	set CSTSGENWR0_PIDR1 0x3110EFE4
	set data [memread32_phys $CSTSGENWR0_PIDR1]
	puts [format "CSTSGENWR0_PIDR1:		%08X" $data]

	set CSTSGENWR0_PIDR2 0x3110EFE8
	set data [memread32_phys $CSTSGENWR0_PIDR2]
	puts [format "CSTSGENWR0_PIDR2:		%08X" $data]

	set CSTSGENWR0_PIDR3 0x3110EFEC
	set data [memread32_phys $CSTSGENWR0_PIDR3]
	puts [format "CSTSGENWR0_PIDR3:		%08X" $data]

	set CSTSGENWR0_CIDR0 0x3110EFF0
	set data [memread32_phys $CSTSGENWR0_CIDR0]
	puts [format "CSTSGENWR0_CIDR0:		%08X" $data]

	set CSTSGENWR0_CIDR1 0x3110EFF4
	set data [memread32_phys $CSTSGENWR0_CIDR1]
	puts [format "CSTSGENWR0_CIDR1:		%08X" $data]

	set CSTSGENWR0_CIDR2 0x3110EFF8
	set data [memread32_phys $CSTSGENWR0_CIDR2]
	puts [format "CSTSGENWR0_CIDR2:		%08X" $data]

	set CSTSGENWR0_CIDR3 0x3110EFFC
	set data [memread32_phys $CSTSGENWR0_CIDR3]
	puts [format "CSTSGENWR0_CIDR3:		%08X" $data]

}

proc show_TSGENWR0 {} {
	set TSGENWR0_CNTCR 0x310AE000
	set data [memread32_phys $TSGENWR0_CNTCR]
	puts [format "TSGENWR0_CNTCR:		%08X" $data]

	set TSGENWR0_CNTSR 0x310AE004
	set data [memread32_phys $TSGENWR0_CNTSR]
	puts [format "TSGENWR0_CNTSR:		%08X" $data]

	set TSGENWR0_CNTCVL 0x310AE008
	set data [memread32_phys $TSGENWR0_CNTCVL]
	puts [format "TSGENWR0_CNTCVL:		%08X" $data]

	set TSGENWR0_CNTCVU 0x310AE00C
	set data [memread32_phys $TSGENWR0_CNTCVU]
	puts [format "TSGENWR0_CNTCVU:		%08X" $data]

	set TSGENWR0_CNTFID0 0x310AE020
	set data [memread32_phys $TSGENWR0_CNTFID0]
	puts [format "TSGENWR0_CNTFID0:		%08X" $data]

	set TSGENWR0_ITSTAT 0x310AEEF8
	set data [memread32_phys $TSGENWR0_ITSTAT]
	puts [format "TSGENWR0_ITSTAT:		%08X" $data]

	set TSGENWR0_ITCTRL 0x310AEF00
	set data [memread32_phys $TSGENWR0_ITCTRL]
	puts [format "TSGENWR0_ITCTRL:		%08X" $data]

	set TSGENWR0_PIDR4 0x310AEFD0
	set data [memread32_phys $TSGENWR0_PIDR4]
	puts [format "TSGENWR0_PIDR4:		%08X" $data]

	set TSGENWR0_PIDR5 0x310AEFD4
	set data [memread32_phys $TSGENWR0_PIDR5]
	puts [format "TSGENWR0_PIDR5:		%08X" $data]

	set TSGENWR0_PIDR6 0x310AEFD8
	set data [memread32_phys $TSGENWR0_PIDR6]
	puts [format "TSGENWR0_PIDR6:		%08X" $data]

	set TSGENWR0_PIDR7 0x310AEFDC
	set data [memread32_phys $TSGENWR0_PIDR7]
	puts [format "TSGENWR0_PIDR7:		%08X" $data]

	set TSGENWR0_PIDR0 0x310AEFE0
	set data [memread32_phys $TSGENWR0_PIDR0]
	puts [format "TSGENWR0_PIDR0:		%08X" $data]

	set TSGENWR0_PIDR1 0x310AEFE4
	set data [memread32_phys $TSGENWR0_PIDR1]
	puts [format "TSGENWR0_PIDR1:		%08X" $data]

	set TSGENWR0_PIDR2 0x310AEFE8
	set data [memread32_phys $TSGENWR0_PIDR2]
	puts [format "TSGENWR0_PIDR2:		%08X" $data]

	set TSGENWR0_PIDR3 0x310AEFEC
	set data [memread32_phys $TSGENWR0_PIDR3]
	puts [format "TSGENWR0_PIDR3:		%08X" $data]

	set TSGENWR0_CIDR0 0x310AEFF0
	set data [memread32_phys $TSGENWR0_CIDR0]
	puts [format "TSGENWR0_CIDR0:		%08X" $data]

	set TSGENWR0_CIDR1 0x310AEFF4
	set data [memread32_phys $TSGENWR0_CIDR1]
	puts [format "TSGENWR0_CIDR1:		%08X" $data]

	set TSGENWR0_CIDR2 0x310AEFF8
	set data [memread32_phys $TSGENWR0_CIDR2]
	puts [format "TSGENWR0_CIDR2:		%08X" $data]

	set TSGENWR0_CIDR3 0x310AEFFC
	set data [memread32_phys $TSGENWR0_CIDR3]
	puts [format "TSGENWR0_CIDR3:		%08X" $data]

}

proc show_TSGENRD0 {} {
	set TSGENRD0_CNTCVLREAD 0x310AF000
	set data [memread32_phys $TSGENRD0_CNTCVLREAD]
	puts [format "TSGENRD0_CNTCVLREAD:		%08X" $data]

	set TSGENRD0_CNTCVUREAD 0x310AF004
	set data [memread32_phys $TSGENRD0_CNTCVUREAD]
	puts [format "TSGENRD0_CNTCVUREAD:		%08X" $data]

	set TSGENRD0_PIDR4 0x310AFFD0
	set data [memread32_phys $TSGENRD0_PIDR4]
	puts [format "TSGENRD0_PIDR4:		%08X" $data]

	set TSGENRD0_PIDR5 0x310AFFD4
	set data [memread32_phys $TSGENRD0_PIDR5]
	puts [format "TSGENRD0_PIDR5:		%08X" $data]

	set TSGENRD0_PIDR6 0x310AFFD8
	set data [memread32_phys $TSGENRD0_PIDR6]
	puts [format "TSGENRD0_PIDR6:		%08X" $data]

	set TSGENRD0_PIDR7 0x310AFFDC
	set data [memread32_phys $TSGENRD0_PIDR7]
	puts [format "TSGENRD0_PIDR7:		%08X" $data]

	set TSGENRD0_PIDR0 0x310AFFE0
	set data [memread32_phys $TSGENRD0_PIDR0]
	puts [format "TSGENRD0_PIDR0:		%08X" $data]

	set TSGENRD0_PIDR1 0x310AFFE4
	set data [memread32_phys $TSGENRD0_PIDR1]
	puts [format "TSGENRD0_PIDR1:		%08X" $data]

	set TSGENRD0_PIDR2 0x310AFFE8
	set data [memread32_phys $TSGENRD0_PIDR2]
	puts [format "TSGENRD0_PIDR2:		%08X" $data]

	set TSGENRD0_PIDR3 0x310AFFEC
	set data [memread32_phys $TSGENRD0_PIDR3]
	puts [format "TSGENRD0_PIDR3:		%08X" $data]

	set TSGENRD0_CIDR0 0x310AFFF0
	set data [memread32_phys $TSGENRD0_CIDR0]
	puts [format "TSGENRD0_CIDR0:		%08X" $data]

	set TSGENRD0_CIDR1 0x310AFFF4
	set data [memread32_phys $TSGENRD0_CIDR1]
	puts [format "TSGENRD0_CIDR1:		%08X" $data]

	set TSGENRD0_CIDR2 0x310AFFF8
	set data [memread32_phys $TSGENRD0_CIDR2]
	puts [format "TSGENRD0_CIDR2:		%08X" $data]

	set TSGENRD0_CIDR3 0x310AFFFC
	set data [memread32_phys $TSGENRD0_CIDR3]
	puts [format "TSGENRD0_CIDR3:		%08X" $data]

}

proc show_IIR4 {} {
	set IIR4_CTL1 0x310BE000
	set data [memread32_phys $IIR4_CTL1]
	puts [format "IIR4_CTL1:		%08X" $data]

	set IIR4_DMASTAT 0x310BE004
	set data [memread32_phys $IIR4_DMASTAT]
	puts [format "IIR4_DMASTAT:		%08X" $data]

	set IIR4_MACSTAT 0x310BE008
	set data [memread32_phys $IIR4_MACSTAT]
	puts [format "IIR4_MACSTAT:		%08X" $data]

	set IIR4_DBG_CTL 0x310BE00C
	set data [memread32_phys $IIR4_DBG_CTL]
	puts [format "IIR4_DBG_CTL:		%08X" $data]

	set IIR4_DBG_ADDR 0x310BE010
	set data [memread32_phys $IIR4_DBG_ADDR]
	puts [format "IIR4_DBG_ADDR:		%08X" $data]

	set IIR4_DBG_WRDAT_LO 0x310BE014
	set data [memread32_phys $IIR4_DBG_WRDAT_LO]
	puts [format "IIR4_DBG_WRDAT_LO:		%08X" $data]

	set IIR4_DBG_WRDAT_HI 0x310BE018
	set data [memread32_phys $IIR4_DBG_WRDAT_HI]
	puts [format "IIR4_DBG_WRDAT_HI:		%08X" $data]

	set IIR4_DBG_RDDAT_LO 0x310BE01C
	set data [memread32_phys $IIR4_DBG_RDDAT_LO]
	puts [format "IIR4_DBG_RDDAT_LO:		%08X" $data]

	set IIR4_DBG_RDDAT_HI 0x310BE020
	set data [memread32_phys $IIR4_DBG_RDDAT_HI]
	puts [format "IIR4_DBG_RDDAT_HI:		%08X" $data]

	set IIR4_CTL2 0x310BE040
	set data [memread32_phys $IIR4_CTL2]
	puts [format "IIR4_CTL2:		%08X" $data]

	set IIR4_INIDX 0x310BE044
	set data [memread32_phys $IIR4_INIDX]
	puts [format "IIR4_INIDX:		%08X" $data]

	set IIR4_INMOD 0x310BE048
	set data [memread32_phys $IIR4_INMOD]
	puts [format "IIR4_INMOD:		%08X" $data]

	set IIR4_INLEN 0x310BE04C
	set data [memread32_phys $IIR4_INLEN]
	puts [format "IIR4_INLEN:		%08X" $data]

	set IIR4_INBASE 0x310BE050
	set data [memread32_phys $IIR4_INBASE]
	puts [format "IIR4_INBASE:		%08X" $data]

	set IIR4_OUTIDX 0x310BE054
	set data [memread32_phys $IIR4_OUTIDX]
	puts [format "IIR4_OUTIDX:		%08X" $data]

	set IIR4_OUTMOD 0x310BE058
	set data [memread32_phys $IIR4_OUTMOD]
	puts [format "IIR4_OUTMOD:		%08X" $data]

	set IIR4_OUTLEN 0x310BE05C
	set data [memread32_phys $IIR4_OUTLEN]
	puts [format "IIR4_OUTLEN:		%08X" $data]

	set IIR4_OUTBASE 0x310BE060
	set data [memread32_phys $IIR4_OUTBASE]
	puts [format "IIR4_OUTBASE:		%08X" $data]

	set IIR4_COEFIDX 0x310BE064
	set data [memread32_phys $IIR4_COEFIDX]
	puts [format "IIR4_COEFIDX:		%08X" $data]

	set IIR4_COEFMOD 0x310BE068
	set data [memread32_phys $IIR4_COEFMOD]
	puts [format "IIR4_COEFMOD:		%08X" $data]

	set IIR4_COEFLEN 0x310BE06C
	set data [memread32_phys $IIR4_COEFLEN]
	puts [format "IIR4_COEFLEN:		%08X" $data]

	set IIR4_CHNPTR 0x310BE070
	set data [memread32_phys $IIR4_CHNPTR]
	puts [format "IIR4_CHNPTR:		%08X" $data]

	set IIR4_SCTL1 0x310BE074
	set data [memread32_phys $IIR4_SCTL1]
	puts [format "IIR4_SCTL1:		%08X" $data]

	set IIR4_SCTL2 0x310BE078
	set data [memread32_phys $IIR4_SCTL2]
	puts [format "IIR4_SCTL2:		%08X" $data]

	set IIR4_SGCTL 0x310BE07C
	set data [memread32_phys $IIR4_SGCTL]
	puts [format "IIR4_SGCTL:		%08X" $data]

}

proc show_IIR5 {} {
	set IIR5_CTL1 0x310BA000
	set data [memread32_phys $IIR5_CTL1]
	puts [format "IIR5_CTL1:		%08X" $data]

	set IIR5_DMASTAT 0x310BA004
	set data [memread32_phys $IIR5_DMASTAT]
	puts [format "IIR5_DMASTAT:		%08X" $data]

	set IIR5_MACSTAT 0x310BA008
	set data [memread32_phys $IIR5_MACSTAT]
	puts [format "IIR5_MACSTAT:		%08X" $data]

	set IIR5_DBG_CTL 0x310BA00C
	set data [memread32_phys $IIR5_DBG_CTL]
	puts [format "IIR5_DBG_CTL:		%08X" $data]

	set IIR5_DBG_ADDR 0x310BA010
	set data [memread32_phys $IIR5_DBG_ADDR]
	puts [format "IIR5_DBG_ADDR:		%08X" $data]

	set IIR5_DBG_WRDAT_LO 0x310BA014
	set data [memread32_phys $IIR5_DBG_WRDAT_LO]
	puts [format "IIR5_DBG_WRDAT_LO:		%08X" $data]

	set IIR5_DBG_WRDAT_HI 0x310BA018
	set data [memread32_phys $IIR5_DBG_WRDAT_HI]
	puts [format "IIR5_DBG_WRDAT_HI:		%08X" $data]

	set IIR5_DBG_RDDAT_LO 0x310BA01C
	set data [memread32_phys $IIR5_DBG_RDDAT_LO]
	puts [format "IIR5_DBG_RDDAT_LO:		%08X" $data]

	set IIR5_DBG_RDDAT_HI 0x310BA020
	set data [memread32_phys $IIR5_DBG_RDDAT_HI]
	puts [format "IIR5_DBG_RDDAT_HI:		%08X" $data]

	set IIR5_CTL2 0x310BA040
	set data [memread32_phys $IIR5_CTL2]
	puts [format "IIR5_CTL2:		%08X" $data]

	set IIR5_INIDX 0x310BA044
	set data [memread32_phys $IIR5_INIDX]
	puts [format "IIR5_INIDX:		%08X" $data]

	set IIR5_INMOD 0x310BA048
	set data [memread32_phys $IIR5_INMOD]
	puts [format "IIR5_INMOD:		%08X" $data]

	set IIR5_INLEN 0x310BA04C
	set data [memread32_phys $IIR5_INLEN]
	puts [format "IIR5_INLEN:		%08X" $data]

	set IIR5_INBASE 0x310BA050
	set data [memread32_phys $IIR5_INBASE]
	puts [format "IIR5_INBASE:		%08X" $data]

	set IIR5_OUTIDX 0x310BA054
	set data [memread32_phys $IIR5_OUTIDX]
	puts [format "IIR5_OUTIDX:		%08X" $data]

	set IIR5_OUTMOD 0x310BA058
	set data [memread32_phys $IIR5_OUTMOD]
	puts [format "IIR5_OUTMOD:		%08X" $data]

	set IIR5_OUTLEN 0x310BA05C
	set data [memread32_phys $IIR5_OUTLEN]
	puts [format "IIR5_OUTLEN:		%08X" $data]

	set IIR5_OUTBASE 0x310BA060
	set data [memread32_phys $IIR5_OUTBASE]
	puts [format "IIR5_OUTBASE:		%08X" $data]

	set IIR5_COEFIDX 0x310BA064
	set data [memread32_phys $IIR5_COEFIDX]
	puts [format "IIR5_COEFIDX:		%08X" $data]

	set IIR5_COEFMOD 0x310BA068
	set data [memread32_phys $IIR5_COEFMOD]
	puts [format "IIR5_COEFMOD:		%08X" $data]

	set IIR5_COEFLEN 0x310BA06C
	set data [memread32_phys $IIR5_COEFLEN]
	puts [format "IIR5_COEFLEN:		%08X" $data]

	set IIR5_CHNPTR 0x310BA070
	set data [memread32_phys $IIR5_CHNPTR]
	puts [format "IIR5_CHNPTR:		%08X" $data]

	set IIR5_SCTL1 0x310BA074
	set data [memread32_phys $IIR5_SCTL1]
	puts [format "IIR5_SCTL1:		%08X" $data]

	set IIR5_SCTL2 0x310BA078
	set data [memread32_phys $IIR5_SCTL2]
	puts [format "IIR5_SCTL2:		%08X" $data]

	set IIR5_SGCTL 0x310BA07C
	set data [memread32_phys $IIR5_SGCTL]
	puts [format "IIR5_SGCTL:		%08X" $data]

}

proc show_IIR6 {} {
	set IIR6_CTL1 0x310BB000
	set data [memread32_phys $IIR6_CTL1]
	puts [format "IIR6_CTL1:		%08X" $data]

	set IIR6_DMASTAT 0x310BB004
	set data [memread32_phys $IIR6_DMASTAT]
	puts [format "IIR6_DMASTAT:		%08X" $data]

	set IIR6_MACSTAT 0x310BB008
	set data [memread32_phys $IIR6_MACSTAT]
	puts [format "IIR6_MACSTAT:		%08X" $data]

	set IIR6_DBG_CTL 0x310BB00C
	set data [memread32_phys $IIR6_DBG_CTL]
	puts [format "IIR6_DBG_CTL:		%08X" $data]

	set IIR6_DBG_ADDR 0x310BB010
	set data [memread32_phys $IIR6_DBG_ADDR]
	puts [format "IIR6_DBG_ADDR:		%08X" $data]

	set IIR6_DBG_WRDAT_LO 0x310BB014
	set data [memread32_phys $IIR6_DBG_WRDAT_LO]
	puts [format "IIR6_DBG_WRDAT_LO:		%08X" $data]

	set IIR6_DBG_WRDAT_HI 0x310BB018
	set data [memread32_phys $IIR6_DBG_WRDAT_HI]
	puts [format "IIR6_DBG_WRDAT_HI:		%08X" $data]

	set IIR6_DBG_RDDAT_LO 0x310BB01C
	set data [memread32_phys $IIR6_DBG_RDDAT_LO]
	puts [format "IIR6_DBG_RDDAT_LO:		%08X" $data]

	set IIR6_DBG_RDDAT_HI 0x310BB020
	set data [memread32_phys $IIR6_DBG_RDDAT_HI]
	puts [format "IIR6_DBG_RDDAT_HI:		%08X" $data]

	set IIR6_CTL2 0x310BB040
	set data [memread32_phys $IIR6_CTL2]
	puts [format "IIR6_CTL2:		%08X" $data]

	set IIR6_INIDX 0x310BB044
	set data [memread32_phys $IIR6_INIDX]
	puts [format "IIR6_INIDX:		%08X" $data]

	set IIR6_INMOD 0x310BB048
	set data [memread32_phys $IIR6_INMOD]
	puts [format "IIR6_INMOD:		%08X" $data]

	set IIR6_INLEN 0x310BB04C
	set data [memread32_phys $IIR6_INLEN]
	puts [format "IIR6_INLEN:		%08X" $data]

	set IIR6_INBASE 0x310BB050
	set data [memread32_phys $IIR6_INBASE]
	puts [format "IIR6_INBASE:		%08X" $data]

	set IIR6_OUTIDX 0x310BB054
	set data [memread32_phys $IIR6_OUTIDX]
	puts [format "IIR6_OUTIDX:		%08X" $data]

	set IIR6_OUTMOD 0x310BB058
	set data [memread32_phys $IIR6_OUTMOD]
	puts [format "IIR6_OUTMOD:		%08X" $data]

	set IIR6_OUTLEN 0x310BB05C
	set data [memread32_phys $IIR6_OUTLEN]
	puts [format "IIR6_OUTLEN:		%08X" $data]

	set IIR6_OUTBASE 0x310BB060
	set data [memread32_phys $IIR6_OUTBASE]
	puts [format "IIR6_OUTBASE:		%08X" $data]

	set IIR6_COEFIDX 0x310BB064
	set data [memread32_phys $IIR6_COEFIDX]
	puts [format "IIR6_COEFIDX:		%08X" $data]

	set IIR6_COEFMOD 0x310BB068
	set data [memread32_phys $IIR6_COEFMOD]
	puts [format "IIR6_COEFMOD:		%08X" $data]

	set IIR6_COEFLEN 0x310BB06C
	set data [memread32_phys $IIR6_COEFLEN]
	puts [format "IIR6_COEFLEN:		%08X" $data]

	set IIR6_CHNPTR 0x310BB070
	set data [memread32_phys $IIR6_CHNPTR]
	puts [format "IIR6_CHNPTR:		%08X" $data]

	set IIR6_SCTL1 0x310BB074
	set data [memread32_phys $IIR6_SCTL1]
	puts [format "IIR6_SCTL1:		%08X" $data]

	set IIR6_SCTL2 0x310BB078
	set data [memread32_phys $IIR6_SCTL2]
	puts [format "IIR6_SCTL2:		%08X" $data]

	set IIR6_SGCTL 0x310BB07C
	set data [memread32_phys $IIR6_SGCTL]
	puts [format "IIR6_SGCTL:		%08X" $data]

}

proc show_IIR7 {} {
	set IIR7_CTL1 0x310BC000
	set data [memread32_phys $IIR7_CTL1]
	puts [format "IIR7_CTL1:		%08X" $data]

	set IIR7_DMASTAT 0x310BC004
	set data [memread32_phys $IIR7_DMASTAT]
	puts [format "IIR7_DMASTAT:		%08X" $data]

	set IIR7_MACSTAT 0x310BC008
	set data [memread32_phys $IIR7_MACSTAT]
	puts [format "IIR7_MACSTAT:		%08X" $data]

	set IIR7_DBG_CTL 0x310BC00C
	set data [memread32_phys $IIR7_DBG_CTL]
	puts [format "IIR7_DBG_CTL:		%08X" $data]

	set IIR7_DBG_ADDR 0x310BC010
	set data [memread32_phys $IIR7_DBG_ADDR]
	puts [format "IIR7_DBG_ADDR:		%08X" $data]

	set IIR7_DBG_WRDAT_LO 0x310BC014
	set data [memread32_phys $IIR7_DBG_WRDAT_LO]
	puts [format "IIR7_DBG_WRDAT_LO:		%08X" $data]

	set IIR7_DBG_WRDAT_HI 0x310BC018
	set data [memread32_phys $IIR7_DBG_WRDAT_HI]
	puts [format "IIR7_DBG_WRDAT_HI:		%08X" $data]

	set IIR7_DBG_RDDAT_LO 0x310BC01C
	set data [memread32_phys $IIR7_DBG_RDDAT_LO]
	puts [format "IIR7_DBG_RDDAT_LO:		%08X" $data]

	set IIR7_DBG_RDDAT_HI 0x310BC020
	set data [memread32_phys $IIR7_DBG_RDDAT_HI]
	puts [format "IIR7_DBG_RDDAT_HI:		%08X" $data]

	set IIR7_CTL2 0x310BC040
	set data [memread32_phys $IIR7_CTL2]
	puts [format "IIR7_CTL2:		%08X" $data]

	set IIR7_INIDX 0x310BC044
	set data [memread32_phys $IIR7_INIDX]
	puts [format "IIR7_INIDX:		%08X" $data]

	set IIR7_INMOD 0x310BC048
	set data [memread32_phys $IIR7_INMOD]
	puts [format "IIR7_INMOD:		%08X" $data]

	set IIR7_INLEN 0x310BC04C
	set data [memread32_phys $IIR7_INLEN]
	puts [format "IIR7_INLEN:		%08X" $data]

	set IIR7_INBASE 0x310BC050
	set data [memread32_phys $IIR7_INBASE]
	puts [format "IIR7_INBASE:		%08X" $data]

	set IIR7_OUTIDX 0x310BC054
	set data [memread32_phys $IIR7_OUTIDX]
	puts [format "IIR7_OUTIDX:		%08X" $data]

	set IIR7_OUTMOD 0x310BC058
	set data [memread32_phys $IIR7_OUTMOD]
	puts [format "IIR7_OUTMOD:		%08X" $data]

	set IIR7_OUTLEN 0x310BC05C
	set data [memread32_phys $IIR7_OUTLEN]
	puts [format "IIR7_OUTLEN:		%08X" $data]

	set IIR7_OUTBASE 0x310BC060
	set data [memread32_phys $IIR7_OUTBASE]
	puts [format "IIR7_OUTBASE:		%08X" $data]

	set IIR7_COEFIDX 0x310BC064
	set data [memread32_phys $IIR7_COEFIDX]
	puts [format "IIR7_COEFIDX:		%08X" $data]

	set IIR7_COEFMOD 0x310BC068
	set data [memread32_phys $IIR7_COEFMOD]
	puts [format "IIR7_COEFMOD:		%08X" $data]

	set IIR7_COEFLEN 0x310BC06C
	set data [memread32_phys $IIR7_COEFLEN]
	puts [format "IIR7_COEFLEN:		%08X" $data]

	set IIR7_CHNPTR 0x310BC070
	set data [memread32_phys $IIR7_CHNPTR]
	puts [format "IIR7_CHNPTR:		%08X" $data]

	set IIR7_SCTL1 0x310BC074
	set data [memread32_phys $IIR7_SCTL1]
	puts [format "IIR7_SCTL1:		%08X" $data]

	set IIR7_SCTL2 0x310BC078
	set data [memread32_phys $IIR7_SCTL2]
	puts [format "IIR7_SCTL2:		%08X" $data]

	set IIR7_SGCTL 0x310BC07C
	set data [memread32_phys $IIR7_SGCTL]
	puts [format "IIR7_SGCTL:		%08X" $data]

}

proc show_FIR1 {} {
	set FIR1_CTL1 0x310BD000
	set data [memread32_phys $FIR1_CTL1]
	puts [format "FIR1_CTL1:		%08X" $data]

	set FIR1_DMASTAT 0x310BD004
	set data [memread32_phys $FIR1_DMASTAT]
	puts [format "FIR1_DMASTAT:		%08X" $data]

	set FIR1_MACSTAT 0x310BD008
	set data [memread32_phys $FIR1_MACSTAT]
	puts [format "FIR1_MACSTAT:		%08X" $data]

	set FIR1_DBG_CTL 0x310BD010
	set data [memread32_phys $FIR1_DBG_CTL]
	puts [format "FIR1_DBG_CTL:		%08X" $data]

	set FIR1_DBG_ADDR 0x310BD014
	set data [memread32_phys $FIR1_DBG_ADDR]
	puts [format "FIR1_DBG_ADDR:		%08X" $data]

	set FIR1_DBG_WRDAT 0x310BD018
	set data [memread32_phys $FIR1_DBG_WRDAT]
	puts [format "FIR1_DBG_WRDAT:		%08X" $data]

	set FIR1_DBG_RDDAT 0x310BD01C
	set data [memread32_phys $FIR1_DBG_RDDAT]
	puts [format "FIR1_DBG_RDDAT:		%08X" $data]

	set FIR1_CTL2 0x310BD040
	set data [memread32_phys $FIR1_CTL2]
	puts [format "FIR1_CTL2:		%08X" $data]

	set FIR1_INIDX 0x310BD044
	set data [memread32_phys $FIR1_INIDX]
	puts [format "FIR1_INIDX:		%08X" $data]

	set FIR1_INMOD 0x310BD048
	set data [memread32_phys $FIR1_INMOD]
	puts [format "FIR1_INMOD:		%08X" $data]

	set FIR1_INCNT 0x310BD04C
	set data [memread32_phys $FIR1_INCNT]
	puts [format "FIR1_INCNT:		%08X" $data]

	set FIR1_INBASE 0x310BD050
	set data [memread32_phys $FIR1_INBASE]
	puts [format "FIR1_INBASE:		%08X" $data]

	set FIR1_OUTIDX 0x310BD054
	set data [memread32_phys $FIR1_OUTIDX]
	puts [format "FIR1_OUTIDX:		%08X" $data]

	set FIR1_OUTMOD 0x310BD058
	set data [memread32_phys $FIR1_OUTMOD]
	puts [format "FIR1_OUTMOD:		%08X" $data]

	set FIR1_OUTCNT 0x310BD05C
	set data [memread32_phys $FIR1_OUTCNT]
	puts [format "FIR1_OUTCNT:		%08X" $data]

	set FIR1_OUTBASE 0x310BD060
	set data [memread32_phys $FIR1_OUTBASE]
	puts [format "FIR1_OUTBASE:		%08X" $data]

	set FIR1_COEFIDX 0x310BD064
	set data [memread32_phys $FIR1_COEFIDX]
	puts [format "FIR1_COEFIDX:		%08X" $data]

	set FIR1_COEFMOD 0x310BD068
	set data [memread32_phys $FIR1_COEFMOD]
	puts [format "FIR1_COEFMOD:		%08X" $data]

	set FIR1_COEFCNT 0x310BD06C
	set data [memread32_phys $FIR1_COEFCNT]
	puts [format "FIR1_COEFCNT:		%08X" $data]

	set FIR1_CHNPTR 0x310BD070
	set data [memread32_phys $FIR1_CHNPTR]
	puts [format "FIR1_CHNPTR:		%08X" $data]

	set FIR1_SCTL1 0x310BD074
	set data [memread32_phys $FIR1_SCTL1]
	puts [format "FIR1_SCTL1:		%08X" $data]

	set FIR1_SCTL2 0x310BD078
	set data [memread32_phys $FIR1_SCTL2]
	puts [format "FIR1_SCTL2:		%08X" $data]

	set FIR1_SGCTL 0x310BD07C
	set data [memread32_phys $FIR1_SGCTL]
	puts [format "FIR1_SGCTL:		%08X" $data]

}

proc show_IIR0 {} {
	set IIR0_CTL1 0x310C4000
	set data [memread32_phys $IIR0_CTL1]
	puts [format "IIR0_CTL1:		%08X" $data]

	set IIR0_DMASTAT 0x310C4004
	set data [memread32_phys $IIR0_DMASTAT]
	puts [format "IIR0_DMASTAT:		%08X" $data]

	set IIR0_MACSTAT 0x310C4008
	set data [memread32_phys $IIR0_MACSTAT]
	puts [format "IIR0_MACSTAT:		%08X" $data]

	set IIR0_DBG_CTL 0x310C400C
	set data [memread32_phys $IIR0_DBG_CTL]
	puts [format "IIR0_DBG_CTL:		%08X" $data]

	set IIR0_DBG_ADDR 0x310C4010
	set data [memread32_phys $IIR0_DBG_ADDR]
	puts [format "IIR0_DBG_ADDR:		%08X" $data]

	set IIR0_DBG_WRDAT_LO 0x310C4014
	set data [memread32_phys $IIR0_DBG_WRDAT_LO]
	puts [format "IIR0_DBG_WRDAT_LO:		%08X" $data]

	set IIR0_DBG_WRDAT_HI 0x310C4018
	set data [memread32_phys $IIR0_DBG_WRDAT_HI]
	puts [format "IIR0_DBG_WRDAT_HI:		%08X" $data]

	set IIR0_DBG_RDDAT_LO 0x310C401C
	set data [memread32_phys $IIR0_DBG_RDDAT_LO]
	puts [format "IIR0_DBG_RDDAT_LO:		%08X" $data]

	set IIR0_DBG_RDDAT_HI 0x310C4020
	set data [memread32_phys $IIR0_DBG_RDDAT_HI]
	puts [format "IIR0_DBG_RDDAT_HI:		%08X" $data]

	set IIR0_CTL2 0x310C4040
	set data [memread32_phys $IIR0_CTL2]
	puts [format "IIR0_CTL2:		%08X" $data]

	set IIR0_INIDX 0x310C4044
	set data [memread32_phys $IIR0_INIDX]
	puts [format "IIR0_INIDX:		%08X" $data]

	set IIR0_INMOD 0x310C4048
	set data [memread32_phys $IIR0_INMOD]
	puts [format "IIR0_INMOD:		%08X" $data]

	set IIR0_INLEN 0x310C404C
	set data [memread32_phys $IIR0_INLEN]
	puts [format "IIR0_INLEN:		%08X" $data]

	set IIR0_INBASE 0x310C4050
	set data [memread32_phys $IIR0_INBASE]
	puts [format "IIR0_INBASE:		%08X" $data]

	set IIR0_OUTIDX 0x310C4054
	set data [memread32_phys $IIR0_OUTIDX]
	puts [format "IIR0_OUTIDX:		%08X" $data]

	set IIR0_OUTMOD 0x310C4058
	set data [memread32_phys $IIR0_OUTMOD]
	puts [format "IIR0_OUTMOD:		%08X" $data]

	set IIR0_OUTLEN 0x310C405C
	set data [memread32_phys $IIR0_OUTLEN]
	puts [format "IIR0_OUTLEN:		%08X" $data]

	set IIR0_OUTBASE 0x310C4060
	set data [memread32_phys $IIR0_OUTBASE]
	puts [format "IIR0_OUTBASE:		%08X" $data]

	set IIR0_COEFIDX 0x310C4064
	set data [memread32_phys $IIR0_COEFIDX]
	puts [format "IIR0_COEFIDX:		%08X" $data]

	set IIR0_COEFMOD 0x310C4068
	set data [memread32_phys $IIR0_COEFMOD]
	puts [format "IIR0_COEFMOD:		%08X" $data]

	set IIR0_COEFLEN 0x310C406C
	set data [memread32_phys $IIR0_COEFLEN]
	puts [format "IIR0_COEFLEN:		%08X" $data]

	set IIR0_CHNPTR 0x310C4070
	set data [memread32_phys $IIR0_CHNPTR]
	puts [format "IIR0_CHNPTR:		%08X" $data]

	set IIR0_SCTL1 0x310C4074
	set data [memread32_phys $IIR0_SCTL1]
	puts [format "IIR0_SCTL1:		%08X" $data]

	set IIR0_SCTL2 0x310C4078
	set data [memread32_phys $IIR0_SCTL2]
	puts [format "IIR0_SCTL2:		%08X" $data]

	set IIR0_SGCTL 0x310C407C
	set data [memread32_phys $IIR0_SGCTL]
	puts [format "IIR0_SGCTL:		%08X" $data]

}

proc show_IIR1 {} {
	set IIR1_CTL1 0x310C0000
	set data [memread32_phys $IIR1_CTL1]
	puts [format "IIR1_CTL1:		%08X" $data]

	set IIR1_DMASTAT 0x310C0004
	set data [memread32_phys $IIR1_DMASTAT]
	puts [format "IIR1_DMASTAT:		%08X" $data]

	set IIR1_MACSTAT 0x310C0008
	set data [memread32_phys $IIR1_MACSTAT]
	puts [format "IIR1_MACSTAT:		%08X" $data]

	set IIR1_DBG_CTL 0x310C000C
	set data [memread32_phys $IIR1_DBG_CTL]
	puts [format "IIR1_DBG_CTL:		%08X" $data]

	set IIR1_DBG_ADDR 0x310C0010
	set data [memread32_phys $IIR1_DBG_ADDR]
	puts [format "IIR1_DBG_ADDR:		%08X" $data]

	set IIR1_DBG_WRDAT_LO 0x310C0014
	set data [memread32_phys $IIR1_DBG_WRDAT_LO]
	puts [format "IIR1_DBG_WRDAT_LO:		%08X" $data]

	set IIR1_DBG_WRDAT_HI 0x310C0018
	set data [memread32_phys $IIR1_DBG_WRDAT_HI]
	puts [format "IIR1_DBG_WRDAT_HI:		%08X" $data]

	set IIR1_DBG_RDDAT_LO 0x310C001C
	set data [memread32_phys $IIR1_DBG_RDDAT_LO]
	puts [format "IIR1_DBG_RDDAT_LO:		%08X" $data]

	set IIR1_DBG_RDDAT_HI 0x310C0020
	set data [memread32_phys $IIR1_DBG_RDDAT_HI]
	puts [format "IIR1_DBG_RDDAT_HI:		%08X" $data]

	set IIR1_CTL2 0x310C0040
	set data [memread32_phys $IIR1_CTL2]
	puts [format "IIR1_CTL2:		%08X" $data]

	set IIR1_INIDX 0x310C0044
	set data [memread32_phys $IIR1_INIDX]
	puts [format "IIR1_INIDX:		%08X" $data]

	set IIR1_INMOD 0x310C0048
	set data [memread32_phys $IIR1_INMOD]
	puts [format "IIR1_INMOD:		%08X" $data]

	set IIR1_INLEN 0x310C004C
	set data [memread32_phys $IIR1_INLEN]
	puts [format "IIR1_INLEN:		%08X" $data]

	set IIR1_INBASE 0x310C0050
	set data [memread32_phys $IIR1_INBASE]
	puts [format "IIR1_INBASE:		%08X" $data]

	set IIR1_OUTIDX 0x310C0054
	set data [memread32_phys $IIR1_OUTIDX]
	puts [format "IIR1_OUTIDX:		%08X" $data]

	set IIR1_OUTMOD 0x310C0058
	set data [memread32_phys $IIR1_OUTMOD]
	puts [format "IIR1_OUTMOD:		%08X" $data]

	set IIR1_OUTLEN 0x310C005C
	set data [memread32_phys $IIR1_OUTLEN]
	puts [format "IIR1_OUTLEN:		%08X" $data]

	set IIR1_OUTBASE 0x310C0060
	set data [memread32_phys $IIR1_OUTBASE]
	puts [format "IIR1_OUTBASE:		%08X" $data]

	set IIR1_COEFIDX 0x310C0064
	set data [memread32_phys $IIR1_COEFIDX]
	puts [format "IIR1_COEFIDX:		%08X" $data]

	set IIR1_COEFMOD 0x310C0068
	set data [memread32_phys $IIR1_COEFMOD]
	puts [format "IIR1_COEFMOD:		%08X" $data]

	set IIR1_COEFLEN 0x310C006C
	set data [memread32_phys $IIR1_COEFLEN]
	puts [format "IIR1_COEFLEN:		%08X" $data]

	set IIR1_CHNPTR 0x310C0070
	set data [memread32_phys $IIR1_CHNPTR]
	puts [format "IIR1_CHNPTR:		%08X" $data]

	set IIR1_SCTL1 0x310C0074
	set data [memread32_phys $IIR1_SCTL1]
	puts [format "IIR1_SCTL1:		%08X" $data]

	set IIR1_SCTL2 0x310C0078
	set data [memread32_phys $IIR1_SCTL2]
	puts [format "IIR1_SCTL2:		%08X" $data]

	set IIR1_SGCTL 0x310C007C
	set data [memread32_phys $IIR1_SGCTL]
	puts [format "IIR1_SGCTL:		%08X" $data]

}

proc show_IIR2 {} {
	set IIR2_CTL1 0x310C1000
	set data [memread32_phys $IIR2_CTL1]
	puts [format "IIR2_CTL1:		%08X" $data]

	set IIR2_DMASTAT 0x310C1004
	set data [memread32_phys $IIR2_DMASTAT]
	puts [format "IIR2_DMASTAT:		%08X" $data]

	set IIR2_MACSTAT 0x310C1008
	set data [memread32_phys $IIR2_MACSTAT]
	puts [format "IIR2_MACSTAT:		%08X" $data]

	set IIR2_DBG_CTL 0x310C100C
	set data [memread32_phys $IIR2_DBG_CTL]
	puts [format "IIR2_DBG_CTL:		%08X" $data]

	set IIR2_DBG_ADDR 0x310C1010
	set data [memread32_phys $IIR2_DBG_ADDR]
	puts [format "IIR2_DBG_ADDR:		%08X" $data]

	set IIR2_DBG_WRDAT_LO 0x310C1014
	set data [memread32_phys $IIR2_DBG_WRDAT_LO]
	puts [format "IIR2_DBG_WRDAT_LO:		%08X" $data]

	set IIR2_DBG_WRDAT_HI 0x310C1018
	set data [memread32_phys $IIR2_DBG_WRDAT_HI]
	puts [format "IIR2_DBG_WRDAT_HI:		%08X" $data]

	set IIR2_DBG_RDDAT_LO 0x310C101C
	set data [memread32_phys $IIR2_DBG_RDDAT_LO]
	puts [format "IIR2_DBG_RDDAT_LO:		%08X" $data]

	set IIR2_DBG_RDDAT_HI 0x310C1020
	set data [memread32_phys $IIR2_DBG_RDDAT_HI]
	puts [format "IIR2_DBG_RDDAT_HI:		%08X" $data]

	set IIR2_CTL2 0x310C1040
	set data [memread32_phys $IIR2_CTL2]
	puts [format "IIR2_CTL2:		%08X" $data]

	set IIR2_INIDX 0x310C1044
	set data [memread32_phys $IIR2_INIDX]
	puts [format "IIR2_INIDX:		%08X" $data]

	set IIR2_INMOD 0x310C1048
	set data [memread32_phys $IIR2_INMOD]
	puts [format "IIR2_INMOD:		%08X" $data]

	set IIR2_INLEN 0x310C104C
	set data [memread32_phys $IIR2_INLEN]
	puts [format "IIR2_INLEN:		%08X" $data]

	set IIR2_INBASE 0x310C1050
	set data [memread32_phys $IIR2_INBASE]
	puts [format "IIR2_INBASE:		%08X" $data]

	set IIR2_OUTIDX 0x310C1054
	set data [memread32_phys $IIR2_OUTIDX]
	puts [format "IIR2_OUTIDX:		%08X" $data]

	set IIR2_OUTMOD 0x310C1058
	set data [memread32_phys $IIR2_OUTMOD]
	puts [format "IIR2_OUTMOD:		%08X" $data]

	set IIR2_OUTLEN 0x310C105C
	set data [memread32_phys $IIR2_OUTLEN]
	puts [format "IIR2_OUTLEN:		%08X" $data]

	set IIR2_OUTBASE 0x310C1060
	set data [memread32_phys $IIR2_OUTBASE]
	puts [format "IIR2_OUTBASE:		%08X" $data]

	set IIR2_COEFIDX 0x310C1064
	set data [memread32_phys $IIR2_COEFIDX]
	puts [format "IIR2_COEFIDX:		%08X" $data]

	set IIR2_COEFMOD 0x310C1068
	set data [memread32_phys $IIR2_COEFMOD]
	puts [format "IIR2_COEFMOD:		%08X" $data]

	set IIR2_COEFLEN 0x310C106C
	set data [memread32_phys $IIR2_COEFLEN]
	puts [format "IIR2_COEFLEN:		%08X" $data]

	set IIR2_CHNPTR 0x310C1070
	set data [memread32_phys $IIR2_CHNPTR]
	puts [format "IIR2_CHNPTR:		%08X" $data]

	set IIR2_SCTL1 0x310C1074
	set data [memread32_phys $IIR2_SCTL1]
	puts [format "IIR2_SCTL1:		%08X" $data]

	set IIR2_SCTL2 0x310C1078
	set data [memread32_phys $IIR2_SCTL2]
	puts [format "IIR2_SCTL2:		%08X" $data]

	set IIR2_SGCTL 0x310C107C
	set data [memread32_phys $IIR2_SGCTL]
	puts [format "IIR2_SGCTL:		%08X" $data]

}

proc show_IIR3 {} {
	set IIR3_CTL1 0x310C2000
	set data [memread32_phys $IIR3_CTL1]
	puts [format "IIR3_CTL1:		%08X" $data]

	set IIR3_DMASTAT 0x310C2004
	set data [memread32_phys $IIR3_DMASTAT]
	puts [format "IIR3_DMASTAT:		%08X" $data]

	set IIR3_MACSTAT 0x310C2008
	set data [memread32_phys $IIR3_MACSTAT]
	puts [format "IIR3_MACSTAT:		%08X" $data]

	set IIR3_DBG_CTL 0x310C200C
	set data [memread32_phys $IIR3_DBG_CTL]
	puts [format "IIR3_DBG_CTL:		%08X" $data]

	set IIR3_DBG_ADDR 0x310C2010
	set data [memread32_phys $IIR3_DBG_ADDR]
	puts [format "IIR3_DBG_ADDR:		%08X" $data]

	set IIR3_DBG_WRDAT_LO 0x310C2014
	set data [memread32_phys $IIR3_DBG_WRDAT_LO]
	puts [format "IIR3_DBG_WRDAT_LO:		%08X" $data]

	set IIR3_DBG_WRDAT_HI 0x310C2018
	set data [memread32_phys $IIR3_DBG_WRDAT_HI]
	puts [format "IIR3_DBG_WRDAT_HI:		%08X" $data]

	set IIR3_DBG_RDDAT_LO 0x310C201C
	set data [memread32_phys $IIR3_DBG_RDDAT_LO]
	puts [format "IIR3_DBG_RDDAT_LO:		%08X" $data]

	set IIR3_DBG_RDDAT_HI 0x310C2020
	set data [memread32_phys $IIR3_DBG_RDDAT_HI]
	puts [format "IIR3_DBG_RDDAT_HI:		%08X" $data]

	set IIR3_CTL2 0x310C2040
	set data [memread32_phys $IIR3_CTL2]
	puts [format "IIR3_CTL2:		%08X" $data]

	set IIR3_INIDX 0x310C2044
	set data [memread32_phys $IIR3_INIDX]
	puts [format "IIR3_INIDX:		%08X" $data]

	set IIR3_INMOD 0x310C2048
	set data [memread32_phys $IIR3_INMOD]
	puts [format "IIR3_INMOD:		%08X" $data]

	set IIR3_INLEN 0x310C204C
	set data [memread32_phys $IIR3_INLEN]
	puts [format "IIR3_INLEN:		%08X" $data]

	set IIR3_INBASE 0x310C2050
	set data [memread32_phys $IIR3_INBASE]
	puts [format "IIR3_INBASE:		%08X" $data]

	set IIR3_OUTIDX 0x310C2054
	set data [memread32_phys $IIR3_OUTIDX]
	puts [format "IIR3_OUTIDX:		%08X" $data]

	set IIR3_OUTMOD 0x310C2058
	set data [memread32_phys $IIR3_OUTMOD]
	puts [format "IIR3_OUTMOD:		%08X" $data]

	set IIR3_OUTLEN 0x310C205C
	set data [memread32_phys $IIR3_OUTLEN]
	puts [format "IIR3_OUTLEN:		%08X" $data]

	set IIR3_OUTBASE 0x310C2060
	set data [memread32_phys $IIR3_OUTBASE]
	puts [format "IIR3_OUTBASE:		%08X" $data]

	set IIR3_COEFIDX 0x310C2064
	set data [memread32_phys $IIR3_COEFIDX]
	puts [format "IIR3_COEFIDX:		%08X" $data]

	set IIR3_COEFMOD 0x310C2068
	set data [memread32_phys $IIR3_COEFMOD]
	puts [format "IIR3_COEFMOD:		%08X" $data]

	set IIR3_COEFLEN 0x310C206C
	set data [memread32_phys $IIR3_COEFLEN]
	puts [format "IIR3_COEFLEN:		%08X" $data]

	set IIR3_CHNPTR 0x310C2070
	set data [memread32_phys $IIR3_CHNPTR]
	puts [format "IIR3_CHNPTR:		%08X" $data]

	set IIR3_SCTL1 0x310C2074
	set data [memread32_phys $IIR3_SCTL1]
	puts [format "IIR3_SCTL1:		%08X" $data]

	set IIR3_SCTL2 0x310C2078
	set data [memread32_phys $IIR3_SCTL2]
	puts [format "IIR3_SCTL2:		%08X" $data]

	set IIR3_SGCTL 0x310C207C
	set data [memread32_phys $IIR3_SGCTL]
	puts [format "IIR3_SGCTL:		%08X" $data]

}

proc show_FIR0 {} {
	set FIR0_CTL1 0x310C3000
	set data [memread32_phys $FIR0_CTL1]
	puts [format "FIR0_CTL1:		%08X" $data]

	set FIR0_DMASTAT 0x310C3004
	set data [memread32_phys $FIR0_DMASTAT]
	puts [format "FIR0_DMASTAT:		%08X" $data]

	set FIR0_MACSTAT 0x310C3008
	set data [memread32_phys $FIR0_MACSTAT]
	puts [format "FIR0_MACSTAT:		%08X" $data]

	set FIR0_DBG_CTL 0x310C3010
	set data [memread32_phys $FIR0_DBG_CTL]
	puts [format "FIR0_DBG_CTL:		%08X" $data]

	set FIR0_DBG_ADDR 0x310C3014
	set data [memread32_phys $FIR0_DBG_ADDR]
	puts [format "FIR0_DBG_ADDR:		%08X" $data]

	set FIR0_DBG_WRDAT 0x310C3018
	set data [memread32_phys $FIR0_DBG_WRDAT]
	puts [format "FIR0_DBG_WRDAT:		%08X" $data]

	set FIR0_DBG_RDDAT 0x310C301C
	set data [memread32_phys $FIR0_DBG_RDDAT]
	puts [format "FIR0_DBG_RDDAT:		%08X" $data]

	set FIR0_CTL2 0x310C3040
	set data [memread32_phys $FIR0_CTL2]
	puts [format "FIR0_CTL2:		%08X" $data]

	set FIR0_INIDX 0x310C3044
	set data [memread32_phys $FIR0_INIDX]
	puts [format "FIR0_INIDX:		%08X" $data]

	set FIR0_INMOD 0x310C3048
	set data [memread32_phys $FIR0_INMOD]
	puts [format "FIR0_INMOD:		%08X" $data]

	set FIR0_INCNT 0x310C304C
	set data [memread32_phys $FIR0_INCNT]
	puts [format "FIR0_INCNT:		%08X" $data]

	set FIR0_INBASE 0x310C3050
	set data [memread32_phys $FIR0_INBASE]
	puts [format "FIR0_INBASE:		%08X" $data]

	set FIR0_OUTIDX 0x310C3054
	set data [memread32_phys $FIR0_OUTIDX]
	puts [format "FIR0_OUTIDX:		%08X" $data]

	set FIR0_OUTMOD 0x310C3058
	set data [memread32_phys $FIR0_OUTMOD]
	puts [format "FIR0_OUTMOD:		%08X" $data]

	set FIR0_OUTCNT 0x310C305C
	set data [memread32_phys $FIR0_OUTCNT]
	puts [format "FIR0_OUTCNT:		%08X" $data]

	set FIR0_OUTBASE 0x310C3060
	set data [memread32_phys $FIR0_OUTBASE]
	puts [format "FIR0_OUTBASE:		%08X" $data]

	set FIR0_COEFIDX 0x310C3064
	set data [memread32_phys $FIR0_COEFIDX]
	puts [format "FIR0_COEFIDX:		%08X" $data]

	set FIR0_COEFMOD 0x310C3068
	set data [memread32_phys $FIR0_COEFMOD]
	puts [format "FIR0_COEFMOD:		%08X" $data]

	set FIR0_COEFCNT 0x310C306C
	set data [memread32_phys $FIR0_COEFCNT]
	puts [format "FIR0_COEFCNT:		%08X" $data]

	set FIR0_CHNPTR 0x310C3070
	set data [memread32_phys $FIR0_CHNPTR]
	puts [format "FIR0_CHNPTR:		%08X" $data]

	set FIR0_SCTL1 0x310C3074
	set data [memread32_phys $FIR0_SCTL1]
	puts [format "FIR0_SCTL1:		%08X" $data]

	set FIR0_SCTL2 0x310C3078
	set data [memread32_phys $FIR0_SCTL2]
	puts [format "FIR0_SCTL2:		%08X" $data]

	set FIR0_SGCTL 0x310C307C
	set data [memread32_phys $FIR0_SGCTL]
	puts [format "FIR0_SGCTL:		%08X" $data]

}

proc show_USBC0 {} {
	set USBC0_OTG_CTL 0x310C5000
	set data [memread32_phys $USBC0_OTG_CTL]
	puts [format "USBC0_OTG_CTL:		%08X" $data]

	set USBC0_OTG_IRQ 0x310C5004
	set data [memread32_phys $USBC0_OTG_IRQ]
	puts [format "USBC0_OTG_IRQ:		%08X" $data]

	set USBC0_AHB_CFG 0x310C5008
	set data [memread32_phys $USBC0_AHB_CFG]
	puts [format "USBC0_AHB_CFG:		%08X" $data]

	set USBC0_CFG 0x310C500C
	set data [memread32_phys $USBC0_CFG]
	puts [format "USBC0_CFG:		%08X" $data]

	set USBC0_RST_CTL 0x310C5010
	set data [memread32_phys $USBC0_RST_CTL]
	puts [format "USBC0_RST_CTL:		%08X" $data]

	set USBC0_ISTAT 0x310C5014
	set data [memread32_phys $USBC0_ISTAT]
	puts [format "USBC0_ISTAT:		%08X" $data]

	set USBC0_IMSK 0x310C5018
	set data [memread32_phys $USBC0_IMSK]
	puts [format "USBC0_IMSK:		%08X" $data]

	set USBC0_RXDBG_STAT 0x310C501C
	set data [memread32_phys $USBC0_RXDBG_STAT]
	puts [format "USBC0_RXDBG_STAT:		%08X" $data]

	set USBC0_RXDATA_STAT 0x310C5020
	set data [memread32_phys $USBC0_RXDATA_STAT]
	puts [format "USBC0_RXDATA_STAT:		%08X" $data]

	set USBC0_RXFIFOSZ 0x310C5024
	set data [memread32_phys $USBC0_RXFIFOSZ]
	puts [format "USBC0_RXFIFOSZ:		%08X" $data]

	set USBC0_TXFIFOSZ_NP 0x310C5028
	set data [memread32_phys $USBC0_TXFIFOSZ_NP]
	puts [format "USBC0_TXFIFOSZ_NP:		%08X" $data]

	set USBC0_TXFIFO_STAT_NP 0x310C502C
	set data [memread32_phys $USBC0_TXFIFO_STAT_NP]
	puts [format "USBC0_TXFIFO_STAT_NP:		%08X" $data]

	set USBC0_PHYIF_CTL 0x310C5034
	set data [memread32_phys $USBC0_PHYIF_CTL]
	puts [format "USBC0_PHYIF_CTL:		%08X" $data]

	set USBC0_MODID 0x310C5040
	set data [memread32_phys $USBC0_MODID]
	puts [format "USBC0_MODID:		%08X" $data]

	set USBC0_HWCFG1 0x310C5044
	set data [memread32_phys $USBC0_HWCFG1]
	puts [format "USBC0_HWCFG1:		%08X" $data]

	set USBC0_HWCFG2 0x310C5048
	set data [memread32_phys $USBC0_HWCFG2]
	puts [format "USBC0_HWCFG2:		%08X" $data]

	set USBC0_HWCFG3 0x310C504C
	set data [memread32_phys $USBC0_HWCFG3]
	puts [format "USBC0_HWCFG3:		%08X" $data]

	set USBC0_HWCFG4 0x310C5050
	set data [memread32_phys $USBC0_HWCFG4]
	puts [format "USBC0_HWCFG4:		%08X" $data]

	set USBC0_DFIFO_CFG 0x310C505C
	set data [memread32_phys $USBC0_DFIFO_CFG]
	puts [format "USBC0_DFIFO_CFG:		%08X" $data]

	set USBC0_TXFIFOSZ_PER_H 0x310C5100
	set data [memread32_phys $USBC0_TXFIFOSZ_PER_H]
	puts [format "USBC0_TXFIFOSZ_PER_H:		%08X" $data]

	set USBC0_TXFIFOSZ1_IEP_D 0x310C5104
	set data [memread32_phys $USBC0_TXFIFOSZ1_IEP_D]
	puts [format "USBC0_TXFIFOSZ1_IEP_D:		%08X" $data]

	set USBC0_TXFIFOSZ2_IEP_D 0x310C5108
	set data [memread32_phys $USBC0_TXFIFOSZ2_IEP_D]
	puts [format "USBC0_TXFIFOSZ2_IEP_D:		%08X" $data]

	set USBC0_TXFIFOSZ3_IEP_D 0x310C510C
	set data [memread32_phys $USBC0_TXFIFOSZ3_IEP_D]
	puts [format "USBC0_TXFIFOSZ3_IEP_D:		%08X" $data]

	set USBC0_CFG_H 0x310C5400
	set data [memread32_phys $USBC0_CFG_H]
	puts [format "USBC0_CFG_H:		%08X" $data]

	set USBC0_FIR_H 0x310C5404
	set data [memread32_phys $USBC0_FIR_H]
	puts [format "USBC0_FIR_H:		%08X" $data]

	set USBC0_FNUM_H 0x310C5408
	set data [memread32_phys $USBC0_FNUM_H]
	puts [format "USBC0_FNUM_H:		%08X" $data]

	set USBC0_ISTAT_H 0x310C5414
	set data [memread32_phys $USBC0_ISTAT_H]
	puts [format "USBC0_ISTAT_H:		%08X" $data]

	set USBC0_IMSK_H 0x310C5418
	set data [memread32_phys $USBC0_IMSK_H]
	puts [format "USBC0_IMSK_H:		%08X" $data]

	set USBC0_FL_BADDR_H 0x310C541C
	set data [memread32_phys $USBC0_FL_BADDR_H]
	puts [format "USBC0_FL_BADDR_H:		%08X" $data]

	set USBC0_PORT_CTL_H 0x310C5440
	set data [memread32_phys $USBC0_PORT_CTL_H]
	puts [format "USBC0_PORT_CTL_H:		%08X" $data]

	set USBC0_CFG_D 0x310C5800
	set data [memread32_phys $USBC0_CFG_D]
	puts [format "USBC0_CFG_D:		%08X" $data]

	set USBC0_CTL_D 0x310C5804
	set data [memread32_phys $USBC0_CTL_D]
	puts [format "USBC0_CTL_D:		%08X" $data]

	set USBC0_STAT_D 0x310C5808
	set data [memread32_phys $USBC0_STAT_D]
	puts [format "USBC0_STAT_D:		%08X" $data]

	set USBC0_IMASK_IEP_D 0x310C5810
	set data [memread32_phys $USBC0_IMASK_IEP_D]
	puts [format "USBC0_IMASK_IEP_D:		%08X" $data]

	set USBC0_IMASK_OEP_D 0x310C5814
	set data [memread32_phys $USBC0_IMASK_OEP_D]
	puts [format "USBC0_IMASK_OEP_D:		%08X" $data]

	set USBC0_ISTAT_D 0x310C5818
	set data [memread32_phys $USBC0_ISTAT_D]
	puts [format "USBC0_ISTAT_D:		%08X" $data]

	set USBC0_IMSK_D 0x310C581C
	set data [memread32_phys $USBC0_IMSK_D]
	puts [format "USBC0_IMSK_D:		%08X" $data]

	set USBC0_VBUSDIS_D 0x310C5828
	set data [memread32_phys $USBC0_VBUSDIS_D]
	puts [format "USBC0_VBUSDIS_D:		%08X" $data]

	set USBC0_VBUSPULSE_D 0x310C582C
	set data [memread32_phys $USBC0_VBUSPULSE_D]
	puts [format "USBC0_VBUSPULSE_D:		%08X" $data]

	set USBC0_THR_CTL_D 0x310C5830
	set data [memread32_phys $USBC0_THR_CTL_D]
	puts [format "USBC0_THR_CTL_D:		%08X" $data]

	set USBC0_IMSK_IEP_FEMPT_D 0x310C5834
	set data [memread32_phys $USBC0_IMSK_IEP_FEMPT_D]
	puts [format "USBC0_IMSK_IEP_FEMPT_D:		%08X" $data]

	set USBC0_CTL_IEP0_D 0x310C5900
	set data [memread32_phys $USBC0_CTL_IEP0_D]
	puts [format "USBC0_CTL_IEP0_D:		%08X" $data]

	set USBC0_ISTAT_IEP0_D 0x310C5908
	set data [memread32_phys $USBC0_ISTAT_IEP0_D]
	puts [format "USBC0_ISTAT_IEP0_D:		%08X" $data]

	set USBC0_TSIZ_IEP0_D 0x310C5910
	set data [memread32_phys $USBC0_TSIZ_IEP0_D]
	puts [format "USBC0_TSIZ_IEP0_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP0_D 0x310C5914
	set data [memread32_phys $USBC0_DMA_ADDR_IEP0_D]
	puts [format "USBC0_DMA_ADDR_IEP0_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP0_D 0x310C5918
	set data [memread32_phys $USBC0_TXFSTAT_IEP0_D]
	puts [format "USBC0_TXFSTAT_IEP0_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP0_D 0x310C591C
	set data [memread32_phys $USBC0_DMA_BADDR_IEP0_D]
	puts [format "USBC0_DMA_BADDR_IEP0_D:		%08X" $data]

	set USBC0_CTL_OEP0_D 0x310C5B00
	set data [memread32_phys $USBC0_CTL_OEP0_D]
	puts [format "USBC0_CTL_OEP0_D:		%08X" $data]

	set USBC0_ISTAT_OEP0_D 0x310C5B08
	set data [memread32_phys $USBC0_ISTAT_OEP0_D]
	puts [format "USBC0_ISTAT_OEP0_D:		%08X" $data]

	set USBC0_TSIZ_OEP0_D 0x310C5B10
	set data [memread32_phys $USBC0_TSIZ_OEP0_D]
	puts [format "USBC0_TSIZ_OEP0_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP0_D 0x310C5B14
	set data [memread32_phys $USBC0_DMA_ADDR_OEP0_D]
	puts [format "USBC0_DMA_ADDR_OEP0_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP0_D 0x310C5B1C
	set data [memread32_phys $USBC0_DMA_BADDR_OEP0_D]
	puts [format "USBC0_DMA_BADDR_OEP0_D:		%08X" $data]

	set USBC0_PWR_CTL 0x310C5E00
	set data [memread32_phys $USBC0_PWR_CTL]
	puts [format "USBC0_PWR_CTL:		%08X" $data]

	set USBC0_CHAR0_H 0x310C5500
	set data [memread32_phys $USBC0_CHAR0_H]
	puts [format "USBC0_CHAR0_H:		%08X" $data]

	set USBC0_CHAR1_H 0x310C5520
	set data [memread32_phys $USBC0_CHAR1_H]
	puts [format "USBC0_CHAR1_H:		%08X" $data]

	set USBC0_CHAR2_H 0x310C5540
	set data [memread32_phys $USBC0_CHAR2_H]
	puts [format "USBC0_CHAR2_H:		%08X" $data]

	set USBC0_CHAR3_H 0x310C5560
	set data [memread32_phys $USBC0_CHAR3_H]
	puts [format "USBC0_CHAR3_H:		%08X" $data]

	set USBC0_CHAR4_H 0x310C5580
	set data [memread32_phys $USBC0_CHAR4_H]
	puts [format "USBC0_CHAR4_H:		%08X" $data]

	set USBC0_CHAR5_H 0x310C55A0
	set data [memread32_phys $USBC0_CHAR5_H]
	puts [format "USBC0_CHAR5_H:		%08X" $data]

	set USBC0_CHAR6_H 0x310C55C0
	set data [memread32_phys $USBC0_CHAR6_H]
	puts [format "USBC0_CHAR6_H:		%08X" $data]

	set USBC0_CHAR7_H 0x310C55E0
	set data [memread32_phys $USBC0_CHAR7_H]
	puts [format "USBC0_CHAR7_H:		%08X" $data]

	set USBC0_CHAR8_H 0x310C5600
	set data [memread32_phys $USBC0_CHAR8_H]
	puts [format "USBC0_CHAR8_H:		%08X" $data]

	set USBC0_CHAR9_H 0x310C5620
	set data [memread32_phys $USBC0_CHAR9_H]
	puts [format "USBC0_CHAR9_H:		%08X" $data]

	set USBC0_CHAR10_H 0x310C5640
	set data [memread32_phys $USBC0_CHAR10_H]
	puts [format "USBC0_CHAR10_H:		%08X" $data]

	set USBC0_CHAR11_H 0x310C5660
	set data [memread32_phys $USBC0_CHAR11_H]
	puts [format "USBC0_CHAR11_H:		%08X" $data]

	set USBC0_CHAR12_H 0x310C5680
	set data [memread32_phys $USBC0_CHAR12_H]
	puts [format "USBC0_CHAR12_H:		%08X" $data]

	set USBC0_CHAR13_H 0x310C56A0
	set data [memread32_phys $USBC0_CHAR13_H]
	puts [format "USBC0_CHAR13_H:		%08X" $data]

	set USBC0_CHAR14_H 0x310C56C0
	set data [memread32_phys $USBC0_CHAR14_H]
	puts [format "USBC0_CHAR14_H:		%08X" $data]

	set USBC0_CHAR15_H 0x310C56E0
	set data [memread32_phys $USBC0_CHAR15_H]
	puts [format "USBC0_CHAR15_H:		%08X" $data]

	set USBC0_SPLT_CTL0_H 0x310C5504
	set data [memread32_phys $USBC0_SPLT_CTL0_H]
	puts [format "USBC0_SPLT_CTL0_H:		%08X" $data]

	set USBC0_SPLT_CTL1_H 0x310C5524
	set data [memread32_phys $USBC0_SPLT_CTL1_H]
	puts [format "USBC0_SPLT_CTL1_H:		%08X" $data]

	set USBC0_SPLT_CTL2_H 0x310C5544
	set data [memread32_phys $USBC0_SPLT_CTL2_H]
	puts [format "USBC0_SPLT_CTL2_H:		%08X" $data]

	set USBC0_SPLT_CTL3_H 0x310C5564
	set data [memread32_phys $USBC0_SPLT_CTL3_H]
	puts [format "USBC0_SPLT_CTL3_H:		%08X" $data]

	set USBC0_SPLT_CTL4_H 0x310C5584
	set data [memread32_phys $USBC0_SPLT_CTL4_H]
	puts [format "USBC0_SPLT_CTL4_H:		%08X" $data]

	set USBC0_SPLT_CTL5_H 0x310C55A4
	set data [memread32_phys $USBC0_SPLT_CTL5_H]
	puts [format "USBC0_SPLT_CTL5_H:		%08X" $data]

	set USBC0_SPLT_CTL6_H 0x310C55C4
	set data [memread32_phys $USBC0_SPLT_CTL6_H]
	puts [format "USBC0_SPLT_CTL6_H:		%08X" $data]

	set USBC0_SPLT_CTL7_H 0x310C55E4
	set data [memread32_phys $USBC0_SPLT_CTL7_H]
	puts [format "USBC0_SPLT_CTL7_H:		%08X" $data]

	set USBC0_SPLT_CTL8_H 0x310C5604
	set data [memread32_phys $USBC0_SPLT_CTL8_H]
	puts [format "USBC0_SPLT_CTL8_H:		%08X" $data]

	set USBC0_SPLT_CTL9_H 0x310C5624
	set data [memread32_phys $USBC0_SPLT_CTL9_H]
	puts [format "USBC0_SPLT_CTL9_H:		%08X" $data]

	set USBC0_SPLT_CTL10_H 0x310C5644
	set data [memread32_phys $USBC0_SPLT_CTL10_H]
	puts [format "USBC0_SPLT_CTL10_H:		%08X" $data]

	set USBC0_SPLT_CTL11_H 0x310C5664
	set data [memread32_phys $USBC0_SPLT_CTL11_H]
	puts [format "USBC0_SPLT_CTL11_H:		%08X" $data]

	set USBC0_SPLT_CTL12_H 0x310C5684
	set data [memread32_phys $USBC0_SPLT_CTL12_H]
	puts [format "USBC0_SPLT_CTL12_H:		%08X" $data]

	set USBC0_SPLT_CTL13_H 0x310C56A4
	set data [memread32_phys $USBC0_SPLT_CTL13_H]
	puts [format "USBC0_SPLT_CTL13_H:		%08X" $data]

	set USBC0_SPLT_CTL14_H 0x310C56C4
	set data [memread32_phys $USBC0_SPLT_CTL14_H]
	puts [format "USBC0_SPLT_CTL14_H:		%08X" $data]

	set USBC0_SPLT_CTL15_H 0x310C56E4
	set data [memread32_phys $USBC0_SPLT_CTL15_H]
	puts [format "USBC0_SPLT_CTL15_H:		%08X" $data]

	set USBC0_ISTAT0_H 0x310C5508
	set data [memread32_phys $USBC0_ISTAT0_H]
	puts [format "USBC0_ISTAT0_H:		%08X" $data]

	set USBC0_ISTAT1_H 0x310C5528
	set data [memread32_phys $USBC0_ISTAT1_H]
	puts [format "USBC0_ISTAT1_H:		%08X" $data]

	set USBC0_ISTAT2_H 0x310C5548
	set data [memread32_phys $USBC0_ISTAT2_H]
	puts [format "USBC0_ISTAT2_H:		%08X" $data]

	set USBC0_ISTAT3_H 0x310C5568
	set data [memread32_phys $USBC0_ISTAT3_H]
	puts [format "USBC0_ISTAT3_H:		%08X" $data]

	set USBC0_ISTAT4_H 0x310C5588
	set data [memread32_phys $USBC0_ISTAT4_H]
	puts [format "USBC0_ISTAT4_H:		%08X" $data]

	set USBC0_ISTAT5_H 0x310C55A8
	set data [memread32_phys $USBC0_ISTAT5_H]
	puts [format "USBC0_ISTAT5_H:		%08X" $data]

	set USBC0_ISTAT6_H 0x310C55C8
	set data [memread32_phys $USBC0_ISTAT6_H]
	puts [format "USBC0_ISTAT6_H:		%08X" $data]

	set USBC0_ISTAT7_H 0x310C55E8
	set data [memread32_phys $USBC0_ISTAT7_H]
	puts [format "USBC0_ISTAT7_H:		%08X" $data]

	set USBC0_ISTAT8_H 0x310C5608
	set data [memread32_phys $USBC0_ISTAT8_H]
	puts [format "USBC0_ISTAT8_H:		%08X" $data]

	set USBC0_ISTAT9_H 0x310C5628
	set data [memread32_phys $USBC0_ISTAT9_H]
	puts [format "USBC0_ISTAT9_H:		%08X" $data]

	set USBC0_ISTAT10_H 0x310C5648
	set data [memread32_phys $USBC0_ISTAT10_H]
	puts [format "USBC0_ISTAT10_H:		%08X" $data]

	set USBC0_ISTAT11_H 0x310C5668
	set data [memread32_phys $USBC0_ISTAT11_H]
	puts [format "USBC0_ISTAT11_H:		%08X" $data]

	set USBC0_ISTAT12_H 0x310C5688
	set data [memread32_phys $USBC0_ISTAT12_H]
	puts [format "USBC0_ISTAT12_H:		%08X" $data]

	set USBC0_ISTAT13_H 0x310C56A8
	set data [memread32_phys $USBC0_ISTAT13_H]
	puts [format "USBC0_ISTAT13_H:		%08X" $data]

	set USBC0_ISTAT14_H 0x310C56C8
	set data [memread32_phys $USBC0_ISTAT14_H]
	puts [format "USBC0_ISTAT14_H:		%08X" $data]

	set USBC0_ISTAT15_H 0x310C56E8
	set data [memread32_phys $USBC0_ISTAT15_H]
	puts [format "USBC0_ISTAT15_H:		%08X" $data]

	set USBC0_IMSK0_H 0x310C550C
	set data [memread32_phys $USBC0_IMSK0_H]
	puts [format "USBC0_IMSK0_H:		%08X" $data]

	set USBC0_IMSK1_H 0x310C552C
	set data [memread32_phys $USBC0_IMSK1_H]
	puts [format "USBC0_IMSK1_H:		%08X" $data]

	set USBC0_IMSK2_H 0x310C554C
	set data [memread32_phys $USBC0_IMSK2_H]
	puts [format "USBC0_IMSK2_H:		%08X" $data]

	set USBC0_IMSK3_H 0x310C556C
	set data [memread32_phys $USBC0_IMSK3_H]
	puts [format "USBC0_IMSK3_H:		%08X" $data]

	set USBC0_IMSK4_H 0x310C558C
	set data [memread32_phys $USBC0_IMSK4_H]
	puts [format "USBC0_IMSK4_H:		%08X" $data]

	set USBC0_IMSK5_H 0x310C55AC
	set data [memread32_phys $USBC0_IMSK5_H]
	puts [format "USBC0_IMSK5_H:		%08X" $data]

	set USBC0_IMSK6_H 0x310C55CC
	set data [memread32_phys $USBC0_IMSK6_H]
	puts [format "USBC0_IMSK6_H:		%08X" $data]

	set USBC0_IMSK7_H 0x310C55EC
	set data [memread32_phys $USBC0_IMSK7_H]
	puts [format "USBC0_IMSK7_H:		%08X" $data]

	set USBC0_IMSK8_H 0x310C560C
	set data [memread32_phys $USBC0_IMSK8_H]
	puts [format "USBC0_IMSK8_H:		%08X" $data]

	set USBC0_IMSK9_H 0x310C562C
	set data [memread32_phys $USBC0_IMSK9_H]
	puts [format "USBC0_IMSK9_H:		%08X" $data]

	set USBC0_IMSK10_H 0x310C564C
	set data [memread32_phys $USBC0_IMSK10_H]
	puts [format "USBC0_IMSK10_H:		%08X" $data]

	set USBC0_IMSK11_H 0x310C566C
	set data [memread32_phys $USBC0_IMSK11_H]
	puts [format "USBC0_IMSK11_H:		%08X" $data]

	set USBC0_IMSK12_H 0x310C568C
	set data [memread32_phys $USBC0_IMSK12_H]
	puts [format "USBC0_IMSK12_H:		%08X" $data]

	set USBC0_IMSK13_H 0x310C56AC
	set data [memread32_phys $USBC0_IMSK13_H]
	puts [format "USBC0_IMSK13_H:		%08X" $data]

	set USBC0_IMSK14_H 0x310C56CC
	set data [memread32_phys $USBC0_IMSK14_H]
	puts [format "USBC0_IMSK14_H:		%08X" $data]

	set USBC0_IMSK15_H 0x310C56EC
	set data [memread32_phys $USBC0_IMSK15_H]
	puts [format "USBC0_IMSK15_H:		%08X" $data]

	set USBC0_TSIZ0_H 0x310C5510
	set data [memread32_phys $USBC0_TSIZ0_H]
	puts [format "USBC0_TSIZ0_H:		%08X" $data]

	set USBC0_TSIZ1_H 0x310C5530
	set data [memread32_phys $USBC0_TSIZ1_H]
	puts [format "USBC0_TSIZ1_H:		%08X" $data]

	set USBC0_TSIZ2_H 0x310C5550
	set data [memread32_phys $USBC0_TSIZ2_H]
	puts [format "USBC0_TSIZ2_H:		%08X" $data]

	set USBC0_TSIZ3_H 0x310C5570
	set data [memread32_phys $USBC0_TSIZ3_H]
	puts [format "USBC0_TSIZ3_H:		%08X" $data]

	set USBC0_TSIZ4_H 0x310C5590
	set data [memread32_phys $USBC0_TSIZ4_H]
	puts [format "USBC0_TSIZ4_H:		%08X" $data]

	set USBC0_TSIZ5_H 0x310C55B0
	set data [memread32_phys $USBC0_TSIZ5_H]
	puts [format "USBC0_TSIZ5_H:		%08X" $data]

	set USBC0_TSIZ6_H 0x310C55D0
	set data [memread32_phys $USBC0_TSIZ6_H]
	puts [format "USBC0_TSIZ6_H:		%08X" $data]

	set USBC0_TSIZ7_H 0x310C55F0
	set data [memread32_phys $USBC0_TSIZ7_H]
	puts [format "USBC0_TSIZ7_H:		%08X" $data]

	set USBC0_TSIZ8_H 0x310C5610
	set data [memread32_phys $USBC0_TSIZ8_H]
	puts [format "USBC0_TSIZ8_H:		%08X" $data]

	set USBC0_TSIZ9_H 0x310C5630
	set data [memread32_phys $USBC0_TSIZ9_H]
	puts [format "USBC0_TSIZ9_H:		%08X" $data]

	set USBC0_TSIZ10_H 0x310C5650
	set data [memread32_phys $USBC0_TSIZ10_H]
	puts [format "USBC0_TSIZ10_H:		%08X" $data]

	set USBC0_TSIZ11_H 0x310C5670
	set data [memread32_phys $USBC0_TSIZ11_H]
	puts [format "USBC0_TSIZ11_H:		%08X" $data]

	set USBC0_TSIZ12_H 0x310C5690
	set data [memread32_phys $USBC0_TSIZ12_H]
	puts [format "USBC0_TSIZ12_H:		%08X" $data]

	set USBC0_TSIZ13_H 0x310C56B0
	set data [memread32_phys $USBC0_TSIZ13_H]
	puts [format "USBC0_TSIZ13_H:		%08X" $data]

	set USBC0_TSIZ14_H 0x310C56D0
	set data [memread32_phys $USBC0_TSIZ14_H]
	puts [format "USBC0_TSIZ14_H:		%08X" $data]

	set USBC0_TSIZ15_H 0x310C56F0
	set data [memread32_phys $USBC0_TSIZ15_H]
	puts [format "USBC0_TSIZ15_H:		%08X" $data]

	set USBC0_DMA_ADDR0_H 0x310C5514
	set data [memread32_phys $USBC0_DMA_ADDR0_H]
	puts [format "USBC0_DMA_ADDR0_H:		%08X" $data]

	set USBC0_DMA_ADDR1_H 0x310C5534
	set data [memread32_phys $USBC0_DMA_ADDR1_H]
	puts [format "USBC0_DMA_ADDR1_H:		%08X" $data]

	set USBC0_DMA_ADDR2_H 0x310C5554
	set data [memread32_phys $USBC0_DMA_ADDR2_H]
	puts [format "USBC0_DMA_ADDR2_H:		%08X" $data]

	set USBC0_DMA_ADDR3_H 0x310C5574
	set data [memread32_phys $USBC0_DMA_ADDR3_H]
	puts [format "USBC0_DMA_ADDR3_H:		%08X" $data]

	set USBC0_DMA_ADDR4_H 0x310C5594
	set data [memread32_phys $USBC0_DMA_ADDR4_H]
	puts [format "USBC0_DMA_ADDR4_H:		%08X" $data]

	set USBC0_DMA_ADDR5_H 0x310C55B4
	set data [memread32_phys $USBC0_DMA_ADDR5_H]
	puts [format "USBC0_DMA_ADDR5_H:		%08X" $data]

	set USBC0_DMA_ADDR6_H 0x310C55D4
	set data [memread32_phys $USBC0_DMA_ADDR6_H]
	puts [format "USBC0_DMA_ADDR6_H:		%08X" $data]

	set USBC0_DMA_ADDR7_H 0x310C55F4
	set data [memread32_phys $USBC0_DMA_ADDR7_H]
	puts [format "USBC0_DMA_ADDR7_H:		%08X" $data]

	set USBC0_DMA_ADDR8_H 0x310C5614
	set data [memread32_phys $USBC0_DMA_ADDR8_H]
	puts [format "USBC0_DMA_ADDR8_H:		%08X" $data]

	set USBC0_DMA_ADDR9_H 0x310C5634
	set data [memread32_phys $USBC0_DMA_ADDR9_H]
	puts [format "USBC0_DMA_ADDR9_H:		%08X" $data]

	set USBC0_DMA_ADDR10_H 0x310C5654
	set data [memread32_phys $USBC0_DMA_ADDR10_H]
	puts [format "USBC0_DMA_ADDR10_H:		%08X" $data]

	set USBC0_DMA_ADDR11_H 0x310C5674
	set data [memread32_phys $USBC0_DMA_ADDR11_H]
	puts [format "USBC0_DMA_ADDR11_H:		%08X" $data]

	set USBC0_DMA_ADDR12_H 0x310C5694
	set data [memread32_phys $USBC0_DMA_ADDR12_H]
	puts [format "USBC0_DMA_ADDR12_H:		%08X" $data]

	set USBC0_DMA_ADDR13_H 0x310C56B4
	set data [memread32_phys $USBC0_DMA_ADDR13_H]
	puts [format "USBC0_DMA_ADDR13_H:		%08X" $data]

	set USBC0_DMA_ADDR14_H 0x310C56D4
	set data [memread32_phys $USBC0_DMA_ADDR14_H]
	puts [format "USBC0_DMA_ADDR14_H:		%08X" $data]

	set USBC0_DMA_ADDR15_H 0x310C56F4
	set data [memread32_phys $USBC0_DMA_ADDR15_H]
	puts [format "USBC0_DMA_ADDR15_H:		%08X" $data]

	set USBC0_DMA_BADDR0_H 0x310C551C
	set data [memread32_phys $USBC0_DMA_BADDR0_H]
	puts [format "USBC0_DMA_BADDR0_H:		%08X" $data]

	set USBC0_DMA_BADDR1_H 0x310C553C
	set data [memread32_phys $USBC0_DMA_BADDR1_H]
	puts [format "USBC0_DMA_BADDR1_H:		%08X" $data]

	set USBC0_DMA_BADDR2_H 0x310C555C
	set data [memread32_phys $USBC0_DMA_BADDR2_H]
	puts [format "USBC0_DMA_BADDR2_H:		%08X" $data]

	set USBC0_DMA_BADDR3_H 0x310C557C
	set data [memread32_phys $USBC0_DMA_BADDR3_H]
	puts [format "USBC0_DMA_BADDR3_H:		%08X" $data]

	set USBC0_DMA_BADDR4_H 0x310C559C
	set data [memread32_phys $USBC0_DMA_BADDR4_H]
	puts [format "USBC0_DMA_BADDR4_H:		%08X" $data]

	set USBC0_DMA_BADDR5_H 0x310C55BC
	set data [memread32_phys $USBC0_DMA_BADDR5_H]
	puts [format "USBC0_DMA_BADDR5_H:		%08X" $data]

	set USBC0_DMA_BADDR6_H 0x310C55DC
	set data [memread32_phys $USBC0_DMA_BADDR6_H]
	puts [format "USBC0_DMA_BADDR6_H:		%08X" $data]

	set USBC0_DMA_BADDR7_H 0x310C55FC
	set data [memread32_phys $USBC0_DMA_BADDR7_H]
	puts [format "USBC0_DMA_BADDR7_H:		%08X" $data]

	set USBC0_DMA_BADDR8_H 0x310C561C
	set data [memread32_phys $USBC0_DMA_BADDR8_H]
	puts [format "USBC0_DMA_BADDR8_H:		%08X" $data]

	set USBC0_DMA_BADDR9_H 0x310C563C
	set data [memread32_phys $USBC0_DMA_BADDR9_H]
	puts [format "USBC0_DMA_BADDR9_H:		%08X" $data]

	set USBC0_DMA_BADDR10_H 0x310C565C
	set data [memread32_phys $USBC0_DMA_BADDR10_H]
	puts [format "USBC0_DMA_BADDR10_H:		%08X" $data]

	set USBC0_DMA_BADDR11_H 0x310C567C
	set data [memread32_phys $USBC0_DMA_BADDR11_H]
	puts [format "USBC0_DMA_BADDR11_H:		%08X" $data]

	set USBC0_DMA_BADDR12_H 0x310C569C
	set data [memread32_phys $USBC0_DMA_BADDR12_H]
	puts [format "USBC0_DMA_BADDR12_H:		%08X" $data]

	set USBC0_DMA_BADDR13_H 0x310C56BC
	set data [memread32_phys $USBC0_DMA_BADDR13_H]
	puts [format "USBC0_DMA_BADDR13_H:		%08X" $data]

	set USBC0_DMA_BADDR14_H 0x310C56DC
	set data [memread32_phys $USBC0_DMA_BADDR14_H]
	puts [format "USBC0_DMA_BADDR14_H:		%08X" $data]

	set USBC0_DMA_BADDR15_H 0x310C56FC
	set data [memread32_phys $USBC0_DMA_BADDR15_H]
	puts [format "USBC0_DMA_BADDR15_H:		%08X" $data]

	set USBC0_CTL_IEP1_D 0x310C5920
	set data [memread32_phys $USBC0_CTL_IEP1_D]
	puts [format "USBC0_CTL_IEP1_D:		%08X" $data]

	set USBC0_CTL_IEP2_D 0x310C5940
	set data [memread32_phys $USBC0_CTL_IEP2_D]
	puts [format "USBC0_CTL_IEP2_D:		%08X" $data]

	set USBC0_CTL_IEP3_D 0x310C5960
	set data [memread32_phys $USBC0_CTL_IEP3_D]
	puts [format "USBC0_CTL_IEP3_D:		%08X" $data]

	set USBC0_CTL_IEP4_D 0x310C5980
	set data [memread32_phys $USBC0_CTL_IEP4_D]
	puts [format "USBC0_CTL_IEP4_D:		%08X" $data]

	set USBC0_CTL_IEP5_D 0x310C59A0
	set data [memread32_phys $USBC0_CTL_IEP5_D]
	puts [format "USBC0_CTL_IEP5_D:		%08X" $data]

	set USBC0_CTL_IEP6_D 0x310C59C0
	set data [memread32_phys $USBC0_CTL_IEP6_D]
	puts [format "USBC0_CTL_IEP6_D:		%08X" $data]

	set USBC0_CTL_IEP7_D 0x310C59E0
	set data [memread32_phys $USBC0_CTL_IEP7_D]
	puts [format "USBC0_CTL_IEP7_D:		%08X" $data]

	set USBC0_CTL_IEP8_D 0x310C5A00
	set data [memread32_phys $USBC0_CTL_IEP8_D]
	puts [format "USBC0_CTL_IEP8_D:		%08X" $data]

	set USBC0_CTL_IEP9_D 0x310C5A20
	set data [memread32_phys $USBC0_CTL_IEP9_D]
	puts [format "USBC0_CTL_IEP9_D:		%08X" $data]

	set USBC0_CTL_IEP10_D 0x310C5A40
	set data [memread32_phys $USBC0_CTL_IEP10_D]
	puts [format "USBC0_CTL_IEP10_D:		%08X" $data]

	set USBC0_CTL_IEP11_D 0x310C5A60
	set data [memread32_phys $USBC0_CTL_IEP11_D]
	puts [format "USBC0_CTL_IEP11_D:		%08X" $data]

	set USBC0_ISTAT_IEP1_D 0x310C5928
	set data [memread32_phys $USBC0_ISTAT_IEP1_D]
	puts [format "USBC0_ISTAT_IEP1_D:		%08X" $data]

	set USBC0_ISTAT_IEP2_D 0x310C5948
	set data [memread32_phys $USBC0_ISTAT_IEP2_D]
	puts [format "USBC0_ISTAT_IEP2_D:		%08X" $data]

	set USBC0_ISTAT_IEP3_D 0x310C5968
	set data [memread32_phys $USBC0_ISTAT_IEP3_D]
	puts [format "USBC0_ISTAT_IEP3_D:		%08X" $data]

	set USBC0_ISTAT_IEP4_D 0x310C5988
	set data [memread32_phys $USBC0_ISTAT_IEP4_D]
	puts [format "USBC0_ISTAT_IEP4_D:		%08X" $data]

	set USBC0_ISTAT_IEP5_D 0x310C59A8
	set data [memread32_phys $USBC0_ISTAT_IEP5_D]
	puts [format "USBC0_ISTAT_IEP5_D:		%08X" $data]

	set USBC0_ISTAT_IEP6_D 0x310C59C8
	set data [memread32_phys $USBC0_ISTAT_IEP6_D]
	puts [format "USBC0_ISTAT_IEP6_D:		%08X" $data]

	set USBC0_ISTAT_IEP7_D 0x310C59E8
	set data [memread32_phys $USBC0_ISTAT_IEP7_D]
	puts [format "USBC0_ISTAT_IEP7_D:		%08X" $data]

	set USBC0_ISTAT_IEP8_D 0x310C5A08
	set data [memread32_phys $USBC0_ISTAT_IEP8_D]
	puts [format "USBC0_ISTAT_IEP8_D:		%08X" $data]

	set USBC0_ISTAT_IEP9_D 0x310C5A28
	set data [memread32_phys $USBC0_ISTAT_IEP9_D]
	puts [format "USBC0_ISTAT_IEP9_D:		%08X" $data]

	set USBC0_ISTAT_IEP10_D 0x310C5A48
	set data [memread32_phys $USBC0_ISTAT_IEP10_D]
	puts [format "USBC0_ISTAT_IEP10_D:		%08X" $data]

	set USBC0_ISTAT_IEP11_D 0x310C5A68
	set data [memread32_phys $USBC0_ISTAT_IEP11_D]
	puts [format "USBC0_ISTAT_IEP11_D:		%08X" $data]

	set USBC0_TSIZ_IEP1_D 0x310C5930
	set data [memread32_phys $USBC0_TSIZ_IEP1_D]
	puts [format "USBC0_TSIZ_IEP1_D:		%08X" $data]

	set USBC0_TSIZ_IEP2_D 0x310C5950
	set data [memread32_phys $USBC0_TSIZ_IEP2_D]
	puts [format "USBC0_TSIZ_IEP2_D:		%08X" $data]

	set USBC0_TSIZ_IEP3_D 0x310C5970
	set data [memread32_phys $USBC0_TSIZ_IEP3_D]
	puts [format "USBC0_TSIZ_IEP3_D:		%08X" $data]

	set USBC0_TSIZ_IEP4_D 0x310C5990
	set data [memread32_phys $USBC0_TSIZ_IEP4_D]
	puts [format "USBC0_TSIZ_IEP4_D:		%08X" $data]

	set USBC0_TSIZ_IEP5_D 0x310C59B0
	set data [memread32_phys $USBC0_TSIZ_IEP5_D]
	puts [format "USBC0_TSIZ_IEP5_D:		%08X" $data]

	set USBC0_TSIZ_IEP6_D 0x310C59D0
	set data [memread32_phys $USBC0_TSIZ_IEP6_D]
	puts [format "USBC0_TSIZ_IEP6_D:		%08X" $data]

	set USBC0_TSIZ_IEP7_D 0x310C59F0
	set data [memread32_phys $USBC0_TSIZ_IEP7_D]
	puts [format "USBC0_TSIZ_IEP7_D:		%08X" $data]

	set USBC0_TSIZ_IEP8_D 0x310C5A10
	set data [memread32_phys $USBC0_TSIZ_IEP8_D]
	puts [format "USBC0_TSIZ_IEP8_D:		%08X" $data]

	set USBC0_TSIZ_IEP9_D 0x310C5A30
	set data [memread32_phys $USBC0_TSIZ_IEP9_D]
	puts [format "USBC0_TSIZ_IEP9_D:		%08X" $data]

	set USBC0_TSIZ_IEP10_D 0x310C5A50
	set data [memread32_phys $USBC0_TSIZ_IEP10_D]
	puts [format "USBC0_TSIZ_IEP10_D:		%08X" $data]

	set USBC0_TSIZ_IEP11_D 0x310C5A70
	set data [memread32_phys $USBC0_TSIZ_IEP11_D]
	puts [format "USBC0_TSIZ_IEP11_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP1_D 0x310C5934
	set data [memread32_phys $USBC0_DMA_ADDR_IEP1_D]
	puts [format "USBC0_DMA_ADDR_IEP1_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP2_D 0x310C5954
	set data [memread32_phys $USBC0_DMA_ADDR_IEP2_D]
	puts [format "USBC0_DMA_ADDR_IEP2_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP3_D 0x310C5974
	set data [memread32_phys $USBC0_DMA_ADDR_IEP3_D]
	puts [format "USBC0_DMA_ADDR_IEP3_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP4_D 0x310C5994
	set data [memread32_phys $USBC0_DMA_ADDR_IEP4_D]
	puts [format "USBC0_DMA_ADDR_IEP4_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP5_D 0x310C59B4
	set data [memread32_phys $USBC0_DMA_ADDR_IEP5_D]
	puts [format "USBC0_DMA_ADDR_IEP5_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP6_D 0x310C59D4
	set data [memread32_phys $USBC0_DMA_ADDR_IEP6_D]
	puts [format "USBC0_DMA_ADDR_IEP6_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP7_D 0x310C59F4
	set data [memread32_phys $USBC0_DMA_ADDR_IEP7_D]
	puts [format "USBC0_DMA_ADDR_IEP7_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP8_D 0x310C5A14
	set data [memread32_phys $USBC0_DMA_ADDR_IEP8_D]
	puts [format "USBC0_DMA_ADDR_IEP8_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP9_D 0x310C5A34
	set data [memread32_phys $USBC0_DMA_ADDR_IEP9_D]
	puts [format "USBC0_DMA_ADDR_IEP9_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP10_D 0x310C5A54
	set data [memread32_phys $USBC0_DMA_ADDR_IEP10_D]
	puts [format "USBC0_DMA_ADDR_IEP10_D:		%08X" $data]

	set USBC0_DMA_ADDR_IEP11_D 0x310C5A74
	set data [memread32_phys $USBC0_DMA_ADDR_IEP11_D]
	puts [format "USBC0_DMA_ADDR_IEP11_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP1_D 0x310C5938
	set data [memread32_phys $USBC0_TXFSTAT_IEP1_D]
	puts [format "USBC0_TXFSTAT_IEP1_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP2_D 0x310C5958
	set data [memread32_phys $USBC0_TXFSTAT_IEP2_D]
	puts [format "USBC0_TXFSTAT_IEP2_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP3_D 0x310C5978
	set data [memread32_phys $USBC0_TXFSTAT_IEP3_D]
	puts [format "USBC0_TXFSTAT_IEP3_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP4_D 0x310C5998
	set data [memread32_phys $USBC0_TXFSTAT_IEP4_D]
	puts [format "USBC0_TXFSTAT_IEP4_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP5_D 0x310C59B8
	set data [memread32_phys $USBC0_TXFSTAT_IEP5_D]
	puts [format "USBC0_TXFSTAT_IEP5_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP6_D 0x310C59D8
	set data [memread32_phys $USBC0_TXFSTAT_IEP6_D]
	puts [format "USBC0_TXFSTAT_IEP6_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP7_D 0x310C59F8
	set data [memread32_phys $USBC0_TXFSTAT_IEP7_D]
	puts [format "USBC0_TXFSTAT_IEP7_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP8_D 0x310C5A18
	set data [memread32_phys $USBC0_TXFSTAT_IEP8_D]
	puts [format "USBC0_TXFSTAT_IEP8_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP9_D 0x310C5A38
	set data [memread32_phys $USBC0_TXFSTAT_IEP9_D]
	puts [format "USBC0_TXFSTAT_IEP9_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP10_D 0x310C5A58
	set data [memread32_phys $USBC0_TXFSTAT_IEP10_D]
	puts [format "USBC0_TXFSTAT_IEP10_D:		%08X" $data]

	set USBC0_TXFSTAT_IEP11_D 0x310C5A78
	set data [memread32_phys $USBC0_TXFSTAT_IEP11_D]
	puts [format "USBC0_TXFSTAT_IEP11_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP1_D 0x310C593C
	set data [memread32_phys $USBC0_DMA_BADDR_IEP1_D]
	puts [format "USBC0_DMA_BADDR_IEP1_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP2_D 0x310C595C
	set data [memread32_phys $USBC0_DMA_BADDR_IEP2_D]
	puts [format "USBC0_DMA_BADDR_IEP2_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP3_D 0x310C597C
	set data [memread32_phys $USBC0_DMA_BADDR_IEP3_D]
	puts [format "USBC0_DMA_BADDR_IEP3_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP4_D 0x310C599C
	set data [memread32_phys $USBC0_DMA_BADDR_IEP4_D]
	puts [format "USBC0_DMA_BADDR_IEP4_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP5_D 0x310C59BC
	set data [memread32_phys $USBC0_DMA_BADDR_IEP5_D]
	puts [format "USBC0_DMA_BADDR_IEP5_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP6_D 0x310C59DC
	set data [memread32_phys $USBC0_DMA_BADDR_IEP6_D]
	puts [format "USBC0_DMA_BADDR_IEP6_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP7_D 0x310C59FC
	set data [memread32_phys $USBC0_DMA_BADDR_IEP7_D]
	puts [format "USBC0_DMA_BADDR_IEP7_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP8_D 0x310C5A1C
	set data [memread32_phys $USBC0_DMA_BADDR_IEP8_D]
	puts [format "USBC0_DMA_BADDR_IEP8_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP9_D 0x310C5A3C
	set data [memread32_phys $USBC0_DMA_BADDR_IEP9_D]
	puts [format "USBC0_DMA_BADDR_IEP9_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP10_D 0x310C5A5C
	set data [memread32_phys $USBC0_DMA_BADDR_IEP10_D]
	puts [format "USBC0_DMA_BADDR_IEP10_D:		%08X" $data]

	set USBC0_DMA_BADDR_IEP11_D 0x310C5A7C
	set data [memread32_phys $USBC0_DMA_BADDR_IEP11_D]
	puts [format "USBC0_DMA_BADDR_IEP11_D:		%08X" $data]

	set USBC0_CTL_OEP1_D 0x310C5B20
	set data [memread32_phys $USBC0_CTL_OEP1_D]
	puts [format "USBC0_CTL_OEP1_D:		%08X" $data]

	set USBC0_CTL_OEP2_D 0x310C5B40
	set data [memread32_phys $USBC0_CTL_OEP2_D]
	puts [format "USBC0_CTL_OEP2_D:		%08X" $data]

	set USBC0_CTL_OEP3_D 0x310C5B60
	set data [memread32_phys $USBC0_CTL_OEP3_D]
	puts [format "USBC0_CTL_OEP3_D:		%08X" $data]

	set USBC0_CTL_OEP4_D 0x310C5B80
	set data [memread32_phys $USBC0_CTL_OEP4_D]
	puts [format "USBC0_CTL_OEP4_D:		%08X" $data]

	set USBC0_CTL_OEP5_D 0x310C5BA0
	set data [memread32_phys $USBC0_CTL_OEP5_D]
	puts [format "USBC0_CTL_OEP5_D:		%08X" $data]

	set USBC0_CTL_OEP6_D 0x310C5BC0
	set data [memread32_phys $USBC0_CTL_OEP6_D]
	puts [format "USBC0_CTL_OEP6_D:		%08X" $data]

	set USBC0_CTL_OEP7_D 0x310C5BE0
	set data [memread32_phys $USBC0_CTL_OEP7_D]
	puts [format "USBC0_CTL_OEP7_D:		%08X" $data]

	set USBC0_CTL_OEP8_D 0x310C5C00
	set data [memread32_phys $USBC0_CTL_OEP8_D]
	puts [format "USBC0_CTL_OEP8_D:		%08X" $data]

	set USBC0_CTL_OEP9_D 0x310C5C20
	set data [memread32_phys $USBC0_CTL_OEP9_D]
	puts [format "USBC0_CTL_OEP9_D:		%08X" $data]

	set USBC0_CTL_OEP10_D 0x310C5C40
	set data [memread32_phys $USBC0_CTL_OEP10_D]
	puts [format "USBC0_CTL_OEP10_D:		%08X" $data]

	set USBC0_CTL_OEP11_D 0x310C5C60
	set data [memread32_phys $USBC0_CTL_OEP11_D]
	puts [format "USBC0_CTL_OEP11_D:		%08X" $data]

	set USBC0_ISTAT_OEP1_D 0x310C5B28
	set data [memread32_phys $USBC0_ISTAT_OEP1_D]
	puts [format "USBC0_ISTAT_OEP1_D:		%08X" $data]

	set USBC0_ISTAT_OEP2_D 0x310C5B48
	set data [memread32_phys $USBC0_ISTAT_OEP2_D]
	puts [format "USBC0_ISTAT_OEP2_D:		%08X" $data]

	set USBC0_ISTAT_OEP3_D 0x310C5B68
	set data [memread32_phys $USBC0_ISTAT_OEP3_D]
	puts [format "USBC0_ISTAT_OEP3_D:		%08X" $data]

	set USBC0_ISTAT_OEP4_D 0x310C5B88
	set data [memread32_phys $USBC0_ISTAT_OEP4_D]
	puts [format "USBC0_ISTAT_OEP4_D:		%08X" $data]

	set USBC0_ISTAT_OEP5_D 0x310C5BA8
	set data [memread32_phys $USBC0_ISTAT_OEP5_D]
	puts [format "USBC0_ISTAT_OEP5_D:		%08X" $data]

	set USBC0_ISTAT_OEP6_D 0x310C5BC8
	set data [memread32_phys $USBC0_ISTAT_OEP6_D]
	puts [format "USBC0_ISTAT_OEP6_D:		%08X" $data]

	set USBC0_ISTAT_OEP7_D 0x310C5BE8
	set data [memread32_phys $USBC0_ISTAT_OEP7_D]
	puts [format "USBC0_ISTAT_OEP7_D:		%08X" $data]

	set USBC0_ISTAT_OEP8_D 0x310C5C08
	set data [memread32_phys $USBC0_ISTAT_OEP8_D]
	puts [format "USBC0_ISTAT_OEP8_D:		%08X" $data]

	set USBC0_ISTAT_OEP9_D 0x310C5C28
	set data [memread32_phys $USBC0_ISTAT_OEP9_D]
	puts [format "USBC0_ISTAT_OEP9_D:		%08X" $data]

	set USBC0_ISTAT_OEP10_D 0x310C5C48
	set data [memread32_phys $USBC0_ISTAT_OEP10_D]
	puts [format "USBC0_ISTAT_OEP10_D:		%08X" $data]

	set USBC0_ISTAT_OEP11_D 0x310C5C68
	set data [memread32_phys $USBC0_ISTAT_OEP11_D]
	puts [format "USBC0_ISTAT_OEP11_D:		%08X" $data]

	set USBC0_TSIZ_OEP1_D 0x310C5B30
	set data [memread32_phys $USBC0_TSIZ_OEP1_D]
	puts [format "USBC0_TSIZ_OEP1_D:		%08X" $data]

	set USBC0_TSIZ_OEP2_D 0x310C5B50
	set data [memread32_phys $USBC0_TSIZ_OEP2_D]
	puts [format "USBC0_TSIZ_OEP2_D:		%08X" $data]

	set USBC0_TSIZ_OEP3_D 0x310C5B70
	set data [memread32_phys $USBC0_TSIZ_OEP3_D]
	puts [format "USBC0_TSIZ_OEP3_D:		%08X" $data]

	set USBC0_TSIZ_OEP4_D 0x310C5B90
	set data [memread32_phys $USBC0_TSIZ_OEP4_D]
	puts [format "USBC0_TSIZ_OEP4_D:		%08X" $data]

	set USBC0_TSIZ_OEP5_D 0x310C5BB0
	set data [memread32_phys $USBC0_TSIZ_OEP5_D]
	puts [format "USBC0_TSIZ_OEP5_D:		%08X" $data]

	set USBC0_TSIZ_OEP6_D 0x310C5BD0
	set data [memread32_phys $USBC0_TSIZ_OEP6_D]
	puts [format "USBC0_TSIZ_OEP6_D:		%08X" $data]

	set USBC0_TSIZ_OEP7_D 0x310C5BF0
	set data [memread32_phys $USBC0_TSIZ_OEP7_D]
	puts [format "USBC0_TSIZ_OEP7_D:		%08X" $data]

	set USBC0_TSIZ_OEP8_D 0x310C5C10
	set data [memread32_phys $USBC0_TSIZ_OEP8_D]
	puts [format "USBC0_TSIZ_OEP8_D:		%08X" $data]

	set USBC0_TSIZ_OEP9_D 0x310C5C30
	set data [memread32_phys $USBC0_TSIZ_OEP9_D]
	puts [format "USBC0_TSIZ_OEP9_D:		%08X" $data]

	set USBC0_TSIZ_OEP10_D 0x310C5C50
	set data [memread32_phys $USBC0_TSIZ_OEP10_D]
	puts [format "USBC0_TSIZ_OEP10_D:		%08X" $data]

	set USBC0_TSIZ_OEP11_D 0x310C5C70
	set data [memread32_phys $USBC0_TSIZ_OEP11_D]
	puts [format "USBC0_TSIZ_OEP11_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP1_D 0x310C5B34
	set data [memread32_phys $USBC0_DMA_ADDR_OEP1_D]
	puts [format "USBC0_DMA_ADDR_OEP1_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP2_D 0x310C5B54
	set data [memread32_phys $USBC0_DMA_ADDR_OEP2_D]
	puts [format "USBC0_DMA_ADDR_OEP2_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP3_D 0x310C5B74
	set data [memread32_phys $USBC0_DMA_ADDR_OEP3_D]
	puts [format "USBC0_DMA_ADDR_OEP3_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP4_D 0x310C5B94
	set data [memread32_phys $USBC0_DMA_ADDR_OEP4_D]
	puts [format "USBC0_DMA_ADDR_OEP4_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP5_D 0x310C5BB4
	set data [memread32_phys $USBC0_DMA_ADDR_OEP5_D]
	puts [format "USBC0_DMA_ADDR_OEP5_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP6_D 0x310C5BD4
	set data [memread32_phys $USBC0_DMA_ADDR_OEP6_D]
	puts [format "USBC0_DMA_ADDR_OEP6_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP7_D 0x310C5BF4
	set data [memread32_phys $USBC0_DMA_ADDR_OEP7_D]
	puts [format "USBC0_DMA_ADDR_OEP7_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP8_D 0x310C5C14
	set data [memread32_phys $USBC0_DMA_ADDR_OEP8_D]
	puts [format "USBC0_DMA_ADDR_OEP8_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP9_D 0x310C5C34
	set data [memread32_phys $USBC0_DMA_ADDR_OEP9_D]
	puts [format "USBC0_DMA_ADDR_OEP9_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP10_D 0x310C5C54
	set data [memread32_phys $USBC0_DMA_ADDR_OEP10_D]
	puts [format "USBC0_DMA_ADDR_OEP10_D:		%08X" $data]

	set USBC0_DMA_ADDR_OEP11_D 0x310C5C74
	set data [memread32_phys $USBC0_DMA_ADDR_OEP11_D]
	puts [format "USBC0_DMA_ADDR_OEP11_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP1_D 0x310C5B3C
	set data [memread32_phys $USBC0_DMA_BADDR_OEP1_D]
	puts [format "USBC0_DMA_BADDR_OEP1_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP2_D 0x310C5B5C
	set data [memread32_phys $USBC0_DMA_BADDR_OEP2_D]
	puts [format "USBC0_DMA_BADDR_OEP2_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP3_D 0x310C5B7C
	set data [memread32_phys $USBC0_DMA_BADDR_OEP3_D]
	puts [format "USBC0_DMA_BADDR_OEP3_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP4_D 0x310C5B9C
	set data [memread32_phys $USBC0_DMA_BADDR_OEP4_D]
	puts [format "USBC0_DMA_BADDR_OEP4_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP5_D 0x310C5BBC
	set data [memread32_phys $USBC0_DMA_BADDR_OEP5_D]
	puts [format "USBC0_DMA_BADDR_OEP5_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP6_D 0x310C5BDC
	set data [memread32_phys $USBC0_DMA_BADDR_OEP6_D]
	puts [format "USBC0_DMA_BADDR_OEP6_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP7_D 0x310C5BFC
	set data [memread32_phys $USBC0_DMA_BADDR_OEP7_D]
	puts [format "USBC0_DMA_BADDR_OEP7_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP8_D 0x310C5C1C
	set data [memread32_phys $USBC0_DMA_BADDR_OEP8_D]
	puts [format "USBC0_DMA_BADDR_OEP8_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP9_D 0x310C5C3C
	set data [memread32_phys $USBC0_DMA_BADDR_OEP9_D]
	puts [format "USBC0_DMA_BADDR_OEP9_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP10_D 0x310C5C5C
	set data [memread32_phys $USBC0_DMA_BADDR_OEP10_D]
	puts [format "USBC0_DMA_BADDR_OEP10_D:		%08X" $data]

	set USBC0_DMA_BADDR_OEP11_D 0x310C5C7C
	set data [memread32_phys $USBC0_DMA_BADDR_OEP11_D]
	puts [format "USBC0_DMA_BADDR_OEP11_D:		%08X" $data]

}

proc show_EMSI0 {} {
	set EMSI0_SDMA_ADDR 0x310C7000
	set data [memread32_phys $EMSI0_SDMA_ADDR]
	puts [format "EMSI0_SDMA_ADDR:		%08X" $data]

	set EMSI0_BLKSZ 0x310C7004
	set data [memread16_phys $EMSI0_BLKSZ]
	puts [format "EMSI0_BLKSZ:		%04X" $data]

	set EMSI0_BLKCNT 0x310C7006
	set data [memread16_phys $EMSI0_BLKCNT]
	puts [format "EMSI0_BLKCNT:		%04X" $data]

	set EMSI0_ARG 0x310C7008
	set data [memread32_phys $EMSI0_ARG]
	puts [format "EMSI0_ARG:		%08X" $data]

	set EMSI0_TRNSFRMODE 0x310C700C
	set data [memread16_phys $EMSI0_TRNSFRMODE]
	puts [format "EMSI0_TRNSFRMODE:		%04X" $data]

	set EMSI0_CMD 0x310C700E
	set data [memread16_phys $EMSI0_CMD]
	puts [format "EMSI0_CMD:		%04X" $data]

	set EMSI0_RESP0 0x310C7010
	set data [memread32_phys $EMSI0_RESP0]
	puts [format "EMSI0_RESP0:		%08X" $data]

	set EMSI0_RESP1 0x310C7014
	set data [memread32_phys $EMSI0_RESP1]
	puts [format "EMSI0_RESP1:		%08X" $data]

	set EMSI0_RESP2 0x310C7018
	set data [memread32_phys $EMSI0_RESP2]
	puts [format "EMSI0_RESP2:		%08X" $data]

	set EMSI0_RESP3 0x310C701C
	set data [memread32_phys $EMSI0_RESP3]
	puts [format "EMSI0_RESP3:		%08X" $data]

	set EMSI0_PSTATE 0x310C7024
	set data [memread32_phys $EMSI0_PSTATE]
	puts [format "EMSI0_PSTATE:		%08X" $data]

	set EMSI0_CTL1 0x310C7028
	set EMSI0_PWR_CTL 0x310C7029
	set EMSI0_BGAP_CTL 0x310C702A
	set EMSI0_WU_CTL 0x310C702B
	set EMSI0_CLK_CTL 0x310C702C
	set data [memread16_phys $EMSI0_CLK_CTL]
	puts [format "EMSI0_CLK_CTL:		%04X" $data]

	set EMSI0_TO_CTL 0x310C702E
	set EMSI0_SWRST 0x310C702F
	set EMSI0_ISTAT 0x310C7030
	set data [memread16_phys $EMSI0_ISTAT]
	puts [format "EMSI0_ISTAT:		%04X" $data]

	set EMSI0_ERR_STAT 0x310C7032
	set data [memread16_phys $EMSI0_ERR_STAT]
	puts [format "EMSI0_ERR_STAT:		%04X" $data]

	set EMSI0_ISTAT_EN 0x310C7034
	set data [memread16_phys $EMSI0_ISTAT_EN]
	puts [format "EMSI0_ISTAT_EN:		%04X" $data]

	set EMSI0_ERR_STAT_EN 0x310C7036
	set data [memread16_phys $EMSI0_ERR_STAT_EN]
	puts [format "EMSI0_ERR_STAT_EN:		%04X" $data]

	set EMSI0_ISTAT_INTEN 0x310C7038
	set data [memread16_phys $EMSI0_ISTAT_INTEN]
	puts [format "EMSI0_ISTAT_INTEN:		%04X" $data]

	set EMSI0_ERR_STAT_INTEN 0x310C703A
	set data [memread16_phys $EMSI0_ERR_STAT_INTEN]
	puts [format "EMSI0_ERR_STAT_INTEN:		%04X" $data]

	set EMSI0_AUTOCMD_STAT 0x310C703C
	set data [memread16_phys $EMSI0_AUTOCMD_STAT]
	puts [format "EMSI0_AUTOCMD_STAT:		%04X" $data]

	set EMSI0_CTL2 0x310C703E
	set data [memread16_phys $EMSI0_CTL2]
	puts [format "EMSI0_CTL2:		%04X" $data]

	set EMSI0_CAP1 0x310C7040
	set data [memread32_phys $EMSI0_CAP1]
	puts [format "EMSI0_CAP1:		%08X" $data]

	set EMSI0_CAP2 0x310C7044
	set data [memread32_phys $EMSI0_CAP2]
	puts [format "EMSI0_CAP2:		%08X" $data]

	set EMSI0_CURR_CAPABILITIES1 0x310C7048
	set data [memread32_phys $EMSI0_CURR_CAPABILITIES1]
	puts [format "EMSI0_CURR_CAPABILITIES1:		%08X" $data]

	set EMSI0_CURR_CAPABILITIES2 0x310C704C
	set data [memread32_phys $EMSI0_CURR_CAPABILITIES2]
	puts [format "EMSI0_CURR_CAPABILITIES2:		%08X" $data]

	set EMSI0_FRC_AUTOCMDSTAT 0x310C7050
	set data [memread16_phys $EMSI0_FRC_AUTOCMDSTAT]
	puts [format "EMSI0_FRC_AUTOCMDSTAT:		%04X" $data]

	set EMSI0_FRC_ERRSTAT 0x310C7052
	set data [memread16_phys $EMSI0_FRC_ERRSTAT]
	puts [format "EMSI0_FRC_ERRSTAT:		%04X" $data]

	set EMSI0_ADMA_ERR_STAT 0x310C7054
	set EMSI0_ADMA_ADDR_LO 0x310C7058
	set data [memread32_phys $EMSI0_ADMA_ADDR_LO]
	puts [format "EMSI0_ADMA_ADDR_LO:		%08X" $data]

	set EMSI0_PRESET_INIT 0x310C7060
	set data [memread16_phys $EMSI0_PRESET_INIT]
	puts [format "EMSI0_PRESET_INIT:		%04X" $data]

	set EMSI0_PRESET_DS 0x310C7062
	set data [memread16_phys $EMSI0_PRESET_DS]
	puts [format "EMSI0_PRESET_DS:		%04X" $data]

	set EMSI0_PRESET_HS 0x310C7064
	set data [memread16_phys $EMSI0_PRESET_HS]
	puts [format "EMSI0_PRESET_HS:		%04X" $data]

	set EMSI0_ADMA_DESADDR_LO 0x310C7078
	set data [memread32_phys $EMSI0_ADMA_DESADDR_LO]
	puts [format "EMSI0_ADMA_DESADDR_LO:		%08X" $data]

	set EMSI0_EMBEDDED_BASEADDR 0x310C70E6
	set data [memread16_phys $EMSI0_EMBEDDED_BASEADDR]
	puts [format "EMSI0_EMBEDDED_BASEADDR:		%04X" $data]

	set EMSI0_BASEADDR0 0x310C70E8
	set data [memread16_phys $EMSI0_BASEADDR0]
	puts [format "EMSI0_BASEADDR0:		%04X" $data]

	set EMSI0_BASEADDR1 0x310C70EA
	set data [memread16_phys $EMSI0_BASEADDR1]
	puts [format "EMSI0_BASEADDR1:		%04X" $data]

	set EMSI0_SLOT_INTR_STATUS 0x310C70FC
	set data [memread16_phys $EMSI0_SLOT_INTR_STATUS]
	puts [format "EMSI0_SLOT_INTR_STATUS:		%04X" $data]

	set EMSI0_HOST_CNTRL_VERS 0x310C70FE
	set data [memread16_phys $EMSI0_HOST_CNTRL_VERS]
	puts [format "EMSI0_HOST_CNTRL_VERS:		%04X" $data]

	set EMSI0_CQVER 0x310C7180
	set data [memread32_phys $EMSI0_CQVER]
	puts [format "EMSI0_CQVER:		%08X" $data]

	set EMSI0_CQ_CAP 0x310C7184
	set data [memread32_phys $EMSI0_CQ_CAP]
	puts [format "EMSI0_CQ_CAP:		%08X" $data]

	set EMSI0_CQ_CFG 0x310C7188
	set data [memread32_phys $EMSI0_CQ_CFG]
	puts [format "EMSI0_CQ_CFG:		%08X" $data]

	set EMSI0_CQ_CTL 0x310C718C
	set data [memread32_phys $EMSI0_CQ_CTL]
	puts [format "EMSI0_CQ_CTL:		%08X" $data]

	set EMSI0_CQ_ISTAT 0x310C7190
	set data [memread32_phys $EMSI0_CQ_ISTAT]
	puts [format "EMSI0_CQ_ISTAT:		%08X" $data]

	set EMSI0_CQ_ISTAT_EN 0x310C7194
	set data [memread32_phys $EMSI0_CQ_ISTAT_EN]
	puts [format "EMSI0_CQ_ISTAT_EN:		%08X" $data]

	set EMSI0_CQ_ISTAT_INTEN 0x310C7198
	set data [memread32_phys $EMSI0_CQ_ISTAT_INTEN]
	puts [format "EMSI0_CQ_ISTAT_INTEN:		%08X" $data]

	set EMSI0_CQ_IC 0x310C719C
	set data [memread32_phys $EMSI0_CQ_IC]
	puts [format "EMSI0_CQ_IC:		%08X" $data]

	set EMSI0_CQ_TDL_BADDR 0x310C71A0
	set data [memread32_phys $EMSI0_CQ_TDL_BADDR]
	puts [format "EMSI0_CQ_TDL_BADDR:		%08X" $data]

	set EMSI0_CQ_TDB 0x310C71A8
	set data [memread32_phys $EMSI0_CQ_TDB]
	puts [format "EMSI0_CQ_TDB:		%08X" $data]

	set EMSI0_CQ_TCN 0x310C71AC
	set data [memread32_phys $EMSI0_CQ_TCN]
	puts [format "EMSI0_CQ_TCN:		%08X" $data]

	set EMSI0_CQ_DQSTAT 0x310C71B0
	set data [memread32_phys $EMSI0_CQ_DQSTAT]
	puts [format "EMSI0_CQ_DQSTAT:		%08X" $data]

	set EMSI0_CQ_DPT 0x310C71B4
	set data [memread32_phys $EMSI0_CQ_DPT]
	puts [format "EMSI0_CQ_DPT:		%08X" $data]

	set EMSI0_CQ_TCLR 0x310C71B8
	set data [memread32_phys $EMSI0_CQ_TCLR]
	puts [format "EMSI0_CQ_TCLR:		%08X" $data]

	set EMSI0_CQ_SSCFG1 0x310C71C0
	set data [memread32_phys $EMSI0_CQ_SSCFG1]
	puts [format "EMSI0_CQ_SSCFG1:		%08X" $data]

	set EMSI0_CQ_SSCFG2 0x310C71C4
	set data [memread32_phys $EMSI0_CQ_SSCFG2]
	puts [format "EMSI0_CQ_SSCFG2:		%08X" $data]

	set EMSI0_CQ_CRDCT 0x310C71C8
	set data [memread32_phys $EMSI0_CQ_CRDCT]
	puts [format "EMSI0_CQ_CRDCT:		%08X" $data]

	set EMSI0_CQ_RMEM 0x310C71D0
	set data [memread32_phys $EMSI0_CQ_RMEM]
	puts [format "EMSI0_CQ_RMEM:		%08X" $data]

	set EMSI0_CQ_TERRINFO 0x310C71D4
	set data [memread32_phys $EMSI0_CQ_TERRINFO]
	puts [format "EMSI0_CQ_TERRINFO:		%08X" $data]

	set EMSI0_CQ_CRI 0x310C71D8
	set data [memread32_phys $EMSI0_CQ_CRI]
	puts [format "EMSI0_CQ_CRI:		%08X" $data]

	set EMSI0_CQ_CRARG 0x310C71DC
	set data [memread32_phys $EMSI0_CQ_CRARG]
	puts [format "EMSI0_CQ_CRARG:		%08X" $data]

	set EMSI0_MSHC_VER_ID 0x310C7500
	set data [memread32_phys $EMSI0_MSHC_VER_ID]
	puts [format "EMSI0_MSHC_VER_ID:		%08X" $data]

	set EMSI0_MSHC_VER_TYPE 0x310C7504
	set data [memread32_phys $EMSI0_MSHC_VER_TYPE]
	puts [format "EMSI0_MSHC_VER_TYPE:		%08X" $data]

	set EMSI0_CTL3 0x310C7508
	set EMSI0_MBIU_CTL 0x310C7510
	set EMSI0_EMMC_CTL 0x310C752C
	set data [memread16_phys $EMSI0_EMMC_CTL]
	puts [format "EMSI0_EMMC_CTL:		%04X" $data]

	set EMSI0_BOOT_CTL 0x310C752E
	set data [memread16_phys $EMSI0_BOOT_CTL]
	puts [format "EMSI0_BOOT_CTL:		%04X" $data]

	set EMSI0_EMBEDDED_CTL 0x310C7F6C
	set data [memread32_phys $EMSI0_EMBEDDED_CTL]
	puts [format "EMSI0_EMBEDDED_CTL:		%08X" $data]

}

proc show_PDM0 {} {
	set PDM0_CTL0 0x310C90A4
	set data [memread32_phys $PDM0_CTL0]
	puts [format "PDM0_CTL0:		%08X" $data]

	set PDM0_HPF_CTL 0x310C90A8
	set data [memread32_phys $PDM0_HPF_CTL]
	puts [format "PDM0_HPF_CTL:		%08X" $data]

	set PDM0_SP_CTL0 0x310C90AC
	set data [memread32_phys $PDM0_SP_CTL0]
	puts [format "PDM0_SP_CTL0:		%08X" $data]

	set PDM0_SP_CTL1 0x310C90B0
	set data [memread32_phys $PDM0_SP_CTL1]
	puts [format "PDM0_SP_CTL1:		%08X" $data]

	set PDM0_RESET 0x310C90B4
	set data [memread32_phys $PDM0_RESET]
	puts [format "PDM0_RESET:		%08X" $data]

}

proc show_PDM1 {} {
	set PDM1_CTL0 0x310CA0A4
	set data [memread32_phys $PDM1_CTL0]
	puts [format "PDM1_CTL0:		%08X" $data]

	set PDM1_HPF_CTL 0x310CA0A8
	set data [memread32_phys $PDM1_HPF_CTL]
	puts [format "PDM1_HPF_CTL:		%08X" $data]

	set PDM1_SP_CTL0 0x310CA0AC
	set data [memread32_phys $PDM1_SP_CTL0]
	puts [format "PDM1_SP_CTL0:		%08X" $data]

	set PDM1_SP_CTL1 0x310CA0B0
	set data [memread32_phys $PDM1_SP_CTL1]
	puts [format "PDM1_SP_CTL1:		%08X" $data]

	set PDM1_RESET 0x310CA0B4
	set data [memread32_phys $PDM1_RESET]
	puts [format "PDM1_RESET:		%08X" $data]

}

proc show_DAI0 {} {
	set DAI0_EXTD_CLK0 0x310C9000
	set data [memread32_phys $DAI0_EXTD_CLK0]
	puts [format "DAI0_EXTD_CLK0:		%08X" $data]

	set DAI0_EXTD_CLK1 0x310C9004
	set data [memread32_phys $DAI0_EXTD_CLK1]
	puts [format "DAI0_EXTD_CLK1:		%08X" $data]

	set DAI0_EXTD_CLK2 0x310C9008
	set data [memread32_phys $DAI0_EXTD_CLK2]
	puts [format "DAI0_EXTD_CLK2:		%08X" $data]

	set DAI0_EXTD_CLK3 0x310C900C
	set data [memread32_phys $DAI0_EXTD_CLK3]
	puts [format "DAI0_EXTD_CLK3:		%08X" $data]

	set DAI0_EXTD_CLK4 0x310C9010
	set data [memread32_phys $DAI0_EXTD_CLK4]
	puts [format "DAI0_EXTD_CLK4:		%08X" $data]

	set DAI0_EXTD_CLK5 0x310C9014
	set data [memread32_phys $DAI0_EXTD_CLK5]
	puts [format "DAI0_EXTD_CLK5:		%08X" $data]

	set DAI0_EXTD_DAT0 0x310C9018
	set data [memread32_phys $DAI0_EXTD_DAT0]
	puts [format "DAI0_EXTD_DAT0:		%08X" $data]

	set DAI0_EXTD_DAT1 0x310C901C
	set data [memread32_phys $DAI0_EXTD_DAT1]
	puts [format "DAI0_EXTD_DAT1:		%08X" $data]

	set DAI0_EXTD_DAT2 0x310C9020
	set data [memread32_phys $DAI0_EXTD_DAT2]
	puts [format "DAI0_EXTD_DAT2:		%08X" $data]

	set DAI0_EXTD_DAT3 0x310C9024
	set data [memread32_phys $DAI0_EXTD_DAT3]
	puts [format "DAI0_EXTD_DAT3:		%08X" $data]

	set DAI0_EXTD_DAT4 0x310C9028
	set data [memread32_phys $DAI0_EXTD_DAT4]
	puts [format "DAI0_EXTD_DAT4:		%08X" $data]

	set DAI0_EXTD_DAT5 0x310C902C
	set data [memread32_phys $DAI0_EXTD_DAT5]
	puts [format "DAI0_EXTD_DAT5:		%08X" $data]

	set DAI0_EXTD_DAT6 0x310C9030
	set data [memread32_phys $DAI0_EXTD_DAT6]
	puts [format "DAI0_EXTD_DAT6:		%08X" $data]

	set DAI0_EXTD_FS0 0x310C9034
	set data [memread32_phys $DAI0_EXTD_FS0]
	puts [format "DAI0_EXTD_FS0:		%08X" $data]

	set DAI0_EXTD_FS1 0x310C9038
	set data [memread32_phys $DAI0_EXTD_FS1]
	puts [format "DAI0_EXTD_FS1:		%08X" $data]

	set DAI0_EXTD_FS2 0x310C903C
	set data [memread32_phys $DAI0_EXTD_FS2]
	puts [format "DAI0_EXTD_FS2:		%08X" $data]

	set DAI0_EXTD_FS4 0x310C9044
	set data [memread32_phys $DAI0_EXTD_FS4]
	puts [format "DAI0_EXTD_FS4:		%08X" $data]

	set DAI0_EXTD_PIN0 0x310C9048
	set data [memread32_phys $DAI0_EXTD_PIN0]
	puts [format "DAI0_EXTD_PIN0:		%08X" $data]

	set DAI0_EXTD_PIN1 0x310C904C
	set data [memread32_phys $DAI0_EXTD_PIN1]
	puts [format "DAI0_EXTD_PIN1:		%08X" $data]

	set DAI0_EXTD_PIN2 0x310C9050
	set data [memread32_phys $DAI0_EXTD_PIN2]
	puts [format "DAI0_EXTD_PIN2:		%08X" $data]

	set DAI0_EXTD_PIN3 0x310C9054
	set data [memread32_phys $DAI0_EXTD_PIN3]
	puts [format "DAI0_EXTD_PIN3:		%08X" $data]

	set DAI0_EXTD_PIN4 0x310C9058
	set data [memread32_phys $DAI0_EXTD_PIN4]
	puts [format "DAI0_EXTD_PIN4:		%08X" $data]

	set DAI0_EXTD_MISC0 0x310C905C
	set data [memread32_phys $DAI0_EXTD_MISC0]
	puts [format "DAI0_EXTD_MISC0:		%08X" $data]

	set DAI0_EXTD_MISC1 0x310C9060
	set data [memread32_phys $DAI0_EXTD_MISC1]
	puts [format "DAI0_EXTD_MISC1:		%08X" $data]

	set DAI0_EXTD_MISC2 0x310C9064
	set data [memread32_phys $DAI0_EXTD_MISC2]
	puts [format "DAI0_EXTD_MISC2:		%08X" $data]

	set DAI0_EXTD_PBEN0 0x310C9068
	set data [memread32_phys $DAI0_EXTD_PBEN0]
	puts [format "DAI0_EXTD_PBEN0:		%08X" $data]

	set DAI0_EXTD_PBEN1 0x310C906C
	set data [memread32_phys $DAI0_EXTD_PBEN1]
	puts [format "DAI0_EXTD_PBEN1:		%08X" $data]

	set DAI0_EXTD_PBEN2 0x310C9070
	set data [memread32_phys $DAI0_EXTD_PBEN2]
	puts [format "DAI0_EXTD_PBEN2:		%08X" $data]

	set DAI0_EXTD_PBEN3 0x310C9074
	set data [memread32_phys $DAI0_EXTD_PBEN3]
	puts [format "DAI0_EXTD_PBEN3:		%08X" $data]

	set DAI0_CLK0 0x310C90C0
	set data [memread32_phys $DAI0_CLK0]
	puts [format "DAI0_CLK0:		%08X" $data]

	set DAI0_CLK1 0x310C90C4
	set data [memread32_phys $DAI0_CLK1]
	puts [format "DAI0_CLK1:		%08X" $data]

	set DAI0_CLK2 0x310C90C8
	set data [memread32_phys $DAI0_CLK2]
	puts [format "DAI0_CLK2:		%08X" $data]

	set DAI0_CLK3 0x310C90CC
	set data [memread32_phys $DAI0_CLK3]
	puts [format "DAI0_CLK3:		%08X" $data]

	set DAI0_CLK4 0x310C90D0
	set data [memread32_phys $DAI0_CLK4]
	puts [format "DAI0_CLK4:		%08X" $data]

	set DAI0_CLK5 0x310C90D4
	set data [memread32_phys $DAI0_CLK5]
	puts [format "DAI0_CLK5:		%08X" $data]

	set DAI0_DAT0 0x310C9100
	set data [memread32_phys $DAI0_DAT0]
	puts [format "DAI0_DAT0:		%08X" $data]

	set DAI0_DAT1 0x310C9104
	set data [memread32_phys $DAI0_DAT1]
	puts [format "DAI0_DAT1:		%08X" $data]

	set DAI0_DAT2 0x310C9108
	set data [memread32_phys $DAI0_DAT2]
	puts [format "DAI0_DAT2:		%08X" $data]

	set DAI0_DAT3 0x310C910C
	set data [memread32_phys $DAI0_DAT3]
	puts [format "DAI0_DAT3:		%08X" $data]

	set DAI0_DAT4 0x310C9110
	set data [memread32_phys $DAI0_DAT4]
	puts [format "DAI0_DAT4:		%08X" $data]

	set DAI0_DAT5 0x310C9114
	set data [memread32_phys $DAI0_DAT5]
	puts [format "DAI0_DAT5:		%08X" $data]

	set DAI0_DAT6 0x310C9118
	set data [memread32_phys $DAI0_DAT6]
	puts [format "DAI0_DAT6:		%08X" $data]

	set DAI0_FS0 0x310C9140
	set data [memread32_phys $DAI0_FS0]
	puts [format "DAI0_FS0:		%08X" $data]

	set DAI0_FS1 0x310C9144
	set data [memread32_phys $DAI0_FS1]
	puts [format "DAI0_FS1:		%08X" $data]

	set DAI0_FS2 0x310C9148
	set data [memread32_phys $DAI0_FS2]
	puts [format "DAI0_FS2:		%08X" $data]

	set DAI0_FS4 0x310C9150
	set data [memread32_phys $DAI0_FS4]
	puts [format "DAI0_FS4:		%08X" $data]

	set DAI0_PIN0 0x310C9180
	set data [memread32_phys $DAI0_PIN0]
	puts [format "DAI0_PIN0:		%08X" $data]

	set DAI0_PIN1 0x310C9184
	set data [memread32_phys $DAI0_PIN1]
	puts [format "DAI0_PIN1:		%08X" $data]

	set DAI0_PIN2 0x310C9188
	set data [memread32_phys $DAI0_PIN2]
	puts [format "DAI0_PIN2:		%08X" $data]

	set DAI0_PIN3 0x310C918C
	set data [memread32_phys $DAI0_PIN3]
	puts [format "DAI0_PIN3:		%08X" $data]

	set DAI0_PIN4 0x310C9190
	set data [memread32_phys $DAI0_PIN4]
	puts [format "DAI0_PIN4:		%08X" $data]

	set DAI0_MISC0 0x310C91C0
	set data [memread32_phys $DAI0_MISC0]
	puts [format "DAI0_MISC0:		%08X" $data]

	set DAI0_MISC1 0x310C91C4
	set data [memread32_phys $DAI0_MISC1]
	puts [format "DAI0_MISC1:		%08X" $data]

	set DAI0_MISC2 0x310C91C8
	set data [memread32_phys $DAI0_MISC2]
	puts [format "DAI0_MISC2:		%08X" $data]

	set DAI0_PBEN0 0x310C91E0
	set data [memread32_phys $DAI0_PBEN0]
	puts [format "DAI0_PBEN0:		%08X" $data]

	set DAI0_PBEN1 0x310C91E4
	set data [memread32_phys $DAI0_PBEN1]
	puts [format "DAI0_PBEN1:		%08X" $data]

	set DAI0_PBEN2 0x310C91E8
	set data [memread32_phys $DAI0_PBEN2]
	puts [format "DAI0_PBEN2:		%08X" $data]

	set DAI0_PBEN3 0x310C91EC
	set data [memread32_phys $DAI0_PBEN3]
	puts [format "DAI0_PBEN3:		%08X" $data]

	set DAI0_IMSK_FE 0x310C9200
	set data [memread32_phys $DAI0_IMSK_FE]
	puts [format "DAI0_IMSK_FE:		%08X" $data]

	set DAI0_IMSK_RE 0x310C9204
	set data [memread32_phys $DAI0_IMSK_RE]
	puts [format "DAI0_IMSK_RE:		%08X" $data]

	set DAI0_IMSK_PRI 0x310C9210
	set data [memread32_phys $DAI0_IMSK_PRI]
	puts [format "DAI0_IMSK_PRI:		%08X" $data]

	set DAI0_IRPTL_H 0x310C9220
	set data [memread32_phys $DAI0_IRPTL_H]
	puts [format "DAI0_IRPTL_H:		%08X" $data]

	set DAI0_IRPTL_L 0x310C9224
	set data [memread32_phys $DAI0_IRPTL_L]
	puts [format "DAI0_IRPTL_L:		%08X" $data]

	set DAI0_IRPTL_HS 0x310C9230
	set data [memread32_phys $DAI0_IRPTL_HS]
	puts [format "DAI0_IRPTL_HS:		%08X" $data]

	set DAI0_IRPTL_LS 0x310C9234
	set data [memread32_phys $DAI0_IRPTL_LS]
	puts [format "DAI0_IRPTL_LS:		%08X" $data]

	set DAI0_PIN_STAT 0x310C92E4
	set data [memread32_phys $DAI0_PIN_STAT]
	puts [format "DAI0_PIN_STAT:		%08X" $data]

	set DAI0_GBL_SP_EN 0x310C92E8
	set data [memread32_phys $DAI0_GBL_SP_EN]
	puts [format "DAI0_GBL_SP_EN:		%08X" $data]

	set DAI0_GBL_INT_EN 0x310C92EC
	set data [memread32_phys $DAI0_GBL_INT_EN]
	puts [format "DAI0_GBL_INT_EN:		%08X" $data]

	set DAI0_GBL_PCG_EN 0x310C92F0
	set data [memread32_phys $DAI0_GBL_PCG_EN]
	puts [format "DAI0_GBL_PCG_EN:		%08X" $data]

}

proc show_ASRC0 {} {
	set ASRC0_CTL01 0x310C9240
	set data [memread32_phys $ASRC0_CTL01]
	puts [format "ASRC0_CTL01:		%08X" $data]

	set ASRC0_CTL23 0x310C9244
	set data [memread32_phys $ASRC0_CTL23]
	puts [format "ASRC0_CTL23:		%08X" $data]

	set ASRC0_MUTE 0x310C9248
	set data [memread32_phys $ASRC0_MUTE]
	puts [format "ASRC0_MUTE:		%08X" $data]

	set ASRC0_RAT01 0x310C9260
	set data [memread32_phys $ASRC0_RAT01]
	puts [format "ASRC0_RAT01:		%08X" $data]

	set ASRC0_RAT23 0x310C9264
	set data [memread32_phys $ASRC0_RAT23]
	puts [format "ASRC0_RAT23:		%08X" $data]

}

proc show_ASRC1 {} {
	set ASRC1_CTL01 0x310CA240
	set data [memread32_phys $ASRC1_CTL01]
	puts [format "ASRC1_CTL01:		%08X" $data]

	set ASRC1_CTL23 0x310CA244
	set data [memread32_phys $ASRC1_CTL23]
	puts [format "ASRC1_CTL23:		%08X" $data]

	set ASRC1_MUTE 0x310CA248
	set data [memread32_phys $ASRC1_MUTE]
	puts [format "ASRC1_MUTE:		%08X" $data]

	set ASRC1_RAT01 0x310CA260
	set data [memread32_phys $ASRC1_RAT01]
	puts [format "ASRC1_RAT01:		%08X" $data]

	set ASRC1_RAT23 0x310CA264
	set data [memread32_phys $ASRC1_RAT23]
	puts [format "ASRC1_RAT23:		%08X" $data]

}

proc show_PCG0 {} {
	set PCG0_CTLA0 0x310C9300
	set data [memread32_phys $PCG0_CTLA0]
	puts [format "PCG0_CTLA0:		%08X" $data]

	set PCG0_CTLA1 0x310C9304
	set data [memread32_phys $PCG0_CTLA1]
	puts [format "PCG0_CTLA1:		%08X" $data]

	set PCG0_CTLB0 0x310C9308
	set data [memread32_phys $PCG0_CTLB0]
	puts [format "PCG0_CTLB0:		%08X" $data]

	set PCG0_CTLB1 0x310C930C
	set data [memread32_phys $PCG0_CTLB1]
	puts [format "PCG0_CTLB1:		%08X" $data]

	set PCG0_PW1 0x310C9310
	set data [memread32_phys $PCG0_PW1]
	puts [format "PCG0_PW1:		%08X" $data]

	set PCG0_SYNC1 0x310C9314
	set data [memread32_phys $PCG0_SYNC1]
	puts [format "PCG0_SYNC1:		%08X" $data]

	set PCG0_CTLE0 0x310C9318
	set data [memread32_phys $PCG0_CTLE0]
	puts [format "PCG0_CTLE0:		%08X" $data]

	set PCG0_CTLE1 0x310C931C
	set data [memread32_phys $PCG0_CTLE1]
	puts [format "PCG0_CTLE1:		%08X" $data]

	set PCG0_CTLF0 0x310C9320
	set data [memread32_phys $PCG0_CTLF0]
	puts [format "PCG0_CTLF0:		%08X" $data]

	set PCG0_CTLF1 0x310C9324
	set data [memread32_phys $PCG0_CTLF1]
	puts [format "PCG0_CTLF1:		%08X" $data]

	set PCG0_PW3 0x310C9328
	set data [memread32_phys $PCG0_PW3]
	puts [format "PCG0_PW3:		%08X" $data]

	set PCG0_SYNC3 0x310C932C
	set data [memread32_phys $PCG0_SYNC3]
	puts [format "PCG0_SYNC3:		%08X" $data]

	set PCG0_CTLC0 0x310CA300
	set data [memread32_phys $PCG0_CTLC0]
	puts [format "PCG0_CTLC0:		%08X" $data]

	set PCG0_CTLC1 0x310CA304
	set data [memread32_phys $PCG0_CTLC1]
	puts [format "PCG0_CTLC1:		%08X" $data]

	set PCG0_CTLD0 0x310CA308
	set data [memread32_phys $PCG0_CTLD0]
	puts [format "PCG0_CTLD0:		%08X" $data]

	set PCG0_CTLD1 0x310CA30C
	set data [memread32_phys $PCG0_CTLD1]
	puts [format "PCG0_CTLD1:		%08X" $data]

	set PCG0_PW2 0x310CA310
	set data [memread32_phys $PCG0_PW2]
	puts [format "PCG0_PW2:		%08X" $data]

	set PCG0_SYNC2 0x310CA314
	set data [memread32_phys $PCG0_SYNC2]
	puts [format "PCG0_SYNC2:		%08X" $data]

	set PCG0_CTLG0 0x310CA318
	set data [memread32_phys $PCG0_CTLG0]
	puts [format "PCG0_CTLG0:		%08X" $data]

	set PCG0_CTLG1 0x310CA31C
	set data [memread32_phys $PCG0_CTLG1]
	puts [format "PCG0_CTLG1:		%08X" $data]

	set PCG0_CTLH0 0x310CA320
	set data [memread32_phys $PCG0_CTLH0]
	puts [format "PCG0_CTLH0:		%08X" $data]

	set PCG0_CTLH1 0x310CA324
	set data [memread32_phys $PCG0_CTLH1]
	puts [format "PCG0_CTLH1:		%08X" $data]

	set PCG0_PW4 0x310CA328
	set data [memread32_phys $PCG0_PW4]
	puts [format "PCG0_PW4:		%08X" $data]

	set PCG0_SYNC4 0x310CA32C
	set data [memread32_phys $PCG0_SYNC4]
	puts [format "PCG0_SYNC4:		%08X" $data]

}

proc show_SPDIF0 {} {
	set SPDIF0_TX_CTL 0x310C9280
	set data [memread32_phys $SPDIF0_TX_CTL]
	puts [format "SPDIF0_TX_CTL:		%08X" $data]

	set SPDIF0_TX_STAT_A0 0x310C9284
	set data [memread32_phys $SPDIF0_TX_STAT_A0]
	puts [format "SPDIF0_TX_STAT_A0:		%08X" $data]

	set SPDIF0_TX_STAT_B0 0x310C9288
	set data [memread32_phys $SPDIF0_TX_STAT_B0]
	puts [format "SPDIF0_TX_STAT_B0:		%08X" $data]

	set SPDIF0_RX_CTL 0x310C92A0
	set data [memread32_phys $SPDIF0_RX_CTL]
	puts [format "SPDIF0_RX_CTL:		%08X" $data]

	set SPDIF0_RX_STAT 0x310C92A4
	set data [memread32_phys $SPDIF0_RX_STAT]
	puts [format "SPDIF0_RX_STAT:		%08X" $data]

	set SPDIF0_RX_STAT0_A 0x310C92A8
	set data [memread32_phys $SPDIF0_RX_STAT0_A]
	puts [format "SPDIF0_RX_STAT0_A:		%08X" $data]

	set SPDIF0_RX_STAT0_B 0x310C92AC
	set data [memread32_phys $SPDIF0_RX_STAT0_B]
	puts [format "SPDIF0_RX_STAT0_B:		%08X" $data]

	set SPDIF0_RX_STAT1_A 0x310C92B0
	set data [memread32_phys $SPDIF0_RX_STAT1_A]
	puts [format "SPDIF0_RX_STAT1_A:		%08X" $data]

	set SPDIF0_RX_STAT1_B 0x310C92B4
	set data [memread32_phys $SPDIF0_RX_STAT1_B]
	puts [format "SPDIF0_RX_STAT1_B:		%08X" $data]

	set SPDIF0_TX_STAT_A1 0x310C9350
	set data [memread32_phys $SPDIF0_TX_STAT_A1]
	puts [format "SPDIF0_TX_STAT_A1:		%08X" $data]

	set SPDIF0_TX_STAT_A2 0x310C9354
	set data [memread32_phys $SPDIF0_TX_STAT_A2]
	puts [format "SPDIF0_TX_STAT_A2:		%08X" $data]

	set SPDIF0_TX_STAT_A3 0x310C9358
	set data [memread32_phys $SPDIF0_TX_STAT_A3]
	puts [format "SPDIF0_TX_STAT_A3:		%08X" $data]

	set SPDIF0_TX_STAT_A4 0x310C935C
	set data [memread32_phys $SPDIF0_TX_STAT_A4]
	puts [format "SPDIF0_TX_STAT_A4:		%08X" $data]

	set SPDIF0_TX_STAT_A5 0x310C9360
	set data [memread32_phys $SPDIF0_TX_STAT_A5]
	puts [format "SPDIF0_TX_STAT_A5:		%08X" $data]

	set SPDIF0_TX_STAT_B1 0x310C9368
	set data [memread32_phys $SPDIF0_TX_STAT_B1]
	puts [format "SPDIF0_TX_STAT_B1:		%08X" $data]

	set SPDIF0_TX_STAT_B2 0x310C936C
	set data [memread32_phys $SPDIF0_TX_STAT_B2]
	puts [format "SPDIF0_TX_STAT_B2:		%08X" $data]

	set SPDIF0_TX_STAT_B3 0x310C9370
	set data [memread32_phys $SPDIF0_TX_STAT_B3]
	puts [format "SPDIF0_TX_STAT_B3:		%08X" $data]

	set SPDIF0_TX_STAT_B4 0x310C9374
	set data [memread32_phys $SPDIF0_TX_STAT_B4]
	puts [format "SPDIF0_TX_STAT_B4:		%08X" $data]

	set SPDIF0_TX_STAT_B5 0x310C9378
	set data [memread32_phys $SPDIF0_TX_STAT_B5]
	puts [format "SPDIF0_TX_STAT_B5:		%08X" $data]

	set SPDIF0_TX_UBUFF_A0 0x310C9380
	set data [memread32_phys $SPDIF0_TX_UBUFF_A0]
	puts [format "SPDIF0_TX_UBUFF_A0:		%08X" $data]

	set SPDIF0_TX_UBUFF_A1 0x310C9384
	set data [memread32_phys $SPDIF0_TX_UBUFF_A1]
	puts [format "SPDIF0_TX_UBUFF_A1:		%08X" $data]

	set SPDIF0_TX_UBUFF_A2 0x310C9388
	set data [memread32_phys $SPDIF0_TX_UBUFF_A2]
	puts [format "SPDIF0_TX_UBUFF_A2:		%08X" $data]

	set SPDIF0_TX_UBUFF_A3 0x310C938C
	set data [memread32_phys $SPDIF0_TX_UBUFF_A3]
	puts [format "SPDIF0_TX_UBUFF_A3:		%08X" $data]

	set SPDIF0_TX_UBUFF_A4 0x310C9390
	set data [memread32_phys $SPDIF0_TX_UBUFF_A4]
	puts [format "SPDIF0_TX_UBUFF_A4:		%08X" $data]

	set SPDIF0_TX_UBUFF_A5 0x310C9394
	set data [memread32_phys $SPDIF0_TX_UBUFF_A5]
	puts [format "SPDIF0_TX_UBUFF_A5:		%08X" $data]

	set SPDIF0_TX_UBUFF_B0 0x310C93A0
	set data [memread32_phys $SPDIF0_TX_UBUFF_B0]
	puts [format "SPDIF0_TX_UBUFF_B0:		%08X" $data]

	set SPDIF0_TX_UBUFF_B1 0x310C93A4
	set data [memread32_phys $SPDIF0_TX_UBUFF_B1]
	puts [format "SPDIF0_TX_UBUFF_B1:		%08X" $data]

	set SPDIF0_TX_UBUFF_B2 0x310C93A8
	set data [memread32_phys $SPDIF0_TX_UBUFF_B2]
	puts [format "SPDIF0_TX_UBUFF_B2:		%08X" $data]

	set SPDIF0_TX_UBUFF_B3 0x310C93AC
	set data [memread32_phys $SPDIF0_TX_UBUFF_B3]
	puts [format "SPDIF0_TX_UBUFF_B3:		%08X" $data]

	set SPDIF0_TX_UBUFF_B4 0x310C93B0
	set data [memread32_phys $SPDIF0_TX_UBUFF_B4]
	puts [format "SPDIF0_TX_UBUFF_B4:		%08X" $data]

	set SPDIF0_TX_UBUFF_B5 0x310C93B4
	set data [memread32_phys $SPDIF0_TX_UBUFF_B5]
	puts [format "SPDIF0_TX_UBUFF_B5:		%08X" $data]

	set SPDIF0_TX_USRUPDT 0x310C93BC
	set data [memread32_phys $SPDIF0_TX_USRUPDT]
	puts [format "SPDIF0_TX_USRUPDT:		%08X" $data]

}

proc show_DAI1 {} {
	set DAI1_EXTD_CLK0 0x310CA000
	set data [memread32_phys $DAI1_EXTD_CLK0]
	puts [format "DAI1_EXTD_CLK0:		%08X" $data]

	set DAI1_EXTD_CLK1 0x310CA004
	set data [memread32_phys $DAI1_EXTD_CLK1]
	puts [format "DAI1_EXTD_CLK1:		%08X" $data]

	set DAI1_EXTD_CLK2 0x310CA008
	set data [memread32_phys $DAI1_EXTD_CLK2]
	puts [format "DAI1_EXTD_CLK2:		%08X" $data]

	set DAI1_EXTD_CLK3 0x310CA00C
	set data [memread32_phys $DAI1_EXTD_CLK3]
	puts [format "DAI1_EXTD_CLK3:		%08X" $data]

	set DAI1_EXTD_CLK4 0x310CA010
	set data [memread32_phys $DAI1_EXTD_CLK4]
	puts [format "DAI1_EXTD_CLK4:		%08X" $data]

	set DAI1_EXTD_CLK5 0x310CA014
	set data [memread32_phys $DAI1_EXTD_CLK5]
	puts [format "DAI1_EXTD_CLK5:		%08X" $data]

	set DAI1_EXTD_DAT0 0x310CA018
	set data [memread32_phys $DAI1_EXTD_DAT0]
	puts [format "DAI1_EXTD_DAT0:		%08X" $data]

	set DAI1_EXTD_DAT1 0x310CA01C
	set data [memread32_phys $DAI1_EXTD_DAT1]
	puts [format "DAI1_EXTD_DAT1:		%08X" $data]

	set DAI1_EXTD_DAT2 0x310CA020
	set data [memread32_phys $DAI1_EXTD_DAT2]
	puts [format "DAI1_EXTD_DAT2:		%08X" $data]

	set DAI1_EXTD_DAT3 0x310CA024
	set data [memread32_phys $DAI1_EXTD_DAT3]
	puts [format "DAI1_EXTD_DAT3:		%08X" $data]

	set DAI1_EXTD_DAT4 0x310CA028
	set data [memread32_phys $DAI1_EXTD_DAT4]
	puts [format "DAI1_EXTD_DAT4:		%08X" $data]

	set DAI1_EXTD_DAT5 0x310CA02C
	set data [memread32_phys $DAI1_EXTD_DAT5]
	puts [format "DAI1_EXTD_DAT5:		%08X" $data]

	set DAI1_EXTD_DAT6 0x310CA030
	set data [memread32_phys $DAI1_EXTD_DAT6]
	puts [format "DAI1_EXTD_DAT6:		%08X" $data]

	set DAI1_EXTD_FS0 0x310CA034
	set data [memread32_phys $DAI1_EXTD_FS0]
	puts [format "DAI1_EXTD_FS0:		%08X" $data]

	set DAI1_EXTD_FS1 0x310CA038
	set data [memread32_phys $DAI1_EXTD_FS1]
	puts [format "DAI1_EXTD_FS1:		%08X" $data]

	set DAI1_EXTD_FS2 0x310CA03C
	set data [memread32_phys $DAI1_EXTD_FS2]
	puts [format "DAI1_EXTD_FS2:		%08X" $data]

	set DAI1_EXTD_FS4 0x310CA044
	set data [memread32_phys $DAI1_EXTD_FS4]
	puts [format "DAI1_EXTD_FS4:		%08X" $data]

	set DAI1_EXTD_PIN0 0x310CA048
	set data [memread32_phys $DAI1_EXTD_PIN0]
	puts [format "DAI1_EXTD_PIN0:		%08X" $data]

	set DAI1_EXTD_PIN1 0x310CA04C
	set data [memread32_phys $DAI1_EXTD_PIN1]
	puts [format "DAI1_EXTD_PIN1:		%08X" $data]

	set DAI1_EXTD_PIN2 0x310CA050
	set data [memread32_phys $DAI1_EXTD_PIN2]
	puts [format "DAI1_EXTD_PIN2:		%08X" $data]

	set DAI1_EXTD_PIN3 0x310CA054
	set data [memread32_phys $DAI1_EXTD_PIN3]
	puts [format "DAI1_EXTD_PIN3:		%08X" $data]

	set DAI1_EXTD_PIN4 0x310CA058
	set data [memread32_phys $DAI1_EXTD_PIN4]
	puts [format "DAI1_EXTD_PIN4:		%08X" $data]

	set DAI1_EXTD_MISC0 0x310CA05C
	set data [memread32_phys $DAI1_EXTD_MISC0]
	puts [format "DAI1_EXTD_MISC0:		%08X" $data]

	set DAI1_EXTD_MISC1 0x310CA060
	set data [memread32_phys $DAI1_EXTD_MISC1]
	puts [format "DAI1_EXTD_MISC1:		%08X" $data]

	set DAI1_EXTD_MISC2 0x310CA064
	set data [memread32_phys $DAI1_EXTD_MISC2]
	puts [format "DAI1_EXTD_MISC2:		%08X" $data]

	set DAI1_EXTD_PBEN0 0x310CA068
	set data [memread32_phys $DAI1_EXTD_PBEN0]
	puts [format "DAI1_EXTD_PBEN0:		%08X" $data]

	set DAI1_EXTD_PBEN1 0x310CA06C
	set data [memread32_phys $DAI1_EXTD_PBEN1]
	puts [format "DAI1_EXTD_PBEN1:		%08X" $data]

	set DAI1_EXTD_PBEN2 0x310CA070
	set data [memread32_phys $DAI1_EXTD_PBEN2]
	puts [format "DAI1_EXTD_PBEN2:		%08X" $data]

	set DAI1_EXTD_PBEN3 0x310CA074
	set data [memread32_phys $DAI1_EXTD_PBEN3]
	puts [format "DAI1_EXTD_PBEN3:		%08X" $data]

	set DAI1_CLK0 0x310CA0C0
	set data [memread32_phys $DAI1_CLK0]
	puts [format "DAI1_CLK0:		%08X" $data]

	set DAI1_CLK1 0x310CA0C4
	set data [memread32_phys $DAI1_CLK1]
	puts [format "DAI1_CLK1:		%08X" $data]

	set DAI1_CLK2 0x310CA0C8
	set data [memread32_phys $DAI1_CLK2]
	puts [format "DAI1_CLK2:		%08X" $data]

	set DAI1_CLK3 0x310CA0CC
	set data [memread32_phys $DAI1_CLK3]
	puts [format "DAI1_CLK3:		%08X" $data]

	set DAI1_CLK4 0x310CA0D0
	set data [memread32_phys $DAI1_CLK4]
	puts [format "DAI1_CLK4:		%08X" $data]

	set DAI1_CLK5 0x310CA0D4
	set data [memread32_phys $DAI1_CLK5]
	puts [format "DAI1_CLK5:		%08X" $data]

	set DAI1_DAT0 0x310CA100
	set data [memread32_phys $DAI1_DAT0]
	puts [format "DAI1_DAT0:		%08X" $data]

	set DAI1_DAT1 0x310CA104
	set data [memread32_phys $DAI1_DAT1]
	puts [format "DAI1_DAT1:		%08X" $data]

	set DAI1_DAT2 0x310CA108
	set data [memread32_phys $DAI1_DAT2]
	puts [format "DAI1_DAT2:		%08X" $data]

	set DAI1_DAT3 0x310CA10C
	set data [memread32_phys $DAI1_DAT3]
	puts [format "DAI1_DAT3:		%08X" $data]

	set DAI1_DAT4 0x310CA110
	set data [memread32_phys $DAI1_DAT4]
	puts [format "DAI1_DAT4:		%08X" $data]

	set DAI1_DAT5 0x310CA114
	set data [memread32_phys $DAI1_DAT5]
	puts [format "DAI1_DAT5:		%08X" $data]

	set DAI1_DAT6 0x310CA118
	set data [memread32_phys $DAI1_DAT6]
	puts [format "DAI1_DAT6:		%08X" $data]

	set DAI1_FS0 0x310CA140
	set data [memread32_phys $DAI1_FS0]
	puts [format "DAI1_FS0:		%08X" $data]

	set DAI1_FS1 0x310CA144
	set data [memread32_phys $DAI1_FS1]
	puts [format "DAI1_FS1:		%08X" $data]

	set DAI1_FS2 0x310CA148
	set data [memread32_phys $DAI1_FS2]
	puts [format "DAI1_FS2:		%08X" $data]

	set DAI1_FS4 0x310CA150
	set data [memread32_phys $DAI1_FS4]
	puts [format "DAI1_FS4:		%08X" $data]

	set DAI1_PIN0 0x310CA180
	set data [memread32_phys $DAI1_PIN0]
	puts [format "DAI1_PIN0:		%08X" $data]

	set DAI1_PIN1 0x310CA184
	set data [memread32_phys $DAI1_PIN1]
	puts [format "DAI1_PIN1:		%08X" $data]

	set DAI1_PIN2 0x310CA188
	set data [memread32_phys $DAI1_PIN2]
	puts [format "DAI1_PIN2:		%08X" $data]

	set DAI1_PIN3 0x310CA18C
	set data [memread32_phys $DAI1_PIN3]
	puts [format "DAI1_PIN3:		%08X" $data]

	set DAI1_PIN4 0x310CA190
	set data [memread32_phys $DAI1_PIN4]
	puts [format "DAI1_PIN4:		%08X" $data]

	set DAI1_MISC0 0x310CA1C0
	set data [memread32_phys $DAI1_MISC0]
	puts [format "DAI1_MISC0:		%08X" $data]

	set DAI1_MISC1 0x310CA1C4
	set data [memread32_phys $DAI1_MISC1]
	puts [format "DAI1_MISC1:		%08X" $data]

	set DAI1_MISC2 0x310CA1C8
	set data [memread32_phys $DAI1_MISC2]
	puts [format "DAI1_MISC2:		%08X" $data]

	set DAI1_PBEN0 0x310CA1E0
	set data [memread32_phys $DAI1_PBEN0]
	puts [format "DAI1_PBEN0:		%08X" $data]

	set DAI1_PBEN1 0x310CA1E4
	set data [memread32_phys $DAI1_PBEN1]
	puts [format "DAI1_PBEN1:		%08X" $data]

	set DAI1_PBEN2 0x310CA1E8
	set data [memread32_phys $DAI1_PBEN2]
	puts [format "DAI1_PBEN2:		%08X" $data]

	set DAI1_PBEN3 0x310CA1EC
	set data [memread32_phys $DAI1_PBEN3]
	puts [format "DAI1_PBEN3:		%08X" $data]

	set DAI1_IMSK_FE 0x310CA200
	set data [memread32_phys $DAI1_IMSK_FE]
	puts [format "DAI1_IMSK_FE:		%08X" $data]

	set DAI1_IMSK_RE 0x310CA204
	set data [memread32_phys $DAI1_IMSK_RE]
	puts [format "DAI1_IMSK_RE:		%08X" $data]

	set DAI1_IMSK_PRI 0x310CA210
	set data [memread32_phys $DAI1_IMSK_PRI]
	puts [format "DAI1_IMSK_PRI:		%08X" $data]

	set DAI1_IRPTL_H 0x310CA220
	set data [memread32_phys $DAI1_IRPTL_H]
	puts [format "DAI1_IRPTL_H:		%08X" $data]

	set DAI1_IRPTL_L 0x310CA224
	set data [memread32_phys $DAI1_IRPTL_L]
	puts [format "DAI1_IRPTL_L:		%08X" $data]

	set DAI1_IRPTL_HS 0x310CA230
	set data [memread32_phys $DAI1_IRPTL_HS]
	puts [format "DAI1_IRPTL_HS:		%08X" $data]

	set DAI1_IRPTL_LS 0x310CA234
	set data [memread32_phys $DAI1_IRPTL_LS]
	puts [format "DAI1_IRPTL_LS:		%08X" $data]

	set DAI1_PIN_STAT 0x310CA2E4
	set data [memread32_phys $DAI1_PIN_STAT]
	puts [format "DAI1_PIN_STAT:		%08X" $data]

	set DAI1_GBL_SP_EN 0x310CA2E8
	set data [memread32_phys $DAI1_GBL_SP_EN]
	puts [format "DAI1_GBL_SP_EN:		%08X" $data]

	set DAI1_GBL_INT_EN 0x310CA2EC
	set data [memread32_phys $DAI1_GBL_INT_EN]
	puts [format "DAI1_GBL_INT_EN:		%08X" $data]

}

proc show_SPDIF1 {} {
	set SPDIF1_TX_CTL 0x310CA280
	set data [memread32_phys $SPDIF1_TX_CTL]
	puts [format "SPDIF1_TX_CTL:		%08X" $data]

	set SPDIF1_TX_STAT_A0 0x310CA284
	set data [memread32_phys $SPDIF1_TX_STAT_A0]
	puts [format "SPDIF1_TX_STAT_A0:		%08X" $data]

	set SPDIF1_TX_STAT_B0 0x310CA288
	set data [memread32_phys $SPDIF1_TX_STAT_B0]
	puts [format "SPDIF1_TX_STAT_B0:		%08X" $data]

	set SPDIF1_RX_CTL 0x310CA2A0
	set data [memread32_phys $SPDIF1_RX_CTL]
	puts [format "SPDIF1_RX_CTL:		%08X" $data]

	set SPDIF1_RX_STAT 0x310CA2A4
	set data [memread32_phys $SPDIF1_RX_STAT]
	puts [format "SPDIF1_RX_STAT:		%08X" $data]

	set SPDIF1_RX_STAT0_A 0x310CA2A8
	set data [memread32_phys $SPDIF1_RX_STAT0_A]
	puts [format "SPDIF1_RX_STAT0_A:		%08X" $data]

	set SPDIF1_RX_STAT0_B 0x310CA2AC
	set data [memread32_phys $SPDIF1_RX_STAT0_B]
	puts [format "SPDIF1_RX_STAT0_B:		%08X" $data]

	set SPDIF1_RX_STAT1_A 0x310CA2B0
	set data [memread32_phys $SPDIF1_RX_STAT1_A]
	puts [format "SPDIF1_RX_STAT1_A:		%08X" $data]

	set SPDIF1_RX_STAT1_B 0x310CA2B4
	set data [memread32_phys $SPDIF1_RX_STAT1_B]
	puts [format "SPDIF1_RX_STAT1_B:		%08X" $data]

	set SPDIF1_TX_STAT_A1 0x310CA350
	set data [memread32_phys $SPDIF1_TX_STAT_A1]
	puts [format "SPDIF1_TX_STAT_A1:		%08X" $data]

	set SPDIF1_TX_STAT_A2 0x310CA354
	set data [memread32_phys $SPDIF1_TX_STAT_A2]
	puts [format "SPDIF1_TX_STAT_A2:		%08X" $data]

	set SPDIF1_TX_STAT_A3 0x310CA358
	set data [memread32_phys $SPDIF1_TX_STAT_A3]
	puts [format "SPDIF1_TX_STAT_A3:		%08X" $data]

	set SPDIF1_TX_STAT_A4 0x310CA35C
	set data [memread32_phys $SPDIF1_TX_STAT_A4]
	puts [format "SPDIF1_TX_STAT_A4:		%08X" $data]

	set SPDIF1_TX_STAT_A5 0x310CA360
	set data [memread32_phys $SPDIF1_TX_STAT_A5]
	puts [format "SPDIF1_TX_STAT_A5:		%08X" $data]

	set SPDIF1_TX_STAT_B1 0x310CA368
	set data [memread32_phys $SPDIF1_TX_STAT_B1]
	puts [format "SPDIF1_TX_STAT_B1:		%08X" $data]

	set SPDIF1_TX_STAT_B2 0x310CA36C
	set data [memread32_phys $SPDIF1_TX_STAT_B2]
	puts [format "SPDIF1_TX_STAT_B2:		%08X" $data]

	set SPDIF1_TX_STAT_B3 0x310CA370
	set data [memread32_phys $SPDIF1_TX_STAT_B3]
	puts [format "SPDIF1_TX_STAT_B3:		%08X" $data]

	set SPDIF1_TX_STAT_B4 0x310CA374
	set data [memread32_phys $SPDIF1_TX_STAT_B4]
	puts [format "SPDIF1_TX_STAT_B4:		%08X" $data]

	set SPDIF1_TX_STAT_B5 0x310CA378
	set data [memread32_phys $SPDIF1_TX_STAT_B5]
	puts [format "SPDIF1_TX_STAT_B5:		%08X" $data]

	set SPDIF1_TX_UBUFF_A0 0x310CA380
	set data [memread32_phys $SPDIF1_TX_UBUFF_A0]
	puts [format "SPDIF1_TX_UBUFF_A0:		%08X" $data]

	set SPDIF1_TX_UBUFF_A1 0x310CA384
	set data [memread32_phys $SPDIF1_TX_UBUFF_A1]
	puts [format "SPDIF1_TX_UBUFF_A1:		%08X" $data]

	set SPDIF1_TX_UBUFF_A2 0x310CA388
	set data [memread32_phys $SPDIF1_TX_UBUFF_A2]
	puts [format "SPDIF1_TX_UBUFF_A2:		%08X" $data]

	set SPDIF1_TX_UBUFF_A3 0x310CA38C
	set data [memread32_phys $SPDIF1_TX_UBUFF_A3]
	puts [format "SPDIF1_TX_UBUFF_A3:		%08X" $data]

	set SPDIF1_TX_UBUFF_A4 0x310CA390
	set data [memread32_phys $SPDIF1_TX_UBUFF_A4]
	puts [format "SPDIF1_TX_UBUFF_A4:		%08X" $data]

	set SPDIF1_TX_UBUFF_A5 0x310CA394
	set data [memread32_phys $SPDIF1_TX_UBUFF_A5]
	puts [format "SPDIF1_TX_UBUFF_A5:		%08X" $data]

	set SPDIF1_TX_UBUFF_B0 0x310CA3A0
	set data [memread32_phys $SPDIF1_TX_UBUFF_B0]
	puts [format "SPDIF1_TX_UBUFF_B0:		%08X" $data]

	set SPDIF1_TX_UBUFF_B1 0x310CA3A4
	set data [memread32_phys $SPDIF1_TX_UBUFF_B1]
	puts [format "SPDIF1_TX_UBUFF_B1:		%08X" $data]

	set SPDIF1_TX_UBUFF_B2 0x310CA3A8
	set data [memread32_phys $SPDIF1_TX_UBUFF_B2]
	puts [format "SPDIF1_TX_UBUFF_B2:		%08X" $data]

	set SPDIF1_TX_UBUFF_B3 0x310CA3AC
	set data [memread32_phys $SPDIF1_TX_UBUFF_B3]
	puts [format "SPDIF1_TX_UBUFF_B3:		%08X" $data]

	set SPDIF1_TX_UBUFF_B4 0x310CA3B0
	set data [memread32_phys $SPDIF1_TX_UBUFF_B4]
	puts [format "SPDIF1_TX_UBUFF_B4:		%08X" $data]

	set SPDIF1_TX_UBUFF_B5 0x310CA3B4
	set data [memread32_phys $SPDIF1_TX_UBUFF_B5]
	puts [format "SPDIF1_TX_UBUFF_B5:		%08X" $data]

	set SPDIF1_TX_USRUPDT 0x310CA3BC
	set data [memread32_phys $SPDIF1_TX_USRUPDT]
	puts [format "SPDIF1_TX_USRUPDT:		%08X" $data]

}

proc show_PKTE0 {} {
	set PKTE0_CTL_STAT 0x310CD000
	set data [memread32_phys $PKTE0_CTL_STAT]
	puts [format "PKTE0_CTL_STAT:		%08X" $data]

	set PKTE0_SRC_ADDR 0x310CD004
	set data [memread32_phys $PKTE0_SRC_ADDR]
	puts [format "PKTE0_SRC_ADDR:		%08X" $data]

	set PKTE0_DEST_ADDR 0x310CD008
	set data [memread32_phys $PKTE0_DEST_ADDR]
	puts [format "PKTE0_DEST_ADDR:		%08X" $data]

	set PKTE0_SA_ADDR 0x310CD00C
	set data [memread32_phys $PKTE0_SA_ADDR]
	puts [format "PKTE0_SA_ADDR:		%08X" $data]

	set PKTE0_STATE_ADDR 0x310CD010
	set data [memread32_phys $PKTE0_STATE_ADDR]
	puts [format "PKTE0_STATE_ADDR:		%08X" $data]

	set PKTE0_ARC4STATE_ADDR 0x310CD014
	set data [memread32_phys $PKTE0_ARC4STATE_ADDR]
	puts [format "PKTE0_ARC4STATE_ADDR:		%08X" $data]

	set PKTE0_USERID 0x310CD018
	set data [memread32_phys $PKTE0_USERID]
	puts [format "PKTE0_USERID:		%08X" $data]

	set PKTE0_LEN 0x310CD01C
	set data [memread32_phys $PKTE0_LEN]
	puts [format "PKTE0_LEN:		%08X" $data]

	set PKTE0_CDRBASE_ADDR 0x310CD080
	set data [memread32_phys $PKTE0_CDRBASE_ADDR]
	puts [format "PKTE0_CDRBASE_ADDR:		%08X" $data]

	set PKTE0_RDRBASE_ADDR 0x310CD084
	set data [memread32_phys $PKTE0_RDRBASE_ADDR]
	puts [format "PKTE0_RDRBASE_ADDR:		%08X" $data]

	set PKTE0_RING_CFG 0x310CD088
	set data [memread32_phys $PKTE0_RING_CFG]
	puts [format "PKTE0_RING_CFG:		%08X" $data]

	set PKTE0_RING_THRESH 0x310CD08C
	set data [memread32_phys $PKTE0_RING_THRESH]
	puts [format "PKTE0_RING_THRESH:		%08X" $data]

	set PKTE0_CDSC_CNT 0x310CD090
	set data [memread32_phys $PKTE0_CDSC_CNT]
	puts [format "PKTE0_CDSC_CNT:		%08X" $data]

	set PKTE0_CDSC_INCR 0x310CD090
	set data [memread32_phys $PKTE0_CDSC_INCR]
	puts [format "PKTE0_CDSC_INCR:		%08X" $data]

	set PKTE0_RDSC_CNT 0x310CD094
	set data [memread32_phys $PKTE0_RDSC_CNT]
	puts [format "PKTE0_RDSC_CNT:		%08X" $data]

	set PKTE0_RDSC_DECR 0x310CD094
	set data [memread32_phys $PKTE0_RDSC_DECR]
	puts [format "PKTE0_RDSC_DECR:		%08X" $data]

	set PKTE0_RING_PTR 0x310CD098
	set data [memread32_phys $PKTE0_RING_PTR]
	puts [format "PKTE0_RING_PTR:		%08X" $data]

	set PKTE0_RING_STAT 0x310CD09C
	set data [memread32_phys $PKTE0_RING_STAT]
	puts [format "PKTE0_RING_STAT:		%08X" $data]

	set PKTE0_CFG 0x310CD100
	set data [memread32_phys $PKTE0_CFG]
	puts [format "PKTE0_CFG:		%08X" $data]

	set PKTE0_STAT 0x310CD104
	set data [memread32_phys $PKTE0_STAT]
	puts [format "PKTE0_STAT:		%08X" $data]

	set PKTE0_BUF_THRESH 0x310CD10C
	set data [memread32_phys $PKTE0_BUF_THRESH]
	puts [format "PKTE0_BUF_THRESH:		%08X" $data]

	set PKTE0_INBUF_CNT 0x310CD110
	set data [memread32_phys $PKTE0_INBUF_CNT]
	puts [format "PKTE0_INBUF_CNT:		%08X" $data]

	set PKTE0_INBUF_INCR 0x310CD110
	set data [memread32_phys $PKTE0_INBUF_INCR]
	puts [format "PKTE0_INBUF_INCR:		%08X" $data]

	set PKTE0_OUTBUF_CNT 0x310CD114
	set data [memread32_phys $PKTE0_OUTBUF_CNT]
	puts [format "PKTE0_OUTBUF_CNT:		%08X" $data]

	set PKTE0_OUTBUF_DECR 0x310CD114
	set data [memread32_phys $PKTE0_OUTBUF_DECR]
	puts [format "PKTE0_OUTBUF_DECR:		%08X" $data]

	set PKTE0_BUF_PTR 0x310CD118
	set data [memread32_phys $PKTE0_BUF_PTR]
	puts [format "PKTE0_BUF_PTR:		%08X" $data]

	set PKTE0_DMA_CFG 0x310CD120
	set data [memread32_phys $PKTE0_DMA_CFG]
	puts [format "PKTE0_DMA_CFG:		%08X" $data]

	set PKTE0_ENDIAN_CFG 0x310CD1D0
	set data [memread32_phys $PKTE0_ENDIAN_CFG]
	puts [format "PKTE0_ENDIAN_CFG:		%08X" $data]

	set PKTE0_HLT_CTL 0x310CD1E0
	set data [memread32_phys $PKTE0_HLT_CTL]
	puts [format "PKTE0_HLT_CTL:		%08X" $data]

	set PKTE0_HLT_STAT 0x310CD1E0
	set data [memread32_phys $PKTE0_HLT_STAT]
	puts [format "PKTE0_HLT_STAT:		%08X" $data]

	set PKTE0_CONT 0x310CD1E4
	set data [memread32_phys $PKTE0_CONT]
	puts [format "PKTE0_CONT:		%08X" $data]

	set PKTE0_CLK_CTL 0x310CD1E8
	set data [memread32_phys $PKTE0_CLK_CTL]
	puts [format "PKTE0_CLK_CTL:		%08X" $data]

	set PKTE0_IUMSK_STAT 0x310CD200
	set data [memread32_phys $PKTE0_IUMSK_STAT]
	puts [format "PKTE0_IUMSK_STAT:		%08X" $data]

	set PKTE0_IMSK_STAT 0x310CD204
	set data [memread32_phys $PKTE0_IMSK_STAT]
	puts [format "PKTE0_IMSK_STAT:		%08X" $data]

	set PKTE0_INT_CLR 0x310CD204
	set data [memread32_phys $PKTE0_INT_CLR]
	puts [format "PKTE0_INT_CLR:		%08X" $data]

	set PKTE0_INT_EN 0x310CD208
	set data [memread32_phys $PKTE0_INT_EN]
	puts [format "PKTE0_INT_EN:		%08X" $data]

	set PKTE0_INT_CFG 0x310CD20C
	set data [memread32_phys $PKTE0_INT_CFG]
	puts [format "PKTE0_INT_CFG:		%08X" $data]

	set PKTE0_IMSK_EN 0x310CD210
	set data [memread32_phys $PKTE0_IMSK_EN]
	puts [format "PKTE0_IMSK_EN:		%08X" $data]

	set PKTE0_IMSK_DIS 0x310CD214
	set data [memread32_phys $PKTE0_IMSK_DIS]
	puts [format "PKTE0_IMSK_DIS:		%08X" $data]

	set PKTE0_SA_CMD0 0x310CD400
	set data [memread32_phys $PKTE0_SA_CMD0]
	puts [format "PKTE0_SA_CMD0:		%08X" $data]

	set PKTE0_SA_CMD1 0x310CD404
	set data [memread32_phys $PKTE0_SA_CMD1]
	puts [format "PKTE0_SA_CMD1:		%08X" $data]

	set PKTE0_SA_SPI 0x310CD468
	set data [memread32_phys $PKTE0_SA_SPI]
	puts [format "PKTE0_SA_SPI:		%08X" $data]

	set PKTE0_SA_ARC4IJPTR 0x310CD47C
	set data [memread32_phys $PKTE0_SA_ARC4IJPTR]
	puts [format "PKTE0_SA_ARC4IJPTR:		%08X" $data]

	set PKTE0_SA_NONCE 0x310CD47C
	set data [memread32_phys $PKTE0_SA_NONCE]
	puts [format "PKTE0_SA_NONCE:		%08X" $data]

	set PKTE0_SA_RDY 0x310CD47C
	set data [memread32_phys $PKTE0_SA_RDY]
	puts [format "PKTE0_SA_RDY:		%08X" $data]

	set PKTE0_ARC4STATE_BUF 0x310CD700
	set data [memread32_phys $PKTE0_ARC4STATE_BUF]
	puts [format "PKTE0_ARC4STATE_BUF:		%08X" $data]

	set PKTE0_DATAIO_BUF 0x310CD800
	set data [memread32_phys $PKTE0_DATAIO_BUF]
	puts [format "PKTE0_DATAIO_BUF:		%08X" $data]

	set PKTE0_SA_IDIGEST0 0x310CD428
	set data [memread32_phys $PKTE0_SA_IDIGEST0]
	puts [format "PKTE0_SA_IDIGEST0:		%08X" $data]

	set PKTE0_SA_IDIGEST1 0x310CD42C
	set data [memread32_phys $PKTE0_SA_IDIGEST1]
	puts [format "PKTE0_SA_IDIGEST1:		%08X" $data]

	set PKTE0_SA_IDIGEST2 0x310CD430
	set data [memread32_phys $PKTE0_SA_IDIGEST2]
	puts [format "PKTE0_SA_IDIGEST2:		%08X" $data]

	set PKTE0_SA_IDIGEST3 0x310CD434
	set data [memread32_phys $PKTE0_SA_IDIGEST3]
	puts [format "PKTE0_SA_IDIGEST3:		%08X" $data]

	set PKTE0_SA_IDIGEST4 0x310CD438
	set data [memread32_phys $PKTE0_SA_IDIGEST4]
	puts [format "PKTE0_SA_IDIGEST4:		%08X" $data]

	set PKTE0_SA_IDIGEST5 0x310CD43C
	set data [memread32_phys $PKTE0_SA_IDIGEST5]
	puts [format "PKTE0_SA_IDIGEST5:		%08X" $data]

	set PKTE0_SA_IDIGEST6 0x310CD440
	set data [memread32_phys $PKTE0_SA_IDIGEST6]
	puts [format "PKTE0_SA_IDIGEST6:		%08X" $data]

	set PKTE0_SA_IDIGEST7 0x310CD444
	set data [memread32_phys $PKTE0_SA_IDIGEST7]
	puts [format "PKTE0_SA_IDIGEST7:		%08X" $data]

	set PKTE0_SA_KEY0 0x310CD408
	set data [memread32_phys $PKTE0_SA_KEY0]
	puts [format "PKTE0_SA_KEY0:		%08X" $data]

	set PKTE0_SA_KEY1 0x310CD40C
	set data [memread32_phys $PKTE0_SA_KEY1]
	puts [format "PKTE0_SA_KEY1:		%08X" $data]

	set PKTE0_SA_KEY2 0x310CD410
	set data [memread32_phys $PKTE0_SA_KEY2]
	puts [format "PKTE0_SA_KEY2:		%08X" $data]

	set PKTE0_SA_KEY3 0x310CD414
	set data [memread32_phys $PKTE0_SA_KEY3]
	puts [format "PKTE0_SA_KEY3:		%08X" $data]

	set PKTE0_SA_KEY4 0x310CD418
	set data [memread32_phys $PKTE0_SA_KEY4]
	puts [format "PKTE0_SA_KEY4:		%08X" $data]

	set PKTE0_SA_KEY5 0x310CD41C
	set data [memread32_phys $PKTE0_SA_KEY5]
	puts [format "PKTE0_SA_KEY5:		%08X" $data]

	set PKTE0_SA_KEY6 0x310CD420
	set data [memread32_phys $PKTE0_SA_KEY6]
	puts [format "PKTE0_SA_KEY6:		%08X" $data]

	set PKTE0_SA_KEY7 0x310CD424
	set data [memread32_phys $PKTE0_SA_KEY7]
	puts [format "PKTE0_SA_KEY7:		%08X" $data]

	set PKTE0_SA_ODIGEST0 0x310CD448
	set data [memread32_phys $PKTE0_SA_ODIGEST0]
	puts [format "PKTE0_SA_ODIGEST0:		%08X" $data]

	set PKTE0_SA_ODIGEST1 0x310CD44C
	set data [memread32_phys $PKTE0_SA_ODIGEST1]
	puts [format "PKTE0_SA_ODIGEST1:		%08X" $data]

	set PKTE0_SA_ODIGEST2 0x310CD450
	set data [memread32_phys $PKTE0_SA_ODIGEST2]
	puts [format "PKTE0_SA_ODIGEST2:		%08X" $data]

	set PKTE0_SA_ODIGEST3 0x310CD454
	set data [memread32_phys $PKTE0_SA_ODIGEST3]
	puts [format "PKTE0_SA_ODIGEST3:		%08X" $data]

	set PKTE0_SA_ODIGEST4 0x310CD458
	set data [memread32_phys $PKTE0_SA_ODIGEST4]
	puts [format "PKTE0_SA_ODIGEST4:		%08X" $data]

	set PKTE0_SA_ODIGEST5 0x310CD45C
	set data [memread32_phys $PKTE0_SA_ODIGEST5]
	puts [format "PKTE0_SA_ODIGEST5:		%08X" $data]

	set PKTE0_SA_ODIGEST6 0x310CD460
	set data [memread32_phys $PKTE0_SA_ODIGEST6]
	puts [format "PKTE0_SA_ODIGEST6:		%08X" $data]

	set PKTE0_SA_ODIGEST7 0x310CD464
	set data [memread32_phys $PKTE0_SA_ODIGEST7]
	puts [format "PKTE0_SA_ODIGEST7:		%08X" $data]

	set PKTE0_SA_SEQNUM0 0x310CD46C
	set data [memread32_phys $PKTE0_SA_SEQNUM0]
	puts [format "PKTE0_SA_SEQNUM0:		%08X" $data]

	set PKTE0_SA_SEQNUM1 0x310CD470
	set data [memread32_phys $PKTE0_SA_SEQNUM1]
	puts [format "PKTE0_SA_SEQNUM1:		%08X" $data]

	set PKTE0_SA_SEQNUM_MSK0 0x310CD474
	set data [memread32_phys $PKTE0_SA_SEQNUM_MSK0]
	puts [format "PKTE0_SA_SEQNUM_MSK0:		%08X" $data]

	set PKTE0_SA_SEQNUM_MSK1 0x310CD478
	set data [memread32_phys $PKTE0_SA_SEQNUM_MSK1]
	puts [format "PKTE0_SA_SEQNUM_MSK1:		%08X" $data]

	set PKTE0_STATE_BYTE_CNT0 0x310CD510
	set data [memread32_phys $PKTE0_STATE_BYTE_CNT0]
	puts [format "PKTE0_STATE_BYTE_CNT0:		%08X" $data]

	set PKTE0_STATE_BYTE_CNT1 0x310CD514
	set data [memread32_phys $PKTE0_STATE_BYTE_CNT1]
	puts [format "PKTE0_STATE_BYTE_CNT1:		%08X" $data]

	set PKTE0_STATE_IDIGEST0 0x310CD518
	set data [memread32_phys $PKTE0_STATE_IDIGEST0]
	puts [format "PKTE0_STATE_IDIGEST0:		%08X" $data]

	set PKTE0_STATE_IDIGEST1 0x310CD51C
	set data [memread32_phys $PKTE0_STATE_IDIGEST1]
	puts [format "PKTE0_STATE_IDIGEST1:		%08X" $data]

	set PKTE0_STATE_IDIGEST2 0x310CD520
	set data [memread32_phys $PKTE0_STATE_IDIGEST2]
	puts [format "PKTE0_STATE_IDIGEST2:		%08X" $data]

	set PKTE0_STATE_IDIGEST3 0x310CD524
	set data [memread32_phys $PKTE0_STATE_IDIGEST3]
	puts [format "PKTE0_STATE_IDIGEST3:		%08X" $data]

	set PKTE0_STATE_IDIGEST4 0x310CD528
	set data [memread32_phys $PKTE0_STATE_IDIGEST4]
	puts [format "PKTE0_STATE_IDIGEST4:		%08X" $data]

	set PKTE0_STATE_IDIGEST5 0x310CD52C
	set data [memread32_phys $PKTE0_STATE_IDIGEST5]
	puts [format "PKTE0_STATE_IDIGEST5:		%08X" $data]

	set PKTE0_STATE_IDIGEST6 0x310CD530
	set data [memread32_phys $PKTE0_STATE_IDIGEST6]
	puts [format "PKTE0_STATE_IDIGEST6:		%08X" $data]

	set PKTE0_STATE_IDIGEST7 0x310CD534
	set data [memread32_phys $PKTE0_STATE_IDIGEST7]
	puts [format "PKTE0_STATE_IDIGEST7:		%08X" $data]

	set PKTE0_STATE_IV0 0x310CD500
	set data [memread32_phys $PKTE0_STATE_IV0]
	puts [format "PKTE0_STATE_IV0:		%08X" $data]

	set PKTE0_STATE_IV1 0x310CD504
	set data [memread32_phys $PKTE0_STATE_IV1]
	puts [format "PKTE0_STATE_IV1:		%08X" $data]

	set PKTE0_STATE_IV2 0x310CD508
	set data [memread32_phys $PKTE0_STATE_IV2]
	puts [format "PKTE0_STATE_IV2:		%08X" $data]

	set PKTE0_STATE_IV3 0x310CD50C
	set data [memread32_phys $PKTE0_STATE_IV3]
	puts [format "PKTE0_STATE_IV3:		%08X" $data]

}

proc show_TRNG0 {} {
	set TRNG0_INTACK 0x310D0010
	set data [memread32_phys $TRNG0_INTACK]
	puts [format "TRNG0_INTACK:		%08X" $data]

	set TRNG0_STAT 0x310D0010
	set data [memread32_phys $TRNG0_STAT]
	puts [format "TRNG0_STAT:		%08X" $data]

	set TRNG0_CTL 0x310D0014
	set data [memread32_phys $TRNG0_CTL]
	puts [format "TRNG0_CTL:		%08X" $data]

	set TRNG0_CFG 0x310D0018
	set data [memread32_phys $TRNG0_CFG]
	puts [format "TRNG0_CFG:		%08X" $data]

	set TRNG0_ALMCNT 0x310D001C
	set data [memread32_phys $TRNG0_ALMCNT]
	puts [format "TRNG0_ALMCNT:		%08X" $data]

	set TRNG0_FROEN 0x310D0020
	set data [memread32_phys $TRNG0_FROEN]
	puts [format "TRNG0_FROEN:		%08X" $data]

	set TRNG0_FRODETUNE 0x310D0024
	set data [memread32_phys $TRNG0_FRODETUNE]
	puts [format "TRNG0_FRODETUNE:		%08X" $data]

	set TRNG0_ALMMSK 0x310D0028
	set data [memread32_phys $TRNG0_ALMMSK]
	puts [format "TRNG0_ALMMSK:		%08X" $data]

	set TRNG0_ALMSTP 0x310D002C
	set data [memread32_phys $TRNG0_ALMSTP]
	puts [format "TRNG0_ALMSTP:		%08X" $data]

	set TRNG0_LFSR_L 0x310D0030
	set data [memread32_phys $TRNG0_LFSR_L]
	puts [format "TRNG0_LFSR_L:		%08X" $data]

	set TRNG0_LFSR_M 0x310D0034
	set data [memread32_phys $TRNG0_LFSR_M]
	puts [format "TRNG0_LFSR_M:		%08X" $data]

	set TRNG0_LFSR_H 0x310D0038
	set data [memread32_phys $TRNG0_LFSR_H]
	puts [format "TRNG0_LFSR_H:		%08X" $data]

	set TRNG0_CNT 0x310D003C
	set data [memread32_phys $TRNG0_CNT]
	puts [format "TRNG0_CNT:		%08X" $data]

	set TRNG0_RUNCNT 0x310D0040
	set data [memread32_phys $TRNG0_RUNCNT]
	puts [format "TRNG0_RUNCNT:		%08X" $data]

	set TRNG0_MONOBITCNT 0x310D005C
	set data [memread32_phys $TRNG0_MONOBITCNT]
	puts [format "TRNG0_MONOBITCNT:		%08X" $data]

	set TRNG0_TEST 0x310D0070
	set data [memread32_phys $TRNG0_TEST]
	puts [format "TRNG0_TEST:		%08X" $data]

	set TRNG0_BLKCNT 0x310D0074
	set data [memread32_phys $TRNG0_BLKCNT]
	puts [format "TRNG0_BLKCNT:		%08X" $data]

	set TRNG0_INPUT0 0x310D0000
	set data [memread32_phys $TRNG0_INPUT0]
	puts [format "TRNG0_INPUT0:		%08X" $data]

	set TRNG0_INPUT1 0x310D0004
	set data [memread32_phys $TRNG0_INPUT1]
	puts [format "TRNG0_INPUT1:		%08X" $data]

	set TRNG0_KEY0 0x310D0040
	set data [memread32_phys $TRNG0_KEY0]
	puts [format "TRNG0_KEY0:		%08X" $data]

	set TRNG0_KEY1 0x310D0044
	set data [memread32_phys $TRNG0_KEY1]
	puts [format "TRNG0_KEY1:		%08X" $data]

	set TRNG0_KEY2 0x310D0048
	set data [memread32_phys $TRNG0_KEY2]
	puts [format "TRNG0_KEY2:		%08X" $data]

	set TRNG0_KEY3 0x310D004C
	set data [memread32_phys $TRNG0_KEY3]
	puts [format "TRNG0_KEY3:		%08X" $data]

	set TRNG0_KEY4 0x310D0050
	set data [memread32_phys $TRNG0_KEY4]
	puts [format "TRNG0_KEY4:		%08X" $data]

	set TRNG0_KEY5 0x310D0054
	set data [memread32_phys $TRNG0_KEY5]
	puts [format "TRNG0_KEY5:		%08X" $data]

	set TRNG0_OUTPUT0 0x310D0000
	set data [memread32_phys $TRNG0_OUTPUT0]
	puts [format "TRNG0_OUTPUT0:		%08X" $data]

	set TRNG0_OUTPUT1 0x310D0004
	set data [memread32_phys $TRNG0_OUTPUT1]
	puts [format "TRNG0_OUTPUT1:		%08X" $data]

	set TRNG0_OUTPUT2 0x310D0008
	set data [memread32_phys $TRNG0_OUTPUT2]
	puts [format "TRNG0_OUTPUT2:		%08X" $data]

	set TRNG0_OUTPUT3 0x310D000C
	set data [memread32_phys $TRNG0_OUTPUT3]
	puts [format "TRNG0_OUTPUT3:		%08X" $data]

	set TRNG0_POKER0 0x310D0060
	set data [memread32_phys $TRNG0_POKER0]
	puts [format "TRNG0_POKER0:		%08X" $data]

	set TRNG0_POKER1 0x310D0064
	set data [memread32_phys $TRNG0_POKER1]
	puts [format "TRNG0_POKER1:		%08X" $data]

	set TRNG0_POKER2 0x310D0068
	set data [memread32_phys $TRNG0_POKER2]
	puts [format "TRNG0_POKER2:		%08X" $data]

	set TRNG0_POKER3 0x310D006C
	set data [memread32_phys $TRNG0_POKER3]
	puts [format "TRNG0_POKER3:		%08X" $data]

	set TRNG0_RUN1 0x310D0044
	set data [memread32_phys $TRNG0_RUN1]
	puts [format "TRNG0_RUN1:		%08X" $data]

	set TRNG0_RUN2 0x310D0048
	set data [memread32_phys $TRNG0_RUN2]
	puts [format "TRNG0_RUN2:		%08X" $data]

	set TRNG0_RUN3 0x310D004C
	set data [memread32_phys $TRNG0_RUN3]
	puts [format "TRNG0_RUN3:		%08X" $data]

	set TRNG0_RUN4 0x310D0050
	set data [memread32_phys $TRNG0_RUN4]
	puts [format "TRNG0_RUN4:		%08X" $data]

	set TRNG0_RUN5 0x310D0054
	set data [memread32_phys $TRNG0_RUN5]
	puts [format "TRNG0_RUN5:		%08X" $data]

	set TRNG0_RUN6 0x310D0058
	set data [memread32_phys $TRNG0_RUN6]
	puts [format "TRNG0_RUN6:		%08X" $data]

	set TRNG0_V0 0x310D0060
	set data [memread32_phys $TRNG0_V0]
	puts [format "TRNG0_V0:		%08X" $data]

	set TRNG0_V1 0x310D0064
	set data [memread32_phys $TRNG0_V1]
	puts [format "TRNG0_V1:		%08X" $data]

}

proc show_PKA0 {} {
	set PKA0_APTR 0x310D4000
	set data [memread32_phys $PKA0_APTR]
	puts [format "PKA0_APTR:		%08X" $data]

	set PKA0_BPTR 0x310D4004
	set data [memread32_phys $PKA0_BPTR]
	puts [format "PKA0_BPTR:		%08X" $data]

	set PKA0_CPTR 0x310D4008
	set data [memread32_phys $PKA0_CPTR]
	puts [format "PKA0_CPTR:		%08X" $data]

	set PKA0_DPTR 0x310D400C
	set data [memread32_phys $PKA0_DPTR]
	puts [format "PKA0_DPTR:		%08X" $data]

	set PKA0_ALEN 0x310D4010
	set data [memread32_phys $PKA0_ALEN]
	puts [format "PKA0_ALEN:		%08X" $data]

	set PKA0_BLEN 0x310D4014
	set data [memread32_phys $PKA0_BLEN]
	puts [format "PKA0_BLEN:		%08X" $data]

	set PKA0_SHIFT 0x310D4018
	set data [memread32_phys $PKA0_SHIFT]
	puts [format "PKA0_SHIFT:		%08X" $data]

	set PKA0_FUNC 0x310D401C
	set data [memread32_phys $PKA0_FUNC]
	puts [format "PKA0_FUNC:		%08X" $data]

	set PKA0_COMPARE 0x310D4020
	set data [memread32_phys $PKA0_COMPARE]
	puts [format "PKA0_COMPARE:		%08X" $data]

	set PKA0_RESULTMSW 0x310D4024
	set data [memread32_phys $PKA0_RESULTMSW]
	puts [format "PKA0_RESULTMSW:		%08X" $data]

	set PKA0_DIVMSW 0x310D4028
	set data [memread32_phys $PKA0_DIVMSW]
	puts [format "PKA0_DIVMSW:		%08X" $data]

	set PKA0_RAM 0x310D6000
	set data [memread32_phys $PKA0_RAM]
	puts [format "PKA0_RAM:		%08X" $data]

}

proc show_PKIC0 {} {
	set PKIC0_POL_CTL 0x310D8000
	set data [memread32_phys $PKIC0_POL_CTL]
	puts [format "PKIC0_POL_CTL:		%08X" $data]

	set PKIC0_TYPE_CTL 0x310D8004
	set data [memread32_phys $PKIC0_TYPE_CTL]
	puts [format "PKIC0_TYPE_CTL:		%08X" $data]

	set PKIC0_EN_CTL 0x310D8008
	set data [memread32_phys $PKIC0_EN_CTL]
	puts [format "PKIC0_EN_CTL:		%08X" $data]

	set PKIC0_EN_SET 0x310D800C
	set data [memread32_phys $PKIC0_EN_SET]
	puts [format "PKIC0_EN_SET:		%08X" $data]

	set PKIC0_RAW_STAT 0x310D800C
	set data [memread32_phys $PKIC0_RAW_STAT]
	puts [format "PKIC0_RAW_STAT:		%08X" $data]

	set PKIC0_ACK 0x310D8010
	set data [memread32_phys $PKIC0_ACK]
	puts [format "PKIC0_ACK:		%08X" $data]

	set PKIC0_EN_STAT 0x310D8010
	set data [memread32_phys $PKIC0_EN_STAT]
	puts [format "PKIC0_EN_STAT:		%08X" $data]

	set PKIC0_EN_CLR 0x310D8014
	set data [memread32_phys $PKIC0_EN_CLR]
	puts [format "PKIC0_EN_CLR:		%08X" $data]

}

proc show_EMDMA0 {} {
	set EMDMA0_CTL 0x310E002C
	set data [memread32_phys $EMDMA0_CTL]
	puts [format "EMDMA0_CTL:		%08X" $data]

	set EMDMA0_INDX1 0x310E0080
	set data [memread32_phys $EMDMA0_INDX1]
	puts [format "EMDMA0_INDX1:		%08X" $data]

	set EMDMA0_MOD1 0x310E0084
	set data [memread32_phys $EMDMA0_MOD1]
	puts [format "EMDMA0_MOD1:		%08X" $data]

	set EMDMA0_CNT1 0x310E0088
	set data [memread32_phys $EMDMA0_CNT1]
	puts [format "EMDMA0_CNT1:		%08X" $data]

	set EMDMA0_INDX0 0x310E008C
	set data [memread32_phys $EMDMA0_INDX0]
	puts [format "EMDMA0_INDX0:		%08X" $data]

	set EMDMA0_MOD0 0x310E0090
	set data [memread32_phys $EMDMA0_MOD0]
	puts [format "EMDMA0_MOD0:		%08X" $data]

	set EMDMA0_CNT0 0x310E0094
	set data [memread32_phys $EMDMA0_CNT0]
	puts [format "EMDMA0_CNT0:		%08X" $data]

	set EMDMA0_CHNPTR 0x310E0098
	set data [memread32_phys $EMDMA0_CHNPTR]
	puts [format "EMDMA0_CHNPTR:		%08X" $data]

	set EMDMA0_BASE 0x310E009C
	set data [memread32_phys $EMDMA0_BASE]
	puts [format "EMDMA0_BASE:		%08X" $data]

	set EMDMA0_TPTR 0x310E00A0
	set data [memread32_phys $EMDMA0_TPTR]
	puts [format "EMDMA0_TPTR:		%08X" $data]

	set EMDMA0_BUFLEN 0x310E00A4
	set data [memread32_phys $EMDMA0_BUFLEN]
	puts [format "EMDMA0_BUFLEN:		%08X" $data]

	set EMDMA0_TCNT 0x310E00AC
	set data [memread32_phys $EMDMA0_TCNT]
	puts [format "EMDMA0_TCNT:		%08X" $data]

}

proc show_EMDMA1 {} {
	set EMDMA1_CTL 0x310E0030
	set data [memread32_phys $EMDMA1_CTL]
	puts [format "EMDMA1_CTL:		%08X" $data]

	set EMDMA1_INDX1 0x310E00C0
	set data [memread32_phys $EMDMA1_INDX1]
	puts [format "EMDMA1_INDX1:		%08X" $data]

	set EMDMA1_MOD1 0x310E00C4
	set data [memread32_phys $EMDMA1_MOD1]
	puts [format "EMDMA1_MOD1:		%08X" $data]

	set EMDMA1_CNT1 0x310E00C8
	set data [memread32_phys $EMDMA1_CNT1]
	puts [format "EMDMA1_CNT1:		%08X" $data]

	set EMDMA1_INDX0 0x310E00CC
	set data [memread32_phys $EMDMA1_INDX0]
	puts [format "EMDMA1_INDX0:		%08X" $data]

	set EMDMA1_MOD0 0x310E00D0
	set data [memread32_phys $EMDMA1_MOD0]
	puts [format "EMDMA1_MOD0:		%08X" $data]

	set EMDMA1_CNT0 0x310E00D4
	set data [memread32_phys $EMDMA1_CNT0]
	puts [format "EMDMA1_CNT0:		%08X" $data]

	set EMDMA1_CHNPTR 0x310E00D8
	set data [memread32_phys $EMDMA1_CHNPTR]
	puts [format "EMDMA1_CHNPTR:		%08X" $data]

	set EMDMA1_BASE 0x310E00DC
	set data [memread32_phys $EMDMA1_BASE]
	puts [format "EMDMA1_BASE:		%08X" $data]

	set EMDMA1_TPTR 0x310E00E0
	set data [memread32_phys $EMDMA1_TPTR]
	puts [format "EMDMA1_TPTR:		%08X" $data]

	set EMDMA1_BUFLEN 0x310E00E4
	set data [memread32_phys $EMDMA1_BUFLEN]
	puts [format "EMDMA1_BUFLEN:		%08X" $data]

	set EMDMA1_TCNT 0x310E00EC
	set data [memread32_phys $EMDMA1_TCNT]
	puts [format "EMDMA1_TCNT:		%08X" $data]

}

proc show_DAPROM0 {} {
	set DAPROM0_ROMEntry0 0x31100000
	set data [memread32_phys $DAPROM0_ROMEntry0]
	puts [format "DAPROM0_ROMEntry0:		%08X" $data]

	set DAPROM0_ROMEntry1 0x31100004
	set data [memread32_phys $DAPROM0_ROMEntry1]
	puts [format "DAPROM0_ROMEntry1:		%08X" $data]

	set DAPROM0_ROMEntry2 0x31100008
	set data [memread32_phys $DAPROM0_ROMEntry2]
	puts [format "DAPROM0_ROMEntry2:		%08X" $data]

	set DAPROM0_ROMEntry3 0x3110000C
	set data [memread32_phys $DAPROM0_ROMEntry3]
	puts [format "DAPROM0_ROMEntry3:		%08X" $data]

	set DAPROM0_ROMEntry4 0x31100010
	set data [memread32_phys $DAPROM0_ROMEntry4]
	puts [format "DAPROM0_ROMEntry4:		%08X" $data]

	set DAPROM0_ROMEntry5 0x31100014
	set data [memread32_phys $DAPROM0_ROMEntry5]
	puts [format "DAPROM0_ROMEntry5:		%08X" $data]

	set DAPROM0_ROMEntry6 0x31100018
	set data [memread32_phys $DAPROM0_ROMEntry6]
	puts [format "DAPROM0_ROMEntry6:		%08X" $data]

	set DAPROM0_ROMEntry7 0x3110001C
	set data [memread32_phys $DAPROM0_ROMEntry7]
	puts [format "DAPROM0_ROMEntry7:		%08X" $data]

	set DAPROM0_ROMEntry8 0x31100020
	set data [memread32_phys $DAPROM0_ROMEntry8]
	puts [format "DAPROM0_ROMEntry8:		%08X" $data]

	set DAPROM0_ROMEntry9 0x31100024
	set data [memread32_phys $DAPROM0_ROMEntry9]
	puts [format "DAPROM0_ROMEntry9:		%08X" $data]

	set DAPROM0_ROMEntry10 0x31100028
	set data [memread32_phys $DAPROM0_ROMEntry10]
	puts [format "DAPROM0_ROMEntry10:		%08X" $data]

	set DAPROM0_ROMEntry11 0x3110002C
	set data [memread32_phys $DAPROM0_ROMEntry11]
	puts [format "DAPROM0_ROMEntry11:		%08X" $data]

	set DAPROM0_ROMEntry12 0x31100030
	set data [memread32_phys $DAPROM0_ROMEntry12]
	puts [format "DAPROM0_ROMEntry12:		%08X" $data]

	set DAPROM0_ROMEntry13 0x31100034
	set data [memread32_phys $DAPROM0_ROMEntry13]
	puts [format "DAPROM0_ROMEntry13:		%08X" $data]

	set DAPROM0_ROMEntry14 0x31100038
	set data [memread32_phys $DAPROM0_ROMEntry14]
	puts [format "DAPROM0_ROMEntry14:		%08X" $data]

	set DAPROM0_ROMEntry15 0x3110003C
	set data [memread32_phys $DAPROM0_ROMEntry15]
	puts [format "DAPROM0_ROMEntry15:		%08X" $data]

	set DAPROM0_ROMEntry16 0x31100040
	set data [memread32_phys $DAPROM0_ROMEntry16]
	puts [format "DAPROM0_ROMEntry16:		%08X" $data]

	set DAPROM0_ROMEntry17 0x31100044
	set data [memread32_phys $DAPROM0_ROMEntry17]
	puts [format "DAPROM0_ROMEntry17:		%08X" $data]

	set DAPROM0_ROMEntry18 0x31100048
	set data [memread32_phys $DAPROM0_ROMEntry18]
	puts [format "DAPROM0_ROMEntry18:		%08X" $data]

	set DAPROM0_ROMEntry19 0x3110004C
	set data [memread32_phys $DAPROM0_ROMEntry19]
	puts [format "DAPROM0_ROMEntry19:		%08X" $data]

	set DAPROM0_ROMEntry20 0x31100050
	set data [memread32_phys $DAPROM0_ROMEntry20]
	puts [format "DAPROM0_ROMEntry20:		%08X" $data]

	set DAPROM0_ROMEntry21 0x31100054
	set data [memread32_phys $DAPROM0_ROMEntry21]
	puts [format "DAPROM0_ROMEntry21:		%08X" $data]

	set DAPROM0_ROMEntry22 0x31100058
	set data [memread32_phys $DAPROM0_ROMEntry22]
	puts [format "DAPROM0_ROMEntry22:		%08X" $data]

	set DAPROM0_ROMEntry23 0x3110005C
	set data [memread32_phys $DAPROM0_ROMEntry23]
	puts [format "DAPROM0_ROMEntry23:		%08X" $data]

	set DAPROM0_ROMEntry24 0x31100060
	set data [memread32_phys $DAPROM0_ROMEntry24]
	puts [format "DAPROM0_ROMEntry24:		%08X" $data]

	set DAPROM0_ROMEntry25 0x31100064
	set data [memread32_phys $DAPROM0_ROMEntry25]
	puts [format "DAPROM0_ROMEntry25:		%08X" $data]

	set DAPROM0_ROMEntry26 0x31100068
	set data [memread32_phys $DAPROM0_ROMEntry26]
	puts [format "DAPROM0_ROMEntry26:		%08X" $data]

	set DAPROM0_ROMEntry27 0x3110006C
	set data [memread32_phys $DAPROM0_ROMEntry27]
	puts [format "DAPROM0_ROMEntry27:		%08X" $data]

	set DAPROM0_ROMEntry28 0x31100070
	set data [memread32_phys $DAPROM0_ROMEntry28]
	puts [format "DAPROM0_ROMEntry28:		%08X" $data]

	set DAPROM0_ROMEntry29 0x31100074
	set data [memread32_phys $DAPROM0_ROMEntry29]
	puts [format "DAPROM0_ROMEntry29:		%08X" $data]

	set DAPROM0_ROMEntry30 0x31100078
	set data [memread32_phys $DAPROM0_ROMEntry30]
	puts [format "DAPROM0_ROMEntry30:		%08X" $data]

	set DAPROM0_ROMEntry31 0x3110007C
	set data [memread32_phys $DAPROM0_ROMEntry31]
	puts [format "DAPROM0_ROMEntry31:		%08X" $data]

	set DAPROM0_ROMEntry32 0x31100080
	set data [memread32_phys $DAPROM0_ROMEntry32]
	puts [format "DAPROM0_ROMEntry32:		%08X" $data]

	set DAPROM0_ROMEntry33 0x31100084
	set data [memread32_phys $DAPROM0_ROMEntry33]
	puts [format "DAPROM0_ROMEntry33:		%08X" $data]

	set DAPROM0_ROMEntry34 0x31100088
	set data [memread32_phys $DAPROM0_ROMEntry34]
	puts [format "DAPROM0_ROMEntry34:		%08X" $data]

	set DAPROM0_ROMEntry35 0x3110008C
	set data [memread32_phys $DAPROM0_ROMEntry35]
	puts [format "DAPROM0_ROMEntry35:		%08X" $data]

	set DAPROM0_ROMEntry36 0x31100090
	set data [memread32_phys $DAPROM0_ROMEntry36]
	puts [format "DAPROM0_ROMEntry36:		%08X" $data]

	set DAPROM0_ROMEntry37 0x31100094
	set data [memread32_phys $DAPROM0_ROMEntry37]
	puts [format "DAPROM0_ROMEntry37:		%08X" $data]

	set DAPROM0_ROMEntry38 0x31100098
	set data [memread32_phys $DAPROM0_ROMEntry38]
	puts [format "DAPROM0_ROMEntry38:		%08X" $data]

	set DAPROM0_ROMEntry39 0x3110009C
	set data [memread32_phys $DAPROM0_ROMEntry39]
	puts [format "DAPROM0_ROMEntry39:		%08X" $data]

	set DAPROM0_ROMEntry40 0x311000A0
	set data [memread32_phys $DAPROM0_ROMEntry40]
	puts [format "DAPROM0_ROMEntry40:		%08X" $data]

	set DAPROM0_ROMEntry41 0x311000A4
	set data [memread32_phys $DAPROM0_ROMEntry41]
	puts [format "DAPROM0_ROMEntry41:		%08X" $data]

	set DAPROM0_ROMEntry42 0x311000A8
	set data [memread32_phys $DAPROM0_ROMEntry42]
	puts [format "DAPROM0_ROMEntry42:		%08X" $data]

	set DAPROM0_ROMEntry43 0x311000AC
	set data [memread32_phys $DAPROM0_ROMEntry43]
	puts [format "DAPROM0_ROMEntry43:		%08X" $data]

	set DAPROM0_ROMEntry44 0x311000B0
	set data [memread32_phys $DAPROM0_ROMEntry44]
	puts [format "DAPROM0_ROMEntry44:		%08X" $data]

	set DAPROM0_ROMEntry45 0x311000B4
	set data [memread32_phys $DAPROM0_ROMEntry45]
	puts [format "DAPROM0_ROMEntry45:		%08X" $data]

	set DAPROM0_ROMEntry46 0x311000B8
	set data [memread32_phys $DAPROM0_ROMEntry46]
	puts [format "DAPROM0_ROMEntry46:		%08X" $data]

	set DAPROM0_ROMEntry47 0x311000BC
	set data [memread32_phys $DAPROM0_ROMEntry47]
	puts [format "DAPROM0_ROMEntry47:		%08X" $data]

	set DAPROM0_ROMEntry48 0x311000C0
	set data [memread32_phys $DAPROM0_ROMEntry48]
	puts [format "DAPROM0_ROMEntry48:		%08X" $data]

	set DAPROM0_ROMEntry49 0x311000C4
	set data [memread32_phys $DAPROM0_ROMEntry49]
	puts [format "DAPROM0_ROMEntry49:		%08X" $data]

	set DAPROM0_ROMEntry50 0x311000C8
	set data [memread32_phys $DAPROM0_ROMEntry50]
	puts [format "DAPROM0_ROMEntry50:		%08X" $data]

	set DAPROM0_ROMEntry51 0x311000CC
	set data [memread32_phys $DAPROM0_ROMEntry51]
	puts [format "DAPROM0_ROMEntry51:		%08X" $data]

	set DAPROM0_ROMEntry52 0x311000D0
	set data [memread32_phys $DAPROM0_ROMEntry52]
	puts [format "DAPROM0_ROMEntry52:		%08X" $data]

	set DAPROM0_ROMEntry53 0x311000D4
	set data [memread32_phys $DAPROM0_ROMEntry53]
	puts [format "DAPROM0_ROMEntry53:		%08X" $data]

	set DAPROM0_ROMEntry54 0x311000D8
	set data [memread32_phys $DAPROM0_ROMEntry54]
	puts [format "DAPROM0_ROMEntry54:		%08X" $data]

	set DAPROM0_ROMEntry55 0x311000DC
	set data [memread32_phys $DAPROM0_ROMEntry55]
	puts [format "DAPROM0_ROMEntry55:		%08X" $data]

	set DAPROM0_ROMEntry56 0x311000E0
	set data [memread32_phys $DAPROM0_ROMEntry56]
	puts [format "DAPROM0_ROMEntry56:		%08X" $data]

	set DAPROM0_ROMEntry57 0x311000E4
	set data [memread32_phys $DAPROM0_ROMEntry57]
	puts [format "DAPROM0_ROMEntry57:		%08X" $data]

	set DAPROM0_ROMEntry58 0x311000E8
	set data [memread32_phys $DAPROM0_ROMEntry58]
	puts [format "DAPROM0_ROMEntry58:		%08X" $data]

	set DAPROM0_ROMEntry59 0x311000EC
	set data [memread32_phys $DAPROM0_ROMEntry59]
	puts [format "DAPROM0_ROMEntry59:		%08X" $data]

	set DAPROM0_ROMEntry60 0x311000F0
	set data [memread32_phys $DAPROM0_ROMEntry60]
	puts [format "DAPROM0_ROMEntry60:		%08X" $data]

	set DAPROM0_ROMEntry61 0x311000F4
	set data [memread32_phys $DAPROM0_ROMEntry61]
	puts [format "DAPROM0_ROMEntry61:		%08X" $data]

	set DAPROM0_ROMEntry62 0x311000F8
	set data [memread32_phys $DAPROM0_ROMEntry62]
	puts [format "DAPROM0_ROMEntry62:		%08X" $data]

	set DAPROM0_ROMEntry63 0x311000FC
	set data [memread32_phys $DAPROM0_ROMEntry63]
	puts [format "DAPROM0_ROMEntry63:		%08X" $data]

	set DAPROM0_ROMEntry64 0x31100100
	set data [memread32_phys $DAPROM0_ROMEntry64]
	puts [format "DAPROM0_ROMEntry64:		%08X" $data]

	set DAPROM0_ROMEntry65 0x31100104
	set data [memread32_phys $DAPROM0_ROMEntry65]
	puts [format "DAPROM0_ROMEntry65:		%08X" $data]

	set DAPROM0_ROMEntry66 0x31100108
	set data [memread32_phys $DAPROM0_ROMEntry66]
	puts [format "DAPROM0_ROMEntry66:		%08X" $data]

	set DAPROM0_ROMEntry67 0x3110010C
	set data [memread32_phys $DAPROM0_ROMEntry67]
	puts [format "DAPROM0_ROMEntry67:		%08X" $data]

	set DAPROM0_ROMEntry68 0x31100110
	set data [memread32_phys $DAPROM0_ROMEntry68]
	puts [format "DAPROM0_ROMEntry68:		%08X" $data]

	set DAPROM0_ROMEntry69 0x31100114
	set data [memread32_phys $DAPROM0_ROMEntry69]
	puts [format "DAPROM0_ROMEntry69:		%08X" $data]

	set DAPROM0_ROMEntry70 0x31100118
	set data [memread32_phys $DAPROM0_ROMEntry70]
	puts [format "DAPROM0_ROMEntry70:		%08X" $data]

	set DAPROM0_ROMEntry71 0x3110011C
	set data [memread32_phys $DAPROM0_ROMEntry71]
	puts [format "DAPROM0_ROMEntry71:		%08X" $data]

	set DAPROM0_ROMEntry72 0x31100120
	set data [memread32_phys $DAPROM0_ROMEntry72]
	puts [format "DAPROM0_ROMEntry72:		%08X" $data]

	set DAPROM0_ROMEntry73 0x31100124
	set data [memread32_phys $DAPROM0_ROMEntry73]
	puts [format "DAPROM0_ROMEntry73:		%08X" $data]

	set DAPROM0_ROMEntry74 0x31100128
	set data [memread32_phys $DAPROM0_ROMEntry74]
	puts [format "DAPROM0_ROMEntry74:		%08X" $data]

	set DAPROM0_ROMEntry75 0x3110012C
	set data [memread32_phys $DAPROM0_ROMEntry75]
	puts [format "DAPROM0_ROMEntry75:		%08X" $data]

	set DAPROM0_ROMEntry76 0x31100130
	set data [memread32_phys $DAPROM0_ROMEntry76]
	puts [format "DAPROM0_ROMEntry76:		%08X" $data]

	set DAPROM0_ROMEntry77 0x31100134
	set data [memread32_phys $DAPROM0_ROMEntry77]
	puts [format "DAPROM0_ROMEntry77:		%08X" $data]

	set DAPROM0_ROMEntry78 0x31100138
	set data [memread32_phys $DAPROM0_ROMEntry78]
	puts [format "DAPROM0_ROMEntry78:		%08X" $data]

	set DAPROM0_ROMEntry79 0x3110013C
	set data [memread32_phys $DAPROM0_ROMEntry79]
	puts [format "DAPROM0_ROMEntry79:		%08X" $data]

	set DAPROM0_ROMEntry80 0x31100140
	set data [memread32_phys $DAPROM0_ROMEntry80]
	puts [format "DAPROM0_ROMEntry80:		%08X" $data]

	set DAPROM0_ROMEntry81 0x31100144
	set data [memread32_phys $DAPROM0_ROMEntry81]
	puts [format "DAPROM0_ROMEntry81:		%08X" $data]

	set DAPROM0_ROMEntry82 0x31100148
	set data [memread32_phys $DAPROM0_ROMEntry82]
	puts [format "DAPROM0_ROMEntry82:		%08X" $data]

	set DAPROM0_ROMEntry83 0x3110014C
	set data [memread32_phys $DAPROM0_ROMEntry83]
	puts [format "DAPROM0_ROMEntry83:		%08X" $data]

	set DAPROM0_ROMEntry84 0x31100150
	set data [memread32_phys $DAPROM0_ROMEntry84]
	puts [format "DAPROM0_ROMEntry84:		%08X" $data]

	set DAPROM0_ROMEntry85 0x31100154
	set data [memread32_phys $DAPROM0_ROMEntry85]
	puts [format "DAPROM0_ROMEntry85:		%08X" $data]

	set DAPROM0_ROMEntry86 0x31100158
	set data [memread32_phys $DAPROM0_ROMEntry86]
	puts [format "DAPROM0_ROMEntry86:		%08X" $data]

	set DAPROM0_ROMEntry87 0x3110015C
	set data [memread32_phys $DAPROM0_ROMEntry87]
	puts [format "DAPROM0_ROMEntry87:		%08X" $data]

	set DAPROM0_ROMEntry88 0x31100160
	set data [memread32_phys $DAPROM0_ROMEntry88]
	puts [format "DAPROM0_ROMEntry88:		%08X" $data]

	set DAPROM0_ROMEntry89 0x31100164
	set data [memread32_phys $DAPROM0_ROMEntry89]
	puts [format "DAPROM0_ROMEntry89:		%08X" $data]

	set DAPROM0_ROMEntry90 0x31100168
	set data [memread32_phys $DAPROM0_ROMEntry90]
	puts [format "DAPROM0_ROMEntry90:		%08X" $data]

	set DAPROM0_ROMEntry91 0x3110016C
	set data [memread32_phys $DAPROM0_ROMEntry91]
	puts [format "DAPROM0_ROMEntry91:		%08X" $data]

	set DAPROM0_ROMEntry92 0x31100170
	set data [memread32_phys $DAPROM0_ROMEntry92]
	puts [format "DAPROM0_ROMEntry92:		%08X" $data]

	set DAPROM0_ROMEntry93 0x31100174
	set data [memread32_phys $DAPROM0_ROMEntry93]
	puts [format "DAPROM0_ROMEntry93:		%08X" $data]

	set DAPROM0_ROMEntry94 0x31100178
	set data [memread32_phys $DAPROM0_ROMEntry94]
	puts [format "DAPROM0_ROMEntry94:		%08X" $data]

	set DAPROM0_ROMEntry95 0x3110017C
	set data [memread32_phys $DAPROM0_ROMEntry95]
	puts [format "DAPROM0_ROMEntry95:		%08X" $data]

	set DAPROM0_ROMEntry96 0x31100180
	set data [memread32_phys $DAPROM0_ROMEntry96]
	puts [format "DAPROM0_ROMEntry96:		%08X" $data]

	set DAPROM0_ROMEntry97 0x31100184
	set data [memread32_phys $DAPROM0_ROMEntry97]
	puts [format "DAPROM0_ROMEntry97:		%08X" $data]

	set DAPROM0_ROMEntry98 0x31100188
	set data [memread32_phys $DAPROM0_ROMEntry98]
	puts [format "DAPROM0_ROMEntry98:		%08X" $data]

	set DAPROM0_ROMEntry99 0x3110018C
	set data [memread32_phys $DAPROM0_ROMEntry99]
	puts [format "DAPROM0_ROMEntry99:		%08X" $data]

	set DAPROM0_ROMEntry100 0x31100190
	set data [memread32_phys $DAPROM0_ROMEntry100]
	puts [format "DAPROM0_ROMEntry100:		%08X" $data]

	set DAPROM0_ROMEntry101 0x31100194
	set data [memread32_phys $DAPROM0_ROMEntry101]
	puts [format "DAPROM0_ROMEntry101:		%08X" $data]

	set DAPROM0_ROMEntry102 0x31100198
	set data [memread32_phys $DAPROM0_ROMEntry102]
	puts [format "DAPROM0_ROMEntry102:		%08X" $data]

	set DAPROM0_ROMEntry103 0x3110019C
	set data [memread32_phys $DAPROM0_ROMEntry103]
	puts [format "DAPROM0_ROMEntry103:		%08X" $data]

	set DAPROM0_ROMEntry104 0x311001A0
	set data [memread32_phys $DAPROM0_ROMEntry104]
	puts [format "DAPROM0_ROMEntry104:		%08X" $data]

	set DAPROM0_ROMEntry105 0x311001A4
	set data [memread32_phys $DAPROM0_ROMEntry105]
	puts [format "DAPROM0_ROMEntry105:		%08X" $data]

	set DAPROM0_ROMEntry106 0x311001A8
	set data [memread32_phys $DAPROM0_ROMEntry106]
	puts [format "DAPROM0_ROMEntry106:		%08X" $data]

	set DAPROM0_ROMEntry107 0x311001AC
	set data [memread32_phys $DAPROM0_ROMEntry107]
	puts [format "DAPROM0_ROMEntry107:		%08X" $data]

	set DAPROM0_ROMEntry108 0x311001B0
	set data [memread32_phys $DAPROM0_ROMEntry108]
	puts [format "DAPROM0_ROMEntry108:		%08X" $data]

	set DAPROM0_ROMEntry109 0x311001B4
	set data [memread32_phys $DAPROM0_ROMEntry109]
	puts [format "DAPROM0_ROMEntry109:		%08X" $data]

	set DAPROM0_ROMEntry110 0x311001B8
	set data [memread32_phys $DAPROM0_ROMEntry110]
	puts [format "DAPROM0_ROMEntry110:		%08X" $data]

	set DAPROM0_ROMEntry111 0x311001BC
	set data [memread32_phys $DAPROM0_ROMEntry111]
	puts [format "DAPROM0_ROMEntry111:		%08X" $data]

	set DAPROM0_ROMEntry112 0x311001C0
	set data [memread32_phys $DAPROM0_ROMEntry112]
	puts [format "DAPROM0_ROMEntry112:		%08X" $data]

	set DAPROM0_ROMEntry113 0x311001C4
	set data [memread32_phys $DAPROM0_ROMEntry113]
	puts [format "DAPROM0_ROMEntry113:		%08X" $data]

	set DAPROM0_ROMEntry114 0x311001C8
	set data [memread32_phys $DAPROM0_ROMEntry114]
	puts [format "DAPROM0_ROMEntry114:		%08X" $data]

	set DAPROM0_ROMEntry115 0x311001CC
	set data [memread32_phys $DAPROM0_ROMEntry115]
	puts [format "DAPROM0_ROMEntry115:		%08X" $data]

	set DAPROM0_ROMEntry116 0x311001D0
	set data [memread32_phys $DAPROM0_ROMEntry116]
	puts [format "DAPROM0_ROMEntry116:		%08X" $data]

	set DAPROM0_ROMEntry117 0x311001D4
	set data [memread32_phys $DAPROM0_ROMEntry117]
	puts [format "DAPROM0_ROMEntry117:		%08X" $data]

	set DAPROM0_ROMEntry118 0x311001D8
	set data [memread32_phys $DAPROM0_ROMEntry118]
	puts [format "DAPROM0_ROMEntry118:		%08X" $data]

	set DAPROM0_ROMEntry119 0x311001DC
	set data [memread32_phys $DAPROM0_ROMEntry119]
	puts [format "DAPROM0_ROMEntry119:		%08X" $data]

	set DAPROM0_ROMEntry120 0x311001E0
	set data [memread32_phys $DAPROM0_ROMEntry120]
	puts [format "DAPROM0_ROMEntry120:		%08X" $data]

	set DAPROM0_ROMEntry121 0x311001E4
	set data [memread32_phys $DAPROM0_ROMEntry121]
	puts [format "DAPROM0_ROMEntry121:		%08X" $data]

	set DAPROM0_ROMEntry122 0x311001E8
	set data [memread32_phys $DAPROM0_ROMEntry122]
	puts [format "DAPROM0_ROMEntry122:		%08X" $data]

	set DAPROM0_ROMEntry123 0x311001EC
	set data [memread32_phys $DAPROM0_ROMEntry123]
	puts [format "DAPROM0_ROMEntry123:		%08X" $data]

	set DAPROM0_ROMEntry124 0x311001F0
	set data [memread32_phys $DAPROM0_ROMEntry124]
	puts [format "DAPROM0_ROMEntry124:		%08X" $data]

	set DAPROM0_ROMEntry125 0x311001F4
	set data [memread32_phys $DAPROM0_ROMEntry125]
	puts [format "DAPROM0_ROMEntry125:		%08X" $data]

	set DAPROM0_ROMEntry126 0x311001F8
	set data [memread32_phys $DAPROM0_ROMEntry126]
	puts [format "DAPROM0_ROMEntry126:		%08X" $data]

	set DAPROM0_ROMEntry127 0x311001FC
	set data [memread32_phys $DAPROM0_ROMEntry127]
	puts [format "DAPROM0_ROMEntry127:		%08X" $data]

	set DAPROM0_ROMEntry128 0x31100200
	set data [memread32_phys $DAPROM0_ROMEntry128]
	puts [format "DAPROM0_ROMEntry128:		%08X" $data]

	set DAPROM0_ROMEntry129 0x31100204
	set data [memread32_phys $DAPROM0_ROMEntry129]
	puts [format "DAPROM0_ROMEntry129:		%08X" $data]

	set DAPROM0_ROMEntry130 0x31100208
	set data [memread32_phys $DAPROM0_ROMEntry130]
	puts [format "DAPROM0_ROMEntry130:		%08X" $data]

	set DAPROM0_ROMEntry131 0x3110020C
	set data [memread32_phys $DAPROM0_ROMEntry131]
	puts [format "DAPROM0_ROMEntry131:		%08X" $data]

	set DAPROM0_ROMEntry132 0x31100210
	set data [memread32_phys $DAPROM0_ROMEntry132]
	puts [format "DAPROM0_ROMEntry132:		%08X" $data]

	set DAPROM0_ROMEntry133 0x31100214
	set data [memread32_phys $DAPROM0_ROMEntry133]
	puts [format "DAPROM0_ROMEntry133:		%08X" $data]

	set DAPROM0_ROMEntry134 0x31100218
	set data [memread32_phys $DAPROM0_ROMEntry134]
	puts [format "DAPROM0_ROMEntry134:		%08X" $data]

	set DAPROM0_ROMEntry135 0x3110021C
	set data [memread32_phys $DAPROM0_ROMEntry135]
	puts [format "DAPROM0_ROMEntry135:		%08X" $data]

	set DAPROM0_ROMEntry136 0x31100220
	set data [memread32_phys $DAPROM0_ROMEntry136]
	puts [format "DAPROM0_ROMEntry136:		%08X" $data]

	set DAPROM0_ROMEntry137 0x31100224
	set data [memread32_phys $DAPROM0_ROMEntry137]
	puts [format "DAPROM0_ROMEntry137:		%08X" $data]

	set DAPROM0_ROMEntry138 0x31100228
	set data [memread32_phys $DAPROM0_ROMEntry138]
	puts [format "DAPROM0_ROMEntry138:		%08X" $data]

	set DAPROM0_ROMEntry139 0x3110022C
	set data [memread32_phys $DAPROM0_ROMEntry139]
	puts [format "DAPROM0_ROMEntry139:		%08X" $data]

	set DAPROM0_ROMEntry140 0x31100230
	set data [memread32_phys $DAPROM0_ROMEntry140]
	puts [format "DAPROM0_ROMEntry140:		%08X" $data]

	set DAPROM0_ROMEntry141 0x31100234
	set data [memread32_phys $DAPROM0_ROMEntry141]
	puts [format "DAPROM0_ROMEntry141:		%08X" $data]

	set DAPROM0_ROMEntry142 0x31100238
	set data [memread32_phys $DAPROM0_ROMEntry142]
	puts [format "DAPROM0_ROMEntry142:		%08X" $data]

	set DAPROM0_ROMEntry143 0x3110023C
	set data [memread32_phys $DAPROM0_ROMEntry143]
	puts [format "DAPROM0_ROMEntry143:		%08X" $data]

	set DAPROM0_ROMEntry144 0x31100240
	set data [memread32_phys $DAPROM0_ROMEntry144]
	puts [format "DAPROM0_ROMEntry144:		%08X" $data]

	set DAPROM0_ROMEntry145 0x31100244
	set data [memread32_phys $DAPROM0_ROMEntry145]
	puts [format "DAPROM0_ROMEntry145:		%08X" $data]

	set DAPROM0_ROMEntry146 0x31100248
	set data [memread32_phys $DAPROM0_ROMEntry146]
	puts [format "DAPROM0_ROMEntry146:		%08X" $data]

	set DAPROM0_ROMEntry147 0x3110024C
	set data [memread32_phys $DAPROM0_ROMEntry147]
	puts [format "DAPROM0_ROMEntry147:		%08X" $data]

	set DAPROM0_ROMEntry148 0x31100250
	set data [memread32_phys $DAPROM0_ROMEntry148]
	puts [format "DAPROM0_ROMEntry148:		%08X" $data]

	set DAPROM0_ROMEntry149 0x31100254
	set data [memread32_phys $DAPROM0_ROMEntry149]
	puts [format "DAPROM0_ROMEntry149:		%08X" $data]

	set DAPROM0_ROMEntry150 0x31100258
	set data [memread32_phys $DAPROM0_ROMEntry150]
	puts [format "DAPROM0_ROMEntry150:		%08X" $data]

	set DAPROM0_ROMEntry151 0x3110025C
	set data [memread32_phys $DAPROM0_ROMEntry151]
	puts [format "DAPROM0_ROMEntry151:		%08X" $data]

	set DAPROM0_ROMEntry152 0x31100260
	set data [memread32_phys $DAPROM0_ROMEntry152]
	puts [format "DAPROM0_ROMEntry152:		%08X" $data]

	set DAPROM0_ROMEntry153 0x31100264
	set data [memread32_phys $DAPROM0_ROMEntry153]
	puts [format "DAPROM0_ROMEntry153:		%08X" $data]

	set DAPROM0_ROMEntry154 0x31100268
	set data [memread32_phys $DAPROM0_ROMEntry154]
	puts [format "DAPROM0_ROMEntry154:		%08X" $data]

	set DAPROM0_ROMEntry155 0x3110026C
	set data [memread32_phys $DAPROM0_ROMEntry155]
	puts [format "DAPROM0_ROMEntry155:		%08X" $data]

	set DAPROM0_ROMEntry156 0x31100270
	set data [memread32_phys $DAPROM0_ROMEntry156]
	puts [format "DAPROM0_ROMEntry156:		%08X" $data]

	set DAPROM0_ROMEntry157 0x31100274
	set data [memread32_phys $DAPROM0_ROMEntry157]
	puts [format "DAPROM0_ROMEntry157:		%08X" $data]

	set DAPROM0_ROMEntry158 0x31100278
	set data [memread32_phys $DAPROM0_ROMEntry158]
	puts [format "DAPROM0_ROMEntry158:		%08X" $data]

	set DAPROM0_ROMEntry159 0x3110027C
	set data [memread32_phys $DAPROM0_ROMEntry159]
	puts [format "DAPROM0_ROMEntry159:		%08X" $data]

	set DAPROM0_ROMEntry160 0x31100280
	set data [memread32_phys $DAPROM0_ROMEntry160]
	puts [format "DAPROM0_ROMEntry160:		%08X" $data]

	set DAPROM0_ROMEntry161 0x31100284
	set data [memread32_phys $DAPROM0_ROMEntry161]
	puts [format "DAPROM0_ROMEntry161:		%08X" $data]

	set DAPROM0_ROMEntry162 0x31100288
	set data [memread32_phys $DAPROM0_ROMEntry162]
	puts [format "DAPROM0_ROMEntry162:		%08X" $data]

	set DAPROM0_ROMEntry163 0x3110028C
	set data [memread32_phys $DAPROM0_ROMEntry163]
	puts [format "DAPROM0_ROMEntry163:		%08X" $data]

	set DAPROM0_ROMEntry164 0x31100290
	set data [memread32_phys $DAPROM0_ROMEntry164]
	puts [format "DAPROM0_ROMEntry164:		%08X" $data]

	set DAPROM0_ROMEntry165 0x31100294
	set data [memread32_phys $DAPROM0_ROMEntry165]
	puts [format "DAPROM0_ROMEntry165:		%08X" $data]

	set DAPROM0_ROMEntry166 0x31100298
	set data [memread32_phys $DAPROM0_ROMEntry166]
	puts [format "DAPROM0_ROMEntry166:		%08X" $data]

	set DAPROM0_ROMEntry167 0x3110029C
	set data [memread32_phys $DAPROM0_ROMEntry167]
	puts [format "DAPROM0_ROMEntry167:		%08X" $data]

	set DAPROM0_ROMEntry168 0x311002A0
	set data [memread32_phys $DAPROM0_ROMEntry168]
	puts [format "DAPROM0_ROMEntry168:		%08X" $data]

	set DAPROM0_ROMEntry169 0x311002A4
	set data [memread32_phys $DAPROM0_ROMEntry169]
	puts [format "DAPROM0_ROMEntry169:		%08X" $data]

	set DAPROM0_ROMEntry170 0x311002A8
	set data [memread32_phys $DAPROM0_ROMEntry170]
	puts [format "DAPROM0_ROMEntry170:		%08X" $data]

	set DAPROM0_ROMEntry171 0x311002AC
	set data [memread32_phys $DAPROM0_ROMEntry171]
	puts [format "DAPROM0_ROMEntry171:		%08X" $data]

	set DAPROM0_ROMEntry172 0x311002B0
	set data [memread32_phys $DAPROM0_ROMEntry172]
	puts [format "DAPROM0_ROMEntry172:		%08X" $data]

	set DAPROM0_ROMEntry173 0x311002B4
	set data [memread32_phys $DAPROM0_ROMEntry173]
	puts [format "DAPROM0_ROMEntry173:		%08X" $data]

	set DAPROM0_ROMEntry174 0x311002B8
	set data [memread32_phys $DAPROM0_ROMEntry174]
	puts [format "DAPROM0_ROMEntry174:		%08X" $data]

	set DAPROM0_ROMEntry175 0x311002BC
	set data [memread32_phys $DAPROM0_ROMEntry175]
	puts [format "DAPROM0_ROMEntry175:		%08X" $data]

	set DAPROM0_ROMEntry176 0x311002C0
	set data [memread32_phys $DAPROM0_ROMEntry176]
	puts [format "DAPROM0_ROMEntry176:		%08X" $data]

	set DAPROM0_ROMEntry177 0x311002C4
	set data [memread32_phys $DAPROM0_ROMEntry177]
	puts [format "DAPROM0_ROMEntry177:		%08X" $data]

	set DAPROM0_ROMEntry178 0x311002C8
	set data [memread32_phys $DAPROM0_ROMEntry178]
	puts [format "DAPROM0_ROMEntry178:		%08X" $data]

	set DAPROM0_ROMEntry179 0x311002CC
	set data [memread32_phys $DAPROM0_ROMEntry179]
	puts [format "DAPROM0_ROMEntry179:		%08X" $data]

	set DAPROM0_ROMEntry180 0x311002D0
	set data [memread32_phys $DAPROM0_ROMEntry180]
	puts [format "DAPROM0_ROMEntry180:		%08X" $data]

	set DAPROM0_ROMEntry181 0x311002D4
	set data [memread32_phys $DAPROM0_ROMEntry181]
	puts [format "DAPROM0_ROMEntry181:		%08X" $data]

	set DAPROM0_ROMEntry182 0x311002D8
	set data [memread32_phys $DAPROM0_ROMEntry182]
	puts [format "DAPROM0_ROMEntry182:		%08X" $data]

	set DAPROM0_ROMEntry183 0x311002DC
	set data [memread32_phys $DAPROM0_ROMEntry183]
	puts [format "DAPROM0_ROMEntry183:		%08X" $data]

	set DAPROM0_ROMEntry184 0x311002E0
	set data [memread32_phys $DAPROM0_ROMEntry184]
	puts [format "DAPROM0_ROMEntry184:		%08X" $data]

	set DAPROM0_ROMEntry185 0x311002E4
	set data [memread32_phys $DAPROM0_ROMEntry185]
	puts [format "DAPROM0_ROMEntry185:		%08X" $data]

	set DAPROM0_ROMEntry186 0x311002E8
	set data [memread32_phys $DAPROM0_ROMEntry186]
	puts [format "DAPROM0_ROMEntry186:		%08X" $data]

	set DAPROM0_ROMEntry187 0x311002EC
	set data [memread32_phys $DAPROM0_ROMEntry187]
	puts [format "DAPROM0_ROMEntry187:		%08X" $data]

	set DAPROM0_ROMEntry188 0x311002F0
	set data [memread32_phys $DAPROM0_ROMEntry188]
	puts [format "DAPROM0_ROMEntry188:		%08X" $data]

	set DAPROM0_ROMEntry189 0x311002F4
	set data [memread32_phys $DAPROM0_ROMEntry189]
	puts [format "DAPROM0_ROMEntry189:		%08X" $data]

	set DAPROM0_ROMEntry190 0x311002F8
	set data [memread32_phys $DAPROM0_ROMEntry190]
	puts [format "DAPROM0_ROMEntry190:		%08X" $data]

	set DAPROM0_ROMEntry191 0x311002FC
	set data [memread32_phys $DAPROM0_ROMEntry191]
	puts [format "DAPROM0_ROMEntry191:		%08X" $data]

	set DAPROM0_ROMEntry192 0x31100300
	set data [memread32_phys $DAPROM0_ROMEntry192]
	puts [format "DAPROM0_ROMEntry192:		%08X" $data]

	set DAPROM0_ROMEntry193 0x31100304
	set data [memread32_phys $DAPROM0_ROMEntry193]
	puts [format "DAPROM0_ROMEntry193:		%08X" $data]

	set DAPROM0_ROMEntry194 0x31100308
	set data [memread32_phys $DAPROM0_ROMEntry194]
	puts [format "DAPROM0_ROMEntry194:		%08X" $data]

	set DAPROM0_ROMEntry195 0x3110030C
	set data [memread32_phys $DAPROM0_ROMEntry195]
	puts [format "DAPROM0_ROMEntry195:		%08X" $data]

	set DAPROM0_ROMEntry196 0x31100310
	set data [memread32_phys $DAPROM0_ROMEntry196]
	puts [format "DAPROM0_ROMEntry196:		%08X" $data]

	set DAPROM0_ROMEntry197 0x31100314
	set data [memread32_phys $DAPROM0_ROMEntry197]
	puts [format "DAPROM0_ROMEntry197:		%08X" $data]

	set DAPROM0_ROMEntry198 0x31100318
	set data [memread32_phys $DAPROM0_ROMEntry198]
	puts [format "DAPROM0_ROMEntry198:		%08X" $data]

	set DAPROM0_ROMEntry199 0x3110031C
	set data [memread32_phys $DAPROM0_ROMEntry199]
	puts [format "DAPROM0_ROMEntry199:		%08X" $data]

	set DAPROM0_ROMEntry200 0x31100320
	set data [memread32_phys $DAPROM0_ROMEntry200]
	puts [format "DAPROM0_ROMEntry200:		%08X" $data]

	set DAPROM0_ROMEntry201 0x31100324
	set data [memread32_phys $DAPROM0_ROMEntry201]
	puts [format "DAPROM0_ROMEntry201:		%08X" $data]

	set DAPROM0_ROMEntry202 0x31100328
	set data [memread32_phys $DAPROM0_ROMEntry202]
	puts [format "DAPROM0_ROMEntry202:		%08X" $data]

	set DAPROM0_ROMEntry203 0x3110032C
	set data [memread32_phys $DAPROM0_ROMEntry203]
	puts [format "DAPROM0_ROMEntry203:		%08X" $data]

	set DAPROM0_ROMEntry204 0x31100330
	set data [memread32_phys $DAPROM0_ROMEntry204]
	puts [format "DAPROM0_ROMEntry204:		%08X" $data]

	set DAPROM0_ROMEntry205 0x31100334
	set data [memread32_phys $DAPROM0_ROMEntry205]
	puts [format "DAPROM0_ROMEntry205:		%08X" $data]

	set DAPROM0_ROMEntry206 0x31100338
	set data [memread32_phys $DAPROM0_ROMEntry206]
	puts [format "DAPROM0_ROMEntry206:		%08X" $data]

	set DAPROM0_ROMEntry207 0x3110033C
	set data [memread32_phys $DAPROM0_ROMEntry207]
	puts [format "DAPROM0_ROMEntry207:		%08X" $data]

	set DAPROM0_ROMEntry208 0x31100340
	set data [memread32_phys $DAPROM0_ROMEntry208]
	puts [format "DAPROM0_ROMEntry208:		%08X" $data]

	set DAPROM0_ROMEntry209 0x31100344
	set data [memread32_phys $DAPROM0_ROMEntry209]
	puts [format "DAPROM0_ROMEntry209:		%08X" $data]

	set DAPROM0_ROMEntry210 0x31100348
	set data [memread32_phys $DAPROM0_ROMEntry210]
	puts [format "DAPROM0_ROMEntry210:		%08X" $data]

	set DAPROM0_ROMEntry211 0x3110034C
	set data [memread32_phys $DAPROM0_ROMEntry211]
	puts [format "DAPROM0_ROMEntry211:		%08X" $data]

	set DAPROM0_ROMEntry212 0x31100350
	set data [memread32_phys $DAPROM0_ROMEntry212]
	puts [format "DAPROM0_ROMEntry212:		%08X" $data]

	set DAPROM0_ROMEntry213 0x31100354
	set data [memread32_phys $DAPROM0_ROMEntry213]
	puts [format "DAPROM0_ROMEntry213:		%08X" $data]

	set DAPROM0_ROMEntry214 0x31100358
	set data [memread32_phys $DAPROM0_ROMEntry214]
	puts [format "DAPROM0_ROMEntry214:		%08X" $data]

	set DAPROM0_ROMEntry215 0x3110035C
	set data [memread32_phys $DAPROM0_ROMEntry215]
	puts [format "DAPROM0_ROMEntry215:		%08X" $data]

	set DAPROM0_ROMEntry216 0x31100360
	set data [memread32_phys $DAPROM0_ROMEntry216]
	puts [format "DAPROM0_ROMEntry216:		%08X" $data]

	set DAPROM0_ROMEntry217 0x31100364
	set data [memread32_phys $DAPROM0_ROMEntry217]
	puts [format "DAPROM0_ROMEntry217:		%08X" $data]

	set DAPROM0_ROMEntry218 0x31100368
	set data [memread32_phys $DAPROM0_ROMEntry218]
	puts [format "DAPROM0_ROMEntry218:		%08X" $data]

	set DAPROM0_ROMEntry219 0x3110036C
	set data [memread32_phys $DAPROM0_ROMEntry219]
	puts [format "DAPROM0_ROMEntry219:		%08X" $data]

	set DAPROM0_ROMEntry220 0x31100370
	set data [memread32_phys $DAPROM0_ROMEntry220]
	puts [format "DAPROM0_ROMEntry220:		%08X" $data]

	set DAPROM0_ROMEntry221 0x31100374
	set data [memread32_phys $DAPROM0_ROMEntry221]
	puts [format "DAPROM0_ROMEntry221:		%08X" $data]

	set DAPROM0_ROMEntry222 0x31100378
	set data [memread32_phys $DAPROM0_ROMEntry222]
	puts [format "DAPROM0_ROMEntry222:		%08X" $data]

	set DAPROM0_ROMEntry223 0x3110037C
	set data [memread32_phys $DAPROM0_ROMEntry223]
	puts [format "DAPROM0_ROMEntry223:		%08X" $data]

	set DAPROM0_ROMEntry224 0x31100380
	set data [memread32_phys $DAPROM0_ROMEntry224]
	puts [format "DAPROM0_ROMEntry224:		%08X" $data]

	set DAPROM0_ROMEntry225 0x31100384
	set data [memread32_phys $DAPROM0_ROMEntry225]
	puts [format "DAPROM0_ROMEntry225:		%08X" $data]

	set DAPROM0_ROMEntry226 0x31100388
	set data [memread32_phys $DAPROM0_ROMEntry226]
	puts [format "DAPROM0_ROMEntry226:		%08X" $data]

	set DAPROM0_ROMEntry227 0x3110038C
	set data [memread32_phys $DAPROM0_ROMEntry227]
	puts [format "DAPROM0_ROMEntry227:		%08X" $data]

	set DAPROM0_ROMEntry228 0x31100390
	set data [memread32_phys $DAPROM0_ROMEntry228]
	puts [format "DAPROM0_ROMEntry228:		%08X" $data]

	set DAPROM0_ROMEntry229 0x31100394
	set data [memread32_phys $DAPROM0_ROMEntry229]
	puts [format "DAPROM0_ROMEntry229:		%08X" $data]

	set DAPROM0_ROMEntry230 0x31100398
	set data [memread32_phys $DAPROM0_ROMEntry230]
	puts [format "DAPROM0_ROMEntry230:		%08X" $data]

	set DAPROM0_ROMEntry231 0x3110039C
	set data [memread32_phys $DAPROM0_ROMEntry231]
	puts [format "DAPROM0_ROMEntry231:		%08X" $data]

	set DAPROM0_ROMEntry232 0x311003A0
	set data [memread32_phys $DAPROM0_ROMEntry232]
	puts [format "DAPROM0_ROMEntry232:		%08X" $data]

	set DAPROM0_ROMEntry233 0x311003A4
	set data [memread32_phys $DAPROM0_ROMEntry233]
	puts [format "DAPROM0_ROMEntry233:		%08X" $data]

	set DAPROM0_ROMEntry234 0x311003A8
	set data [memread32_phys $DAPROM0_ROMEntry234]
	puts [format "DAPROM0_ROMEntry234:		%08X" $data]

	set DAPROM0_ROMEntry235 0x311003AC
	set data [memread32_phys $DAPROM0_ROMEntry235]
	puts [format "DAPROM0_ROMEntry235:		%08X" $data]

	set DAPROM0_ROMEntry236 0x311003B0
	set data [memread32_phys $DAPROM0_ROMEntry236]
	puts [format "DAPROM0_ROMEntry236:		%08X" $data]

	set DAPROM0_ROMEntry237 0x311003B4
	set data [memread32_phys $DAPROM0_ROMEntry237]
	puts [format "DAPROM0_ROMEntry237:		%08X" $data]

	set DAPROM0_ROMEntry238 0x311003B8
	set data [memread32_phys $DAPROM0_ROMEntry238]
	puts [format "DAPROM0_ROMEntry238:		%08X" $data]

	set DAPROM0_ROMEntry239 0x311003BC
	set data [memread32_phys $DAPROM0_ROMEntry239]
	puts [format "DAPROM0_ROMEntry239:		%08X" $data]

	set DAPROM0_ROMEntry240 0x311003C0
	set data [memread32_phys $DAPROM0_ROMEntry240]
	puts [format "DAPROM0_ROMEntry240:		%08X" $data]

	set DAPROM0_ROMEntry241 0x311003C4
	set data [memread32_phys $DAPROM0_ROMEntry241]
	puts [format "DAPROM0_ROMEntry241:		%08X" $data]

	set DAPROM0_ROMEntry242 0x311003C8
	set data [memread32_phys $DAPROM0_ROMEntry242]
	puts [format "DAPROM0_ROMEntry242:		%08X" $data]

	set DAPROM0_ROMEntry243 0x311003CC
	set data [memread32_phys $DAPROM0_ROMEntry243]
	puts [format "DAPROM0_ROMEntry243:		%08X" $data]

	set DAPROM0_ROMEntry244 0x311003D0
	set data [memread32_phys $DAPROM0_ROMEntry244]
	puts [format "DAPROM0_ROMEntry244:		%08X" $data]

	set DAPROM0_ROMEntry245 0x311003D4
	set data [memread32_phys $DAPROM0_ROMEntry245]
	puts [format "DAPROM0_ROMEntry245:		%08X" $data]

	set DAPROM0_ROMEntry246 0x311003D8
	set data [memread32_phys $DAPROM0_ROMEntry246]
	puts [format "DAPROM0_ROMEntry246:		%08X" $data]

	set DAPROM0_ROMEntry247 0x311003DC
	set data [memread32_phys $DAPROM0_ROMEntry247]
	puts [format "DAPROM0_ROMEntry247:		%08X" $data]

	set DAPROM0_ROMEntry248 0x311003E0
	set data [memread32_phys $DAPROM0_ROMEntry248]
	puts [format "DAPROM0_ROMEntry248:		%08X" $data]

	set DAPROM0_ROMEntry249 0x311003E4
	set data [memread32_phys $DAPROM0_ROMEntry249]
	puts [format "DAPROM0_ROMEntry249:		%08X" $data]

	set DAPROM0_ROMEntry250 0x311003E8
	set data [memread32_phys $DAPROM0_ROMEntry250]
	puts [format "DAPROM0_ROMEntry250:		%08X" $data]

	set DAPROM0_ROMEntry251 0x311003EC
	set data [memread32_phys $DAPROM0_ROMEntry251]
	puts [format "DAPROM0_ROMEntry251:		%08X" $data]

	set DAPROM0_ROMEntry252 0x311003F0
	set data [memread32_phys $DAPROM0_ROMEntry252]
	puts [format "DAPROM0_ROMEntry252:		%08X" $data]

	set DAPROM0_ROMEntry253 0x311003F4
	set data [memread32_phys $DAPROM0_ROMEntry253]
	puts [format "DAPROM0_ROMEntry253:		%08X" $data]

	set DAPROM0_ROMEntry254 0x311003F8
	set data [memread32_phys $DAPROM0_ROMEntry254]
	puts [format "DAPROM0_ROMEntry254:		%08X" $data]

	set DAPROM0_ROMEntry255 0x311003FC
	set data [memread32_phys $DAPROM0_ROMEntry255]
	puts [format "DAPROM0_ROMEntry255:		%08X" $data]

	set DAPROM0_ROMEntry256 0x31100400
	set data [memread32_phys $DAPROM0_ROMEntry256]
	puts [format "DAPROM0_ROMEntry256:		%08X" $data]

	set DAPROM0_ROMEntry257 0x31100404
	set data [memread32_phys $DAPROM0_ROMEntry257]
	puts [format "DAPROM0_ROMEntry257:		%08X" $data]

	set DAPROM0_ROMEntry258 0x31100408
	set data [memread32_phys $DAPROM0_ROMEntry258]
	puts [format "DAPROM0_ROMEntry258:		%08X" $data]

	set DAPROM0_ROMEntry259 0x3110040C
	set data [memread32_phys $DAPROM0_ROMEntry259]
	puts [format "DAPROM0_ROMEntry259:		%08X" $data]

	set DAPROM0_ROMEntry260 0x31100410
	set data [memread32_phys $DAPROM0_ROMEntry260]
	puts [format "DAPROM0_ROMEntry260:		%08X" $data]

	set DAPROM0_ROMEntry261 0x31100414
	set data [memread32_phys $DAPROM0_ROMEntry261]
	puts [format "DAPROM0_ROMEntry261:		%08X" $data]

	set DAPROM0_ROMEntry262 0x31100418
	set data [memread32_phys $DAPROM0_ROMEntry262]
	puts [format "DAPROM0_ROMEntry262:		%08X" $data]

	set DAPROM0_ROMEntry263 0x3110041C
	set data [memread32_phys $DAPROM0_ROMEntry263]
	puts [format "DAPROM0_ROMEntry263:		%08X" $data]

	set DAPROM0_ROMEntry264 0x31100420
	set data [memread32_phys $DAPROM0_ROMEntry264]
	puts [format "DAPROM0_ROMEntry264:		%08X" $data]

	set DAPROM0_ROMEntry265 0x31100424
	set data [memread32_phys $DAPROM0_ROMEntry265]
	puts [format "DAPROM0_ROMEntry265:		%08X" $data]

	set DAPROM0_ROMEntry266 0x31100428
	set data [memread32_phys $DAPROM0_ROMEntry266]
	puts [format "DAPROM0_ROMEntry266:		%08X" $data]

	set DAPROM0_ROMEntry267 0x3110042C
	set data [memread32_phys $DAPROM0_ROMEntry267]
	puts [format "DAPROM0_ROMEntry267:		%08X" $data]

	set DAPROM0_ROMEntry268 0x31100430
	set data [memread32_phys $DAPROM0_ROMEntry268]
	puts [format "DAPROM0_ROMEntry268:		%08X" $data]

	set DAPROM0_ROMEntry269 0x31100434
	set data [memread32_phys $DAPROM0_ROMEntry269]
	puts [format "DAPROM0_ROMEntry269:		%08X" $data]

	set DAPROM0_ROMEntry270 0x31100438
	set data [memread32_phys $DAPROM0_ROMEntry270]
	puts [format "DAPROM0_ROMEntry270:		%08X" $data]

	set DAPROM0_ROMEntry271 0x3110043C
	set data [memread32_phys $DAPROM0_ROMEntry271]
	puts [format "DAPROM0_ROMEntry271:		%08X" $data]

	set DAPROM0_ROMEntry272 0x31100440
	set data [memread32_phys $DAPROM0_ROMEntry272]
	puts [format "DAPROM0_ROMEntry272:		%08X" $data]

	set DAPROM0_ROMEntry273 0x31100444
	set data [memread32_phys $DAPROM0_ROMEntry273]
	puts [format "DAPROM0_ROMEntry273:		%08X" $data]

	set DAPROM0_ROMEntry274 0x31100448
	set data [memread32_phys $DAPROM0_ROMEntry274]
	puts [format "DAPROM0_ROMEntry274:		%08X" $data]

	set DAPROM0_ROMEntry275 0x3110044C
	set data [memread32_phys $DAPROM0_ROMEntry275]
	puts [format "DAPROM0_ROMEntry275:		%08X" $data]

	set DAPROM0_ROMEntry276 0x31100450
	set data [memread32_phys $DAPROM0_ROMEntry276]
	puts [format "DAPROM0_ROMEntry276:		%08X" $data]

	set DAPROM0_ROMEntry277 0x31100454
	set data [memread32_phys $DAPROM0_ROMEntry277]
	puts [format "DAPROM0_ROMEntry277:		%08X" $data]

	set DAPROM0_ROMEntry278 0x31100458
	set data [memread32_phys $DAPROM0_ROMEntry278]
	puts [format "DAPROM0_ROMEntry278:		%08X" $data]

	set DAPROM0_ROMEntry279 0x3110045C
	set data [memread32_phys $DAPROM0_ROMEntry279]
	puts [format "DAPROM0_ROMEntry279:		%08X" $data]

	set DAPROM0_ROMEntry280 0x31100460
	set data [memread32_phys $DAPROM0_ROMEntry280]
	puts [format "DAPROM0_ROMEntry280:		%08X" $data]

	set DAPROM0_ROMEntry281 0x31100464
	set data [memread32_phys $DAPROM0_ROMEntry281]
	puts [format "DAPROM0_ROMEntry281:		%08X" $data]

	set DAPROM0_ROMEntry282 0x31100468
	set data [memread32_phys $DAPROM0_ROMEntry282]
	puts [format "DAPROM0_ROMEntry282:		%08X" $data]

	set DAPROM0_ROMEntry283 0x3110046C
	set data [memread32_phys $DAPROM0_ROMEntry283]
	puts [format "DAPROM0_ROMEntry283:		%08X" $data]

	set DAPROM0_ROMEntry284 0x31100470
	set data [memread32_phys $DAPROM0_ROMEntry284]
	puts [format "DAPROM0_ROMEntry284:		%08X" $data]

	set DAPROM0_ROMEntry285 0x31100474
	set data [memread32_phys $DAPROM0_ROMEntry285]
	puts [format "DAPROM0_ROMEntry285:		%08X" $data]

	set DAPROM0_ROMEntry286 0x31100478
	set data [memread32_phys $DAPROM0_ROMEntry286]
	puts [format "DAPROM0_ROMEntry286:		%08X" $data]

	set DAPROM0_ROMEntry287 0x3110047C
	set data [memread32_phys $DAPROM0_ROMEntry287]
	puts [format "DAPROM0_ROMEntry287:		%08X" $data]

	set DAPROM0_ROMEntry288 0x31100480
	set data [memread32_phys $DAPROM0_ROMEntry288]
	puts [format "DAPROM0_ROMEntry288:		%08X" $data]

	set DAPROM0_ROMEntry289 0x31100484
	set data [memread32_phys $DAPROM0_ROMEntry289]
	puts [format "DAPROM0_ROMEntry289:		%08X" $data]

	set DAPROM0_ROMEntry290 0x31100488
	set data [memread32_phys $DAPROM0_ROMEntry290]
	puts [format "DAPROM0_ROMEntry290:		%08X" $data]

	set DAPROM0_ROMEntry291 0x3110048C
	set data [memread32_phys $DAPROM0_ROMEntry291]
	puts [format "DAPROM0_ROMEntry291:		%08X" $data]

	set DAPROM0_ROMEntry292 0x31100490
	set data [memread32_phys $DAPROM0_ROMEntry292]
	puts [format "DAPROM0_ROMEntry292:		%08X" $data]

	set DAPROM0_ROMEntry293 0x31100494
	set data [memread32_phys $DAPROM0_ROMEntry293]
	puts [format "DAPROM0_ROMEntry293:		%08X" $data]

	set DAPROM0_ROMEntry294 0x31100498
	set data [memread32_phys $DAPROM0_ROMEntry294]
	puts [format "DAPROM0_ROMEntry294:		%08X" $data]

	set DAPROM0_ROMEntry295 0x3110049C
	set data [memread32_phys $DAPROM0_ROMEntry295]
	puts [format "DAPROM0_ROMEntry295:		%08X" $data]

	set DAPROM0_ROMEntry296 0x311004A0
	set data [memread32_phys $DAPROM0_ROMEntry296]
	puts [format "DAPROM0_ROMEntry296:		%08X" $data]

	set DAPROM0_ROMEntry297 0x311004A4
	set data [memread32_phys $DAPROM0_ROMEntry297]
	puts [format "DAPROM0_ROMEntry297:		%08X" $data]

	set DAPROM0_ROMEntry298 0x311004A8
	set data [memread32_phys $DAPROM0_ROMEntry298]
	puts [format "DAPROM0_ROMEntry298:		%08X" $data]

	set DAPROM0_ROMEntry299 0x311004AC
	set data [memread32_phys $DAPROM0_ROMEntry299]
	puts [format "DAPROM0_ROMEntry299:		%08X" $data]

	set DAPROM0_ROMEntry300 0x311004B0
	set data [memread32_phys $DAPROM0_ROMEntry300]
	puts [format "DAPROM0_ROMEntry300:		%08X" $data]

	set DAPROM0_ROMEntry301 0x311004B4
	set data [memread32_phys $DAPROM0_ROMEntry301]
	puts [format "DAPROM0_ROMEntry301:		%08X" $data]

	set DAPROM0_ROMEntry302 0x311004B8
	set data [memread32_phys $DAPROM0_ROMEntry302]
	puts [format "DAPROM0_ROMEntry302:		%08X" $data]

	set DAPROM0_ROMEntry303 0x311004BC
	set data [memread32_phys $DAPROM0_ROMEntry303]
	puts [format "DAPROM0_ROMEntry303:		%08X" $data]

	set DAPROM0_ROMEntry304 0x311004C0
	set data [memread32_phys $DAPROM0_ROMEntry304]
	puts [format "DAPROM0_ROMEntry304:		%08X" $data]

	set DAPROM0_ROMEntry305 0x311004C4
	set data [memread32_phys $DAPROM0_ROMEntry305]
	puts [format "DAPROM0_ROMEntry305:		%08X" $data]

	set DAPROM0_ROMEntry306 0x311004C8
	set data [memread32_phys $DAPROM0_ROMEntry306]
	puts [format "DAPROM0_ROMEntry306:		%08X" $data]

	set DAPROM0_ROMEntry307 0x311004CC
	set data [memread32_phys $DAPROM0_ROMEntry307]
	puts [format "DAPROM0_ROMEntry307:		%08X" $data]

	set DAPROM0_ROMEntry308 0x311004D0
	set data [memread32_phys $DAPROM0_ROMEntry308]
	puts [format "DAPROM0_ROMEntry308:		%08X" $data]

	set DAPROM0_ROMEntry309 0x311004D4
	set data [memread32_phys $DAPROM0_ROMEntry309]
	puts [format "DAPROM0_ROMEntry309:		%08X" $data]

	set DAPROM0_ROMEntry310 0x311004D8
	set data [memread32_phys $DAPROM0_ROMEntry310]
	puts [format "DAPROM0_ROMEntry310:		%08X" $data]

	set DAPROM0_ROMEntry311 0x311004DC
	set data [memread32_phys $DAPROM0_ROMEntry311]
	puts [format "DAPROM0_ROMEntry311:		%08X" $data]

	set DAPROM0_ROMEntry312 0x311004E0
	set data [memread32_phys $DAPROM0_ROMEntry312]
	puts [format "DAPROM0_ROMEntry312:		%08X" $data]

	set DAPROM0_ROMEntry313 0x311004E4
	set data [memread32_phys $DAPROM0_ROMEntry313]
	puts [format "DAPROM0_ROMEntry313:		%08X" $data]

	set DAPROM0_ROMEntry314 0x311004E8
	set data [memread32_phys $DAPROM0_ROMEntry314]
	puts [format "DAPROM0_ROMEntry314:		%08X" $data]

	set DAPROM0_ROMEntry315 0x311004EC
	set data [memread32_phys $DAPROM0_ROMEntry315]
	puts [format "DAPROM0_ROMEntry315:		%08X" $data]

	set DAPROM0_ROMEntry316 0x311004F0
	set data [memread32_phys $DAPROM0_ROMEntry316]
	puts [format "DAPROM0_ROMEntry316:		%08X" $data]

	set DAPROM0_ROMEntry317 0x311004F4
	set data [memread32_phys $DAPROM0_ROMEntry317]
	puts [format "DAPROM0_ROMEntry317:		%08X" $data]

	set DAPROM0_ROMEntry318 0x311004F8
	set data [memread32_phys $DAPROM0_ROMEntry318]
	puts [format "DAPROM0_ROMEntry318:		%08X" $data]

	set DAPROM0_ROMEntry319 0x311004FC
	set data [memread32_phys $DAPROM0_ROMEntry319]
	puts [format "DAPROM0_ROMEntry319:		%08X" $data]

	set DAPROM0_ROMEntry320 0x31100500
	set data [memread32_phys $DAPROM0_ROMEntry320]
	puts [format "DAPROM0_ROMEntry320:		%08X" $data]

	set DAPROM0_ROMEntry321 0x31100504
	set data [memread32_phys $DAPROM0_ROMEntry321]
	puts [format "DAPROM0_ROMEntry321:		%08X" $data]

	set DAPROM0_ROMEntry322 0x31100508
	set data [memread32_phys $DAPROM0_ROMEntry322]
	puts [format "DAPROM0_ROMEntry322:		%08X" $data]

	set DAPROM0_ROMEntry323 0x3110050C
	set data [memread32_phys $DAPROM0_ROMEntry323]
	puts [format "DAPROM0_ROMEntry323:		%08X" $data]

	set DAPROM0_ROMEntry324 0x31100510
	set data [memread32_phys $DAPROM0_ROMEntry324]
	puts [format "DAPROM0_ROMEntry324:		%08X" $data]

	set DAPROM0_ROMEntry325 0x31100514
	set data [memread32_phys $DAPROM0_ROMEntry325]
	puts [format "DAPROM0_ROMEntry325:		%08X" $data]

	set DAPROM0_ROMEntry326 0x31100518
	set data [memread32_phys $DAPROM0_ROMEntry326]
	puts [format "DAPROM0_ROMEntry326:		%08X" $data]

	set DAPROM0_ROMEntry327 0x3110051C
	set data [memread32_phys $DAPROM0_ROMEntry327]
	puts [format "DAPROM0_ROMEntry327:		%08X" $data]

	set DAPROM0_ROMEntry328 0x31100520
	set data [memread32_phys $DAPROM0_ROMEntry328]
	puts [format "DAPROM0_ROMEntry328:		%08X" $data]

	set DAPROM0_ROMEntry329 0x31100524
	set data [memread32_phys $DAPROM0_ROMEntry329]
	puts [format "DAPROM0_ROMEntry329:		%08X" $data]

	set DAPROM0_ROMEntry330 0x31100528
	set data [memread32_phys $DAPROM0_ROMEntry330]
	puts [format "DAPROM0_ROMEntry330:		%08X" $data]

	set DAPROM0_ROMEntry331 0x3110052C
	set data [memread32_phys $DAPROM0_ROMEntry331]
	puts [format "DAPROM0_ROMEntry331:		%08X" $data]

	set DAPROM0_ROMEntry332 0x31100530
	set data [memread32_phys $DAPROM0_ROMEntry332]
	puts [format "DAPROM0_ROMEntry332:		%08X" $data]

	set DAPROM0_ROMEntry333 0x31100534
	set data [memread32_phys $DAPROM0_ROMEntry333]
	puts [format "DAPROM0_ROMEntry333:		%08X" $data]

	set DAPROM0_ROMEntry334 0x31100538
	set data [memread32_phys $DAPROM0_ROMEntry334]
	puts [format "DAPROM0_ROMEntry334:		%08X" $data]

	set DAPROM0_ROMEntry335 0x3110053C
	set data [memread32_phys $DAPROM0_ROMEntry335]
	puts [format "DAPROM0_ROMEntry335:		%08X" $data]

	set DAPROM0_ROMEntry336 0x31100540
	set data [memread32_phys $DAPROM0_ROMEntry336]
	puts [format "DAPROM0_ROMEntry336:		%08X" $data]

	set DAPROM0_ROMEntry337 0x31100544
	set data [memread32_phys $DAPROM0_ROMEntry337]
	puts [format "DAPROM0_ROMEntry337:		%08X" $data]

	set DAPROM0_ROMEntry338 0x31100548
	set data [memread32_phys $DAPROM0_ROMEntry338]
	puts [format "DAPROM0_ROMEntry338:		%08X" $data]

	set DAPROM0_ROMEntry339 0x3110054C
	set data [memread32_phys $DAPROM0_ROMEntry339]
	puts [format "DAPROM0_ROMEntry339:		%08X" $data]

	set DAPROM0_ROMEntry340 0x31100550
	set data [memread32_phys $DAPROM0_ROMEntry340]
	puts [format "DAPROM0_ROMEntry340:		%08X" $data]

	set DAPROM0_ROMEntry341 0x31100554
	set data [memread32_phys $DAPROM0_ROMEntry341]
	puts [format "DAPROM0_ROMEntry341:		%08X" $data]

	set DAPROM0_ROMEntry342 0x31100558
	set data [memread32_phys $DAPROM0_ROMEntry342]
	puts [format "DAPROM0_ROMEntry342:		%08X" $data]

	set DAPROM0_ROMEntry343 0x3110055C
	set data [memread32_phys $DAPROM0_ROMEntry343]
	puts [format "DAPROM0_ROMEntry343:		%08X" $data]

	set DAPROM0_ROMEntry344 0x31100560
	set data [memread32_phys $DAPROM0_ROMEntry344]
	puts [format "DAPROM0_ROMEntry344:		%08X" $data]

	set DAPROM0_ROMEntry345 0x31100564
	set data [memread32_phys $DAPROM0_ROMEntry345]
	puts [format "DAPROM0_ROMEntry345:		%08X" $data]

	set DAPROM0_ROMEntry346 0x31100568
	set data [memread32_phys $DAPROM0_ROMEntry346]
	puts [format "DAPROM0_ROMEntry346:		%08X" $data]

	set DAPROM0_ROMEntry347 0x3110056C
	set data [memread32_phys $DAPROM0_ROMEntry347]
	puts [format "DAPROM0_ROMEntry347:		%08X" $data]

	set DAPROM0_ROMEntry348 0x31100570
	set data [memread32_phys $DAPROM0_ROMEntry348]
	puts [format "DAPROM0_ROMEntry348:		%08X" $data]

	set DAPROM0_ROMEntry349 0x31100574
	set data [memread32_phys $DAPROM0_ROMEntry349]
	puts [format "DAPROM0_ROMEntry349:		%08X" $data]

	set DAPROM0_ROMEntry350 0x31100578
	set data [memread32_phys $DAPROM0_ROMEntry350]
	puts [format "DAPROM0_ROMEntry350:		%08X" $data]

	set DAPROM0_ROMEntry351 0x3110057C
	set data [memread32_phys $DAPROM0_ROMEntry351]
	puts [format "DAPROM0_ROMEntry351:		%08X" $data]

	set DAPROM0_ROMEntry352 0x31100580
	set data [memread32_phys $DAPROM0_ROMEntry352]
	puts [format "DAPROM0_ROMEntry352:		%08X" $data]

	set DAPROM0_ROMEntry353 0x31100584
	set data [memread32_phys $DAPROM0_ROMEntry353]
	puts [format "DAPROM0_ROMEntry353:		%08X" $data]

	set DAPROM0_ROMEntry354 0x31100588
	set data [memread32_phys $DAPROM0_ROMEntry354]
	puts [format "DAPROM0_ROMEntry354:		%08X" $data]

	set DAPROM0_ROMEntry355 0x3110058C
	set data [memread32_phys $DAPROM0_ROMEntry355]
	puts [format "DAPROM0_ROMEntry355:		%08X" $data]

	set DAPROM0_ROMEntry356 0x31100590
	set data [memread32_phys $DAPROM0_ROMEntry356]
	puts [format "DAPROM0_ROMEntry356:		%08X" $data]

	set DAPROM0_ROMEntry357 0x31100594
	set data [memread32_phys $DAPROM0_ROMEntry357]
	puts [format "DAPROM0_ROMEntry357:		%08X" $data]

	set DAPROM0_ROMEntry358 0x31100598
	set data [memread32_phys $DAPROM0_ROMEntry358]
	puts [format "DAPROM0_ROMEntry358:		%08X" $data]

	set DAPROM0_ROMEntry359 0x3110059C
	set data [memread32_phys $DAPROM0_ROMEntry359]
	puts [format "DAPROM0_ROMEntry359:		%08X" $data]

	set DAPROM0_ROMEntry360 0x311005A0
	set data [memread32_phys $DAPROM0_ROMEntry360]
	puts [format "DAPROM0_ROMEntry360:		%08X" $data]

	set DAPROM0_ROMEntry361 0x311005A4
	set data [memread32_phys $DAPROM0_ROMEntry361]
	puts [format "DAPROM0_ROMEntry361:		%08X" $data]

	set DAPROM0_ROMEntry362 0x311005A8
	set data [memread32_phys $DAPROM0_ROMEntry362]
	puts [format "DAPROM0_ROMEntry362:		%08X" $data]

	set DAPROM0_ROMEntry363 0x311005AC
	set data [memread32_phys $DAPROM0_ROMEntry363]
	puts [format "DAPROM0_ROMEntry363:		%08X" $data]

	set DAPROM0_ROMEntry364 0x311005B0
	set data [memread32_phys $DAPROM0_ROMEntry364]
	puts [format "DAPROM0_ROMEntry364:		%08X" $data]

	set DAPROM0_ROMEntry365 0x311005B4
	set data [memread32_phys $DAPROM0_ROMEntry365]
	puts [format "DAPROM0_ROMEntry365:		%08X" $data]

	set DAPROM0_ROMEntry366 0x311005B8
	set data [memread32_phys $DAPROM0_ROMEntry366]
	puts [format "DAPROM0_ROMEntry366:		%08X" $data]

	set DAPROM0_ROMEntry367 0x311005BC
	set data [memread32_phys $DAPROM0_ROMEntry367]
	puts [format "DAPROM0_ROMEntry367:		%08X" $data]

	set DAPROM0_ROMEntry368 0x311005C0
	set data [memread32_phys $DAPROM0_ROMEntry368]
	puts [format "DAPROM0_ROMEntry368:		%08X" $data]

	set DAPROM0_ROMEntry369 0x311005C4
	set data [memread32_phys $DAPROM0_ROMEntry369]
	puts [format "DAPROM0_ROMEntry369:		%08X" $data]

	set DAPROM0_ROMEntry370 0x311005C8
	set data [memread32_phys $DAPROM0_ROMEntry370]
	puts [format "DAPROM0_ROMEntry370:		%08X" $data]

	set DAPROM0_ROMEntry371 0x311005CC
	set data [memread32_phys $DAPROM0_ROMEntry371]
	puts [format "DAPROM0_ROMEntry371:		%08X" $data]

	set DAPROM0_ROMEntry372 0x311005D0
	set data [memread32_phys $DAPROM0_ROMEntry372]
	puts [format "DAPROM0_ROMEntry372:		%08X" $data]

	set DAPROM0_ROMEntry373 0x311005D4
	set data [memread32_phys $DAPROM0_ROMEntry373]
	puts [format "DAPROM0_ROMEntry373:		%08X" $data]

	set DAPROM0_ROMEntry374 0x311005D8
	set data [memread32_phys $DAPROM0_ROMEntry374]
	puts [format "DAPROM0_ROMEntry374:		%08X" $data]

	set DAPROM0_ROMEntry375 0x311005DC
	set data [memread32_phys $DAPROM0_ROMEntry375]
	puts [format "DAPROM0_ROMEntry375:		%08X" $data]

	set DAPROM0_ROMEntry376 0x311005E0
	set data [memread32_phys $DAPROM0_ROMEntry376]
	puts [format "DAPROM0_ROMEntry376:		%08X" $data]

	set DAPROM0_ROMEntry377 0x311005E4
	set data [memread32_phys $DAPROM0_ROMEntry377]
	puts [format "DAPROM0_ROMEntry377:		%08X" $data]

	set DAPROM0_ROMEntry378 0x311005E8
	set data [memread32_phys $DAPROM0_ROMEntry378]
	puts [format "DAPROM0_ROMEntry378:		%08X" $data]

	set DAPROM0_ROMEntry379 0x311005EC
	set data [memread32_phys $DAPROM0_ROMEntry379]
	puts [format "DAPROM0_ROMEntry379:		%08X" $data]

	set DAPROM0_ROMEntry380 0x311005F0
	set data [memread32_phys $DAPROM0_ROMEntry380]
	puts [format "DAPROM0_ROMEntry380:		%08X" $data]

	set DAPROM0_ROMEntry381 0x311005F4
	set data [memread32_phys $DAPROM0_ROMEntry381]
	puts [format "DAPROM0_ROMEntry381:		%08X" $data]

	set DAPROM0_ROMEntry382 0x311005F8
	set data [memread32_phys $DAPROM0_ROMEntry382]
	puts [format "DAPROM0_ROMEntry382:		%08X" $data]

	set DAPROM0_ROMEntry383 0x311005FC
	set data [memread32_phys $DAPROM0_ROMEntry383]
	puts [format "DAPROM0_ROMEntry383:		%08X" $data]

	set DAPROM0_ROMEntry384 0x31100600
	set data [memread32_phys $DAPROM0_ROMEntry384]
	puts [format "DAPROM0_ROMEntry384:		%08X" $data]

	set DAPROM0_ROMEntry385 0x31100604
	set data [memread32_phys $DAPROM0_ROMEntry385]
	puts [format "DAPROM0_ROMEntry385:		%08X" $data]

	set DAPROM0_ROMEntry386 0x31100608
	set data [memread32_phys $DAPROM0_ROMEntry386]
	puts [format "DAPROM0_ROMEntry386:		%08X" $data]

	set DAPROM0_ROMEntry387 0x3110060C
	set data [memread32_phys $DAPROM0_ROMEntry387]
	puts [format "DAPROM0_ROMEntry387:		%08X" $data]

	set DAPROM0_ROMEntry388 0x31100610
	set data [memread32_phys $DAPROM0_ROMEntry388]
	puts [format "DAPROM0_ROMEntry388:		%08X" $data]

	set DAPROM0_ROMEntry389 0x31100614
	set data [memread32_phys $DAPROM0_ROMEntry389]
	puts [format "DAPROM0_ROMEntry389:		%08X" $data]

	set DAPROM0_ROMEntry390 0x31100618
	set data [memread32_phys $DAPROM0_ROMEntry390]
	puts [format "DAPROM0_ROMEntry390:		%08X" $data]

	set DAPROM0_ROMEntry391 0x3110061C
	set data [memread32_phys $DAPROM0_ROMEntry391]
	puts [format "DAPROM0_ROMEntry391:		%08X" $data]

	set DAPROM0_ROMEntry392 0x31100620
	set data [memread32_phys $DAPROM0_ROMEntry392]
	puts [format "DAPROM0_ROMEntry392:		%08X" $data]

	set DAPROM0_ROMEntry393 0x31100624
	set data [memread32_phys $DAPROM0_ROMEntry393]
	puts [format "DAPROM0_ROMEntry393:		%08X" $data]

	set DAPROM0_ROMEntry394 0x31100628
	set data [memread32_phys $DAPROM0_ROMEntry394]
	puts [format "DAPROM0_ROMEntry394:		%08X" $data]

	set DAPROM0_ROMEntry395 0x3110062C
	set data [memread32_phys $DAPROM0_ROMEntry395]
	puts [format "DAPROM0_ROMEntry395:		%08X" $data]

	set DAPROM0_ROMEntry396 0x31100630
	set data [memread32_phys $DAPROM0_ROMEntry396]
	puts [format "DAPROM0_ROMEntry396:		%08X" $data]

	set DAPROM0_ROMEntry397 0x31100634
	set data [memread32_phys $DAPROM0_ROMEntry397]
	puts [format "DAPROM0_ROMEntry397:		%08X" $data]

	set DAPROM0_ROMEntry398 0x31100638
	set data [memread32_phys $DAPROM0_ROMEntry398]
	puts [format "DAPROM0_ROMEntry398:		%08X" $data]

	set DAPROM0_ROMEntry399 0x3110063C
	set data [memread32_phys $DAPROM0_ROMEntry399]
	puts [format "DAPROM0_ROMEntry399:		%08X" $data]

	set DAPROM0_ROMEntry400 0x31100640
	set data [memread32_phys $DAPROM0_ROMEntry400]
	puts [format "DAPROM0_ROMEntry400:		%08X" $data]

	set DAPROM0_ROMEntry401 0x31100644
	set data [memread32_phys $DAPROM0_ROMEntry401]
	puts [format "DAPROM0_ROMEntry401:		%08X" $data]

	set DAPROM0_ROMEntry402 0x31100648
	set data [memread32_phys $DAPROM0_ROMEntry402]
	puts [format "DAPROM0_ROMEntry402:		%08X" $data]

	set DAPROM0_ROMEntry403 0x3110064C
	set data [memread32_phys $DAPROM0_ROMEntry403]
	puts [format "DAPROM0_ROMEntry403:		%08X" $data]

	set DAPROM0_ROMEntry404 0x31100650
	set data [memread32_phys $DAPROM0_ROMEntry404]
	puts [format "DAPROM0_ROMEntry404:		%08X" $data]

	set DAPROM0_ROMEntry405 0x31100654
	set data [memread32_phys $DAPROM0_ROMEntry405]
	puts [format "DAPROM0_ROMEntry405:		%08X" $data]

	set DAPROM0_ROMEntry406 0x31100658
	set data [memread32_phys $DAPROM0_ROMEntry406]
	puts [format "DAPROM0_ROMEntry406:		%08X" $data]

	set DAPROM0_ROMEntry407 0x3110065C
	set data [memread32_phys $DAPROM0_ROMEntry407]
	puts [format "DAPROM0_ROMEntry407:		%08X" $data]

	set DAPROM0_ROMEntry408 0x31100660
	set data [memread32_phys $DAPROM0_ROMEntry408]
	puts [format "DAPROM0_ROMEntry408:		%08X" $data]

	set DAPROM0_ROMEntry409 0x31100664
	set data [memread32_phys $DAPROM0_ROMEntry409]
	puts [format "DAPROM0_ROMEntry409:		%08X" $data]

	set DAPROM0_ROMEntry410 0x31100668
	set data [memread32_phys $DAPROM0_ROMEntry410]
	puts [format "DAPROM0_ROMEntry410:		%08X" $data]

	set DAPROM0_ROMEntry411 0x3110066C
	set data [memread32_phys $DAPROM0_ROMEntry411]
	puts [format "DAPROM0_ROMEntry411:		%08X" $data]

	set DAPROM0_ROMEntry412 0x31100670
	set data [memread32_phys $DAPROM0_ROMEntry412]
	puts [format "DAPROM0_ROMEntry412:		%08X" $data]

	set DAPROM0_ROMEntry413 0x31100674
	set data [memread32_phys $DAPROM0_ROMEntry413]
	puts [format "DAPROM0_ROMEntry413:		%08X" $data]

	set DAPROM0_ROMEntry414 0x31100678
	set data [memread32_phys $DAPROM0_ROMEntry414]
	puts [format "DAPROM0_ROMEntry414:		%08X" $data]

	set DAPROM0_ROMEntry415 0x3110067C
	set data [memread32_phys $DAPROM0_ROMEntry415]
	puts [format "DAPROM0_ROMEntry415:		%08X" $data]

	set DAPROM0_ROMEntry416 0x31100680
	set data [memread32_phys $DAPROM0_ROMEntry416]
	puts [format "DAPROM0_ROMEntry416:		%08X" $data]

	set DAPROM0_ROMEntry417 0x31100684
	set data [memread32_phys $DAPROM0_ROMEntry417]
	puts [format "DAPROM0_ROMEntry417:		%08X" $data]

	set DAPROM0_ROMEntry418 0x31100688
	set data [memread32_phys $DAPROM0_ROMEntry418]
	puts [format "DAPROM0_ROMEntry418:		%08X" $data]

	set DAPROM0_ROMEntry419 0x3110068C
	set data [memread32_phys $DAPROM0_ROMEntry419]
	puts [format "DAPROM0_ROMEntry419:		%08X" $data]

	set DAPROM0_ROMEntry420 0x31100690
	set data [memread32_phys $DAPROM0_ROMEntry420]
	puts [format "DAPROM0_ROMEntry420:		%08X" $data]

	set DAPROM0_ROMEntry421 0x31100694
	set data [memread32_phys $DAPROM0_ROMEntry421]
	puts [format "DAPROM0_ROMEntry421:		%08X" $data]

	set DAPROM0_ROMEntry422 0x31100698
	set data [memread32_phys $DAPROM0_ROMEntry422]
	puts [format "DAPROM0_ROMEntry422:		%08X" $data]

	set DAPROM0_ROMEntry423 0x3110069C
	set data [memread32_phys $DAPROM0_ROMEntry423]
	puts [format "DAPROM0_ROMEntry423:		%08X" $data]

	set DAPROM0_ROMEntry424 0x311006A0
	set data [memread32_phys $DAPROM0_ROMEntry424]
	puts [format "DAPROM0_ROMEntry424:		%08X" $data]

	set DAPROM0_ROMEntry425 0x311006A4
	set data [memread32_phys $DAPROM0_ROMEntry425]
	puts [format "DAPROM0_ROMEntry425:		%08X" $data]

	set DAPROM0_ROMEntry426 0x311006A8
	set data [memread32_phys $DAPROM0_ROMEntry426]
	puts [format "DAPROM0_ROMEntry426:		%08X" $data]

	set DAPROM0_ROMEntry427 0x311006AC
	set data [memread32_phys $DAPROM0_ROMEntry427]
	puts [format "DAPROM0_ROMEntry427:		%08X" $data]

	set DAPROM0_ROMEntry428 0x311006B0
	set data [memread32_phys $DAPROM0_ROMEntry428]
	puts [format "DAPROM0_ROMEntry428:		%08X" $data]

	set DAPROM0_ROMEntry429 0x311006B4
	set data [memread32_phys $DAPROM0_ROMEntry429]
	puts [format "DAPROM0_ROMEntry429:		%08X" $data]

	set DAPROM0_ROMEntry430 0x311006B8
	set data [memread32_phys $DAPROM0_ROMEntry430]
	puts [format "DAPROM0_ROMEntry430:		%08X" $data]

	set DAPROM0_ROMEntry431 0x311006BC
	set data [memread32_phys $DAPROM0_ROMEntry431]
	puts [format "DAPROM0_ROMEntry431:		%08X" $data]

	set DAPROM0_ROMEntry432 0x311006C0
	set data [memread32_phys $DAPROM0_ROMEntry432]
	puts [format "DAPROM0_ROMEntry432:		%08X" $data]

	set DAPROM0_ROMEntry433 0x311006C4
	set data [memread32_phys $DAPROM0_ROMEntry433]
	puts [format "DAPROM0_ROMEntry433:		%08X" $data]

	set DAPROM0_ROMEntry434 0x311006C8
	set data [memread32_phys $DAPROM0_ROMEntry434]
	puts [format "DAPROM0_ROMEntry434:		%08X" $data]

	set DAPROM0_ROMEntry435 0x311006CC
	set data [memread32_phys $DAPROM0_ROMEntry435]
	puts [format "DAPROM0_ROMEntry435:		%08X" $data]

	set DAPROM0_ROMEntry436 0x311006D0
	set data [memread32_phys $DAPROM0_ROMEntry436]
	puts [format "DAPROM0_ROMEntry436:		%08X" $data]

	set DAPROM0_ROMEntry437 0x311006D4
	set data [memread32_phys $DAPROM0_ROMEntry437]
	puts [format "DAPROM0_ROMEntry437:		%08X" $data]

	set DAPROM0_ROMEntry438 0x311006D8
	set data [memread32_phys $DAPROM0_ROMEntry438]
	puts [format "DAPROM0_ROMEntry438:		%08X" $data]

	set DAPROM0_ROMEntry439 0x311006DC
	set data [memread32_phys $DAPROM0_ROMEntry439]
	puts [format "DAPROM0_ROMEntry439:		%08X" $data]

	set DAPROM0_ROMEntry440 0x311006E0
	set data [memread32_phys $DAPROM0_ROMEntry440]
	puts [format "DAPROM0_ROMEntry440:		%08X" $data]

	set DAPROM0_ROMEntry441 0x311006E4
	set data [memread32_phys $DAPROM0_ROMEntry441]
	puts [format "DAPROM0_ROMEntry441:		%08X" $data]

	set DAPROM0_ROMEntry442 0x311006E8
	set data [memread32_phys $DAPROM0_ROMEntry442]
	puts [format "DAPROM0_ROMEntry442:		%08X" $data]

	set DAPROM0_ROMEntry443 0x311006EC
	set data [memread32_phys $DAPROM0_ROMEntry443]
	puts [format "DAPROM0_ROMEntry443:		%08X" $data]

	set DAPROM0_ROMEntry444 0x311006F0
	set data [memread32_phys $DAPROM0_ROMEntry444]
	puts [format "DAPROM0_ROMEntry444:		%08X" $data]

	set DAPROM0_ROMEntry445 0x311006F4
	set data [memread32_phys $DAPROM0_ROMEntry445]
	puts [format "DAPROM0_ROMEntry445:		%08X" $data]

	set DAPROM0_ROMEntry446 0x311006F8
	set data [memread32_phys $DAPROM0_ROMEntry446]
	puts [format "DAPROM0_ROMEntry446:		%08X" $data]

	set DAPROM0_ROMEntry447 0x311006FC
	set data [memread32_phys $DAPROM0_ROMEntry447]
	puts [format "DAPROM0_ROMEntry447:		%08X" $data]

	set DAPROM0_ROMEntry448 0x31100700
	set data [memread32_phys $DAPROM0_ROMEntry448]
	puts [format "DAPROM0_ROMEntry448:		%08X" $data]

	set DAPROM0_ROMEntry449 0x31100704
	set data [memread32_phys $DAPROM0_ROMEntry449]
	puts [format "DAPROM0_ROMEntry449:		%08X" $data]

	set DAPROM0_ROMEntry450 0x31100708
	set data [memread32_phys $DAPROM0_ROMEntry450]
	puts [format "DAPROM0_ROMEntry450:		%08X" $data]

	set DAPROM0_ROMEntry451 0x3110070C
	set data [memread32_phys $DAPROM0_ROMEntry451]
	puts [format "DAPROM0_ROMEntry451:		%08X" $data]

	set DAPROM0_ROMEntry452 0x31100710
	set data [memread32_phys $DAPROM0_ROMEntry452]
	puts [format "DAPROM0_ROMEntry452:		%08X" $data]

	set DAPROM0_ROMEntry453 0x31100714
	set data [memread32_phys $DAPROM0_ROMEntry453]
	puts [format "DAPROM0_ROMEntry453:		%08X" $data]

	set DAPROM0_ROMEntry454 0x31100718
	set data [memread32_phys $DAPROM0_ROMEntry454]
	puts [format "DAPROM0_ROMEntry454:		%08X" $data]

	set DAPROM0_ROMEntry455 0x3110071C
	set data [memread32_phys $DAPROM0_ROMEntry455]
	puts [format "DAPROM0_ROMEntry455:		%08X" $data]

	set DAPROM0_ROMEntry456 0x31100720
	set data [memread32_phys $DAPROM0_ROMEntry456]
	puts [format "DAPROM0_ROMEntry456:		%08X" $data]

	set DAPROM0_ROMEntry457 0x31100724
	set data [memread32_phys $DAPROM0_ROMEntry457]
	puts [format "DAPROM0_ROMEntry457:		%08X" $data]

	set DAPROM0_ROMEntry458 0x31100728
	set data [memread32_phys $DAPROM0_ROMEntry458]
	puts [format "DAPROM0_ROMEntry458:		%08X" $data]

	set DAPROM0_ROMEntry459 0x3110072C
	set data [memread32_phys $DAPROM0_ROMEntry459]
	puts [format "DAPROM0_ROMEntry459:		%08X" $data]

	set DAPROM0_ROMEntry460 0x31100730
	set data [memread32_phys $DAPROM0_ROMEntry460]
	puts [format "DAPROM0_ROMEntry460:		%08X" $data]

	set DAPROM0_ROMEntry461 0x31100734
	set data [memread32_phys $DAPROM0_ROMEntry461]
	puts [format "DAPROM0_ROMEntry461:		%08X" $data]

	set DAPROM0_ROMEntry462 0x31100738
	set data [memread32_phys $DAPROM0_ROMEntry462]
	puts [format "DAPROM0_ROMEntry462:		%08X" $data]

	set DAPROM0_ROMEntry463 0x3110073C
	set data [memread32_phys $DAPROM0_ROMEntry463]
	puts [format "DAPROM0_ROMEntry463:		%08X" $data]

	set DAPROM0_ROMEntry464 0x31100740
	set data [memread32_phys $DAPROM0_ROMEntry464]
	puts [format "DAPROM0_ROMEntry464:		%08X" $data]

	set DAPROM0_ROMEntry465 0x31100744
	set data [memread32_phys $DAPROM0_ROMEntry465]
	puts [format "DAPROM0_ROMEntry465:		%08X" $data]

	set DAPROM0_ROMEntry466 0x31100748
	set data [memread32_phys $DAPROM0_ROMEntry466]
	puts [format "DAPROM0_ROMEntry466:		%08X" $data]

	set DAPROM0_ROMEntry467 0x3110074C
	set data [memread32_phys $DAPROM0_ROMEntry467]
	puts [format "DAPROM0_ROMEntry467:		%08X" $data]

	set DAPROM0_ROMEntry468 0x31100750
	set data [memread32_phys $DAPROM0_ROMEntry468]
	puts [format "DAPROM0_ROMEntry468:		%08X" $data]

	set DAPROM0_ROMEntry469 0x31100754
	set data [memread32_phys $DAPROM0_ROMEntry469]
	puts [format "DAPROM0_ROMEntry469:		%08X" $data]

	set DAPROM0_ROMEntry470 0x31100758
	set data [memread32_phys $DAPROM0_ROMEntry470]
	puts [format "DAPROM0_ROMEntry470:		%08X" $data]

	set DAPROM0_ROMEntry471 0x3110075C
	set data [memread32_phys $DAPROM0_ROMEntry471]
	puts [format "DAPROM0_ROMEntry471:		%08X" $data]

	set DAPROM0_ROMEntry472 0x31100760
	set data [memread32_phys $DAPROM0_ROMEntry472]
	puts [format "DAPROM0_ROMEntry472:		%08X" $data]

	set DAPROM0_ROMEntry473 0x31100764
	set data [memread32_phys $DAPROM0_ROMEntry473]
	puts [format "DAPROM0_ROMEntry473:		%08X" $data]

	set DAPROM0_ROMEntry474 0x31100768
	set data [memread32_phys $DAPROM0_ROMEntry474]
	puts [format "DAPROM0_ROMEntry474:		%08X" $data]

	set DAPROM0_ROMEntry475 0x3110076C
	set data [memread32_phys $DAPROM0_ROMEntry475]
	puts [format "DAPROM0_ROMEntry475:		%08X" $data]

	set DAPROM0_ROMEntry476 0x31100770
	set data [memread32_phys $DAPROM0_ROMEntry476]
	puts [format "DAPROM0_ROMEntry476:		%08X" $data]

	set DAPROM0_ROMEntry477 0x31100774
	set data [memread32_phys $DAPROM0_ROMEntry477]
	puts [format "DAPROM0_ROMEntry477:		%08X" $data]

	set DAPROM0_ROMEntry478 0x31100778
	set data [memread32_phys $DAPROM0_ROMEntry478]
	puts [format "DAPROM0_ROMEntry478:		%08X" $data]

	set DAPROM0_ROMEntry479 0x3110077C
	set data [memread32_phys $DAPROM0_ROMEntry479]
	puts [format "DAPROM0_ROMEntry479:		%08X" $data]

	set DAPROM0_ROMEntry480 0x31100780
	set data [memread32_phys $DAPROM0_ROMEntry480]
	puts [format "DAPROM0_ROMEntry480:		%08X" $data]

	set DAPROM0_ROMEntry481 0x31100784
	set data [memread32_phys $DAPROM0_ROMEntry481]
	puts [format "DAPROM0_ROMEntry481:		%08X" $data]

	set DAPROM0_ROMEntry482 0x31100788
	set data [memread32_phys $DAPROM0_ROMEntry482]
	puts [format "DAPROM0_ROMEntry482:		%08X" $data]

	set DAPROM0_ROMEntry483 0x3110078C
	set data [memread32_phys $DAPROM0_ROMEntry483]
	puts [format "DAPROM0_ROMEntry483:		%08X" $data]

	set DAPROM0_ROMEntry484 0x31100790
	set data [memread32_phys $DAPROM0_ROMEntry484]
	puts [format "DAPROM0_ROMEntry484:		%08X" $data]

	set DAPROM0_ROMEntry485 0x31100794
	set data [memread32_phys $DAPROM0_ROMEntry485]
	puts [format "DAPROM0_ROMEntry485:		%08X" $data]

	set DAPROM0_ROMEntry486 0x31100798
	set data [memread32_phys $DAPROM0_ROMEntry486]
	puts [format "DAPROM0_ROMEntry486:		%08X" $data]

	set DAPROM0_ROMEntry487 0x3110079C
	set data [memread32_phys $DAPROM0_ROMEntry487]
	puts [format "DAPROM0_ROMEntry487:		%08X" $data]

	set DAPROM0_ROMEntry488 0x311007A0
	set data [memread32_phys $DAPROM0_ROMEntry488]
	puts [format "DAPROM0_ROMEntry488:		%08X" $data]

	set DAPROM0_ROMEntry489 0x311007A4
	set data [memread32_phys $DAPROM0_ROMEntry489]
	puts [format "DAPROM0_ROMEntry489:		%08X" $data]

	set DAPROM0_ROMEntry490 0x311007A8
	set data [memread32_phys $DAPROM0_ROMEntry490]
	puts [format "DAPROM0_ROMEntry490:		%08X" $data]

	set DAPROM0_ROMEntry491 0x311007AC
	set data [memread32_phys $DAPROM0_ROMEntry491]
	puts [format "DAPROM0_ROMEntry491:		%08X" $data]

	set DAPROM0_ROMEntry492 0x311007B0
	set data [memread32_phys $DAPROM0_ROMEntry492]
	puts [format "DAPROM0_ROMEntry492:		%08X" $data]

	set DAPROM0_ROMEntry493 0x311007B4
	set data [memread32_phys $DAPROM0_ROMEntry493]
	puts [format "DAPROM0_ROMEntry493:		%08X" $data]

	set DAPROM0_ROMEntry494 0x311007B8
	set data [memread32_phys $DAPROM0_ROMEntry494]
	puts [format "DAPROM0_ROMEntry494:		%08X" $data]

	set DAPROM0_ROMEntry495 0x311007BC
	set data [memread32_phys $DAPROM0_ROMEntry495]
	puts [format "DAPROM0_ROMEntry495:		%08X" $data]

	set DAPROM0_ROMEntry496 0x311007C0
	set data [memread32_phys $DAPROM0_ROMEntry496]
	puts [format "DAPROM0_ROMEntry496:		%08X" $data]

	set DAPROM0_ROMEntry497 0x311007C4
	set data [memread32_phys $DAPROM0_ROMEntry497]
	puts [format "DAPROM0_ROMEntry497:		%08X" $data]

	set DAPROM0_ROMEntry498 0x311007C8
	set data [memread32_phys $DAPROM0_ROMEntry498]
	puts [format "DAPROM0_ROMEntry498:		%08X" $data]

	set DAPROM0_ROMEntry499 0x311007CC
	set data [memread32_phys $DAPROM0_ROMEntry499]
	puts [format "DAPROM0_ROMEntry499:		%08X" $data]

	set DAPROM0_ROMEntry500 0x311007D0
	set data [memread32_phys $DAPROM0_ROMEntry500]
	puts [format "DAPROM0_ROMEntry500:		%08X" $data]

	set DAPROM0_ROMEntry501 0x311007D4
	set data [memread32_phys $DAPROM0_ROMEntry501]
	puts [format "DAPROM0_ROMEntry501:		%08X" $data]

	set DAPROM0_ROMEntry502 0x311007D8
	set data [memread32_phys $DAPROM0_ROMEntry502]
	puts [format "DAPROM0_ROMEntry502:		%08X" $data]

	set DAPROM0_ROMEntry503 0x311007DC
	set data [memread32_phys $DAPROM0_ROMEntry503]
	puts [format "DAPROM0_ROMEntry503:		%08X" $data]

	set DAPROM0_ROMEntry504 0x311007E0
	set data [memread32_phys $DAPROM0_ROMEntry504]
	puts [format "DAPROM0_ROMEntry504:		%08X" $data]

	set DAPROM0_ROMEntry505 0x311007E4
	set data [memread32_phys $DAPROM0_ROMEntry505]
	puts [format "DAPROM0_ROMEntry505:		%08X" $data]

	set DAPROM0_ROMEntry506 0x311007E8
	set data [memread32_phys $DAPROM0_ROMEntry506]
	puts [format "DAPROM0_ROMEntry506:		%08X" $data]

	set DAPROM0_ROMEntry507 0x311007EC
	set data [memread32_phys $DAPROM0_ROMEntry507]
	puts [format "DAPROM0_ROMEntry507:		%08X" $data]

	set DAPROM0_ROMEntry508 0x311007F0
	set data [memread32_phys $DAPROM0_ROMEntry508]
	puts [format "DAPROM0_ROMEntry508:		%08X" $data]

	set DAPROM0_ROMEntry509 0x311007F4
	set data [memread32_phys $DAPROM0_ROMEntry509]
	puts [format "DAPROM0_ROMEntry509:		%08X" $data]

	set DAPROM0_ROMEntry510 0x311007F8
	set data [memread32_phys $DAPROM0_ROMEntry510]
	puts [format "DAPROM0_ROMEntry510:		%08X" $data]

	set DAPROM0_ROMEntry511 0x311007FC
	set data [memread32_phys $DAPROM0_ROMEntry511]
	puts [format "DAPROM0_ROMEntry511:		%08X" $data]

	set DAPROM0_ROMEntry512 0x31100800
	set data [memread32_phys $DAPROM0_ROMEntry512]
	puts [format "DAPROM0_ROMEntry512:		%08X" $data]

	set DAPROM0_AUTHSTATUS 0x31100FB8
	set data [memread32_phys $DAPROM0_AUTHSTATUS]
	puts [format "DAPROM0_AUTHSTATUS:		%08X" $data]

	set DAPROM0_DEVARCH 0x31100FBC
	set data [memread32_phys $DAPROM0_DEVARCH]
	puts [format "DAPROM0_DEVARCH:		%08X" $data]

	set DAPROM0_DEVID 0x31100FC8
	set data [memread32_phys $DAPROM0_DEVID]
	puts [format "DAPROM0_DEVID:		%08X" $data]

	set DAPROM0_PIDR4 0x31100FD0
	set data [memread32_phys $DAPROM0_PIDR4]
	puts [format "DAPROM0_PIDR4:		%08X" $data]

	set DAPROM0_PIDR5 0x31100FD4
	set data [memread32_phys $DAPROM0_PIDR5]
	puts [format "DAPROM0_PIDR5:		%08X" $data]

	set DAPROM0_PIDR6 0x31100FD8
	set data [memread32_phys $DAPROM0_PIDR6]
	puts [format "DAPROM0_PIDR6:		%08X" $data]

	set DAPROM0_PIDR7 0x31100FDC
	set data [memread32_phys $DAPROM0_PIDR7]
	puts [format "DAPROM0_PIDR7:		%08X" $data]

	set DAPROM0_PIDR0 0x31100FE0
	set data [memread32_phys $DAPROM0_PIDR0]
	puts [format "DAPROM0_PIDR0:		%08X" $data]

	set DAPROM0_PIDR1 0x31100FE4
	set data [memread32_phys $DAPROM0_PIDR1]
	puts [format "DAPROM0_PIDR1:		%08X" $data]

	set DAPROM0_PIDR2 0x31100FE8
	set data [memread32_phys $DAPROM0_PIDR2]
	puts [format "DAPROM0_PIDR2:		%08X" $data]

	set DAPROM0_PIDR3 0x31100FEC
	set data [memread32_phys $DAPROM0_PIDR3]
	puts [format "DAPROM0_PIDR3:		%08X" $data]

	set DAPROM0_CIDR0 0x31100FF0
	set data [memread32_phys $DAPROM0_CIDR0]
	puts [format "DAPROM0_CIDR0:		%08X" $data]

	set DAPROM0_CIDR1 0x31100FF4
	set data [memread32_phys $DAPROM0_CIDR1]
	puts [format "DAPROM0_CIDR1:		%08X" $data]

	set DAPROM0_CIDR2 0x31100FF8
	set data [memread32_phys $DAPROM0_CIDR2]
	puts [format "DAPROM0_CIDR2:		%08X" $data]

	set DAPROM0_CIDR3 0x31100FFC
	set data [memread32_phys $DAPROM0_CIDR3]
	puts [format "DAPROM0_CIDR3:		%08X" $data]

}

proc show_CSCTI0 {} {
	set CSCTI0_CTICONTROL 0x31102000
	set data [memread32_phys $CSCTI0_CTICONTROL]
	puts [format "CSCTI0_CTICONTROL:		%08X" $data]

	set CSCTI0_CTIINTACK 0x31102010
	set data [memread32_phys $CSCTI0_CTIINTACK]
	puts [format "CSCTI0_CTIINTACK:		%08X" $data]

	set CSCTI0_CTIAPPSET 0x31102014
	set data [memread32_phys $CSCTI0_CTIAPPSET]
	puts [format "CSCTI0_CTIAPPSET:		%08X" $data]

	set CSCTI0_CTIAPPCLEAR 0x31102018
	set data [memread32_phys $CSCTI0_CTIAPPCLEAR]
	puts [format "CSCTI0_CTIAPPCLEAR:		%08X" $data]

	set CSCTI0_CTIAPPPULSE 0x3110201C
	set data [memread32_phys $CSCTI0_CTIAPPPULSE]
	puts [format "CSCTI0_CTIAPPPULSE:		%08X" $data]

	set CSCTI0_CTIINEN0 0x31102020
	set data [memread32_phys $CSCTI0_CTIINEN0]
	puts [format "CSCTI0_CTIINEN0:		%08X" $data]

	set CSCTI0_CTIINEN1 0x31102024
	set data [memread32_phys $CSCTI0_CTIINEN1]
	puts [format "CSCTI0_CTIINEN1:		%08X" $data]

	set CSCTI0_CTIINEN2 0x31102028
	set data [memread32_phys $CSCTI0_CTIINEN2]
	puts [format "CSCTI0_CTIINEN2:		%08X" $data]

	set CSCTI0_CTIINEN3 0x3110202C
	set data [memread32_phys $CSCTI0_CTIINEN3]
	puts [format "CSCTI0_CTIINEN3:		%08X" $data]

	set CSCTI0_CTIINEN4 0x31102030
	set data [memread32_phys $CSCTI0_CTIINEN4]
	puts [format "CSCTI0_CTIINEN4:		%08X" $data]

	set CSCTI0_CTIINEN5 0x31102034
	set data [memread32_phys $CSCTI0_CTIINEN5]
	puts [format "CSCTI0_CTIINEN5:		%08X" $data]

	set CSCTI0_CTIINEN6 0x31102038
	set data [memread32_phys $CSCTI0_CTIINEN6]
	puts [format "CSCTI0_CTIINEN6:		%08X" $data]

	set CSCTI0_CTIINEN7 0x3110203C
	set data [memread32_phys $CSCTI0_CTIINEN7]
	puts [format "CSCTI0_CTIINEN7:		%08X" $data]

	set CSCTI0_CTIOUTEN0 0x311020A0
	set data [memread32_phys $CSCTI0_CTIOUTEN0]
	puts [format "CSCTI0_CTIOUTEN0:		%08X" $data]

	set CSCTI0_CTIOUTEN1 0x311020A4
	set data [memread32_phys $CSCTI0_CTIOUTEN1]
	puts [format "CSCTI0_CTIOUTEN1:		%08X" $data]

	set CSCTI0_CTIOUTEN2 0x311020A8
	set data [memread32_phys $CSCTI0_CTIOUTEN2]
	puts [format "CSCTI0_CTIOUTEN2:		%08X" $data]

	set CSCTI0_CTIOUTEN3 0x311020AC
	set data [memread32_phys $CSCTI0_CTIOUTEN3]
	puts [format "CSCTI0_CTIOUTEN3:		%08X" $data]

	set CSCTI0_CTIOUTEN4 0x311020B0
	set data [memread32_phys $CSCTI0_CTIOUTEN4]
	puts [format "CSCTI0_CTIOUTEN4:		%08X" $data]

	set CSCTI0_CTIOUTEN5 0x311020B4
	set data [memread32_phys $CSCTI0_CTIOUTEN5]
	puts [format "CSCTI0_CTIOUTEN5:		%08X" $data]

	set CSCTI0_CTIOUTEN6 0x311020B8
	set data [memread32_phys $CSCTI0_CTIOUTEN6]
	puts [format "CSCTI0_CTIOUTEN6:		%08X" $data]

	set CSCTI0_CTIOUTEN7 0x311020BC
	set data [memread32_phys $CSCTI0_CTIOUTEN7]
	puts [format "CSCTI0_CTIOUTEN7:		%08X" $data]

	set CSCTI0_CTITRIGINSTATUS 0x31102130
	set data [memread32_phys $CSCTI0_CTITRIGINSTATUS]
	puts [format "CSCTI0_CTITRIGINSTATUS:		%08X" $data]

	set CSCTI0_CTITRIGOUTSTATUS 0x31102134
	set data [memread32_phys $CSCTI0_CTITRIGOUTSTATUS]
	puts [format "CSCTI0_CTITRIGOUTSTATUS:		%08X" $data]

	set CSCTI0_CTICHINSTATUS 0x31102138
	set data [memread32_phys $CSCTI0_CTICHINSTATUS]
	puts [format "CSCTI0_CTICHINSTATUS:		%08X" $data]

	set CSCTI0_CTICHOUTSTATUS 0x3110213C
	set data [memread32_phys $CSCTI0_CTICHOUTSTATUS]
	puts [format "CSCTI0_CTICHOUTSTATUS:		%08X" $data]

	set CSCTI0_CTIGATE 0x31102140
	set data [memread32_phys $CSCTI0_CTIGATE]
	puts [format "CSCTI0_CTIGATE:		%08X" $data]

	set CSCTI0_ASICCTL 0x31102144
	set data [memread32_phys $CSCTI0_ASICCTL]
	puts [format "CSCTI0_ASICCTL:		%08X" $data]

	set CSCTI0_ITCHINACK 0x31102EDC
	set data [memread32_phys $CSCTI0_ITCHINACK]
	puts [format "CSCTI0_ITCHINACK:		%08X" $data]

	set CSCTI0_ITTRIGINACK 0x31102EE0
	set data [memread32_phys $CSCTI0_ITTRIGINACK]
	puts [format "CSCTI0_ITTRIGINACK:		%08X" $data]

	set CSCTI0_ITCHOUT 0x31102EE4
	set data [memread32_phys $CSCTI0_ITCHOUT]
	puts [format "CSCTI0_ITCHOUT:		%08X" $data]

	set CSCTI0_ITTRIGOUT 0x31102EE8
	set data [memread32_phys $CSCTI0_ITTRIGOUT]
	puts [format "CSCTI0_ITTRIGOUT:		%08X" $data]

	set CSCTI0_ITCHOUTACK 0x31102EEC
	set data [memread32_phys $CSCTI0_ITCHOUTACK]
	puts [format "CSCTI0_ITCHOUTACK:		%08X" $data]

	set CSCTI0_ITTRIGOUTACK 0x31102EF0
	set data [memread32_phys $CSCTI0_ITTRIGOUTACK]
	puts [format "CSCTI0_ITTRIGOUTACK:		%08X" $data]

	set CSCTI0_ITCHIN 0x31102EF4
	set data [memread32_phys $CSCTI0_ITCHIN]
	puts [format "CSCTI0_ITCHIN:		%08X" $data]

	set CSCTI0_ITTRIGIN 0x31102EF8
	set data [memread32_phys $CSCTI0_ITTRIGIN]
	puts [format "CSCTI0_ITTRIGIN:		%08X" $data]

	set CSCTI0_ITCTRL 0x31102F00
	set data [memread32_phys $CSCTI0_ITCTRL]
	puts [format "CSCTI0_ITCTRL:		%08X" $data]

	set CSCTI0_CLAIMSET 0x31102FA0
	set data [memread32_phys $CSCTI0_CLAIMSET]
	puts [format "CSCTI0_CLAIMSET:		%08X" $data]

	set CSCTI0_CLAIMCLR 0x31102FA4
	set data [memread32_phys $CSCTI0_CLAIMCLR]
	puts [format "CSCTI0_CLAIMCLR:		%08X" $data]

	set CSCTI0_LAR 0x31102FB0
	set data [memread32_phys $CSCTI0_LAR]
	puts [format "CSCTI0_LAR:		%08X" $data]

	set CSCTI0_LSR 0x31102FB4
	set data [memread32_phys $CSCTI0_LSR]
	puts [format "CSCTI0_LSR:		%08X" $data]

	set CSCTI0_AUTHSTATUS 0x31102FB8
	set data [memread32_phys $CSCTI0_AUTHSTATUS]
	puts [format "CSCTI0_AUTHSTATUS:		%08X" $data]

	set CSCTI0_DEVID 0x31102FC8
	set data [memread32_phys $CSCTI0_DEVID]
	puts [format "CSCTI0_DEVID:		%08X" $data]

	set CSCTI0_DEVTYPE 0x31102FCC
	set data [memread32_phys $CSCTI0_DEVTYPE]
	puts [format "CSCTI0_DEVTYPE:		%08X" $data]

	set CSCTI0_PERIPHID4 0x31102FD0
	set data [memread32_phys $CSCTI0_PERIPHID4]
	puts [format "CSCTI0_PERIPHID4:		%08X" $data]

	set CSCTI0_PERIPHID5 0x31102FD4
	set data [memread32_phys $CSCTI0_PERIPHID5]
	puts [format "CSCTI0_PERIPHID5:		%08X" $data]

	set CSCTI0_PERIPHID6 0x31102FD8
	set data [memread32_phys $CSCTI0_PERIPHID6]
	puts [format "CSCTI0_PERIPHID6:		%08X" $data]

	set CSCTI0_PERIPHID7 0x31102FDC
	set data [memread32_phys $CSCTI0_PERIPHID7]
	puts [format "CSCTI0_PERIPHID7:		%08X" $data]

	set CSCTI0_PERIPHID0 0x31102FE0
	set data [memread32_phys $CSCTI0_PERIPHID0]
	puts [format "CSCTI0_PERIPHID0:		%08X" $data]

	set CSCTI0_PERIPHID1 0x31102FE4
	set data [memread32_phys $CSCTI0_PERIPHID1]
	puts [format "CSCTI0_PERIPHID1:		%08X" $data]

	set CSCTI0_PERIPHID2 0x31102FE8
	set data [memread32_phys $CSCTI0_PERIPHID2]
	puts [format "CSCTI0_PERIPHID2:		%08X" $data]

	set CSCTI0_PERIPHID3 0x31102FEC
	set data [memread32_phys $CSCTI0_PERIPHID3]
	puts [format "CSCTI0_PERIPHID3:		%08X" $data]

	set CSCTI0_COMPID0 0x31102FF0
	set data [memread32_phys $CSCTI0_COMPID0]
	puts [format "CSCTI0_COMPID0:		%08X" $data]

	set CSCTI0_COMPID1 0x31102FF4
	set data [memread32_phys $CSCTI0_COMPID1]
	puts [format "CSCTI0_COMPID1:		%08X" $data]

	set CSCTI0_COMPID2 0x31102FF8
	set data [memread32_phys $CSCTI0_COMPID2]
	puts [format "CSCTI0_COMPID2:		%08X" $data]

	set CSCTI0_COMPID3 0x31102FFC
	set data [memread32_phys $CSCTI0_COMPID3]
	puts [format "CSCTI0_COMPID3:		%08X" $data]

}

proc show_CSPFT0 {} {
	set CSPFT0_CCER 0x311031E8
	set data [memread32_phys $CSPFT0_CCER]
	puts [format "CSPFT0_CCER:		%08X" $data]

	set CSPFT0_CID0 0x31103FF0
	set data [memread32_phys $CSPFT0_CID0]
	puts [format "CSPFT0_CID0:		%08X" $data]

	set CSPFT0_CID1 0x31103FF4
	set data [memread32_phys $CSPFT0_CID1]
	puts [format "CSPFT0_CID1:		%08X" $data]

	set CSPFT0_CID2 0x31103FF8
	set data [memread32_phys $CSPFT0_CID2]
	puts [format "CSPFT0_CID2:		%08X" $data]

	set CSPFT0_CID3 0x31103FFC
	set data [memread32_phys $CSPFT0_CID3]
	puts [format "CSPFT0_CID3:		%08X" $data]

	set CSPFT0_CLAIMSET 0x31103FA0
	set data [memread32_phys $CSPFT0_CLAIMSET]
	puts [format "CSPFT0_CLAIMSET:		%08X" $data]

	set CSPFT0_CLAIMCLR 0x31103FA4
	set data [memread32_phys $CSPFT0_CLAIMCLR]
	puts [format "CSPFT0_CLAIMCLR:		%08X" $data]

	set CSPFT0_LAR 0x31103FB0
	set data [memread32_phys $CSPFT0_LAR]
	puts [format "CSPFT0_LAR:		%08X" $data]

	set CSPFT0_LSR 0x31103FB4
	set data [memread32_phys $CSPFT0_LSR]
	puts [format "CSPFT0_LSR:		%08X" $data]

	set CSPFT0_AUTHSTATUS 0x31103FB8
	set data [memread32_phys $CSPFT0_AUTHSTATUS]
	puts [format "CSPFT0_AUTHSTATUS:		%08X" $data]

	set CSPFT0_DEVTYPE 0x31103FCC
	set data [memread32_phys $CSPFT0_DEVTYPE]
	puts [format "CSPFT0_DEVTYPE:		%08X" $data]

	set CSPFT0_PID4 0x31103FD0
	set data [memread32_phys $CSPFT0_PID4]
	puts [format "CSPFT0_PID4:		%08X" $data]

	set CSPFT0_PID0 0x31103FE0
	set data [memread32_phys $CSPFT0_PID0]
	puts [format "CSPFT0_PID0:		%08X" $data]

	set CSPFT0_PID1 0x31103FE4
	set data [memread32_phys $CSPFT0_PID1]
	puts [format "CSPFT0_PID1:		%08X" $data]

	set CSPFT0_PID2 0x31103FE8
	set data [memread32_phys $CSPFT0_PID2]
	puts [format "CSPFT0_PID2:		%08X" $data]

	set CSPFT0_PID3 0x31103FEC
	set data [memread32_phys $CSPFT0_PID3]
	puts [format "CSPFT0_PID3:		%08X" $data]

	set CSPFT0_ACVR0 0x31103040
	set data [memread32_phys $CSPFT0_ACVR0]
	puts [format "CSPFT0_ACVR0:		%08X" $data]

	set CSPFT0_ACVR1 0x31103044
	set data [memread32_phys $CSPFT0_ACVR1]
	puts [format "CSPFT0_ACVR1:		%08X" $data]

	set CSPFT0_ACVR2 0x31103048
	set data [memread32_phys $CSPFT0_ACVR2]
	puts [format "CSPFT0_ACVR2:		%08X" $data]

	set CSPFT0_ACVR3 0x3110304C
	set data [memread32_phys $CSPFT0_ACVR3]
	puts [format "CSPFT0_ACVR3:		%08X" $data]

	set CSPFT0_ACTR0 0x31103080
	set data [memread32_phys $CSPFT0_ACTR0]
	puts [format "CSPFT0_ACTR0:		%08X" $data]

	set CSPFT0_ACTR1 0x31103084
	set data [memread32_phys $CSPFT0_ACTR1]
	puts [format "CSPFT0_ACTR1:		%08X" $data]

	set CSPFT0_ACTR2 0x31103088
	set data [memread32_phys $CSPFT0_ACTR2]
	puts [format "CSPFT0_ACTR2:		%08X" $data]

	set CSPFT0_ACTR3 0x3110308C
	set data [memread32_phys $CSPFT0_ACTR3]
	puts [format "CSPFT0_ACTR3:		%08X" $data]

	set CSPFT0_CTL 0x31103000
	set data [memread32_phys $CSPFT0_CTL]
	puts [format "CSPFT0_CTL:		%08X" $data]

	set CSPFT0_HWFEAT 0x31103004
	set data [memread32_phys $CSPFT0_HWFEAT]
	puts [format "CSPFT0_HWFEAT:		%08X" $data]

	set CSPFT0_TRIGGER 0x31103008
	set data [memread32_phys $CSPFT0_TRIGGER]
	puts [format "CSPFT0_TRIGGER:		%08X" $data]

	set CSPFT0_STAT 0x31103010
	set data [memread32_phys $CSPFT0_STAT]
	puts [format "CSPFT0_STAT:		%08X" $data]

	set CSPFT0_TSSCTL 0x31103018
	set data [memread32_phys $CSPFT0_TSSCTL]
	puts [format "CSPFT0_TSSCTL:		%08X" $data]

	set CSPFT0_TEEVENT 0x31103020
	set data [memread32_phys $CSPFT0_TEEVENT]
	puts [format "CSPFT0_TEEVENT:		%08X" $data]

	set CSPFT0_TECTL 0x31103024
	set data [memread32_phys $CSPFT0_TECTL]
	puts [format "CSPFT0_TECTL:		%08X" $data]

	set CSPFT0_EXTOUTEVR0 0x311031A0
	set data [memread32_phys $CSPFT0_EXTOUTEVR0]
	puts [format "CSPFT0_EXTOUTEVR0:		%08X" $data]

	set CSPFT0_EXTOUTEVR1 0x311031A4
	set data [memread32_phys $CSPFT0_EXTOUTEVR1]
	puts [format "CSPFT0_EXTOUTEVR1:		%08X" $data]

	set CSPFT0_EXTOUTEVR2 0x311031A8
	set data [memread32_phys $CSPFT0_EXTOUTEVR2]
	puts [format "CSPFT0_EXTOUTEVR2:		%08X" $data]

	set CSPFT0_EXTOUTEVR3 0x311031AC
	set data [memread32_phys $CSPFT0_EXTOUTEVR3]
	puts [format "CSPFT0_EXTOUTEVR3:		%08X" $data]

	set CSPFT0_CIDCVR0 0x311031B0
	set data [memread32_phys $CSPFT0_CIDCVR0]
	puts [format "CSPFT0_CIDCVR0:		%08X" $data]

	set CSPFT0_CIDCMR 0x311031BC
	set data [memread32_phys $CSPFT0_CIDCMR]
	puts [format "CSPFT0_CIDCMR:		%08X" $data]

	set CSPFT0_SYNCFR 0x311031E0
	set data [memread32_phys $CSPFT0_SYNCFR]
	puts [format "CSPFT0_SYNCFR:		%08X" $data]

	set CSPFT0_TRACEIDR 0x31103200
	set data [memread32_phys $CSPFT0_TRACEIDR]
	puts [format "CSPFT0_TRACEIDR:		%08X" $data]

	set CSPFT0_CNTRLDVR0 0x31103140
	set data [memread32_phys $CSPFT0_CNTRLDVR0]
	puts [format "CSPFT0_CNTRLDVR0:		%08X" $data]

	set CSPFT0_CNTRLDVR1 0x31103144
	set data [memread32_phys $CSPFT0_CNTRLDVR1]
	puts [format "CSPFT0_CNTRLDVR1:		%08X" $data]

	set CSPFT0_CNTENR0 0x31103150
	set data [memread32_phys $CSPFT0_CNTENR0]
	puts [format "CSPFT0_CNTENR0:		%08X" $data]

	set CSPFT0_CNTENR1 0x31103154
	set data [memread32_phys $CSPFT0_CNTENR1]
	puts [format "CSPFT0_CNTENR1:		%08X" $data]

	set CSPFT0_CNTRLDEVR0 0x31103160
	set data [memread32_phys $CSPFT0_CNTRLDEVR0]
	puts [format "CSPFT0_CNTRLDEVR0:		%08X" $data]

	set CSPFT0_CNTRLDEVR1 0x31103164
	set data [memread32_phys $CSPFT0_CNTRLDEVR1]
	puts [format "CSPFT0_CNTRLDEVR1:		%08X" $data]

	set CSPFT0_CNTVR0 0x31103170
	set data [memread32_phys $CSPFT0_CNTVR0]
	puts [format "CSPFT0_CNTVR0:		%08X" $data]

	set CSPFT0_CNTVR1 0x31103174
	set data [memread32_phys $CSPFT0_CNTVR1]
	puts [format "CSPFT0_CNTVR1:		%08X" $data]

}

proc show_CSPFT1 {} {
	set CSPFT1_CCER 0x311071E8
	set data [memread32_phys $CSPFT1_CCER]
	puts [format "CSPFT1_CCER:		%08X" $data]

	set CSPFT1_CID0 0x31107FF0
	set data [memread32_phys $CSPFT1_CID0]
	puts [format "CSPFT1_CID0:		%08X" $data]

	set CSPFT1_CID1 0x31107FF4
	set data [memread32_phys $CSPFT1_CID1]
	puts [format "CSPFT1_CID1:		%08X" $data]

	set CSPFT1_CID2 0x31107FF8
	set data [memread32_phys $CSPFT1_CID2]
	puts [format "CSPFT1_CID2:		%08X" $data]

	set CSPFT1_CID3 0x31107FFC
	set data [memread32_phys $CSPFT1_CID3]
	puts [format "CSPFT1_CID3:		%08X" $data]

	set CSPFT1_CLAIMSET 0x31107FA0
	set data [memread32_phys $CSPFT1_CLAIMSET]
	puts [format "CSPFT1_CLAIMSET:		%08X" $data]

	set CSPFT1_CLAIMCLR 0x31107FA4
	set data [memread32_phys $CSPFT1_CLAIMCLR]
	puts [format "CSPFT1_CLAIMCLR:		%08X" $data]

	set CSPFT1_LAR 0x31107FB0
	set data [memread32_phys $CSPFT1_LAR]
	puts [format "CSPFT1_LAR:		%08X" $data]

	set CSPFT1_LSR 0x31107FB4
	set data [memread32_phys $CSPFT1_LSR]
	puts [format "CSPFT1_LSR:		%08X" $data]

	set CSPFT1_AUTHSTATUS 0x31107FB8
	set data [memread32_phys $CSPFT1_AUTHSTATUS]
	puts [format "CSPFT1_AUTHSTATUS:		%08X" $data]

	set CSPFT1_DEVTYPE 0x31107FCC
	set data [memread32_phys $CSPFT1_DEVTYPE]
	puts [format "CSPFT1_DEVTYPE:		%08X" $data]

	set CSPFT1_PID4 0x31107FD0
	set data [memread32_phys $CSPFT1_PID4]
	puts [format "CSPFT1_PID4:		%08X" $data]

	set CSPFT1_PID0 0x31107FE0
	set data [memread32_phys $CSPFT1_PID0]
	puts [format "CSPFT1_PID0:		%08X" $data]

	set CSPFT1_PID1 0x31107FE4
	set data [memread32_phys $CSPFT1_PID1]
	puts [format "CSPFT1_PID1:		%08X" $data]

	set CSPFT1_PID2 0x31107FE8
	set data [memread32_phys $CSPFT1_PID2]
	puts [format "CSPFT1_PID2:		%08X" $data]

	set CSPFT1_PID3 0x31107FEC
	set data [memread32_phys $CSPFT1_PID3]
	puts [format "CSPFT1_PID3:		%08X" $data]

	set CSPFT1_ACVR0 0x31107040
	set data [memread32_phys $CSPFT1_ACVR0]
	puts [format "CSPFT1_ACVR0:		%08X" $data]

	set CSPFT1_ACVR1 0x31107044
	set data [memread32_phys $CSPFT1_ACVR1]
	puts [format "CSPFT1_ACVR1:		%08X" $data]

	set CSPFT1_ACVR2 0x31107048
	set data [memread32_phys $CSPFT1_ACVR2]
	puts [format "CSPFT1_ACVR2:		%08X" $data]

	set CSPFT1_ACVR3 0x3110704C
	set data [memread32_phys $CSPFT1_ACVR3]
	puts [format "CSPFT1_ACVR3:		%08X" $data]

	set CSPFT1_ACTR0 0x31107080
	set data [memread32_phys $CSPFT1_ACTR0]
	puts [format "CSPFT1_ACTR0:		%08X" $data]

	set CSPFT1_ACTR1 0x31107084
	set data [memread32_phys $CSPFT1_ACTR1]
	puts [format "CSPFT1_ACTR1:		%08X" $data]

	set CSPFT1_ACTR2 0x31107088
	set data [memread32_phys $CSPFT1_ACTR2]
	puts [format "CSPFT1_ACTR2:		%08X" $data]

	set CSPFT1_ACTR3 0x3110708C
	set data [memread32_phys $CSPFT1_ACTR3]
	puts [format "CSPFT1_ACTR3:		%08X" $data]

	set CSPFT1_CTL 0x31107000
	set data [memread32_phys $CSPFT1_CTL]
	puts [format "CSPFT1_CTL:		%08X" $data]

	set CSPFT1_HWFEAT 0x31107004
	set data [memread32_phys $CSPFT1_HWFEAT]
	puts [format "CSPFT1_HWFEAT:		%08X" $data]

	set CSPFT1_TRIGGER 0x31107008
	set data [memread32_phys $CSPFT1_TRIGGER]
	puts [format "CSPFT1_TRIGGER:		%08X" $data]

	set CSPFT1_STAT 0x31107010
	set data [memread32_phys $CSPFT1_STAT]
	puts [format "CSPFT1_STAT:		%08X" $data]

	set CSPFT1_TSSCTL 0x31107018
	set data [memread32_phys $CSPFT1_TSSCTL]
	puts [format "CSPFT1_TSSCTL:		%08X" $data]

	set CSPFT1_TEEVENT 0x31107020
	set data [memread32_phys $CSPFT1_TEEVENT]
	puts [format "CSPFT1_TEEVENT:		%08X" $data]

	set CSPFT1_TECTL 0x31107024
	set data [memread32_phys $CSPFT1_TECTL]
	puts [format "CSPFT1_TECTL:		%08X" $data]

	set CSPFT1_EXTOUTEVR0 0x311071A0
	set data [memread32_phys $CSPFT1_EXTOUTEVR0]
	puts [format "CSPFT1_EXTOUTEVR0:		%08X" $data]

	set CSPFT1_EXTOUTEVR1 0x311071A4
	set data [memread32_phys $CSPFT1_EXTOUTEVR1]
	puts [format "CSPFT1_EXTOUTEVR1:		%08X" $data]

	set CSPFT1_EXTOUTEVR2 0x311071A8
	set data [memread32_phys $CSPFT1_EXTOUTEVR2]
	puts [format "CSPFT1_EXTOUTEVR2:		%08X" $data]

	set CSPFT1_EXTOUTEVR3 0x311071AC
	set data [memread32_phys $CSPFT1_EXTOUTEVR3]
	puts [format "CSPFT1_EXTOUTEVR3:		%08X" $data]

	set CSPFT1_CIDCVR0 0x311071B0
	set data [memread32_phys $CSPFT1_CIDCVR0]
	puts [format "CSPFT1_CIDCVR0:		%08X" $data]

	set CSPFT1_CIDCMR 0x311071BC
	set data [memread32_phys $CSPFT1_CIDCMR]
	puts [format "CSPFT1_CIDCMR:		%08X" $data]

	set CSPFT1_SYNCFR 0x311071E0
	set data [memread32_phys $CSPFT1_SYNCFR]
	puts [format "CSPFT1_SYNCFR:		%08X" $data]

	set CSPFT1_TRACEIDR 0x31107200
	set data [memread32_phys $CSPFT1_TRACEIDR]
	puts [format "CSPFT1_TRACEIDR:		%08X" $data]

	set CSPFT1_CNTRLDVR0 0x31107140
	set data [memread32_phys $CSPFT1_CNTRLDVR0]
	puts [format "CSPFT1_CNTRLDVR0:		%08X" $data]

	set CSPFT1_CNTRLDVR1 0x31107144
	set data [memread32_phys $CSPFT1_CNTRLDVR1]
	puts [format "CSPFT1_CNTRLDVR1:		%08X" $data]

	set CSPFT1_CNTENR0 0x31107150
	set data [memread32_phys $CSPFT1_CNTENR0]
	puts [format "CSPFT1_CNTENR0:		%08X" $data]

	set CSPFT1_CNTENR1 0x31107154
	set data [memread32_phys $CSPFT1_CNTENR1]
	puts [format "CSPFT1_CNTENR1:		%08X" $data]

	set CSPFT1_CNTRLDEVR0 0x31107160
	set data [memread32_phys $CSPFT1_CNTRLDEVR0]
	puts [format "CSPFT1_CNTRLDEVR0:		%08X" $data]

	set CSPFT1_CNTRLDEVR1 0x31107164
	set data [memread32_phys $CSPFT1_CNTRLDEVR1]
	puts [format "CSPFT1_CNTRLDEVR1:		%08X" $data]

	set CSPFT1_CNTVR0 0x31107170
	set data [memread32_phys $CSPFT1_CNTVR0]
	puts [format "CSPFT1_CNTVR0:		%08X" $data]

	set CSPFT1_CNTVR1 0x31107174
	set data [memread32_phys $CSPFT1_CNTVR1]
	puts [format "CSPFT1_CNTVR1:		%08X" $data]

}

proc show_STM0 {} {
	set STM0_STMDMASTARTR 0x31104C04
	set data [memread32_phys $STM0_STMDMASTARTR]
	puts [format "STM0_STMDMASTARTR:		%08X" $data]

	set STM0_STMDMASTOPR 0x31104C08
	set data [memread32_phys $STM0_STMDMASTOPR]
	puts [format "STM0_STMDMASTOPR:		%08X" $data]

	set STM0_STMDMASTATR 0x31104C0C
	set data [memread32_phys $STM0_STMDMASTATR]
	puts [format "STM0_STMDMASTATR:		%08X" $data]

	set STM0_STMDMACTLR 0x31104C10
	set data [memread32_phys $STM0_STMDMACTLR]
	puts [format "STM0_STMDMACTLR:		%08X" $data]

	set STM0_STMDMAIDR 0x31104CFC
	set data [memread32_phys $STM0_STMDMAIDR]
	puts [format "STM0_STMDMAIDR:		%08X" $data]

	set STM0_STMHEER 0x31104D00
	set data [memread32_phys $STM0_STMHEER]
	puts [format "STM0_STMHEER:		%08X" $data]

	set STM0_STMHETER 0x31104D20
	set data [memread32_phys $STM0_STMHETER]
	puts [format "STM0_STMHETER:		%08X" $data]

	set STM0_STMHEBSR 0x31104D60
	set data [memread32_phys $STM0_STMHEBSR]
	puts [format "STM0_STMHEBSR:		%08X" $data]

	set STM0_STMHEMCR 0x31104D64
	set data [memread32_phys $STM0_STMHEMCR]
	puts [format "STM0_STMHEMCR:		%08X" $data]

	set STM0_STMHEEXTMUXR 0x31104D68
	set data [memread32_phys $STM0_STMHEEXTMUXR]
	puts [format "STM0_STMHEEXTMUXR:		%08X" $data]

	set STM0_STMHEMASTR 0x31104DF4
	set data [memread32_phys $STM0_STMHEMASTR]
	puts [format "STM0_STMHEMASTR:		%08X" $data]

	set STM0_STMHEFEAT1R 0x31104DF8
	set data [memread32_phys $STM0_STMHEFEAT1R]
	puts [format "STM0_STMHEFEAT1R:		%08X" $data]

	set STM0_STMHEIDR 0x31104DFC
	set data [memread32_phys $STM0_STMHEIDR]
	puts [format "STM0_STMHEIDR:		%08X" $data]

	set STM0_STMSPER 0x31104E00
	set data [memread32_phys $STM0_STMSPER]
	puts [format "STM0_STMSPER:		%08X" $data]

	set STM0_STMSPTER 0x31104E20
	set data [memread32_phys $STM0_STMSPTER]
	puts [format "STM0_STMSPTER:		%08X" $data]

	set STM0_STMSPSCR 0x31104E60
	set data [memread32_phys $STM0_STMSPSCR]
	puts [format "STM0_STMSPSCR:		%08X" $data]

	set STM0_STMSPMSCR 0x31104E64
	set data [memread32_phys $STM0_STMSPMSCR]
	puts [format "STM0_STMSPMSCR:		%08X" $data]

	set STM0_STMSPOVERRIDER 0x31104E68
	set data [memread32_phys $STM0_STMSPOVERRIDER]
	puts [format "STM0_STMSPOVERRIDER:		%08X" $data]

	set STM0_STMSPMOVERRIDER 0x31104E6C
	set data [memread32_phys $STM0_STMSPMOVERRIDER]
	puts [format "STM0_STMSPMOVERRIDER:		%08X" $data]

	set STM0_STMSPTRIGCSR 0x31104E70
	set data [memread32_phys $STM0_STMSPTRIGCSR]
	puts [format "STM0_STMSPTRIGCSR:		%08X" $data]

	set STM0_STMTCSR 0x31104E80
	set data [memread32_phys $STM0_STMTCSR]
	puts [format "STM0_STMTCSR:		%08X" $data]

	set STM0_STMTSSTIMR 0x31104E84
	set data [memread32_phys $STM0_STMTSSTIMR]
	puts [format "STM0_STMTSSTIMR:		%08X" $data]

	set STM0_STMTSFREQR 0x31104E8C
	set data [memread32_phys $STM0_STMTSFREQR]
	puts [format "STM0_STMTSFREQR:		%08X" $data]

	set STM0_STMSYNCR 0x31104E90
	set data [memread32_phys $STM0_STMSYNCR]
	puts [format "STM0_STMSYNCR:		%08X" $data]

	set STM0_STMAUXCR 0x31104E94
	set data [memread32_phys $STM0_STMAUXCR]
	puts [format "STM0_STMAUXCR:		%08X" $data]

	set STM0_STMFEAT1R 0x31104EA0
	set data [memread32_phys $STM0_STMFEAT1R]
	puts [format "STM0_STMFEAT1R:		%08X" $data]

	set STM0_STMFEAT2R 0x31104EA4
	set data [memread32_phys $STM0_STMFEAT2R]
	puts [format "STM0_STMFEAT2R:		%08X" $data]

	set STM0_STMFEAT3R 0x31104EA8
	set data [memread32_phys $STM0_STMFEAT3R]
	puts [format "STM0_STMFEAT3R:		%08X" $data]

	set STM0_STMITTRIGGER 0x31104EE8
	set data [memread32_phys $STM0_STMITTRIGGER]
	puts [format "STM0_STMITTRIGGER:		%08X" $data]

	set STM0_STMITATBDATA0 0x31104EEC
	set data [memread32_phys $STM0_STMITATBDATA0]
	puts [format "STM0_STMITATBDATA0:		%08X" $data]

	set STM0_STMITATBCTR2 0x31104EF0
	set data [memread32_phys $STM0_STMITATBCTR2]
	puts [format "STM0_STMITATBCTR2:		%08X" $data]

	set STM0_STMITATBID 0x31104EF4
	set data [memread32_phys $STM0_STMITATBID]
	puts [format "STM0_STMITATBID:		%08X" $data]

	set STM0_STMITATBCTR0 0x31104EF8
	set data [memread32_phys $STM0_STMITATBCTR0]
	puts [format "STM0_STMITATBCTR0:		%08X" $data]

	set STM0_STMITCTRL 0x31104F00
	set data [memread32_phys $STM0_STMITCTRL]
	puts [format "STM0_STMITCTRL:		%08X" $data]

	set STM0_STMCLAIMSET 0x31104FA0
	set data [memread32_phys $STM0_STMCLAIMSET]
	puts [format "STM0_STMCLAIMSET:		%08X" $data]

	set STM0_STMCLAIMCLR 0x31104FA4
	set data [memread32_phys $STM0_STMCLAIMCLR]
	puts [format "STM0_STMCLAIMCLR:		%08X" $data]

	set STM0_STMLAR 0x31104FB0
	set data [memread32_phys $STM0_STMLAR]
	puts [format "STM0_STMLAR:		%08X" $data]

	set STM0_STMLSR 0x31104FB4
	set data [memread32_phys $STM0_STMLSR]
	puts [format "STM0_STMLSR:		%08X" $data]

	set STM0_STMAUTHSTATUS 0x31104FB8
	set data [memread32_phys $STM0_STMAUTHSTATUS]
	puts [format "STM0_STMAUTHSTATUS:		%08X" $data]

	set STM0_STMDEVARCH 0x31104FBC
	set data [memread32_phys $STM0_STMDEVARCH]
	puts [format "STM0_STMDEVARCH:		%08X" $data]

	set STM0_STMDEVID 0x31104FC8
	set data [memread32_phys $STM0_STMDEVID]
	puts [format "STM0_STMDEVID:		%08X" $data]

	set STM0_STMDEVTYPE 0x31104FCC
	set data [memread32_phys $STM0_STMDEVTYPE]
	puts [format "STM0_STMDEVTYPE:		%08X" $data]

	set STM0_STMPIDR4 0x31104FD0
	set data [memread32_phys $STM0_STMPIDR4]
	puts [format "STM0_STMPIDR4:		%08X" $data]

	set STM0_STMPIDR0 0x31104FE0
	set data [memread32_phys $STM0_STMPIDR0]
	puts [format "STM0_STMPIDR0:		%08X" $data]

	set STM0_STMPIDR1 0x31104FE4
	set data [memread32_phys $STM0_STMPIDR1]
	puts [format "STM0_STMPIDR1:		%08X" $data]

	set STM0_STMPIDR2 0x31104FE8
	set data [memread32_phys $STM0_STMPIDR2]
	puts [format "STM0_STMPIDR2:		%08X" $data]

	set STM0_STMPIDR3 0x31104FEC
	set data [memread32_phys $STM0_STMPIDR3]
	puts [format "STM0_STMPIDR3:		%08X" $data]

	set STM0_STMCIDR0 0x31104FF0
	set data [memread32_phys $STM0_STMCIDR0]
	puts [format "STM0_STMCIDR0:		%08X" $data]

	set STM0_STMCIDR1 0x31104FF4
	set data [memread32_phys $STM0_STMCIDR1]
	puts [format "STM0_STMCIDR1:		%08X" $data]

	set STM0_STMCIDR2 0x31104FF8
	set data [memread32_phys $STM0_STMCIDR2]
	puts [format "STM0_STMCIDR2:		%08X" $data]

	set STM0_STMCIDR3 0x31104FFC
	set data [memread32_phys $STM0_STMCIDR3]
	puts [format "STM0_STMCIDR3:		%08X" $data]

}

proc show_CSCTI1 {} {
	set CSCTI1_CTICONTROL 0x31106000
	set data [memread32_phys $CSCTI1_CTICONTROL]
	puts [format "CSCTI1_CTICONTROL:		%08X" $data]

	set CSCTI1_CTIINTACK 0x31106010
	set data [memread32_phys $CSCTI1_CTIINTACK]
	puts [format "CSCTI1_CTIINTACK:		%08X" $data]

	set CSCTI1_CTIAPPSET 0x31106014
	set data [memread32_phys $CSCTI1_CTIAPPSET]
	puts [format "CSCTI1_CTIAPPSET:		%08X" $data]

	set CSCTI1_CTIAPPCLEAR 0x31106018
	set data [memread32_phys $CSCTI1_CTIAPPCLEAR]
	puts [format "CSCTI1_CTIAPPCLEAR:		%08X" $data]

	set CSCTI1_CTIAPPPULSE 0x3110601C
	set data [memread32_phys $CSCTI1_CTIAPPPULSE]
	puts [format "CSCTI1_CTIAPPPULSE:		%08X" $data]

	set CSCTI1_CTIINEN0 0x31106020
	set data [memread32_phys $CSCTI1_CTIINEN0]
	puts [format "CSCTI1_CTIINEN0:		%08X" $data]

	set CSCTI1_CTIINEN1 0x31106024
	set data [memread32_phys $CSCTI1_CTIINEN1]
	puts [format "CSCTI1_CTIINEN1:		%08X" $data]

	set CSCTI1_CTIINEN2 0x31106028
	set data [memread32_phys $CSCTI1_CTIINEN2]
	puts [format "CSCTI1_CTIINEN2:		%08X" $data]

	set CSCTI1_CTIINEN3 0x3110602C
	set data [memread32_phys $CSCTI1_CTIINEN3]
	puts [format "CSCTI1_CTIINEN3:		%08X" $data]

	set CSCTI1_CTIINEN4 0x31106030
	set data [memread32_phys $CSCTI1_CTIINEN4]
	puts [format "CSCTI1_CTIINEN4:		%08X" $data]

	set CSCTI1_CTIINEN5 0x31106034
	set data [memread32_phys $CSCTI1_CTIINEN5]
	puts [format "CSCTI1_CTIINEN5:		%08X" $data]

	set CSCTI1_CTIINEN6 0x31106038
	set data [memread32_phys $CSCTI1_CTIINEN6]
	puts [format "CSCTI1_CTIINEN6:		%08X" $data]

	set CSCTI1_CTIINEN7 0x3110603C
	set data [memread32_phys $CSCTI1_CTIINEN7]
	puts [format "CSCTI1_CTIINEN7:		%08X" $data]

	set CSCTI1_CTIOUTEN0 0x311060A0
	set data [memread32_phys $CSCTI1_CTIOUTEN0]
	puts [format "CSCTI1_CTIOUTEN0:		%08X" $data]

	set CSCTI1_CTIOUTEN1 0x311060A4
	set data [memread32_phys $CSCTI1_CTIOUTEN1]
	puts [format "CSCTI1_CTIOUTEN1:		%08X" $data]

	set CSCTI1_CTIOUTEN2 0x311060A8
	set data [memread32_phys $CSCTI1_CTIOUTEN2]
	puts [format "CSCTI1_CTIOUTEN2:		%08X" $data]

	set CSCTI1_CTIOUTEN3 0x311060AC
	set data [memread32_phys $CSCTI1_CTIOUTEN3]
	puts [format "CSCTI1_CTIOUTEN3:		%08X" $data]

	set CSCTI1_CTIOUTEN4 0x311060B0
	set data [memread32_phys $CSCTI1_CTIOUTEN4]
	puts [format "CSCTI1_CTIOUTEN4:		%08X" $data]

	set CSCTI1_CTIOUTEN5 0x311060B4
	set data [memread32_phys $CSCTI1_CTIOUTEN5]
	puts [format "CSCTI1_CTIOUTEN5:		%08X" $data]

	set CSCTI1_CTIOUTEN6 0x311060B8
	set data [memread32_phys $CSCTI1_CTIOUTEN6]
	puts [format "CSCTI1_CTIOUTEN6:		%08X" $data]

	set CSCTI1_CTIOUTEN7 0x311060BC
	set data [memread32_phys $CSCTI1_CTIOUTEN7]
	puts [format "CSCTI1_CTIOUTEN7:		%08X" $data]

	set CSCTI1_CTITRIGINSTATUS 0x31106130
	set data [memread32_phys $CSCTI1_CTITRIGINSTATUS]
	puts [format "CSCTI1_CTITRIGINSTATUS:		%08X" $data]

	set CSCTI1_CTITRIGOUTSTATUS 0x31106134
	set data [memread32_phys $CSCTI1_CTITRIGOUTSTATUS]
	puts [format "CSCTI1_CTITRIGOUTSTATUS:		%08X" $data]

	set CSCTI1_CTICHINSTATUS 0x31106138
	set data [memread32_phys $CSCTI1_CTICHINSTATUS]
	puts [format "CSCTI1_CTICHINSTATUS:		%08X" $data]

	set CSCTI1_CTICHOUTSTATUS 0x3110613C
	set data [memread32_phys $CSCTI1_CTICHOUTSTATUS]
	puts [format "CSCTI1_CTICHOUTSTATUS:		%08X" $data]

	set CSCTI1_CTIGATE 0x31106140
	set data [memread32_phys $CSCTI1_CTIGATE]
	puts [format "CSCTI1_CTIGATE:		%08X" $data]

	set CSCTI1_ASICCTL 0x31106144
	set data [memread32_phys $CSCTI1_ASICCTL]
	puts [format "CSCTI1_ASICCTL:		%08X" $data]

	set CSCTI1_ITCHINACK 0x31106EDC
	set data [memread32_phys $CSCTI1_ITCHINACK]
	puts [format "CSCTI1_ITCHINACK:		%08X" $data]

	set CSCTI1_ITTRIGINACK 0x31106EE0
	set data [memread32_phys $CSCTI1_ITTRIGINACK]
	puts [format "CSCTI1_ITTRIGINACK:		%08X" $data]

	set CSCTI1_ITCHOUT 0x31106EE4
	set data [memread32_phys $CSCTI1_ITCHOUT]
	puts [format "CSCTI1_ITCHOUT:		%08X" $data]

	set CSCTI1_ITTRIGOUT 0x31106EE8
	set data [memread32_phys $CSCTI1_ITTRIGOUT]
	puts [format "CSCTI1_ITTRIGOUT:		%08X" $data]

	set CSCTI1_ITCHOUTACK 0x31106EEC
	set data [memread32_phys $CSCTI1_ITCHOUTACK]
	puts [format "CSCTI1_ITCHOUTACK:		%08X" $data]

	set CSCTI1_ITTRIGOUTACK 0x31106EF0
	set data [memread32_phys $CSCTI1_ITTRIGOUTACK]
	puts [format "CSCTI1_ITTRIGOUTACK:		%08X" $data]

	set CSCTI1_ITCHIN 0x31106EF4
	set data [memread32_phys $CSCTI1_ITCHIN]
	puts [format "CSCTI1_ITCHIN:		%08X" $data]

	set CSCTI1_ITTRIGIN 0x31106EF8
	set data [memread32_phys $CSCTI1_ITTRIGIN]
	puts [format "CSCTI1_ITTRIGIN:		%08X" $data]

	set CSCTI1_ITCTRL 0x31106F00
	set data [memread32_phys $CSCTI1_ITCTRL]
	puts [format "CSCTI1_ITCTRL:		%08X" $data]

	set CSCTI1_CLAIMSET 0x31106FA0
	set data [memread32_phys $CSCTI1_CLAIMSET]
	puts [format "CSCTI1_CLAIMSET:		%08X" $data]

	set CSCTI1_CLAIMCLR 0x31106FA4
	set data [memread32_phys $CSCTI1_CLAIMCLR]
	puts [format "CSCTI1_CLAIMCLR:		%08X" $data]

	set CSCTI1_LAR 0x31106FB0
	set data [memread32_phys $CSCTI1_LAR]
	puts [format "CSCTI1_LAR:		%08X" $data]

	set CSCTI1_LSR 0x31106FB4
	set data [memread32_phys $CSCTI1_LSR]
	puts [format "CSCTI1_LSR:		%08X" $data]

	set CSCTI1_AUTHSTATUS 0x31106FB8
	set data [memread32_phys $CSCTI1_AUTHSTATUS]
	puts [format "CSCTI1_AUTHSTATUS:		%08X" $data]

	set CSCTI1_DEVID 0x31106FC8
	set data [memread32_phys $CSCTI1_DEVID]
	puts [format "CSCTI1_DEVID:		%08X" $data]

	set CSCTI1_DEVTYPE 0x31106FCC
	set data [memread32_phys $CSCTI1_DEVTYPE]
	puts [format "CSCTI1_DEVTYPE:		%08X" $data]

	set CSCTI1_PERIPHID4 0x31106FD0
	set data [memread32_phys $CSCTI1_PERIPHID4]
	puts [format "CSCTI1_PERIPHID4:		%08X" $data]

	set CSCTI1_PERIPHID5 0x31106FD4
	set data [memread32_phys $CSCTI1_PERIPHID5]
	puts [format "CSCTI1_PERIPHID5:		%08X" $data]

	set CSCTI1_PERIPHID6 0x31106FD8
	set data [memread32_phys $CSCTI1_PERIPHID6]
	puts [format "CSCTI1_PERIPHID6:		%08X" $data]

	set CSCTI1_PERIPHID7 0x31106FDC
	set data [memread32_phys $CSCTI1_PERIPHID7]
	puts [format "CSCTI1_PERIPHID7:		%08X" $data]

	set CSCTI1_PERIPHID0 0x31106FE0
	set data [memread32_phys $CSCTI1_PERIPHID0]
	puts [format "CSCTI1_PERIPHID0:		%08X" $data]

	set CSCTI1_PERIPHID1 0x31106FE4
	set data [memread32_phys $CSCTI1_PERIPHID1]
	puts [format "CSCTI1_PERIPHID1:		%08X" $data]

	set CSCTI1_PERIPHID2 0x31106FE8
	set data [memread32_phys $CSCTI1_PERIPHID2]
	puts [format "CSCTI1_PERIPHID2:		%08X" $data]

	set CSCTI1_PERIPHID3 0x31106FEC
	set data [memread32_phys $CSCTI1_PERIPHID3]
	puts [format "CSCTI1_PERIPHID3:		%08X" $data]

	set CSCTI1_COMPID0 0x31106FF0
	set data [memread32_phys $CSCTI1_COMPID0]
	puts [format "CSCTI1_COMPID0:		%08X" $data]

	set CSCTI1_COMPID1 0x31106FF4
	set data [memread32_phys $CSCTI1_COMPID1]
	puts [format "CSCTI1_COMPID1:		%08X" $data]

	set CSCTI1_COMPID2 0x31106FF8
	set data [memread32_phys $CSCTI1_COMPID2]
	puts [format "CSCTI1_COMPID2:		%08X" $data]

	set CSCTI1_COMPID3 0x31106FFC
	set data [memread32_phys $CSCTI1_COMPID3]
	puts [format "CSCTI1_COMPID3:		%08X" $data]

}

proc show_CSTF0 {} {
	set CSTF0_FUNNELCONTROL 0x31108000
	set data [memread32_phys $CSTF0_FUNNELCONTROL]
	puts [format "CSTF0_FUNNELCONTROL:		%08X" $data]

	set CSTF0_PRIORITYCONTROL 0x31108004
	set data [memread32_phys $CSTF0_PRIORITYCONTROL]
	puts [format "CSTF0_PRIORITYCONTROL:		%08X" $data]

	set CSTF0_ITATBDATA0 0x31108EEC
	set data [memread32_phys $CSTF0_ITATBDATA0]
	puts [format "CSTF0_ITATBDATA0:		%08X" $data]

	set CSTF0_ITATBCTR3 0x31108EF0
	set data [memread32_phys $CSTF0_ITATBCTR3]
	puts [format "CSTF0_ITATBCTR3:		%08X" $data]

	set CSTF0_ITATBCTR2 0x31108EF4
	set data [memread32_phys $CSTF0_ITATBCTR2]
	puts [format "CSTF0_ITATBCTR2:		%08X" $data]

	set CSTF0_ITATBCTR1 0x31108EF8
	set data [memread32_phys $CSTF0_ITATBCTR1]
	puts [format "CSTF0_ITATBCTR1:		%08X" $data]

	set CSTF0_ITATBCTR0 0x31108EFC
	set data [memread32_phys $CSTF0_ITATBCTR0]
	puts [format "CSTF0_ITATBCTR0:		%08X" $data]

	set CSTF0_ITCTRL 0x31108F00
	set data [memread32_phys $CSTF0_ITCTRL]
	puts [format "CSTF0_ITCTRL:		%08X" $data]

	set CSTF0_CLAIMSET 0x31108FA0
	set data [memread32_phys $CSTF0_CLAIMSET]
	puts [format "CSTF0_CLAIMSET:		%08X" $data]

	set CSTF0_CLAIMCLR 0x31108FA4
	set data [memread32_phys $CSTF0_CLAIMCLR]
	puts [format "CSTF0_CLAIMCLR:		%08X" $data]

	set CSTF0_DEVAFF0 0x31108FA8
	set data [memread32_phys $CSTF0_DEVAFF0]
	puts [format "CSTF0_DEVAFF0:		%08X" $data]

	set CSTF0_DEVAFF1 0x31108FAC
	set data [memread32_phys $CSTF0_DEVAFF1]
	puts [format "CSTF0_DEVAFF1:		%08X" $data]

	set CSTF0_AUTHSTATUS 0x31108FB8
	set data [memread32_phys $CSTF0_AUTHSTATUS]
	puts [format "CSTF0_AUTHSTATUS:		%08X" $data]

	set CSTF0_DEVARCH 0x31108FBC
	set data [memread32_phys $CSTF0_DEVARCH]
	puts [format "CSTF0_DEVARCH:		%08X" $data]

	set CSTF0_DEVID2 0x31108FC0
	set data [memread32_phys $CSTF0_DEVID2]
	puts [format "CSTF0_DEVID2:		%08X" $data]

	set CSTF0_DEVID1 0x31108FC4
	set data [memread32_phys $CSTF0_DEVID1]
	puts [format "CSTF0_DEVID1:		%08X" $data]

	set CSTF0_DEVID 0x31108FC8
	set data [memread32_phys $CSTF0_DEVID]
	puts [format "CSTF0_DEVID:		%08X" $data]

	set CSTF0_DEVTYPE 0x31108FCC
	set data [memread32_phys $CSTF0_DEVTYPE]
	puts [format "CSTF0_DEVTYPE:		%08X" $data]

	set CSTF0_PIDR4 0x31108FD0
	set data [memread32_phys $CSTF0_PIDR4]
	puts [format "CSTF0_PIDR4:		%08X" $data]

	set CSTF0_PIDR5 0x31108FD4
	set data [memread32_phys $CSTF0_PIDR5]
	puts [format "CSTF0_PIDR5:		%08X" $data]

	set CSTF0_PIDR6 0x31108FD8
	set data [memread32_phys $CSTF0_PIDR6]
	puts [format "CSTF0_PIDR6:		%08X" $data]

	set CSTF0_PIDR7 0x31108FDC
	set data [memread32_phys $CSTF0_PIDR7]
	puts [format "CSTF0_PIDR7:		%08X" $data]

	set CSTF0_PIDR0 0x31108FE0
	set data [memread32_phys $CSTF0_PIDR0]
	puts [format "CSTF0_PIDR0:		%08X" $data]

	set CSTF0_PIDR1 0x31108FE4
	set data [memread32_phys $CSTF0_PIDR1]
	puts [format "CSTF0_PIDR1:		%08X" $data]

	set CSTF0_PIDR2 0x31108FE8
	set data [memread32_phys $CSTF0_PIDR2]
	puts [format "CSTF0_PIDR2:		%08X" $data]

	set CSTF0_PIDR3 0x31108FEC
	set data [memread32_phys $CSTF0_PIDR3]
	puts [format "CSTF0_PIDR3:		%08X" $data]

	set CSTF0_CIDR0 0x31108FF0
	set data [memread32_phys $CSTF0_CIDR0]
	puts [format "CSTF0_CIDR0:		%08X" $data]

	set CSTF0_CIDR1 0x31108FF4
	set data [memread32_phys $CSTF0_CIDR1]
	puts [format "CSTF0_CIDR1:		%08X" $data]

	set CSTF0_CIDR2 0x31108FF8
	set data [memread32_phys $CSTF0_CIDR2]
	puts [format "CSTF0_CIDR2:		%08X" $data]

	set CSTF0_CIDR3 0x31108FFC
	set data [memread32_phys $CSTF0_CIDR3]
	puts [format "CSTF0_CIDR3:		%08X" $data]

}

proc show_CSETF0 {} {
	set CSETF0_RSZ 0x31109004
	set data [memread32_phys $CSETF0_RSZ]
	puts [format "CSETF0_RSZ:		%08X" $data]

	set CSETF0_STS 0x3110900C
	set data [memread32_phys $CSETF0_STS]
	puts [format "CSETF0_STS:		%08X" $data]

	set CSETF0_RRD 0x31109010
	set data [memread32_phys $CSETF0_RRD]
	puts [format "CSETF0_RRD:		%08X" $data]

	set CSETF0_RRP 0x31109014
	set data [memread32_phys $CSETF0_RRP]
	puts [format "CSETF0_RRP:		%08X" $data]

	set CSETF0_RWP 0x31109018
	set data [memread32_phys $CSETF0_RWP]
	puts [format "CSETF0_RWP:		%08X" $data]

	set CSETF0_TRG 0x3110901C
	set data [memread32_phys $CSETF0_TRG]
	puts [format "CSETF0_TRG:		%08X" $data]

	set CSETF0_CTL 0x31109020
	set data [memread32_phys $CSETF0_CTL]
	puts [format "CSETF0_CTL:		%08X" $data]

	set CSETF0_RWD 0x31109024
	set data [memread32_phys $CSETF0_RWD]
	puts [format "CSETF0_RWD:		%08X" $data]

	set CSETF0_MODE 0x31109028
	set data [memread32_phys $CSETF0_MODE]
	puts [format "CSETF0_MODE:		%08X" $data]

	set CSETF0_LBUFLEVEL 0x3110902C
	set data [memread32_phys $CSETF0_LBUFLEVEL]
	puts [format "CSETF0_LBUFLEVEL:		%08X" $data]

	set CSETF0_CBUFLEVEL 0x31109030
	set data [memread32_phys $CSETF0_CBUFLEVEL]
	puts [format "CSETF0_CBUFLEVEL:		%08X" $data]

	set CSETF0_BUFWM 0x31109034
	set data [memread32_phys $CSETF0_BUFWM]
	puts [format "CSETF0_BUFWM:		%08X" $data]

	set CSETF0_FFSR 0x31109300
	set data [memread32_phys $CSETF0_FFSR]
	puts [format "CSETF0_FFSR:		%08X" $data]

	set CSETF0_FFCR 0x31109304
	set data [memread32_phys $CSETF0_FFCR]
	puts [format "CSETF0_FFCR:		%08X" $data]

	set CSETF0_PSCR 0x31109308
	set data [memread32_phys $CSETF0_PSCR]
	puts [format "CSETF0_PSCR:		%08X" $data]

	set CSETF0_ITATBMDATA0 0x31109ED0
	set data [memread32_phys $CSETF0_ITATBMDATA0]
	puts [format "CSETF0_ITATBMDATA0:		%08X" $data]

	set CSETF0_ITATBMCTR2 0x31109ED4
	set data [memread32_phys $CSETF0_ITATBMCTR2]
	puts [format "CSETF0_ITATBMCTR2:		%08X" $data]

	set CSETF0_ITATBMCTR1 0x31109ED8
	set data [memread32_phys $CSETF0_ITATBMCTR1]
	puts [format "CSETF0_ITATBMCTR1:		%08X" $data]

	set CSETF0_ITATBMCTR0 0x31109EDC
	set data [memread32_phys $CSETF0_ITATBMCTR0]
	puts [format "CSETF0_ITATBMCTR0:		%08X" $data]

	set CSETF0_ITEVTINTR 0x31109EE0
	set data [memread32_phys $CSETF0_ITEVTINTR]
	puts [format "CSETF0_ITEVTINTR:		%08X" $data]

	set CSETF0_ITTRFLIN 0x31109EE8
	set data [memread32_phys $CSETF0_ITTRFLIN]
	puts [format "CSETF0_ITTRFLIN:		%08X" $data]

	set CSETF0_ITATBDATA0 0x31109EEC
	set data [memread32_phys $CSETF0_ITATBDATA0]
	puts [format "CSETF0_ITATBDATA0:		%08X" $data]

	set CSETF0_ITATBCTR2 0x31109EF0
	set data [memread32_phys $CSETF0_ITATBCTR2]
	puts [format "CSETF0_ITATBCTR2:		%08X" $data]

	set CSETF0_ITATBCTR1 0x31109EF4
	set data [memread32_phys $CSETF0_ITATBCTR1]
	puts [format "CSETF0_ITATBCTR1:		%08X" $data]

	set CSETF0_ITATBCTR0 0x31109EF8
	set data [memread32_phys $CSETF0_ITATBCTR0]
	puts [format "CSETF0_ITATBCTR0:		%08X" $data]

	set CSETF0_ITCTRL 0x31109F00
	set data [memread32_phys $CSETF0_ITCTRL]
	puts [format "CSETF0_ITCTRL:		%08X" $data]

	set CSETF0_CLAIMSET 0x31109FA0
	set data [memread32_phys $CSETF0_CLAIMSET]
	puts [format "CSETF0_CLAIMSET:		%08X" $data]

	set CSETF0_CLAIMCLR 0x31109FA4
	set data [memread32_phys $CSETF0_CLAIMCLR]
	puts [format "CSETF0_CLAIMCLR:		%08X" $data]

	set CSETF0_AUTHSTATUS 0x31109FB8
	set data [memread32_phys $CSETF0_AUTHSTATUS]
	puts [format "CSETF0_AUTHSTATUS:		%08X" $data]

	set CSETF0_DEVID1 0x31109FC4
	set data [memread32_phys $CSETF0_DEVID1]
	puts [format "CSETF0_DEVID1:		%08X" $data]

	set CSETF0_DEVID 0x31109FC8
	set data [memread32_phys $CSETF0_DEVID]
	puts [format "CSETF0_DEVID:		%08X" $data]

	set CSETF0_DEVTYPE 0x31109FCC
	set data [memread32_phys $CSETF0_DEVTYPE]
	puts [format "CSETF0_DEVTYPE:		%08X" $data]

	set CSETF0_PIDR4 0x31109FD0
	set data [memread32_phys $CSETF0_PIDR4]
	puts [format "CSETF0_PIDR4:		%08X" $data]

	set CSETF0_PIDR5 0x31109FD4
	set data [memread32_phys $CSETF0_PIDR5]
	puts [format "CSETF0_PIDR5:		%08X" $data]

	set CSETF0_PIDR6 0x31109FD8
	set data [memread32_phys $CSETF0_PIDR6]
	puts [format "CSETF0_PIDR6:		%08X" $data]

	set CSETF0_PIDR7 0x31109FDC
	set data [memread32_phys $CSETF0_PIDR7]
	puts [format "CSETF0_PIDR7:		%08X" $data]

	set CSETF0_PIDR0 0x31109FE0
	set data [memread32_phys $CSETF0_PIDR0]
	puts [format "CSETF0_PIDR0:		%08X" $data]

	set CSETF0_PIDR1 0x31109FE4
	set data [memread32_phys $CSETF0_PIDR1]
	puts [format "CSETF0_PIDR1:		%08X" $data]

	set CSETF0_PIDR2 0x31109FE8
	set data [memread32_phys $CSETF0_PIDR2]
	puts [format "CSETF0_PIDR2:		%08X" $data]

	set CSETF0_PIDR3 0x31109FEC
	set data [memread32_phys $CSETF0_PIDR3]
	puts [format "CSETF0_PIDR3:		%08X" $data]

	set CSETF0_CIDR0 0x31109FF0
	set data [memread32_phys $CSETF0_CIDR0]
	puts [format "CSETF0_CIDR0:		%08X" $data]

	set CSETF0_CIDR1 0x31109FF4
	set data [memread32_phys $CSETF0_CIDR1]
	puts [format "CSETF0_CIDR1:		%08X" $data]

	set CSETF0_CIDR2 0x31109FF8
	set data [memread32_phys $CSETF0_CIDR2]
	puts [format "CSETF0_CIDR2:		%08X" $data]

	set CSETF0_CIDR3 0x31109FFC
	set data [memread32_phys $CSETF0_CIDR3]
	puts [format "CSETF0_CIDR3:		%08X" $data]

}

proc show_CSETR1 {} {
	set CSETR1_RSZ 0x3110A004
	set data [memread32_phys $CSETR1_RSZ]
	puts [format "CSETR1_RSZ:		%08X" $data]

	set CSETR1_STS 0x3110A00C
	set data [memread32_phys $CSETR1_STS]
	puts [format "CSETR1_STS:		%08X" $data]

	set CSETR1_RRD 0x3110A010
	set data [memread32_phys $CSETR1_RRD]
	puts [format "CSETR1_RRD:		%08X" $data]

	set CSETR1_RRP 0x3110A014
	set data [memread32_phys $CSETR1_RRP]
	puts [format "CSETR1_RRP:		%08X" $data]

	set CSETR1_RWP 0x3110A018
	set data [memread32_phys $CSETR1_RWP]
	puts [format "CSETR1_RWP:		%08X" $data]

	set CSETR1_TRG 0x3110A01C
	set data [memread32_phys $CSETR1_TRG]
	puts [format "CSETR1_TRG:		%08X" $data]

	set CSETR1_CTL 0x3110A020
	set data [memread32_phys $CSETR1_CTL]
	puts [format "CSETR1_CTL:		%08X" $data]

	set CSETR1_RWD 0x3110A024
	set data [memread32_phys $CSETR1_RWD]
	puts [format "CSETR1_RWD:		%08X" $data]

	set CSETR1_MODE 0x3110A028
	set data [memread32_phys $CSETR1_MODE]
	puts [format "CSETR1_MODE:		%08X" $data]

	set CSETR1_LBUFLEVEL 0x3110A02C
	set data [memread32_phys $CSETR1_LBUFLEVEL]
	puts [format "CSETR1_LBUFLEVEL:		%08X" $data]

	set CSETR1_CBUFLEVEL 0x3110A030
	set data [memread32_phys $CSETR1_CBUFLEVEL]
	puts [format "CSETR1_CBUFLEVEL:		%08X" $data]

	set CSETR1_BUFWM 0x3110A034
	set data [memread32_phys $CSETR1_BUFWM]
	puts [format "CSETR1_BUFWM:		%08X" $data]

	set CSETR1_RRPHI 0x3110A038
	set data [memread32_phys $CSETR1_RRPHI]
	puts [format "CSETR1_RRPHI:		%08X" $data]

	set CSETR1_RWPHI 0x3110A03C
	set data [memread32_phys $CSETR1_RWPHI]
	puts [format "CSETR1_RWPHI:		%08X" $data]

	set CSETR1_AXICTL 0x3110A110
	set data [memread32_phys $CSETR1_AXICTL]
	puts [format "CSETR1_AXICTL:		%08X" $data]

	set CSETR1_DBALO 0x3110A118
	set data [memread32_phys $CSETR1_DBALO]
	puts [format "CSETR1_DBALO:		%08X" $data]

	set CSETR1_DBAHI 0x3110A11C
	set data [memread32_phys $CSETR1_DBAHI]
	puts [format "CSETR1_DBAHI:		%08X" $data]

	set CSETR1_RURP 0x3110A120
	set data [memread32_phys $CSETR1_RURP]
	puts [format "CSETR1_RURP:		%08X" $data]

	set CSETR1_FFSR 0x3110A300
	set data [memread32_phys $CSETR1_FFSR]
	puts [format "CSETR1_FFSR:		%08X" $data]

	set CSETR1_FFCR 0x3110A304
	set data [memread32_phys $CSETR1_FFCR]
	puts [format "CSETR1_FFCR:		%08X" $data]

	set CSETR1_PSCR 0x3110A308
	set data [memread32_phys $CSETR1_PSCR]
	puts [format "CSETR1_PSCR:		%08X" $data]

	set CSETR1_ITEVTINTR 0x3110AEE0
	set data [memread32_phys $CSETR1_ITEVTINTR]
	puts [format "CSETR1_ITEVTINTR:		%08X" $data]

	set CSETR1_ITTRFLIN 0x3110AEE8
	set data [memread32_phys $CSETR1_ITTRFLIN]
	puts [format "CSETR1_ITTRFLIN:		%08X" $data]

	set CSETR1_ITATBDATA0 0x3110AEEC
	set data [memread32_phys $CSETR1_ITATBDATA0]
	puts [format "CSETR1_ITATBDATA0:		%08X" $data]

	set CSETR1_ITATBCTR2 0x3110AEF0
	set data [memread32_phys $CSETR1_ITATBCTR2]
	puts [format "CSETR1_ITATBCTR2:		%08X" $data]

	set CSETR1_ITATBCTR1 0x3110AEF4
	set data [memread32_phys $CSETR1_ITATBCTR1]
	puts [format "CSETR1_ITATBCTR1:		%08X" $data]

	set CSETR1_ITATBCTR0 0x3110AEF8
	set data [memread32_phys $CSETR1_ITATBCTR0]
	puts [format "CSETR1_ITATBCTR0:		%08X" $data]

	set CSETR1_ITCTRL 0x3110AF00
	set data [memread32_phys $CSETR1_ITCTRL]
	puts [format "CSETR1_ITCTRL:		%08X" $data]

	set CSETR1_CLAIMSET 0x3110AFA0
	set data [memread32_phys $CSETR1_CLAIMSET]
	puts [format "CSETR1_CLAIMSET:		%08X" $data]

	set CSETR1_CLAIMCLR 0x3110AFA4
	set data [memread32_phys $CSETR1_CLAIMCLR]
	puts [format "CSETR1_CLAIMCLR:		%08X" $data]

	set CSETR1_AUTHSTATUS 0x3110AFB8
	set data [memread32_phys $CSETR1_AUTHSTATUS]
	puts [format "CSETR1_AUTHSTATUS:		%08X" $data]

	set CSETR1_DEVID1 0x3110AFC4
	set data [memread32_phys $CSETR1_DEVID1]
	puts [format "CSETR1_DEVID1:		%08X" $data]

	set CSETR1_DEVID 0x3110AFC8
	set data [memread32_phys $CSETR1_DEVID]
	puts [format "CSETR1_DEVID:		%08X" $data]

	set CSETR1_DEVTYPE 0x3110AFCC
	set data [memread32_phys $CSETR1_DEVTYPE]
	puts [format "CSETR1_DEVTYPE:		%08X" $data]

	set CSETR1_PIDR4 0x3110AFD0
	set data [memread32_phys $CSETR1_PIDR4]
	puts [format "CSETR1_PIDR4:		%08X" $data]

	set CSETR1_PIDR5 0x3110AFD4
	set data [memread32_phys $CSETR1_PIDR5]
	puts [format "CSETR1_PIDR5:		%08X" $data]

	set CSETR1_PIDR6 0x3110AFD8
	set data [memread32_phys $CSETR1_PIDR6]
	puts [format "CSETR1_PIDR6:		%08X" $data]

	set CSETR1_PIDR7 0x3110AFDC
	set data [memread32_phys $CSETR1_PIDR7]
	puts [format "CSETR1_PIDR7:		%08X" $data]

	set CSETR1_PIDR0 0x3110AFE0
	set data [memread32_phys $CSETR1_PIDR0]
	puts [format "CSETR1_PIDR0:		%08X" $data]

	set CSETR1_PIDR1 0x3110AFE4
	set data [memread32_phys $CSETR1_PIDR1]
	puts [format "CSETR1_PIDR1:		%08X" $data]

	set CSETR1_PIDR2 0x3110AFE8
	set data [memread32_phys $CSETR1_PIDR2]
	puts [format "CSETR1_PIDR2:		%08X" $data]

	set CSETR1_PIDR3 0x3110AFEC
	set data [memread32_phys $CSETR1_PIDR3]
	puts [format "CSETR1_PIDR3:		%08X" $data]

	set CSETR1_CIDR0 0x3110AFF0
	set data [memread32_phys $CSETR1_CIDR0]
	puts [format "CSETR1_CIDR0:		%08X" $data]

	set CSETR1_CIDR1 0x3110AFF4
	set data [memread32_phys $CSETR1_CIDR1]
	puts [format "CSETR1_CIDR1:		%08X" $data]

	set CSETR1_CIDR2 0x3110AFF8
	set data [memread32_phys $CSETR1_CIDR2]
	puts [format "CSETR1_CIDR2:		%08X" $data]

	set CSETR1_CIDR3 0x3110AFFC
	set data [memread32_phys $CSETR1_CIDR3]
	puts [format "CSETR1_CIDR3:		%08X" $data]

}

proc show_TRACE0 {} {
	set TRACE0_SSPSR 0x3110B000
	set data [memread32_phys $TRACE0_SSPSR]
	puts [format "TRACE0_SSPSR:		%08X" $data]

	set TRACE0_CSPSR 0x3110B004
	set data [memread32_phys $TRACE0_CSPSR]
	puts [format "TRACE0_CSPSR:		%08X" $data]

	set TRACE0_STMR 0x3110B100
	set data [memread32_phys $TRACE0_STMR]
	puts [format "TRACE0_STMR:		%08X" $data]

	set TRACE0_TCVR 0x3110B104
	set data [memread32_phys $TRACE0_TCVR]
	puts [format "TRACE0_TCVR:		%08X" $data]

	set TRACE0_TCMR 0x3110B108
	set data [memread32_phys $TRACE0_TCMR]
	puts [format "TRACE0_TCMR:		%08X" $data]

	set TRACE0_STPMR 0x3110B200
	set data [memread32_phys $TRACE0_STPMR]
	puts [format "TRACE0_STPMR:		%08X" $data]

	set TRACE0_CTPMR 0x3110B204
	set data [memread32_phys $TRACE0_CTPMR]
	puts [format "TRACE0_CTPMR:		%08X" $data]

	set TRACE0_TPRCR 0x3110B208
	set data [memread32_phys $TRACE0_TPRCR]
	puts [format "TRACE0_TPRCR:		%08X" $data]

	set TRACE0_FFSR 0x3110B300
	set data [memread32_phys $TRACE0_FFSR]
	puts [format "TRACE0_FFSR:		%08X" $data]

	set TRACE0_FFCR 0x3110B304
	set data [memread32_phys $TRACE0_FFCR]
	puts [format "TRACE0_FFCR:		%08X" $data]

	set TRACE0_FSCR 0x3110B308
	set data [memread32_phys $TRACE0_FSCR]
	puts [format "TRACE0_FSCR:		%08X" $data]

	set TRACE0_EXTCTLIN 0x3110B400
	set data [memread32_phys $TRACE0_EXTCTLIN]
	puts [format "TRACE0_EXTCTLIN:		%08X" $data]

	set TRACE0_EXTCTLOUT 0x3110B404
	set data [memread32_phys $TRACE0_EXTCTLOUT]
	puts [format "TRACE0_EXTCTLOUT:		%08X" $data]

	set TRACE0_ITTRFLIN 0x3110BEE8
	set data [memread32_phys $TRACE0_ITTRFLIN]
	puts [format "TRACE0_ITTRFLIN:		%08X" $data]

	set TRACE0_ITATBDATA0 0x3110BEEC
	set data [memread32_phys $TRACE0_ITATBDATA0]
	puts [format "TRACE0_ITATBDATA0:		%08X" $data]

	set TRACE0_ITATBCTR2 0x3110BEF0
	set data [memread32_phys $TRACE0_ITATBCTR2]
	puts [format "TRACE0_ITATBCTR2:		%08X" $data]

	set TRACE0_ITATBCTR1 0x3110BEF4
	set data [memread32_phys $TRACE0_ITATBCTR1]
	puts [format "TRACE0_ITATBCTR1:		%08X" $data]

	set TRACE0_ITATBCTR0 0x3110BEF8
	set data [memread32_phys $TRACE0_ITATBCTR0]
	puts [format "TRACE0_ITATBCTR0:		%08X" $data]

	set TRACE0_ITOUTCTR 0x3110BEFC
	set data [memread32_phys $TRACE0_ITOUTCTR]
	puts [format "TRACE0_ITOUTCTR:		%08X" $data]

	set TRACE0_ITCTRL 0x3110BF00
	set data [memread32_phys $TRACE0_ITCTRL]
	puts [format "TRACE0_ITCTRL:		%08X" $data]

	set TRACE0_CLAIMSET 0x3110BFA0
	set data [memread32_phys $TRACE0_CLAIMSET]
	puts [format "TRACE0_CLAIMSET:		%08X" $data]

	set TRACE0_CLAIMCLR 0x3110BFA4
	set data [memread32_phys $TRACE0_CLAIMCLR]
	puts [format "TRACE0_CLAIMCLR:		%08X" $data]

	set TRACE0_AUTHSTATUS 0x3110BFB8
	set data [memread32_phys $TRACE0_AUTHSTATUS]
	puts [format "TRACE0_AUTHSTATUS:		%08X" $data]

	set TRACE0_DEVARCH 0x3110BFBC
	set data [memread32_phys $TRACE0_DEVARCH]
	puts [format "TRACE0_DEVARCH:		%08X" $data]

	set TRACE0_DEVID 0x3110BFC8
	set data [memread32_phys $TRACE0_DEVID]
	puts [format "TRACE0_DEVID:		%08X" $data]

	set TRACE0_DEVTYPE 0x3110BFCC
	set data [memread32_phys $TRACE0_DEVTYPE]
	puts [format "TRACE0_DEVTYPE:		%08X" $data]

	set TRACE0_PIDR4 0x3110BFD0
	set data [memread32_phys $TRACE0_PIDR4]
	puts [format "TRACE0_PIDR4:		%08X" $data]

	set TRACE0_PIDR5 0x3110BFD4
	set data [memread32_phys $TRACE0_PIDR5]
	puts [format "TRACE0_PIDR5:		%08X" $data]

	set TRACE0_PIDR6 0x3110BFD8
	set data [memread32_phys $TRACE0_PIDR6]
	puts [format "TRACE0_PIDR6:		%08X" $data]

	set TRACE0_PIDR7 0x3110BFDC
	set data [memread32_phys $TRACE0_PIDR7]
	puts [format "TRACE0_PIDR7:		%08X" $data]

	set TRACE0_PIDR0 0x3110BFE0
	set data [memread32_phys $TRACE0_PIDR0]
	puts [format "TRACE0_PIDR0:		%08X" $data]

	set TRACE0_PIDR1 0x3110BFE4
	set data [memread32_phys $TRACE0_PIDR1]
	puts [format "TRACE0_PIDR1:		%08X" $data]

	set TRACE0_PIDR2 0x3110BFE8
	set data [memread32_phys $TRACE0_PIDR2]
	puts [format "TRACE0_PIDR2:		%08X" $data]

	set TRACE0_PIDR3 0x3110BFEC
	set data [memread32_phys $TRACE0_PIDR3]
	puts [format "TRACE0_PIDR3:		%08X" $data]

	set TRACE0_CIDR0 0x3110BFF0
	set data [memread32_phys $TRACE0_CIDR0]
	puts [format "TRACE0_CIDR0:		%08X" $data]

	set TRACE0_CIDR1 0x3110BFF4
	set data [memread32_phys $TRACE0_CIDR1]
	puts [format "TRACE0_CIDR1:		%08X" $data]

	set TRACE0_CIDR2 0x3110BFF8
	set data [memread32_phys $TRACE0_CIDR2]
	puts [format "TRACE0_CIDR2:		%08X" $data]

	set TRACE0_CIDR3 0x3110BFFC
	set data [memread32_phys $TRACE0_CIDR3]
	puts [format "TRACE0_CIDR3:		%08X" $data]

}

proc show_SOC600CTI1 {} {
	set SOC600CTI1_CTICONTROL 0x3110C000
	set data [memread32_phys $SOC600CTI1_CTICONTROL]
	puts [format "SOC600CTI1_CTICONTROL:		%08X" $data]

	set SOC600CTI1_CTIINTACK 0x3110C010
	set data [memread32_phys $SOC600CTI1_CTIINTACK]
	puts [format "SOC600CTI1_CTIINTACK:		%08X" $data]

	set SOC600CTI1_CTIAPPSET 0x3110C014
	set data [memread32_phys $SOC600CTI1_CTIAPPSET]
	puts [format "SOC600CTI1_CTIAPPSET:		%08X" $data]

	set SOC600CTI1_CTIAPPCLEAR 0x3110C018
	set data [memread32_phys $SOC600CTI1_CTIAPPCLEAR]
	puts [format "SOC600CTI1_CTIAPPCLEAR:		%08X" $data]

	set SOC600CTI1_CTIAPPPULSE 0x3110C01C
	set data [memread32_phys $SOC600CTI1_CTIAPPPULSE]
	puts [format "SOC600CTI1_CTIAPPPULSE:		%08X" $data]

	set SOC600CTI1_CTIINEN0 0x3110C020
	set data [memread32_phys $SOC600CTI1_CTIINEN0]
	puts [format "SOC600CTI1_CTIINEN0:		%08X" $data]

	set SOC600CTI1_CTIINEN1 0x3110C024
	set data [memread32_phys $SOC600CTI1_CTIINEN1]
	puts [format "SOC600CTI1_CTIINEN1:		%08X" $data]

	set SOC600CTI1_CTIINEN2 0x3110C028
	set data [memread32_phys $SOC600CTI1_CTIINEN2]
	puts [format "SOC600CTI1_CTIINEN2:		%08X" $data]

	set SOC600CTI1_CTIINEN3 0x3110C02C
	set data [memread32_phys $SOC600CTI1_CTIINEN3]
	puts [format "SOC600CTI1_CTIINEN3:		%08X" $data]

	set SOC600CTI1_CTIINEN4 0x3110C030
	set data [memread32_phys $SOC600CTI1_CTIINEN4]
	puts [format "SOC600CTI1_CTIINEN4:		%08X" $data]

	set SOC600CTI1_CTIINEN5 0x3110C034
	set data [memread32_phys $SOC600CTI1_CTIINEN5]
	puts [format "SOC600CTI1_CTIINEN5:		%08X" $data]

	set SOC600CTI1_CTIINEN6 0x3110C038
	set data [memread32_phys $SOC600CTI1_CTIINEN6]
	puts [format "SOC600CTI1_CTIINEN6:		%08X" $data]

	set SOC600CTI1_CTIINEN7 0x3110C03C
	set data [memread32_phys $SOC600CTI1_CTIINEN7]
	puts [format "SOC600CTI1_CTIINEN7:		%08X" $data]

	set SOC600CTI1_CTIINEN8 0x3110C040
	set data [memread32_phys $SOC600CTI1_CTIINEN8]
	puts [format "SOC600CTI1_CTIINEN8:		%08X" $data]

	set SOC600CTI1_CTIINEN9 0x3110C044
	set data [memread32_phys $SOC600CTI1_CTIINEN9]
	puts [format "SOC600CTI1_CTIINEN9:		%08X" $data]

	set SOC600CTI1_CTIINEN10 0x3110C048
	set data [memread32_phys $SOC600CTI1_CTIINEN10]
	puts [format "SOC600CTI1_CTIINEN10:		%08X" $data]

	set SOC600CTI1_CTIINEN11 0x3110C04C
	set data [memread32_phys $SOC600CTI1_CTIINEN11]
	puts [format "SOC600CTI1_CTIINEN11:		%08X" $data]

	set SOC600CTI1_CTIINEN12 0x3110C050
	set data [memread32_phys $SOC600CTI1_CTIINEN12]
	puts [format "SOC600CTI1_CTIINEN12:		%08X" $data]

	set SOC600CTI1_CTIINEN13 0x3110C054
	set data [memread32_phys $SOC600CTI1_CTIINEN13]
	puts [format "SOC600CTI1_CTIINEN13:		%08X" $data]

	set SOC600CTI1_CTIINEN14 0x3110C058
	set data [memread32_phys $SOC600CTI1_CTIINEN14]
	puts [format "SOC600CTI1_CTIINEN14:		%08X" $data]

	set SOC600CTI1_CTIINEN15 0x3110C05C
	set data [memread32_phys $SOC600CTI1_CTIINEN15]
	puts [format "SOC600CTI1_CTIINEN15:		%08X" $data]

	set SOC600CTI1_CTIINEN16 0x3110C060
	set data [memread32_phys $SOC600CTI1_CTIINEN16]
	puts [format "SOC600CTI1_CTIINEN16:		%08X" $data]

	set SOC600CTI1_CTIINEN17 0x3110C064
	set data [memread32_phys $SOC600CTI1_CTIINEN17]
	puts [format "SOC600CTI1_CTIINEN17:		%08X" $data]

	set SOC600CTI1_CTIINEN18 0x3110C068
	set data [memread32_phys $SOC600CTI1_CTIINEN18]
	puts [format "SOC600CTI1_CTIINEN18:		%08X" $data]

	set SOC600CTI1_CTIINEN19 0x3110C06C
	set data [memread32_phys $SOC600CTI1_CTIINEN19]
	puts [format "SOC600CTI1_CTIINEN19:		%08X" $data]

	set SOC600CTI1_CTIINEN20 0x3110C070
	set data [memread32_phys $SOC600CTI1_CTIINEN20]
	puts [format "SOC600CTI1_CTIINEN20:		%08X" $data]

	set SOC600CTI1_CTIINEN21 0x3110C074
	set data [memread32_phys $SOC600CTI1_CTIINEN21]
	puts [format "SOC600CTI1_CTIINEN21:		%08X" $data]

	set SOC600CTI1_CTIINEN22 0x3110C078
	set data [memread32_phys $SOC600CTI1_CTIINEN22]
	puts [format "SOC600CTI1_CTIINEN22:		%08X" $data]

	set SOC600CTI1_CTIINEN23 0x3110C07C
	set data [memread32_phys $SOC600CTI1_CTIINEN23]
	puts [format "SOC600CTI1_CTIINEN23:		%08X" $data]

	set SOC600CTI1_CTIINEN24 0x3110C080
	set data [memread32_phys $SOC600CTI1_CTIINEN24]
	puts [format "SOC600CTI1_CTIINEN24:		%08X" $data]

	set SOC600CTI1_CTIINEN25 0x3110C084
	set data [memread32_phys $SOC600CTI1_CTIINEN25]
	puts [format "SOC600CTI1_CTIINEN25:		%08X" $data]

	set SOC600CTI1_CTIINEN26 0x3110C088
	set data [memread32_phys $SOC600CTI1_CTIINEN26]
	puts [format "SOC600CTI1_CTIINEN26:		%08X" $data]

	set SOC600CTI1_CTIINEN27 0x3110C08C
	set data [memread32_phys $SOC600CTI1_CTIINEN27]
	puts [format "SOC600CTI1_CTIINEN27:		%08X" $data]

	set SOC600CTI1_CTIINEN28 0x3110C090
	set data [memread32_phys $SOC600CTI1_CTIINEN28]
	puts [format "SOC600CTI1_CTIINEN28:		%08X" $data]

	set SOC600CTI1_CTIINEN29 0x3110C094
	set data [memread32_phys $SOC600CTI1_CTIINEN29]
	puts [format "SOC600CTI1_CTIINEN29:		%08X" $data]

	set SOC600CTI1_CTIINEN30 0x3110C098
	set data [memread32_phys $SOC600CTI1_CTIINEN30]
	puts [format "SOC600CTI1_CTIINEN30:		%08X" $data]

	set SOC600CTI1_CTIINEN31 0x3110C09C
	set data [memread32_phys $SOC600CTI1_CTIINEN31]
	puts [format "SOC600CTI1_CTIINEN31:		%08X" $data]

	set SOC600CTI1_CTIOUTEN0 0x3110C0A0
	set data [memread32_phys $SOC600CTI1_CTIOUTEN0]
	puts [format "SOC600CTI1_CTIOUTEN0:		%08X" $data]

	set SOC600CTI1_CTIOUTEN1 0x3110C0A4
	set data [memread32_phys $SOC600CTI1_CTIOUTEN1]
	puts [format "SOC600CTI1_CTIOUTEN1:		%08X" $data]

	set SOC600CTI1_CTIOUTEN2 0x3110C0A8
	set data [memread32_phys $SOC600CTI1_CTIOUTEN2]
	puts [format "SOC600CTI1_CTIOUTEN2:		%08X" $data]

	set SOC600CTI1_CTIOUTEN3 0x3110C0AC
	set data [memread32_phys $SOC600CTI1_CTIOUTEN3]
	puts [format "SOC600CTI1_CTIOUTEN3:		%08X" $data]

	set SOC600CTI1_CTIOUTEN4 0x3110C0B0
	set data [memread32_phys $SOC600CTI1_CTIOUTEN4]
	puts [format "SOC600CTI1_CTIOUTEN4:		%08X" $data]

	set SOC600CTI1_CTIOUTEN5 0x3110C0B4
	set data [memread32_phys $SOC600CTI1_CTIOUTEN5]
	puts [format "SOC600CTI1_CTIOUTEN5:		%08X" $data]

	set SOC600CTI1_CTIOUTEN6 0x3110C0B8
	set data [memread32_phys $SOC600CTI1_CTIOUTEN6]
	puts [format "SOC600CTI1_CTIOUTEN6:		%08X" $data]

	set SOC600CTI1_CTIOUTEN7 0x3110C0BC
	set data [memread32_phys $SOC600CTI1_CTIOUTEN7]
	puts [format "SOC600CTI1_CTIOUTEN7:		%08X" $data]

	set SOC600CTI1_CTIOUTEN8 0x3110C0C0
	set data [memread32_phys $SOC600CTI1_CTIOUTEN8]
	puts [format "SOC600CTI1_CTIOUTEN8:		%08X" $data]

	set SOC600CTI1_CTIOUTEN9 0x3110C0C4
	set data [memread32_phys $SOC600CTI1_CTIOUTEN9]
	puts [format "SOC600CTI1_CTIOUTEN9:		%08X" $data]

	set SOC600CTI1_CTIOUTEN10 0x3110C0C8
	set data [memread32_phys $SOC600CTI1_CTIOUTEN10]
	puts [format "SOC600CTI1_CTIOUTEN10:		%08X" $data]

	set SOC600CTI1_CTIOUTEN11 0x3110C0CC
	set data [memread32_phys $SOC600CTI1_CTIOUTEN11]
	puts [format "SOC600CTI1_CTIOUTEN11:		%08X" $data]

	set SOC600CTI1_CTIOUTEN12 0x3110C0D0
	set data [memread32_phys $SOC600CTI1_CTIOUTEN12]
	puts [format "SOC600CTI1_CTIOUTEN12:		%08X" $data]

	set SOC600CTI1_CTIOUTEN13 0x3110C0D4
	set data [memread32_phys $SOC600CTI1_CTIOUTEN13]
	puts [format "SOC600CTI1_CTIOUTEN13:		%08X" $data]

	set SOC600CTI1_CTIOUTEN14 0x3110C0D8
	set data [memread32_phys $SOC600CTI1_CTIOUTEN14]
	puts [format "SOC600CTI1_CTIOUTEN14:		%08X" $data]

	set SOC600CTI1_CTIOUTEN15 0x3110C0DC
	set data [memread32_phys $SOC600CTI1_CTIOUTEN15]
	puts [format "SOC600CTI1_CTIOUTEN15:		%08X" $data]

	set SOC600CTI1_CTIOUTEN16 0x3110C0E0
	set data [memread32_phys $SOC600CTI1_CTIOUTEN16]
	puts [format "SOC600CTI1_CTIOUTEN16:		%08X" $data]

	set SOC600CTI1_CTIOUTEN17 0x3110C0E4
	set data [memread32_phys $SOC600CTI1_CTIOUTEN17]
	puts [format "SOC600CTI1_CTIOUTEN17:		%08X" $data]

	set SOC600CTI1_CTIOUTEN18 0x3110C0E8
	set data [memread32_phys $SOC600CTI1_CTIOUTEN18]
	puts [format "SOC600CTI1_CTIOUTEN18:		%08X" $data]

	set SOC600CTI1_CTIOUTEN19 0x3110C0EC
	set data [memread32_phys $SOC600CTI1_CTIOUTEN19]
	puts [format "SOC600CTI1_CTIOUTEN19:		%08X" $data]

	set SOC600CTI1_CTIOUTEN20 0x3110C0F0
	set data [memread32_phys $SOC600CTI1_CTIOUTEN20]
	puts [format "SOC600CTI1_CTIOUTEN20:		%08X" $data]

	set SOC600CTI1_CTIOUTEN21 0x3110C0F4
	set data [memread32_phys $SOC600CTI1_CTIOUTEN21]
	puts [format "SOC600CTI1_CTIOUTEN21:		%08X" $data]

	set SOC600CTI1_CTIOUTEN22 0x3110C0F8
	set data [memread32_phys $SOC600CTI1_CTIOUTEN22]
	puts [format "SOC600CTI1_CTIOUTEN22:		%08X" $data]

	set SOC600CTI1_CTIOUTEN23 0x3110C0FC
	set data [memread32_phys $SOC600CTI1_CTIOUTEN23]
	puts [format "SOC600CTI1_CTIOUTEN23:		%08X" $data]

	set SOC600CTI1_CTIOUTEN24 0x3110C100
	set data [memread32_phys $SOC600CTI1_CTIOUTEN24]
	puts [format "SOC600CTI1_CTIOUTEN24:		%08X" $data]

	set SOC600CTI1_CTIOUTEN25 0x3110C104
	set data [memread32_phys $SOC600CTI1_CTIOUTEN25]
	puts [format "SOC600CTI1_CTIOUTEN25:		%08X" $data]

	set SOC600CTI1_CTIOUTEN26 0x3110C108
	set data [memread32_phys $SOC600CTI1_CTIOUTEN26]
	puts [format "SOC600CTI1_CTIOUTEN26:		%08X" $data]

	set SOC600CTI1_CTIOUTEN27 0x3110C10C
	set data [memread32_phys $SOC600CTI1_CTIOUTEN27]
	puts [format "SOC600CTI1_CTIOUTEN27:		%08X" $data]

	set SOC600CTI1_CTIOUTEN28 0x3110C110
	set data [memread32_phys $SOC600CTI1_CTIOUTEN28]
	puts [format "SOC600CTI1_CTIOUTEN28:		%08X" $data]

	set SOC600CTI1_CTIOUTEN29 0x3110C114
	set data [memread32_phys $SOC600CTI1_CTIOUTEN29]
	puts [format "SOC600CTI1_CTIOUTEN29:		%08X" $data]

	set SOC600CTI1_CTIOUTEN30 0x3110C118
	set data [memread32_phys $SOC600CTI1_CTIOUTEN30]
	puts [format "SOC600CTI1_CTIOUTEN30:		%08X" $data]

	set SOC600CTI1_CTIOUTEN31 0x3110C11C
	set data [memread32_phys $SOC600CTI1_CTIOUTEN31]
	puts [format "SOC600CTI1_CTIOUTEN31:		%08X" $data]

	set SOC600CTI1_CTITRIGINSTATUS 0x3110C130
	set data [memread32_phys $SOC600CTI1_CTITRIGINSTATUS]
	puts [format "SOC600CTI1_CTITRIGINSTATUS:		%08X" $data]

	set SOC600CTI1_CTITRIGOUTSTATUS 0x3110C134
	set data [memread32_phys $SOC600CTI1_CTITRIGOUTSTATUS]
	puts [format "SOC600CTI1_CTITRIGOUTSTATUS:		%08X" $data]

	set SOC600CTI1_CTICHINSTATUS 0x3110C138
	set data [memread32_phys $SOC600CTI1_CTICHINSTATUS]
	puts [format "SOC600CTI1_CTICHINSTATUS:		%08X" $data]

	set SOC600CTI1_CTICHOUTSTATUS 0x3110C13C
	set data [memread32_phys $SOC600CTI1_CTICHOUTSTATUS]
	puts [format "SOC600CTI1_CTICHOUTSTATUS:		%08X" $data]

	set SOC600CTI1_CTIGATE 0x3110C140
	set data [memread32_phys $SOC600CTI1_CTIGATE]
	puts [format "SOC600CTI1_CTIGATE:		%08X" $data]

	set SOC600CTI1_ASICCTRL 0x3110C144
	set data [memread32_phys $SOC600CTI1_ASICCTRL]
	puts [format "SOC600CTI1_ASICCTRL:		%08X" $data]

	set SOC600CTI1_ITCHOUT 0x3110CEE4
	set data [memread32_phys $SOC600CTI1_ITCHOUT]
	puts [format "SOC600CTI1_ITCHOUT:		%08X" $data]

	set SOC600CTI1_ITTRIGOUT 0x3110CEE8
	set data [memread32_phys $SOC600CTI1_ITTRIGOUT]
	puts [format "SOC600CTI1_ITTRIGOUT:		%08X" $data]

	set SOC600CTI1_ITCHIN 0x3110CEF4
	set data [memread32_phys $SOC600CTI1_ITCHIN]
	puts [format "SOC600CTI1_ITCHIN:		%08X" $data]

	set SOC600CTI1_ITTRIGIN 0x3110CEF8
	set data [memread32_phys $SOC600CTI1_ITTRIGIN]
	puts [format "SOC600CTI1_ITTRIGIN:		%08X" $data]

	set SOC600CTI1_ITCTRL 0x3110CF00
	set data [memread32_phys $SOC600CTI1_ITCTRL]
	puts [format "SOC600CTI1_ITCTRL:		%08X" $data]

	set SOC600CTI1_CLAIMSET 0x3110CFA0
	set data [memread32_phys $SOC600CTI1_CLAIMSET]
	puts [format "SOC600CTI1_CLAIMSET:		%08X" $data]

	set SOC600CTI1_CLAIMCLR 0x3110CFA4
	set data [memread32_phys $SOC600CTI1_CLAIMCLR]
	puts [format "SOC600CTI1_CLAIMCLR:		%08X" $data]

	set SOC600CTI1_DEVAFF0 0x3110CFA8
	set data [memread32_phys $SOC600CTI1_DEVAFF0]
	puts [format "SOC600CTI1_DEVAFF0:		%08X" $data]

	set SOC600CTI1_DEVAFF1 0x3110CFAC
	set data [memread32_phys $SOC600CTI1_DEVAFF1]
	puts [format "SOC600CTI1_DEVAFF1:		%08X" $data]

	set SOC600CTI1_AUTHSTATUS 0x3110CFB8
	set data [memread32_phys $SOC600CTI1_AUTHSTATUS]
	puts [format "SOC600CTI1_AUTHSTATUS:		%08X" $data]

	set SOC600CTI1_DEVARCH 0x3110CFBC
	set data [memread32_phys $SOC600CTI1_DEVARCH]
	puts [format "SOC600CTI1_DEVARCH:		%08X" $data]

	set SOC600CTI1_DEVID 0x3110CFC8
	set data [memread32_phys $SOC600CTI1_DEVID]
	puts [format "SOC600CTI1_DEVID:		%08X" $data]

	set SOC600CTI1_DEVTYPE 0x3110CFCC
	set data [memread32_phys $SOC600CTI1_DEVTYPE]
	puts [format "SOC600CTI1_DEVTYPE:		%08X" $data]

	set SOC600CTI1_PIDR4 0x3110CFD0
	set data [memread32_phys $SOC600CTI1_PIDR4]
	puts [format "SOC600CTI1_PIDR4:		%08X" $data]

	set SOC600CTI1_PIDR5 0x3110CFD4
	set data [memread32_phys $SOC600CTI1_PIDR5]
	puts [format "SOC600CTI1_PIDR5:		%08X" $data]

	set SOC600CTI1_PIDR6 0x3110CFD8
	set data [memread32_phys $SOC600CTI1_PIDR6]
	puts [format "SOC600CTI1_PIDR6:		%08X" $data]

	set SOC600CTI1_PIDR7 0x3110CFDC
	set data [memread32_phys $SOC600CTI1_PIDR7]
	puts [format "SOC600CTI1_PIDR7:		%08X" $data]

	set SOC600CTI1_PIDR0 0x3110CFE0
	set data [memread32_phys $SOC600CTI1_PIDR0]
	puts [format "SOC600CTI1_PIDR0:		%08X" $data]

	set SOC600CTI1_PIDR1 0x3110CFE4
	set data [memread32_phys $SOC600CTI1_PIDR1]
	puts [format "SOC600CTI1_PIDR1:		%08X" $data]

	set SOC600CTI1_PIDR2 0x3110CFE8
	set data [memread32_phys $SOC600CTI1_PIDR2]
	puts [format "SOC600CTI1_PIDR2:		%08X" $data]

	set SOC600CTI1_PIDR3 0x3110CFEC
	set data [memread32_phys $SOC600CTI1_PIDR3]
	puts [format "SOC600CTI1_PIDR3:		%08X" $data]

	set SOC600CTI1_CIDR0 0x3110CFF0
	set data [memread32_phys $SOC600CTI1_CIDR0]
	puts [format "SOC600CTI1_CIDR0:		%08X" $data]

	set SOC600CTI1_CIDR1 0x3110CFF4
	set data [memread32_phys $SOC600CTI1_CIDR1]
	puts [format "SOC600CTI1_CIDR1:		%08X" $data]

	set SOC600CTI1_CIDR2 0x3110CFF8
	set data [memread32_phys $SOC600CTI1_CIDR2]
	puts [format "SOC600CTI1_CIDR2:		%08X" $data]

	set SOC600CTI1_CIDR3 0x3110CFFC
	set data [memread32_phys $SOC600CTI1_CIDR3]
	puts [format "SOC600CTI1_CIDR3:		%08X" $data]

}

proc show_SOC600CTI0 {} {
	set SOC600CTI0_CTICONTROL 0x3110D000
	set data [memread32_phys $SOC600CTI0_CTICONTROL]
	puts [format "SOC600CTI0_CTICONTROL:		%08X" $data]

	set SOC600CTI0_CTIINTACK 0x3110D010
	set data [memread32_phys $SOC600CTI0_CTIINTACK]
	puts [format "SOC600CTI0_CTIINTACK:		%08X" $data]

	set SOC600CTI0_CTIAPPSET 0x3110D014
	set data [memread32_phys $SOC600CTI0_CTIAPPSET]
	puts [format "SOC600CTI0_CTIAPPSET:		%08X" $data]

	set SOC600CTI0_CTIAPPCLEAR 0x3110D018
	set data [memread32_phys $SOC600CTI0_CTIAPPCLEAR]
	puts [format "SOC600CTI0_CTIAPPCLEAR:		%08X" $data]

	set SOC600CTI0_CTIAPPPULSE 0x3110D01C
	set data [memread32_phys $SOC600CTI0_CTIAPPPULSE]
	puts [format "SOC600CTI0_CTIAPPPULSE:		%08X" $data]

	set SOC600CTI0_CTIINEN0 0x3110D020
	set data [memread32_phys $SOC600CTI0_CTIINEN0]
	puts [format "SOC600CTI0_CTIINEN0:		%08X" $data]

	set SOC600CTI0_CTIINEN1 0x3110D024
	set data [memread32_phys $SOC600CTI0_CTIINEN1]
	puts [format "SOC600CTI0_CTIINEN1:		%08X" $data]

	set SOC600CTI0_CTIINEN2 0x3110D028
	set data [memread32_phys $SOC600CTI0_CTIINEN2]
	puts [format "SOC600CTI0_CTIINEN2:		%08X" $data]

	set SOC600CTI0_CTIINEN3 0x3110D02C
	set data [memread32_phys $SOC600CTI0_CTIINEN3]
	puts [format "SOC600CTI0_CTIINEN3:		%08X" $data]

	set SOC600CTI0_CTIINEN4 0x3110D030
	set data [memread32_phys $SOC600CTI0_CTIINEN4]
	puts [format "SOC600CTI0_CTIINEN4:		%08X" $data]

	set SOC600CTI0_CTIINEN5 0x3110D034
	set data [memread32_phys $SOC600CTI0_CTIINEN5]
	puts [format "SOC600CTI0_CTIINEN5:		%08X" $data]

	set SOC600CTI0_CTIINEN6 0x3110D038
	set data [memread32_phys $SOC600CTI0_CTIINEN6]
	puts [format "SOC600CTI0_CTIINEN6:		%08X" $data]

	set SOC600CTI0_CTIINEN7 0x3110D03C
	set data [memread32_phys $SOC600CTI0_CTIINEN7]
	puts [format "SOC600CTI0_CTIINEN7:		%08X" $data]

	set SOC600CTI0_CTIINEN8 0x3110D040
	set data [memread32_phys $SOC600CTI0_CTIINEN8]
	puts [format "SOC600CTI0_CTIINEN8:		%08X" $data]

	set SOC600CTI0_CTIINEN9 0x3110D044
	set data [memread32_phys $SOC600CTI0_CTIINEN9]
	puts [format "SOC600CTI0_CTIINEN9:		%08X" $data]

	set SOC600CTI0_CTIINEN10 0x3110D048
	set data [memread32_phys $SOC600CTI0_CTIINEN10]
	puts [format "SOC600CTI0_CTIINEN10:		%08X" $data]

	set SOC600CTI0_CTIINEN11 0x3110D04C
	set data [memread32_phys $SOC600CTI0_CTIINEN11]
	puts [format "SOC600CTI0_CTIINEN11:		%08X" $data]

	set SOC600CTI0_CTIINEN12 0x3110D050
	set data [memread32_phys $SOC600CTI0_CTIINEN12]
	puts [format "SOC600CTI0_CTIINEN12:		%08X" $data]

	set SOC600CTI0_CTIINEN13 0x3110D054
	set data [memread32_phys $SOC600CTI0_CTIINEN13]
	puts [format "SOC600CTI0_CTIINEN13:		%08X" $data]

	set SOC600CTI0_CTIINEN14 0x3110D058
	set data [memread32_phys $SOC600CTI0_CTIINEN14]
	puts [format "SOC600CTI0_CTIINEN14:		%08X" $data]

	set SOC600CTI0_CTIINEN15 0x3110D05C
	set data [memread32_phys $SOC600CTI0_CTIINEN15]
	puts [format "SOC600CTI0_CTIINEN15:		%08X" $data]

	set SOC600CTI0_CTIINEN16 0x3110D060
	set data [memread32_phys $SOC600CTI0_CTIINEN16]
	puts [format "SOC600CTI0_CTIINEN16:		%08X" $data]

	set SOC600CTI0_CTIINEN17 0x3110D064
	set data [memread32_phys $SOC600CTI0_CTIINEN17]
	puts [format "SOC600CTI0_CTIINEN17:		%08X" $data]

	set SOC600CTI0_CTIINEN18 0x3110D068
	set data [memread32_phys $SOC600CTI0_CTIINEN18]
	puts [format "SOC600CTI0_CTIINEN18:		%08X" $data]

	set SOC600CTI0_CTIINEN19 0x3110D06C
	set data [memread32_phys $SOC600CTI0_CTIINEN19]
	puts [format "SOC600CTI0_CTIINEN19:		%08X" $data]

	set SOC600CTI0_CTIINEN20 0x3110D070
	set data [memread32_phys $SOC600CTI0_CTIINEN20]
	puts [format "SOC600CTI0_CTIINEN20:		%08X" $data]

	set SOC600CTI0_CTIINEN21 0x3110D074
	set data [memread32_phys $SOC600CTI0_CTIINEN21]
	puts [format "SOC600CTI0_CTIINEN21:		%08X" $data]

	set SOC600CTI0_CTIINEN22 0x3110D078
	set data [memread32_phys $SOC600CTI0_CTIINEN22]
	puts [format "SOC600CTI0_CTIINEN22:		%08X" $data]

	set SOC600CTI0_CTIINEN23 0x3110D07C
	set data [memread32_phys $SOC600CTI0_CTIINEN23]
	puts [format "SOC600CTI0_CTIINEN23:		%08X" $data]

	set SOC600CTI0_CTIINEN24 0x3110D080
	set data [memread32_phys $SOC600CTI0_CTIINEN24]
	puts [format "SOC600CTI0_CTIINEN24:		%08X" $data]

	set SOC600CTI0_CTIINEN25 0x3110D084
	set data [memread32_phys $SOC600CTI0_CTIINEN25]
	puts [format "SOC600CTI0_CTIINEN25:		%08X" $data]

	set SOC600CTI0_CTIINEN26 0x3110D088
	set data [memread32_phys $SOC600CTI0_CTIINEN26]
	puts [format "SOC600CTI0_CTIINEN26:		%08X" $data]

	set SOC600CTI0_CTIINEN27 0x3110D08C
	set data [memread32_phys $SOC600CTI0_CTIINEN27]
	puts [format "SOC600CTI0_CTIINEN27:		%08X" $data]

	set SOC600CTI0_CTIINEN28 0x3110D090
	set data [memread32_phys $SOC600CTI0_CTIINEN28]
	puts [format "SOC600CTI0_CTIINEN28:		%08X" $data]

	set SOC600CTI0_CTIINEN29 0x3110D094
	set data [memread32_phys $SOC600CTI0_CTIINEN29]
	puts [format "SOC600CTI0_CTIINEN29:		%08X" $data]

	set SOC600CTI0_CTIINEN30 0x3110D098
	set data [memread32_phys $SOC600CTI0_CTIINEN30]
	puts [format "SOC600CTI0_CTIINEN30:		%08X" $data]

	set SOC600CTI0_CTIINEN31 0x3110D09C
	set data [memread32_phys $SOC600CTI0_CTIINEN31]
	puts [format "SOC600CTI0_CTIINEN31:		%08X" $data]

	set SOC600CTI0_CTIOUTEN0 0x3110D0A0
	set data [memread32_phys $SOC600CTI0_CTIOUTEN0]
	puts [format "SOC600CTI0_CTIOUTEN0:		%08X" $data]

	set SOC600CTI0_CTIOUTEN1 0x3110D0A4
	set data [memread32_phys $SOC600CTI0_CTIOUTEN1]
	puts [format "SOC600CTI0_CTIOUTEN1:		%08X" $data]

	set SOC600CTI0_CTIOUTEN2 0x3110D0A8
	set data [memread32_phys $SOC600CTI0_CTIOUTEN2]
	puts [format "SOC600CTI0_CTIOUTEN2:		%08X" $data]

	set SOC600CTI0_CTIOUTEN3 0x3110D0AC
	set data [memread32_phys $SOC600CTI0_CTIOUTEN3]
	puts [format "SOC600CTI0_CTIOUTEN3:		%08X" $data]

	set SOC600CTI0_CTIOUTEN4 0x3110D0B0
	set data [memread32_phys $SOC600CTI0_CTIOUTEN4]
	puts [format "SOC600CTI0_CTIOUTEN4:		%08X" $data]

	set SOC600CTI0_CTIOUTEN5 0x3110D0B4
	set data [memread32_phys $SOC600CTI0_CTIOUTEN5]
	puts [format "SOC600CTI0_CTIOUTEN5:		%08X" $data]

	set SOC600CTI0_CTIOUTEN6 0x3110D0B8
	set data [memread32_phys $SOC600CTI0_CTIOUTEN6]
	puts [format "SOC600CTI0_CTIOUTEN6:		%08X" $data]

	set SOC600CTI0_CTIOUTEN7 0x3110D0BC
	set data [memread32_phys $SOC600CTI0_CTIOUTEN7]
	puts [format "SOC600CTI0_CTIOUTEN7:		%08X" $data]

	set SOC600CTI0_CTIOUTEN8 0x3110D0C0
	set data [memread32_phys $SOC600CTI0_CTIOUTEN8]
	puts [format "SOC600CTI0_CTIOUTEN8:		%08X" $data]

	set SOC600CTI0_CTIOUTEN9 0x3110D0C4
	set data [memread32_phys $SOC600CTI0_CTIOUTEN9]
	puts [format "SOC600CTI0_CTIOUTEN9:		%08X" $data]

	set SOC600CTI0_CTIOUTEN10 0x3110D0C8
	set data [memread32_phys $SOC600CTI0_CTIOUTEN10]
	puts [format "SOC600CTI0_CTIOUTEN10:		%08X" $data]

	set SOC600CTI0_CTIOUTEN11 0x3110D0CC
	set data [memread32_phys $SOC600CTI0_CTIOUTEN11]
	puts [format "SOC600CTI0_CTIOUTEN11:		%08X" $data]

	set SOC600CTI0_CTIOUTEN12 0x3110D0D0
	set data [memread32_phys $SOC600CTI0_CTIOUTEN12]
	puts [format "SOC600CTI0_CTIOUTEN12:		%08X" $data]

	set SOC600CTI0_CTIOUTEN13 0x3110D0D4
	set data [memread32_phys $SOC600CTI0_CTIOUTEN13]
	puts [format "SOC600CTI0_CTIOUTEN13:		%08X" $data]

	set SOC600CTI0_CTIOUTEN14 0x3110D0D8
	set data [memread32_phys $SOC600CTI0_CTIOUTEN14]
	puts [format "SOC600CTI0_CTIOUTEN14:		%08X" $data]

	set SOC600CTI0_CTIOUTEN15 0x3110D0DC
	set data [memread32_phys $SOC600CTI0_CTIOUTEN15]
	puts [format "SOC600CTI0_CTIOUTEN15:		%08X" $data]

	set SOC600CTI0_CTIOUTEN16 0x3110D0E0
	set data [memread32_phys $SOC600CTI0_CTIOUTEN16]
	puts [format "SOC600CTI0_CTIOUTEN16:		%08X" $data]

	set SOC600CTI0_CTIOUTEN17 0x3110D0E4
	set data [memread32_phys $SOC600CTI0_CTIOUTEN17]
	puts [format "SOC600CTI0_CTIOUTEN17:		%08X" $data]

	set SOC600CTI0_CTIOUTEN18 0x3110D0E8
	set data [memread32_phys $SOC600CTI0_CTIOUTEN18]
	puts [format "SOC600CTI0_CTIOUTEN18:		%08X" $data]

	set SOC600CTI0_CTIOUTEN19 0x3110D0EC
	set data [memread32_phys $SOC600CTI0_CTIOUTEN19]
	puts [format "SOC600CTI0_CTIOUTEN19:		%08X" $data]

	set SOC600CTI0_CTIOUTEN20 0x3110D0F0
	set data [memread32_phys $SOC600CTI0_CTIOUTEN20]
	puts [format "SOC600CTI0_CTIOUTEN20:		%08X" $data]

	set SOC600CTI0_CTIOUTEN21 0x3110D0F4
	set data [memread32_phys $SOC600CTI0_CTIOUTEN21]
	puts [format "SOC600CTI0_CTIOUTEN21:		%08X" $data]

	set SOC600CTI0_CTIOUTEN22 0x3110D0F8
	set data [memread32_phys $SOC600CTI0_CTIOUTEN22]
	puts [format "SOC600CTI0_CTIOUTEN22:		%08X" $data]

	set SOC600CTI0_CTIOUTEN23 0x3110D0FC
	set data [memread32_phys $SOC600CTI0_CTIOUTEN23]
	puts [format "SOC600CTI0_CTIOUTEN23:		%08X" $data]

	set SOC600CTI0_CTIOUTEN24 0x3110D100
	set data [memread32_phys $SOC600CTI0_CTIOUTEN24]
	puts [format "SOC600CTI0_CTIOUTEN24:		%08X" $data]

	set SOC600CTI0_CTIOUTEN25 0x3110D104
	set data [memread32_phys $SOC600CTI0_CTIOUTEN25]
	puts [format "SOC600CTI0_CTIOUTEN25:		%08X" $data]

	set SOC600CTI0_CTIOUTEN26 0x3110D108
	set data [memread32_phys $SOC600CTI0_CTIOUTEN26]
	puts [format "SOC600CTI0_CTIOUTEN26:		%08X" $data]

	set SOC600CTI0_CTIOUTEN27 0x3110D10C
	set data [memread32_phys $SOC600CTI0_CTIOUTEN27]
	puts [format "SOC600CTI0_CTIOUTEN27:		%08X" $data]

	set SOC600CTI0_CTIOUTEN28 0x3110D110
	set data [memread32_phys $SOC600CTI0_CTIOUTEN28]
	puts [format "SOC600CTI0_CTIOUTEN28:		%08X" $data]

	set SOC600CTI0_CTIOUTEN29 0x3110D114
	set data [memread32_phys $SOC600CTI0_CTIOUTEN29]
	puts [format "SOC600CTI0_CTIOUTEN29:		%08X" $data]

	set SOC600CTI0_CTIOUTEN30 0x3110D118
	set data [memread32_phys $SOC600CTI0_CTIOUTEN30]
	puts [format "SOC600CTI0_CTIOUTEN30:		%08X" $data]

	set SOC600CTI0_CTIOUTEN31 0x3110D11C
	set data [memread32_phys $SOC600CTI0_CTIOUTEN31]
	puts [format "SOC600CTI0_CTIOUTEN31:		%08X" $data]

	set SOC600CTI0_CTITRIGINSTATUS 0x3110D130
	set data [memread32_phys $SOC600CTI0_CTITRIGINSTATUS]
	puts [format "SOC600CTI0_CTITRIGINSTATUS:		%08X" $data]

	set SOC600CTI0_CTITRIGOUTSTATUS 0x3110D134
	set data [memread32_phys $SOC600CTI0_CTITRIGOUTSTATUS]
	puts [format "SOC600CTI0_CTITRIGOUTSTATUS:		%08X" $data]

	set SOC600CTI0_CTICHINSTATUS 0x3110D138
	set data [memread32_phys $SOC600CTI0_CTICHINSTATUS]
	puts [format "SOC600CTI0_CTICHINSTATUS:		%08X" $data]

	set SOC600CTI0_CTICHOUTSTATUS 0x3110D13C
	set data [memread32_phys $SOC600CTI0_CTICHOUTSTATUS]
	puts [format "SOC600CTI0_CTICHOUTSTATUS:		%08X" $data]

	set SOC600CTI0_CTIGATE 0x3110D140
	set data [memread32_phys $SOC600CTI0_CTIGATE]
	puts [format "SOC600CTI0_CTIGATE:		%08X" $data]

	set SOC600CTI0_ASICCTRL 0x3110D144
	set data [memread32_phys $SOC600CTI0_ASICCTRL]
	puts [format "SOC600CTI0_ASICCTRL:		%08X" $data]

	set SOC600CTI0_ITCHOUT 0x3110DEE4
	set data [memread32_phys $SOC600CTI0_ITCHOUT]
	puts [format "SOC600CTI0_ITCHOUT:		%08X" $data]

	set SOC600CTI0_ITTRIGOUT 0x3110DEE8
	set data [memread32_phys $SOC600CTI0_ITTRIGOUT]
	puts [format "SOC600CTI0_ITTRIGOUT:		%08X" $data]

	set SOC600CTI0_ITCHIN 0x3110DEF4
	set data [memread32_phys $SOC600CTI0_ITCHIN]
	puts [format "SOC600CTI0_ITCHIN:		%08X" $data]

	set SOC600CTI0_ITTRIGIN 0x3110DEF8
	set data [memread32_phys $SOC600CTI0_ITTRIGIN]
	puts [format "SOC600CTI0_ITTRIGIN:		%08X" $data]

	set SOC600CTI0_ITCTRL 0x3110DF00
	set data [memread32_phys $SOC600CTI0_ITCTRL]
	puts [format "SOC600CTI0_ITCTRL:		%08X" $data]

	set SOC600CTI0_CLAIMSET 0x3110DFA0
	set data [memread32_phys $SOC600CTI0_CLAIMSET]
	puts [format "SOC600CTI0_CLAIMSET:		%08X" $data]

	set SOC600CTI0_CLAIMCLR 0x3110DFA4
	set data [memread32_phys $SOC600CTI0_CLAIMCLR]
	puts [format "SOC600CTI0_CLAIMCLR:		%08X" $data]

	set SOC600CTI0_DEVAFF0 0x3110DFA8
	set data [memread32_phys $SOC600CTI0_DEVAFF0]
	puts [format "SOC600CTI0_DEVAFF0:		%08X" $data]

	set SOC600CTI0_DEVAFF1 0x3110DFAC
	set data [memread32_phys $SOC600CTI0_DEVAFF1]
	puts [format "SOC600CTI0_DEVAFF1:		%08X" $data]

	set SOC600CTI0_AUTHSTATUS 0x3110DFB8
	set data [memread32_phys $SOC600CTI0_AUTHSTATUS]
	puts [format "SOC600CTI0_AUTHSTATUS:		%08X" $data]

	set SOC600CTI0_DEVARCH 0x3110DFBC
	set data [memread32_phys $SOC600CTI0_DEVARCH]
	puts [format "SOC600CTI0_DEVARCH:		%08X" $data]

	set SOC600CTI0_DEVID 0x3110DFC8
	set data [memread32_phys $SOC600CTI0_DEVID]
	puts [format "SOC600CTI0_DEVID:		%08X" $data]

	set SOC600CTI0_DEVTYPE 0x3110DFCC
	set data [memread32_phys $SOC600CTI0_DEVTYPE]
	puts [format "SOC600CTI0_DEVTYPE:		%08X" $data]

	set SOC600CTI0_PIDR4 0x3110DFD0
	set data [memread32_phys $SOC600CTI0_PIDR4]
	puts [format "SOC600CTI0_PIDR4:		%08X" $data]

	set SOC600CTI0_PIDR5 0x3110DFD4
	set data [memread32_phys $SOC600CTI0_PIDR5]
	puts [format "SOC600CTI0_PIDR5:		%08X" $data]

	set SOC600CTI0_PIDR6 0x3110DFD8
	set data [memread32_phys $SOC600CTI0_PIDR6]
	puts [format "SOC600CTI0_PIDR6:		%08X" $data]

	set SOC600CTI0_PIDR7 0x3110DFDC
	set data [memread32_phys $SOC600CTI0_PIDR7]
	puts [format "SOC600CTI0_PIDR7:		%08X" $data]

	set SOC600CTI0_PIDR0 0x3110DFE0
	set data [memread32_phys $SOC600CTI0_PIDR0]
	puts [format "SOC600CTI0_PIDR0:		%08X" $data]

	set SOC600CTI0_PIDR1 0x3110DFE4
	set data [memread32_phys $SOC600CTI0_PIDR1]
	puts [format "SOC600CTI0_PIDR1:		%08X" $data]

	set SOC600CTI0_PIDR2 0x3110DFE8
	set data [memread32_phys $SOC600CTI0_PIDR2]
	puts [format "SOC600CTI0_PIDR2:		%08X" $data]

	set SOC600CTI0_PIDR3 0x3110DFEC
	set data [memread32_phys $SOC600CTI0_PIDR3]
	puts [format "SOC600CTI0_PIDR3:		%08X" $data]

	set SOC600CTI0_CIDR0 0x3110DFF0
	set data [memread32_phys $SOC600CTI0_CIDR0]
	puts [format "SOC600CTI0_CIDR0:		%08X" $data]

	set SOC600CTI0_CIDR1 0x3110DFF4
	set data [memread32_phys $SOC600CTI0_CIDR1]
	puts [format "SOC600CTI0_CIDR1:		%08X" $data]

	set SOC600CTI0_CIDR2 0x3110DFF8
	set data [memread32_phys $SOC600CTI0_CIDR2]
	puts [format "SOC600CTI0_CIDR2:		%08X" $data]

	set SOC600CTI0_CIDR3 0x3110DFFC
	set data [memread32_phys $SOC600CTI0_CIDR3]
	puts [format "SOC600CTI0_CIDR3:		%08X" $data]

}

proc show_A55_DSU0 {} {
	set A55_DSU0_ROMENTRY0 0x31110000
	set data [memread32_phys $A55_DSU0_ROMENTRY0]
	puts [format "A55_DSU0_ROMENTRY0:		%08X" $data]

	set A55_DSU0_ROMENTRY1 0x31110004
	set data [memread32_phys $A55_DSU0_ROMENTRY1]
	puts [format "A55_DSU0_ROMENTRY1:		%08X" $data]

	set A55_DSU0_ROMENTRY2 0x31110008
	set data [memread32_phys $A55_DSU0_ROMENTRY2]
	puts [format "A55_DSU0_ROMENTRY2:		%08X" $data]

	set A55_DSU0_ROMENTRY3 0x3111000C
	set data [memread32_phys $A55_DSU0_ROMENTRY3]
	puts [format "A55_DSU0_ROMENTRY3:		%08X" $data]

	set A55_DSU0_ROMENTRY4 0x31110010
	set data [memread32_phys $A55_DSU0_ROMENTRY4]
	puts [format "A55_DSU0_ROMENTRY4:		%08X" $data]

	set A55_DSU0_ROMENTRY5 0x31110014
	set data [memread32_phys $A55_DSU0_ROMENTRY5]
	puts [format "A55_DSU0_ROMENTRY5:		%08X" $data]

	set A55_DSU0_ROMENTRY6 0x31110018
	set data [memread32_phys $A55_DSU0_ROMENTRY6]
	puts [format "A55_DSU0_ROMENTRY6:		%08X" $data]

	set A55_DSU0_ROMENTRY7 0x3111001C
	set data [memread32_phys $A55_DSU0_ROMENTRY7]
	puts [format "A55_DSU0_ROMENTRY7:		%08X" $data]

	set A55_DSU0_ROMENTRY8 0x31110020
	set data [memread32_phys $A55_DSU0_ROMENTRY8]
	puts [format "A55_DSU0_ROMENTRY8:		%08X" $data]

	set A55_DSU0_ROMENTRY9 0x31110024
	set data [memread32_phys $A55_DSU0_ROMENTRY9]
	puts [format "A55_DSU0_ROMENTRY9:		%08X" $data]

	set A55_DSU0_ROMENTRY10 0x31110028
	set data [memread32_phys $A55_DSU0_ROMENTRY10]
	puts [format "A55_DSU0_ROMENTRY10:		%08X" $data]

	set A55_DSU0_ROMENTRY11 0x3111002C
	set data [memread32_phys $A55_DSU0_ROMENTRY11]
	puts [format "A55_DSU0_ROMENTRY11:		%08X" $data]

	set A55_DSU0_ROMENTRY12 0x31110030
	set data [memread32_phys $A55_DSU0_ROMENTRY12]
	puts [format "A55_DSU0_ROMENTRY12:		%08X" $data]

	set A55_DSU0_ROMENTRY13 0x31110034
	set data [memread32_phys $A55_DSU0_ROMENTRY13]
	puts [format "A55_DSU0_ROMENTRY13:		%08X" $data]

	set A55_DSU0_ROMENTRY14 0x31110038
	set data [memread32_phys $A55_DSU0_ROMENTRY14]
	puts [format "A55_DSU0_ROMENTRY14:		%08X" $data]

	set A55_DSU0_ROMENTRY15 0x3111003C
	set data [memread32_phys $A55_DSU0_ROMENTRY15]
	puts [format "A55_DSU0_ROMENTRY15:		%08X" $data]

	set A55_DSU0_ROMENTRY16 0x31110040
	set data [memread32_phys $A55_DSU0_ROMENTRY16]
	puts [format "A55_DSU0_ROMENTRY16:		%08X" $data]

	set A55_DSU0_ROMENTRY17 0x31110044
	set data [memread32_phys $A55_DSU0_ROMENTRY17]
	puts [format "A55_DSU0_ROMENTRY17:		%08X" $data]

	set A55_DSU0_ROMENTRY18 0x31110048
	set data [memread32_phys $A55_DSU0_ROMENTRY18]
	puts [format "A55_DSU0_ROMENTRY18:		%08X" $data]

	set A55_DSU0_ROMENTRY19 0x3111004C
	set data [memread32_phys $A55_DSU0_ROMENTRY19]
	puts [format "A55_DSU0_ROMENTRY19:		%08X" $data]

	set A55_DSU0_ROMENTRY20 0x31110050
	set data [memread32_phys $A55_DSU0_ROMENTRY20]
	puts [format "A55_DSU0_ROMENTRY20:		%08X" $data]

	set A55_DSU0_ROMENTRY21 0x31110054
	set data [memread32_phys $A55_DSU0_ROMENTRY21]
	puts [format "A55_DSU0_ROMENTRY21:		%08X" $data]

	set A55_DSU0_ROMENTRY22 0x31110058
	set data [memread32_phys $A55_DSU0_ROMENTRY22]
	puts [format "A55_DSU0_ROMENTRY22:		%08X" $data]

	set A55_DSU0_ROMENTRY23 0x3111005C
	set data [memread32_phys $A55_DSU0_ROMENTRY23]
	puts [format "A55_DSU0_ROMENTRY23:		%08X" $data]

	set A55_DSU0_ROMENTRY24 0x31110060
	set data [memread32_phys $A55_DSU0_ROMENTRY24]
	puts [format "A55_DSU0_ROMENTRY24:		%08X" $data]

	set A55_DSU0_ROMENTRY25 0x31110064
	set data [memread32_phys $A55_DSU0_ROMENTRY25]
	puts [format "A55_DSU0_ROMENTRY25:		%08X" $data]

	set A55_DSU0_ROMENTRY26 0x31110068
	set data [memread32_phys $A55_DSU0_ROMENTRY26]
	puts [format "A55_DSU0_ROMENTRY26:		%08X" $data]

	set A55_DSU0_ROMENTRY27 0x3111006C
	set data [memread32_phys $A55_DSU0_ROMENTRY27]
	puts [format "A55_DSU0_ROMENTRY27:		%08X" $data]

	set A55_DSU0_ROMENTRY28 0x31110070
	set data [memread32_phys $A55_DSU0_ROMENTRY28]
	puts [format "A55_DSU0_ROMENTRY28:		%08X" $data]

	set A55_DSU0_ROMENTRY29 0x31110074
	set data [memread32_phys $A55_DSU0_ROMENTRY29]
	puts [format "A55_DSU0_ROMENTRY29:		%08X" $data]

	set A55_DSU0_ROMENTRY30 0x31110078
	set data [memread32_phys $A55_DSU0_ROMENTRY30]
	puts [format "A55_DSU0_ROMENTRY30:		%08X" $data]

	set A55_DSU0_ROMENTRY31 0x3111007C
	set data [memread32_phys $A55_DSU0_ROMENTRY31]
	puts [format "A55_DSU0_ROMENTRY31:		%08X" $data]

	set A55_DSU0_ROMENTRY32 0x31110080
	set data [memread32_phys $A55_DSU0_ROMENTRY32]
	puts [format "A55_DSU0_ROMENTRY32:		%08X" $data]

	set A55_DSU0_ROMENTRY33 0x31110084
	set data [memread32_phys $A55_DSU0_ROMENTRY33]
	puts [format "A55_DSU0_ROMENTRY33:		%08X" $data]

	set A55_DSU0_ROMENTRY34 0x31110088
	set data [memread32_phys $A55_DSU0_ROMENTRY34]
	puts [format "A55_DSU0_ROMENTRY34:		%08X" $data]

	set A55_DSU0_ROMENTRY35 0x3111008C
	set data [memread32_phys $A55_DSU0_ROMENTRY35]
	puts [format "A55_DSU0_ROMENTRY35:		%08X" $data]

	set A55_DSU0_ROMENTRY36 0x31110090
	set data [memread32_phys $A55_DSU0_ROMENTRY36]
	puts [format "A55_DSU0_ROMENTRY36:		%08X" $data]

	set A55_DSU0_ROMENTRY37 0x31110094
	set data [memread32_phys $A55_DSU0_ROMENTRY37]
	puts [format "A55_DSU0_ROMENTRY37:		%08X" $data]

	set A55_DSU0_ROMENTRY38 0x31110098
	set data [memread32_phys $A55_DSU0_ROMENTRY38]
	puts [format "A55_DSU0_ROMENTRY38:		%08X" $data]

	set A55_DSU0_ROMENTRY39 0x3111009C
	set data [memread32_phys $A55_DSU0_ROMENTRY39]
	puts [format "A55_DSU0_ROMENTRY39:		%08X" $data]

	set A55_DSU0_ROMENTRY40 0x311100A0
	set data [memread32_phys $A55_DSU0_ROMENTRY40]
	puts [format "A55_DSU0_ROMENTRY40:		%08X" $data]

	set A55_DSU0_ROMENTRY41 0x311100A4
	set data [memread32_phys $A55_DSU0_ROMENTRY41]
	puts [format "A55_DSU0_ROMENTRY41:		%08X" $data]

	set A55_DSU0_ROMENTRY42 0x311100A8
	set data [memread32_phys $A55_DSU0_ROMENTRY42]
	puts [format "A55_DSU0_ROMENTRY42:		%08X" $data]

	set A55_DSU0_ROMENTRY43 0x311100AC
	set data [memread32_phys $A55_DSU0_ROMENTRY43]
	puts [format "A55_DSU0_ROMENTRY43:		%08X" $data]

	set A55_DSU0_ROMENTRY44 0x311100B0
	set data [memread32_phys $A55_DSU0_ROMENTRY44]
	puts [format "A55_DSU0_ROMENTRY44:		%08X" $data]

	set A55_DSU0_ROMENTRY45 0x311100B4
	set data [memread32_phys $A55_DSU0_ROMENTRY45]
	puts [format "A55_DSU0_ROMENTRY45:		%08X" $data]

	set A55_DSU0_ROMENTRY46 0x311100B8
	set data [memread32_phys $A55_DSU0_ROMENTRY46]
	puts [format "A55_DSU0_ROMENTRY46:		%08X" $data]

	set A55_DSU0_ROMENTRY47 0x311100BC
	set data [memread32_phys $A55_DSU0_ROMENTRY47]
	puts [format "A55_DSU0_ROMENTRY47:		%08X" $data]

	set A55_DSU0_ROMENTRY48 0x311100C0
	set data [memread32_phys $A55_DSU0_ROMENTRY48]
	puts [format "A55_DSU0_ROMENTRY48:		%08X" $data]

	set A55_DSU0_ROMENTRY49 0x311100C4
	set data [memread32_phys $A55_DSU0_ROMENTRY49]
	puts [format "A55_DSU0_ROMENTRY49:		%08X" $data]

	set A55_DSU0_ROMENTRY50 0x311100C8
	set data [memread32_phys $A55_DSU0_ROMENTRY50]
	puts [format "A55_DSU0_ROMENTRY50:		%08X" $data]

	set A55_DSU0_ROMENTRY51 0x311100CC
	set data [memread32_phys $A55_DSU0_ROMENTRY51]
	puts [format "A55_DSU0_ROMENTRY51:		%08X" $data]

	set A55_DSU0_ROMENTRY52 0x311100D0
	set data [memread32_phys $A55_DSU0_ROMENTRY52]
	puts [format "A55_DSU0_ROMENTRY52:		%08X" $data]

	set A55_DSU0_ROMENTRY53 0x311100D4
	set data [memread32_phys $A55_DSU0_ROMENTRY53]
	puts [format "A55_DSU0_ROMENTRY53:		%08X" $data]

	set A55_DSU0_ROMENTRY54 0x311100D8
	set data [memread32_phys $A55_DSU0_ROMENTRY54]
	puts [format "A55_DSU0_ROMENTRY54:		%08X" $data]

	set A55_DSU0_ROMENTRY55 0x311100DC
	set data [memread32_phys $A55_DSU0_ROMENTRY55]
	puts [format "A55_DSU0_ROMENTRY55:		%08X" $data]

	set A55_DSU0_ROMENTRY56 0x311100E0
	set data [memread32_phys $A55_DSU0_ROMENTRY56]
	puts [format "A55_DSU0_ROMENTRY56:		%08X" $data]

	set A55_DSU0_ROMENTRY57 0x311100E4
	set data [memread32_phys $A55_DSU0_ROMENTRY57]
	puts [format "A55_DSU0_ROMENTRY57:		%08X" $data]

	set A55_DSU0_ROMENTRY58 0x311100E8
	set data [memread32_phys $A55_DSU0_ROMENTRY58]
	puts [format "A55_DSU0_ROMENTRY58:		%08X" $data]

	set A55_DSU0_ROMENTRY59 0x311100EC
	set data [memread32_phys $A55_DSU0_ROMENTRY59]
	puts [format "A55_DSU0_ROMENTRY59:		%08X" $data]

	set A55_DSU0_ROMENTRY60 0x311100F0
	set data [memread32_phys $A55_DSU0_ROMENTRY60]
	puts [format "A55_DSU0_ROMENTRY60:		%08X" $data]

	set A55_DSU0_ROMENTRY61 0x311100F4
	set data [memread32_phys $A55_DSU0_ROMENTRY61]
	puts [format "A55_DSU0_ROMENTRY61:		%08X" $data]

	set A55_DSU0_ROMENTRY62 0x311100F8
	set data [memread32_phys $A55_DSU0_ROMENTRY62]
	puts [format "A55_DSU0_ROMENTRY62:		%08X" $data]

	set A55_DSU0_ROMENTRY63 0x311100FC
	set data [memread32_phys $A55_DSU0_ROMENTRY63]
	puts [format "A55_DSU0_ROMENTRY63:		%08X" $data]

	set A55_DSU0_ROMENTRY64 0x31110100
	set data [memread32_phys $A55_DSU0_ROMENTRY64]
	puts [format "A55_DSU0_ROMENTRY64:		%08X" $data]

	set A55_DSU0_ROMENTRY65 0x31110104
	set data [memread32_phys $A55_DSU0_ROMENTRY65]
	puts [format "A55_DSU0_ROMENTRY65:		%08X" $data]

	set A55_DSU0_ROMENTRY66 0x31110108
	set data [memread32_phys $A55_DSU0_ROMENTRY66]
	puts [format "A55_DSU0_ROMENTRY66:		%08X" $data]

	set A55_DSU0_ROMENTRY67 0x3111010C
	set data [memread32_phys $A55_DSU0_ROMENTRY67]
	puts [format "A55_DSU0_ROMENTRY67:		%08X" $data]

	set A55_DSU0_ROMENTRY68 0x31110110
	set data [memread32_phys $A55_DSU0_ROMENTRY68]
	puts [format "A55_DSU0_ROMENTRY68:		%08X" $data]

	set A55_DSU0_ROMENTRY69 0x31110114
	set data [memread32_phys $A55_DSU0_ROMENTRY69]
	puts [format "A55_DSU0_ROMENTRY69:		%08X" $data]

	set A55_DSU0_ROMENTRY70 0x31110118
	set data [memread32_phys $A55_DSU0_ROMENTRY70]
	puts [format "A55_DSU0_ROMENTRY70:		%08X" $data]

	set A55_DSU0_ROMENTRY71 0x3111011C
	set data [memread32_phys $A55_DSU0_ROMENTRY71]
	puts [format "A55_DSU0_ROMENTRY71:		%08X" $data]

	set A55_DSU0_ROMENTRY72 0x31110120
	set data [memread32_phys $A55_DSU0_ROMENTRY72]
	puts [format "A55_DSU0_ROMENTRY72:		%08X" $data]

	set A55_DSU0_ROMENTRY73 0x31110124
	set data [memread32_phys $A55_DSU0_ROMENTRY73]
	puts [format "A55_DSU0_ROMENTRY73:		%08X" $data]

	set A55_DSU0_ROMENTRY74 0x31110128
	set data [memread32_phys $A55_DSU0_ROMENTRY74]
	puts [format "A55_DSU0_ROMENTRY74:		%08X" $data]

	set A55_DSU0_ROMENTRY75 0x3111012C
	set data [memread32_phys $A55_DSU0_ROMENTRY75]
	puts [format "A55_DSU0_ROMENTRY75:		%08X" $data]

	set A55_DSU0_ROMENTRY76 0x31110130
	set data [memread32_phys $A55_DSU0_ROMENTRY76]
	puts [format "A55_DSU0_ROMENTRY76:		%08X" $data]

	set A55_DSU0_ROMENTRY77 0x31110134
	set data [memread32_phys $A55_DSU0_ROMENTRY77]
	puts [format "A55_DSU0_ROMENTRY77:		%08X" $data]

	set A55_DSU0_ROMENTRY78 0x31110138
	set data [memread32_phys $A55_DSU0_ROMENTRY78]
	puts [format "A55_DSU0_ROMENTRY78:		%08X" $data]

	set A55_DSU0_ROMENTRY79 0x3111013C
	set data [memread32_phys $A55_DSU0_ROMENTRY79]
	puts [format "A55_DSU0_ROMENTRY79:		%08X" $data]

	set A55_DSU0_ROMENTRY80 0x31110140
	set data [memread32_phys $A55_DSU0_ROMENTRY80]
	puts [format "A55_DSU0_ROMENTRY80:		%08X" $data]

	set A55_DSU0_ROMENTRY81 0x31110144
	set data [memread32_phys $A55_DSU0_ROMENTRY81]
	puts [format "A55_DSU0_ROMENTRY81:		%08X" $data]

	set A55_DSU0_DBGPCR0 0x31110A00
	set data [memread32_phys $A55_DSU0_DBGPCR0]
	puts [format "A55_DSU0_DBGPCR0:		%08X" $data]

	set A55_DSU0_DBGPCR1 0x31110A04
	set data [memread32_phys $A55_DSU0_DBGPCR1]
	puts [format "A55_DSU0_DBGPCR1:		%08X" $data]

	set A55_DSU0_DBGPCR2 0x31110A08
	set data [memread32_phys $A55_DSU0_DBGPCR2]
	puts [format "A55_DSU0_DBGPCR2:		%08X" $data]

	set A55_DSU0_DBGPCR3 0x31110A0C
	set data [memread32_phys $A55_DSU0_DBGPCR3]
	puts [format "A55_DSU0_DBGPCR3:		%08X" $data]

	set A55_DSU0_DBGPCR4 0x31110A10
	set data [memread32_phys $A55_DSU0_DBGPCR4]
	puts [format "A55_DSU0_DBGPCR4:		%08X" $data]

	set A55_DSU0_DBGPCR5 0x31110A14
	set data [memread32_phys $A55_DSU0_DBGPCR5]
	puts [format "A55_DSU0_DBGPCR5:		%08X" $data]

	set A55_DSU0_DBGPCR6 0x31110A18
	set data [memread32_phys $A55_DSU0_DBGPCR6]
	puts [format "A55_DSU0_DBGPCR6:		%08X" $data]

	set A55_DSU0_DBGPCR7 0x31110A1C
	set data [memread32_phys $A55_DSU0_DBGPCR7]
	puts [format "A55_DSU0_DBGPCR7:		%08X" $data]

	set A55_DSU0_DBGPCR8 0x31110A20
	set data [memread32_phys $A55_DSU0_DBGPCR8]
	puts [format "A55_DSU0_DBGPCR8:		%08X" $data]

	set A55_DSU0_DBGPSR0 0x31110A80
	set data [memread32_phys $A55_DSU0_DBGPSR0]
	puts [format "A55_DSU0_DBGPSR0:		%08X" $data]

	set A55_DSU0_DBGPSR1 0x31110A84
	set data [memread32_phys $A55_DSU0_DBGPSR1]
	puts [format "A55_DSU0_DBGPSR1:		%08X" $data]

	set A55_DSU0_DBGPSR2 0x31110A88
	set data [memread32_phys $A55_DSU0_DBGPSR2]
	puts [format "A55_DSU0_DBGPSR2:		%08X" $data]

	set A55_DSU0_DBGPSR3 0x31110A8C
	set data [memread32_phys $A55_DSU0_DBGPSR3]
	puts [format "A55_DSU0_DBGPSR3:		%08X" $data]

	set A55_DSU0_DBGPSR4 0x31110A90
	set data [memread32_phys $A55_DSU0_DBGPSR4]
	puts [format "A55_DSU0_DBGPSR4:		%08X" $data]

	set A55_DSU0_DBGPSR5 0x31110A94
	set data [memread32_phys $A55_DSU0_DBGPSR5]
	puts [format "A55_DSU0_DBGPSR5:		%08X" $data]

	set A55_DSU0_DBGPSR6 0x31110A98
	set data [memread32_phys $A55_DSU0_DBGPSR6]
	puts [format "A55_DSU0_DBGPSR6:		%08X" $data]

	set A55_DSU0_DBGPSR7 0x31110A9C
	set data [memread32_phys $A55_DSU0_DBGPSR7]
	puts [format "A55_DSU0_DBGPSR7:		%08X" $data]

	set A55_DSU0_DBGPSR8 0x31110AA0
	set data [memread32_phys $A55_DSU0_DBGPSR8]
	puts [format "A55_DSU0_DBGPSR8:		%08X" $data]

	set A55_DSU0_PRIDR0 0x31110C00
	set data [memread32_phys $A55_DSU0_PRIDR0]
	puts [format "A55_DSU0_PRIDR0:		%08X" $data]

	set A55_DSU0_AUTHSTATUS 0x31110FB8
	set data [memread32_phys $A55_DSU0_AUTHSTATUS]
	puts [format "A55_DSU0_AUTHSTATUS:		%08X" $data]

	set A55_DSU0_DEVARCH 0x31110FBC
	set data [memread32_phys $A55_DSU0_DEVARCH]
	puts [format "A55_DSU0_DEVARCH:		%08X" $data]

	set A55_DSU0_DEVID 0x31110FC8
	set data [memread32_phys $A55_DSU0_DEVID]
	puts [format "A55_DSU0_DEVID:		%08X" $data]

	set A55_DSU0_DEVTYPE 0x31110FCC
	set data [memread32_phys $A55_DSU0_DEVTYPE]
	puts [format "A55_DSU0_DEVTYPE:		%08X" $data]

	set A55_DSU0_PIDR4 0x31110FD0
	set data [memread32_phys $A55_DSU0_PIDR4]
	puts [format "A55_DSU0_PIDR4:		%08X" $data]

	set A55_DSU0_PIDR5 0x31110FD4
	set data [memread32_phys $A55_DSU0_PIDR5]
	puts [format "A55_DSU0_PIDR5:		%08X" $data]

	set A55_DSU0_PIDR6 0x31110FD8
	set data [memread32_phys $A55_DSU0_PIDR6]
	puts [format "A55_DSU0_PIDR6:		%08X" $data]

	set A55_DSU0_PIDR7 0x31110FDC
	set data [memread32_phys $A55_DSU0_PIDR7]
	puts [format "A55_DSU0_PIDR7:		%08X" $data]

	set A55_DSU0_PIDR0 0x31110FE0
	set data [memread32_phys $A55_DSU0_PIDR0]
	puts [format "A55_DSU0_PIDR0:		%08X" $data]

	set A55_DSU0_PIDR1 0x31110FE4
	set data [memread32_phys $A55_DSU0_PIDR1]
	puts [format "A55_DSU0_PIDR1:		%08X" $data]

	set A55_DSU0_PIDR2 0x31110FE8
	set data [memread32_phys $A55_DSU0_PIDR2]
	puts [format "A55_DSU0_PIDR2:		%08X" $data]

	set A55_DSU0_PIDR3 0x31110FEC
	set data [memread32_phys $A55_DSU0_PIDR3]
	puts [format "A55_DSU0_PIDR3:		%08X" $data]

	set A55_DSU0_CIDR0 0x31110FF0
	set data [memread32_phys $A55_DSU0_CIDR0]
	puts [format "A55_DSU0_CIDR0:		%08X" $data]

	set A55_DSU0_CIDR1 0x31110FF4
	set data [memread32_phys $A55_DSU0_CIDR1]
	puts [format "A55_DSU0_CIDR1:		%08X" $data]

	set A55_DSU0_CIDR2 0x31110FF8
	set data [memread32_phys $A55_DSU0_CIDR2]
	puts [format "A55_DSU0_CIDR2:		%08X" $data]

	set A55_DSU0_CIDR3 0x31110FFC
	set data [memread32_phys $A55_DSU0_CIDR3]
	puts [format "A55_DSU0_CIDR3:		%08X" $data]

	set A55_DSU0_EDECR 0x31114024
	set data [memread32_phys $A55_DSU0_EDECR]
	puts [format "A55_DSU0_EDECR:		%08X" $data]

	set A55_DSU0_MIDR_EL1 0x31114D00
	set data [memread32_phys $A55_DSU0_MIDR_EL1]
	puts [format "A55_DSU0_MIDR_EL1:		%08X" $data]

	set A55_DSU0_EDPFR_31_0 0x31114D20
	set data [memread32_phys $A55_DSU0_EDPFR_31_0]
	puts [format "A55_DSU0_EDPFR_31_0:		%08X" $data]

	set A55_DSU0_EDPFR_63_32 0x31114D24
	set data [memread32_phys $A55_DSU0_EDPFR_63_32]
	puts [format "A55_DSU0_EDPFR_63_32:		%08X" $data]

	set A55_DSU0_EDDFR_31_0 0x31114D28
	set data [memread32_phys $A55_DSU0_EDDFR_31_0]
	puts [format "A55_DSU0_EDDFR_31_0:		%08X" $data]

	set A55_DSU0_EDDFR_63_32 0x31114D2C
	set data [memread32_phys $A55_DSU0_EDDFR_63_32]
	puts [format "A55_DSU0_EDDFR_63_32:		%08X" $data]

	set A55_DSU0_EDDEVAFF0 0x31114FA8
	set data [memread32_phys $A55_DSU0_EDDEVAFF0]
	puts [format "A55_DSU0_EDDEVAFF0:		%08X" $data]

	set A55_DSU0_EDDEVAFF1 0x31114FAC
	set data [memread32_phys $A55_DSU0_EDDEVAFF1]
	puts [format "A55_DSU0_EDDEVAFF1:		%08X" $data]

	set A55_DSU0_EDLAR 0x31114FB0
	set data [memread32_phys $A55_DSU0_EDLAR]
	puts [format "A55_DSU0_EDLAR:		%08X" $data]

	set A55_DSU0_EDLSR 0x31114FB4
	set data [memread32_phys $A55_DSU0_EDLSR]
	puts [format "A55_DSU0_EDLSR:		%08X" $data]

	set A55_DSU0_DBGAUTHSTATUS_EL1 0x31114FB8
	set data [memread32_phys $A55_DSU0_DBGAUTHSTATUS_EL1]
	puts [format "A55_DSU0_DBGAUTHSTATUS_EL1:		%08X" $data]

	set A55_DSU0_EDDEVARCH 0x31114FBC
	set data [memread32_phys $A55_DSU0_EDDEVARCH]
	puts [format "A55_DSU0_EDDEVARCH:		%08X" $data]

	set A55_DSU0_EDDEVID2 0x31114FC0
	set data [memread32_phys $A55_DSU0_EDDEVID2]
	puts [format "A55_DSU0_EDDEVID2:		%08X" $data]

	set A55_DSU0_EDDEVID1 0x31114FC4
	set data [memread32_phys $A55_DSU0_EDDEVID1]
	puts [format "A55_DSU0_EDDEVID1:		%08X" $data]

	set A55_DSU0_EDDEVID 0x31114FC8
	set data [memread32_phys $A55_DSU0_EDDEVID]
	puts [format "A55_DSU0_EDDEVID:		%08X" $data]

	set A55_DSU0_EDDEVTYPE 0x31114FCC
	set data [memread32_phys $A55_DSU0_EDDEVTYPE]
	puts [format "A55_DSU0_EDDEVTYPE:		%08X" $data]

	set A55_DSU0_EDPIDR4 0x31114FD0
	set data [memread32_phys $A55_DSU0_EDPIDR4]
	puts [format "A55_DSU0_EDPIDR4:		%08X" $data]

	set A55_DSU0_EDPIDR0 0x31114FE0
	set data [memread32_phys $A55_DSU0_EDPIDR0]
	puts [format "A55_DSU0_EDPIDR0:		%08X" $data]

	set A55_DSU0_EDPIDR1 0x31114FE4
	set data [memread32_phys $A55_DSU0_EDPIDR1]
	puts [format "A55_DSU0_EDPIDR1:		%08X" $data]

	set A55_DSU0_EDPIDR2 0x31114FE8
	set data [memread32_phys $A55_DSU0_EDPIDR2]
	puts [format "A55_DSU0_EDPIDR2:		%08X" $data]

	set A55_DSU0_EDPIDR3 0x31114FEC
	set data [memread32_phys $A55_DSU0_EDPIDR3]
	puts [format "A55_DSU0_EDPIDR3:		%08X" $data]

	set A55_DSU0_EDCIDR0 0x31114FF0
	set data [memread32_phys $A55_DSU0_EDCIDR0]
	puts [format "A55_DSU0_EDCIDR0:		%08X" $data]

	set A55_DSU0_EDCIDR1 0x31114FF4
	set data [memread32_phys $A55_DSU0_EDCIDR1]
	puts [format "A55_DSU0_EDCIDR1:		%08X" $data]

	set A55_DSU0_EDCIDR2 0x31114FF8
	set data [memread32_phys $A55_DSU0_EDCIDR2]
	puts [format "A55_DSU0_EDCIDR2:		%08X" $data]

	set A55_DSU0_EDCIDR3 0x31114FFC
	set data [memread32_phys $A55_DSU0_EDCIDR3]
	puts [format "A55_DSU0_EDCIDR3:		%08X" $data]

	set A55_DSU0_PMDEVAFF0 0x3111CFA8
	set data [memread32_phys $A55_DSU0_PMDEVAFF0]
	puts [format "A55_DSU0_PMDEVAFF0:		%08X" $data]

	set A55_DSU0_PMDEVAFF1 0x3111CFAC
	set data [memread32_phys $A55_DSU0_PMDEVAFF1]
	puts [format "A55_DSU0_PMDEVAFF1:		%08X" $data]

	set A55_DSU0_PMLAR 0x3111CFB0
	set data [memread32_phys $A55_DSU0_PMLAR]
	puts [format "A55_DSU0_PMLAR:		%08X" $data]

	set A55_DSU0_PMLSR 0x3111CFB4
	set data [memread32_phys $A55_DSU0_PMLSR]
	puts [format "A55_DSU0_PMLSR:		%08X" $data]

	set A55_DSU0_PMAUTHSTATUS 0x3111CFB8
	set data [memread32_phys $A55_DSU0_PMAUTHSTATUS]
	puts [format "A55_DSU0_PMAUTHSTATUS:		%08X" $data]

	set A55_DSU0_PMDEVARCH 0x3111CFBC
	set data [memread32_phys $A55_DSU0_PMDEVARCH]
	puts [format "A55_DSU0_PMDEVARCH:		%08X" $data]

	set A55_DSU0_PMDEVTYPE 0x3111CFCC
	set data [memread32_phys $A55_DSU0_PMDEVTYPE]
	puts [format "A55_DSU0_PMDEVTYPE:		%08X" $data]

	set A55_DSU0_PMPIDR4 0x3111CFD0
	set data [memread32_phys $A55_DSU0_PMPIDR4]
	puts [format "A55_DSU0_PMPIDR4:		%08X" $data]

	set A55_DSU0_PMPIDR0 0x3111CFE0
	set data [memread32_phys $A55_DSU0_PMPIDR0]
	puts [format "A55_DSU0_PMPIDR0:		%08X" $data]

	set A55_DSU0_PMPIDR1 0x3111CFE4
	set data [memread32_phys $A55_DSU0_PMPIDR1]
	puts [format "A55_DSU0_PMPIDR1:		%08X" $data]

	set A55_DSU0_PMPIDR2 0x3111CFE8
	set data [memread32_phys $A55_DSU0_PMPIDR2]
	puts [format "A55_DSU0_PMPIDR2:		%08X" $data]

	set A55_DSU0_PMPIDR3 0x3111CFEC
	set data [memread32_phys $A55_DSU0_PMPIDR3]
	puts [format "A55_DSU0_PMPIDR3:		%08X" $data]

	set A55_DSU0_PMCIDR0 0x3111CFF0
	set data [memread32_phys $A55_DSU0_PMCIDR0]
	puts [format "A55_DSU0_PMCIDR0:		%08X" $data]

	set A55_DSU0_PMCIDR1 0x3111CFF4
	set data [memread32_phys $A55_DSU0_PMCIDR1]
	puts [format "A55_DSU0_PMCIDR1:		%08X" $data]

	set A55_DSU0_PMCIDR2 0x3111CFF8
	set data [memread32_phys $A55_DSU0_PMCIDR2]
	puts [format "A55_DSU0_PMCIDR2:		%08X" $data]

	set A55_DSU0_PMCIDR3 0x3111CFFC
	set data [memread32_phys $A55_DSU0_PMCIDR3]
	puts [format "A55_DSU0_PMCIDR3:		%08X" $data]

	set A55_DSU0_CTICONTROL 0x31124000
	set data [memread32_phys $A55_DSU0_CTICONTROL]
	puts [format "A55_DSU0_CTICONTROL:		%08X" $data]

	set A55_DSU0_CTIINTACK 0x31124010
	set data [memread32_phys $A55_DSU0_CTIINTACK]
	puts [format "A55_DSU0_CTIINTACK:		%08X" $data]

	set A55_DSU0_CTIAPPSET 0x31124014
	set data [memread32_phys $A55_DSU0_CTIAPPSET]
	puts [format "A55_DSU0_CTIAPPSET:		%08X" $data]

	set A55_DSU0_CTIAPPCLEAR 0x31124018
	set data [memread32_phys $A55_DSU0_CTIAPPCLEAR]
	puts [format "A55_DSU0_CTIAPPCLEAR:		%08X" $data]

	set A55_DSU0_CTIAPPPULSE 0x3112401C
	set data [memread32_phys $A55_DSU0_CTIAPPPULSE]
	puts [format "A55_DSU0_CTIAPPPULSE:		%08X" $data]

	set A55_DSU0_CTIINEN0 0x31124020
	set data [memread32_phys $A55_DSU0_CTIINEN0]
	puts [format "A55_DSU0_CTIINEN0:		%08X" $data]

	set A55_DSU0_CTIINEN1 0x31124024
	set data [memread32_phys $A55_DSU0_CTIINEN1]
	puts [format "A55_DSU0_CTIINEN1:		%08X" $data]

	set A55_DSU0_CTIINEN2 0x31124028
	set data [memread32_phys $A55_DSU0_CTIINEN2]
	puts [format "A55_DSU0_CTIINEN2:		%08X" $data]

	set A55_DSU0_CTIINEN3 0x3112402C
	set data [memread32_phys $A55_DSU0_CTIINEN3]
	puts [format "A55_DSU0_CTIINEN3:		%08X" $data]

	set A55_DSU0_CTIINEN4 0x31124030
	set data [memread32_phys $A55_DSU0_CTIINEN4]
	puts [format "A55_DSU0_CTIINEN4:		%08X" $data]

	set A55_DSU0_CTIINEN5 0x31124034
	set data [memread32_phys $A55_DSU0_CTIINEN5]
	puts [format "A55_DSU0_CTIINEN5:		%08X" $data]

	set A55_DSU0_CTIINEN6 0x31124038
	set data [memread32_phys $A55_DSU0_CTIINEN6]
	puts [format "A55_DSU0_CTIINEN6:		%08X" $data]

	set A55_DSU0_CTIINEN7 0x3112403C
	set data [memread32_phys $A55_DSU0_CTIINEN7]
	puts [format "A55_DSU0_CTIINEN7:		%08X" $data]

	set A55_DSU0_CTIOUTEN0 0x311240A0
	set data [memread32_phys $A55_DSU0_CTIOUTEN0]
	puts [format "A55_DSU0_CTIOUTEN0:		%08X" $data]

	set A55_DSU0_CTIOUTEN1 0x311240A4
	set data [memread32_phys $A55_DSU0_CTIOUTEN1]
	puts [format "A55_DSU0_CTIOUTEN1:		%08X" $data]

	set A55_DSU0_CTIOUTEN2 0x311240A8
	set data [memread32_phys $A55_DSU0_CTIOUTEN2]
	puts [format "A55_DSU0_CTIOUTEN2:		%08X" $data]

	set A55_DSU0_CTIOUTEN3 0x311240AC
	set data [memread32_phys $A55_DSU0_CTIOUTEN3]
	puts [format "A55_DSU0_CTIOUTEN3:		%08X" $data]

	set A55_DSU0_CTIOUTEN4 0x311240B0
	set data [memread32_phys $A55_DSU0_CTIOUTEN4]
	puts [format "A55_DSU0_CTIOUTEN4:		%08X" $data]

	set A55_DSU0_CTIOUTEN5 0x311240B4
	set data [memread32_phys $A55_DSU0_CTIOUTEN5]
	puts [format "A55_DSU0_CTIOUTEN5:		%08X" $data]

	set A55_DSU0_CTIOUTEN6 0x311240B8
	set data [memread32_phys $A55_DSU0_CTIOUTEN6]
	puts [format "A55_DSU0_CTIOUTEN6:		%08X" $data]

	set A55_DSU0_CTIOUTEN7 0x311240BC
	set data [memread32_phys $A55_DSU0_CTIOUTEN7]
	puts [format "A55_DSU0_CTIOUTEN7:		%08X" $data]

	set A55_DSU0_CTITRIGINSTATUS 0x31124130
	set data [memread32_phys $A55_DSU0_CTITRIGINSTATUS]
	puts [format "A55_DSU0_CTITRIGINSTATUS:		%08X" $data]

	set A55_DSU0_CTITRIGOUTSTATUS 0x31124134
	set data [memread32_phys $A55_DSU0_CTITRIGOUTSTATUS]
	puts [format "A55_DSU0_CTITRIGOUTSTATUS:		%08X" $data]

	set A55_DSU0_CTICHINSTATUS 0x31124138
	set data [memread32_phys $A55_DSU0_CTICHINSTATUS]
	puts [format "A55_DSU0_CTICHINSTATUS:		%08X" $data]

	set A55_DSU0_CTICHOUTSTATUS 0x3112413C
	set data [memread32_phys $A55_DSU0_CTICHOUTSTATUS]
	puts [format "A55_DSU0_CTICHOUTSTATUS:		%08X" $data]

	set A55_DSU0_CTIGATE 0x31124140
	set data [memread32_phys $A55_DSU0_CTIGATE]
	puts [format "A55_DSU0_CTIGATE:		%08X" $data]

	set A55_DSU0_ASICCTL 0x31124144
	set data [memread32_phys $A55_DSU0_ASICCTL]
	puts [format "A55_DSU0_ASICCTL:		%08X" $data]

	set A55_DSU0_CTIITCTRL 0x31124F00
	set data [memread32_phys $A55_DSU0_CTIITCTRL]
	puts [format "A55_DSU0_CTIITCTRL:		%08X" $data]

	set A55_DSU0_CTICLAIMSET 0x31124FA0
	set data [memread32_phys $A55_DSU0_CTICLAIMSET]
	puts [format "A55_DSU0_CTICLAIMSET:		%08X" $data]

	set A55_DSU0_CTICLAIMCLR 0x31124FA4
	set data [memread32_phys $A55_DSU0_CTICLAIMCLR]
	puts [format "A55_DSU0_CTICLAIMCLR:		%08X" $data]

	set A55_DSU0_CTIDEVAFF0 0x31124FA8
	set data [memread32_phys $A55_DSU0_CTIDEVAFF0]
	puts [format "A55_DSU0_CTIDEVAFF0:		%08X" $data]

	set A55_DSU0_CTIDEVAFF1 0x31124FAC
	set data [memread32_phys $A55_DSU0_CTIDEVAFF1]
	puts [format "A55_DSU0_CTIDEVAFF1:		%08X" $data]

	set A55_DSU0_CTILAR 0x31124FB0
	set data [memread32_phys $A55_DSU0_CTILAR]
	puts [format "A55_DSU0_CTILAR:		%08X" $data]

	set A55_DSU0_CTILSR 0x31124FB4
	set data [memread32_phys $A55_DSU0_CTILSR]
	puts [format "A55_DSU0_CTILSR:		%08X" $data]

	set A55_DSU0_CTIAUTHSTATUS 0x31124FB8
	set data [memread32_phys $A55_DSU0_CTIAUTHSTATUS]
	puts [format "A55_DSU0_CTIAUTHSTATUS:		%08X" $data]

	set A55_DSU0_CTIDEVARCH 0x31124FBC
	set data [memread32_phys $A55_DSU0_CTIDEVARCH]
	puts [format "A55_DSU0_CTIDEVARCH:		%08X" $data]

	set A55_DSU0_CTIDEVID2 0x31124FC0
	set data [memread32_phys $A55_DSU0_CTIDEVID2]
	puts [format "A55_DSU0_CTIDEVID2:		%08X" $data]

	set A55_DSU0_CTIDEVID1 0x31124FC4
	set data [memread32_phys $A55_DSU0_CTIDEVID1]
	puts [format "A55_DSU0_CTIDEVID1:		%08X" $data]

	set A55_DSU0_CTIDEVID 0x31124FC8
	set data [memread32_phys $A55_DSU0_CTIDEVID]
	puts [format "A55_DSU0_CTIDEVID:		%08X" $data]

	set A55_DSU0_CTIDEVTYPE 0x31124FCC
	set data [memread32_phys $A55_DSU0_CTIDEVTYPE]
	puts [format "A55_DSU0_CTIDEVTYPE:		%08X" $data]

	set A55_DSU0_CTIPIDR4 0x31124FD0
	set data [memread32_phys $A55_DSU0_CTIPIDR4]
	puts [format "A55_DSU0_CTIPIDR4:		%08X" $data]

	set A55_DSU0_CTIPIDR0 0x31124FE0
	set data [memread32_phys $A55_DSU0_CTIPIDR0]
	puts [format "A55_DSU0_CTIPIDR0:		%08X" $data]

	set A55_DSU0_CTIPIDR1 0x31124FE4
	set data [memread32_phys $A55_DSU0_CTIPIDR1]
	puts [format "A55_DSU0_CTIPIDR1:		%08X" $data]

	set A55_DSU0_CTIPIDR2 0x31124FE8
	set data [memread32_phys $A55_DSU0_CTIPIDR2]
	puts [format "A55_DSU0_CTIPIDR2:		%08X" $data]

	set A55_DSU0_CTIPIDR3 0x31124FEC
	set data [memread32_phys $A55_DSU0_CTIPIDR3]
	puts [format "A55_DSU0_CTIPIDR3:		%08X" $data]

	set A55_DSU0_CTICIDR0 0x31124FF0
	set data [memread32_phys $A55_DSU0_CTICIDR0]
	puts [format "A55_DSU0_CTICIDR0:		%08X" $data]

	set A55_DSU0_CTICIDR1 0x31124FF4
	set data [memread32_phys $A55_DSU0_CTICIDR1]
	puts [format "A55_DSU0_CTICIDR1:		%08X" $data]

	set A55_DSU0_CTICIDR2 0x31124FF8
	set data [memread32_phys $A55_DSU0_CTICIDR2]
	puts [format "A55_DSU0_CTICIDR2:		%08X" $data]

	set A55_DSU0_CTICIDR3 0x31124FFC
	set data [memread32_phys $A55_DSU0_CTICIDR3]
	puts [format "A55_DSU0_CTICIDR3:		%08X" $data]

	set A55_DSU0_TRCPDCR 0x3112C310
	set data [memread32_phys $A55_DSU0_TRCPDCR]
	puts [format "A55_DSU0_TRCPDCR:		%08X" $data]

	set A55_DSU0_TRCDEVAFF0 0x3112CFA8
	set data [memread32_phys $A55_DSU0_TRCDEVAFF0]
	puts [format "A55_DSU0_TRCDEVAFF0:		%08X" $data]

	set A55_DSU0_TRCDEVAFF1 0x3112CFAC
	set data [memread32_phys $A55_DSU0_TRCDEVAFF1]
	puts [format "A55_DSU0_TRCDEVAFF1:		%08X" $data]

	set A55_DSU0_TRCLAR 0x3112CFB0
	set data [memread32_phys $A55_DSU0_TRCLAR]
	puts [format "A55_DSU0_TRCLAR:		%08X" $data]

	set A55_DSU0_TRCLSR 0x3112CFB4
	set data [memread32_phys $A55_DSU0_TRCLSR]
	puts [format "A55_DSU0_TRCLSR:		%08X" $data]

	set A55_DSU0_TRCAUTHSTATUS 0x3112CFB8
	set data [memread32_phys $A55_DSU0_TRCAUTHSTATUS]
	puts [format "A55_DSU0_TRCAUTHSTATUS:		%08X" $data]

	set A55_DSU0_TRCDEVARCH 0x3112CFBC
	set data [memread32_phys $A55_DSU0_TRCDEVARCH]
	puts [format "A55_DSU0_TRCDEVARCH:		%08X" $data]

	set A55_DSU0_TRCDEVID 0x3112CFC8
	set data [memread32_phys $A55_DSU0_TRCDEVID]
	puts [format "A55_DSU0_TRCDEVID:		%08X" $data]

	set A55_DSU0_TRCDEVTYPE 0x3112CFCC
	set data [memread32_phys $A55_DSU0_TRCDEVTYPE]
	puts [format "A55_DSU0_TRCDEVTYPE:		%08X" $data]

	set A55_DSU0_TRCPIDR4 0x3112CFD0
	set data [memread32_phys $A55_DSU0_TRCPIDR4]
	puts [format "A55_DSU0_TRCPIDR4:		%08X" $data]

	set A55_DSU0_TRCPIDR0 0x3112CFE0
	set data [memread32_phys $A55_DSU0_TRCPIDR0]
	puts [format "A55_DSU0_TRCPIDR0:		%08X" $data]

	set A55_DSU0_TRCPIDR1 0x3112CFE4
	set data [memread32_phys $A55_DSU0_TRCPIDR1]
	puts [format "A55_DSU0_TRCPIDR1:		%08X" $data]

	set A55_DSU0_TRCPIDR2 0x3112CFE8
	set data [memread32_phys $A55_DSU0_TRCPIDR2]
	puts [format "A55_DSU0_TRCPIDR2:		%08X" $data]

	set A55_DSU0_TRCPIDR3 0x3112CFEC
	set data [memread32_phys $A55_DSU0_TRCPIDR3]
	puts [format "A55_DSU0_TRCPIDR3:		%08X" $data]

	set A55_DSU0_TRCCIDR0 0x3112CFF0
	set data [memread32_phys $A55_DSU0_TRCCIDR0]
	puts [format "A55_DSU0_TRCCIDR0:		%08X" $data]

	set A55_DSU0_TRCCIDR1 0x3112CFF4
	set data [memread32_phys $A55_DSU0_TRCCIDR1]
	puts [format "A55_DSU0_TRCCIDR1:		%08X" $data]

	set A55_DSU0_TRCCIDR2 0x3112CFF8
	set data [memread32_phys $A55_DSU0_TRCCIDR2]
	puts [format "A55_DSU0_TRCCIDR2:		%08X" $data]

	set A55_DSU0_TRCCIDR3 0x3112CFFC
	set data [memread32_phys $A55_DSU0_TRCCIDR3]
	puts [format "A55_DSU0_TRCCIDR3:		%08X" $data]

}

proc show_A55_DEBUG_CORE0 {} {
	set A55_DEBUG_CORE0_EDESR 0x31114020
	set data [memread32_phys $A55_DEBUG_CORE0_EDESR]
	puts [format "A55_DEBUG_CORE0_EDESR:		%08X" $data]

	set A55_DEBUG_CORE0_EDWAR_31_0 0x31114030
	set data [memread32_phys $A55_DEBUG_CORE0_EDWAR_31_0]
	puts [format "A55_DEBUG_CORE0_EDWAR_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_EDWAR_63_32 0x31114034
	set data [memread32_phys $A55_DEBUG_CORE0_EDWAR_63_32]
	puts [format "A55_DEBUG_CORE0_EDWAR_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_DBGDTRRX_EL0 0x31114080
	set data [memread32_phys $A55_DEBUG_CORE0_DBGDTRRX_EL0]
	puts [format "A55_DEBUG_CORE0_DBGDTRRX_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_EDITR 0x31114084
	set data [memread32_phys $A55_DEBUG_CORE0_EDITR]
	puts [format "A55_DEBUG_CORE0_EDITR:		%08X" $data]

	set A55_DEBUG_CORE0_EDSCR 0x31114088
	set data [memread32_phys $A55_DEBUG_CORE0_EDSCR]
	puts [format "A55_DEBUG_CORE0_EDSCR:		%08X" $data]

	set A55_DEBUG_CORE0_EDRCR 0x31114090
	set data [memread32_phys $A55_DEBUG_CORE0_EDRCR]
	puts [format "A55_DEBUG_CORE0_EDRCR:		%08X" $data]

	set A55_DEBUG_CORE0_EDECCR 0x31114098
	set data [memread32_phys $A55_DEBUG_CORE0_EDECCR]
	puts [format "A55_DEBUG_CORE0_EDECCR:		%08X" $data]

	set A55_DEBUG_CORE0_EDCIDSR 0x311140A4
	set data [memread32_phys $A55_DEBUG_CORE0_EDCIDSR]
	puts [format "A55_DEBUG_CORE0_EDCIDSR:		%08X" $data]

	set A55_DEBUG_CORE0_OSLAR_EL1 0x31114300
	set data [memread32_phys $A55_DEBUG_CORE0_OSLAR_EL1]
	puts [format "A55_DEBUG_CORE0_OSLAR_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_EDPRCR 0x31114310
	set data [memread32_phys $A55_DEBUG_CORE0_EDPRCR]
	puts [format "A55_DEBUG_CORE0_EDPRCR:		%08X" $data]

	set A55_DEBUG_CORE0_EDPRSR 0x31114314
	set data [memread32_phys $A55_DEBUG_CORE0_EDPRSR]
	puts [format "A55_DEBUG_CORE0_EDPRSR:		%08X" $data]

	set A55_DEBUG_CORE0_DBGBCR0_EL1 0x31114408
	set data [memread32_phys $A55_DEBUG_CORE0_DBGBCR0_EL1]
	puts [format "A55_DEBUG_CORE0_DBGBCR0_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGBCR1_EL1 0x31114418
	set data [memread32_phys $A55_DEBUG_CORE0_DBGBCR1_EL1]
	puts [format "A55_DEBUG_CORE0_DBGBCR1_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGBCR2_EL1 0x31114428
	set data [memread32_phys $A55_DEBUG_CORE0_DBGBCR2_EL1]
	puts [format "A55_DEBUG_CORE0_DBGBCR2_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGBCR3_EL1 0x31114438
	set data [memread32_phys $A55_DEBUG_CORE0_DBGBCR3_EL1]
	puts [format "A55_DEBUG_CORE0_DBGBCR3_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGBCR4_EL1 0x31114448
	set data [memread32_phys $A55_DEBUG_CORE0_DBGBCR4_EL1]
	puts [format "A55_DEBUG_CORE0_DBGBCR4_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGBCR5_EL1 0x31114458
	set data [memread32_phys $A55_DEBUG_CORE0_DBGBCR5_EL1]
	puts [format "A55_DEBUG_CORE0_DBGBCR5_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWVR0_EL1_31_0 0x31114800
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWVR0_EL1_31_0]
	puts [format "A55_DEBUG_CORE0_DBGWVR0_EL1_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWVR0_EL1_63_32 0x31114804
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWVR0_EL1_63_32]
	puts [format "A55_DEBUG_CORE0_DBGWVR0_EL1_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWCR0_EL1 0x31114808
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWCR0_EL1]
	puts [format "A55_DEBUG_CORE0_DBGWCR0_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWVR1_EL1_31_0 0x31114810
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWVR1_EL1_31_0]
	puts [format "A55_DEBUG_CORE0_DBGWVR1_EL1_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWVR1_EL1_63_32 0x31114814
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWVR1_EL1_63_32]
	puts [format "A55_DEBUG_CORE0_DBGWVR1_EL1_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWCR1_EL1 0x31114818
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWCR1_EL1]
	puts [format "A55_DEBUG_CORE0_DBGWCR1_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWVR2_EL1_31_0 0x31114820
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWVR2_EL1_31_0]
	puts [format "A55_DEBUG_CORE0_DBGWVR2_EL1_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWVR2_EL1_63_32 0x31114824
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWVR2_EL1_63_32]
	puts [format "A55_DEBUG_CORE0_DBGWVR2_EL1_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWCR2_EL1 0x31114828
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWCR2_EL1]
	puts [format "A55_DEBUG_CORE0_DBGWCR2_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWVR3_EL1_31_0 0x31114830
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWVR3_EL1_31_0]
	puts [format "A55_DEBUG_CORE0_DBGWVR3_EL1_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWVR3_EL1_63_32 0x31114834
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWVR3_EL1_63_32]
	puts [format "A55_DEBUG_CORE0_DBGWVR3_EL1_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_DBGWCR3_EL1 0x31114838
	set data [memread32_phys $A55_DEBUG_CORE0_DBGWCR3_EL1]
	puts [format "A55_DEBUG_CORE0_DBGWCR3_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_EDITCTRL 0x31114F00
	set data [memread32_phys $A55_DEBUG_CORE0_EDITCTRL]
	puts [format "A55_DEBUG_CORE0_EDITCTRL:		%08X" $data]

	set A55_DEBUG_CORE0_DBGCLAIMSET_EL1 0x31114FA0
	set data [memread32_phys $A55_DEBUG_CORE0_DBGCLAIMSET_EL1]
	puts [format "A55_DEBUG_CORE0_DBGCLAIMSET_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_DBGCLAIMCLR_EL1 0x31114FA4
	set data [memread32_phys $A55_DEBUG_CORE0_DBGCLAIMCLR_EL1]
	puts [format "A55_DEBUG_CORE0_DBGCLAIMCLR_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVCNTR0_EL0 0x3111C000
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVCNTR0_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVCNTR0_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVCNTR1_EL0 0x3111C008
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVCNTR1_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVCNTR1_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVCNTR2_EL0 0x3111C010
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVCNTR2_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVCNTR2_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVCNTR3_EL0 0x3111C018
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVCNTR3_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVCNTR3_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVCNTR4_EL0 0x3111C020
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVCNTR4_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVCNTR4_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVCNTR5_EL0 0x3111C028
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVCNTR5_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVCNTR5_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMCCNTR_EL0_31_0 0x3111C0F8
	set data [memread32_phys $A55_DEBUG_CORE0_PMCCNTR_EL0_31_0]
	puts [format "A55_DEBUG_CORE0_PMCCNTR_EL0_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_PMCCNTR_EL0_63_32 0x3111C0FC
	set data [memread32_phys $A55_DEBUG_CORE0_PMCCNTR_EL0_63_32]
	puts [format "A55_DEBUG_CORE0_PMCCNTR_EL0_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVTYPER0_EL0 0x3111C400
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVTYPER0_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVTYPER0_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVTYPER1_EL0 0x3111C404
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVTYPER1_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVTYPER1_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVTYPER2_EL0 0x3111C408
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVTYPER2_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVTYPER2_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVTYPER3_EL0 0x3111C40C
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVTYPER3_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVTYPER3_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVTYPER4_EL0 0x3111C410
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVTYPER4_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVTYPER4_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMEVTYPER5_EL0 0x3111C414
	set data [memread32_phys $A55_DEBUG_CORE0_PMEVTYPER5_EL0]
	puts [format "A55_DEBUG_CORE0_PMEVTYPER5_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMCCFILTR_EL0 0x3111C47C
	set data [memread32_phys $A55_DEBUG_CORE0_PMCCFILTR_EL0]
	puts [format "A55_DEBUG_CORE0_PMCCFILTR_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMCNTENSET_EL0 0x3111CC00
	set data [memread32_phys $A55_DEBUG_CORE0_PMCNTENSET_EL0]
	puts [format "A55_DEBUG_CORE0_PMCNTENSET_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMCNTENCLR_EL0 0x3111CC20
	set data [memread32_phys $A55_DEBUG_CORE0_PMCNTENCLR_EL0]
	puts [format "A55_DEBUG_CORE0_PMCNTENCLR_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMINTENSET_EL1 0x3111CC40
	set data [memread32_phys $A55_DEBUG_CORE0_PMINTENSET_EL1]
	puts [format "A55_DEBUG_CORE0_PMINTENSET_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_PMINTENCLR_EL1 0x3111CC60
	set data [memread32_phys $A55_DEBUG_CORE0_PMINTENCLR_EL1]
	puts [format "A55_DEBUG_CORE0_PMINTENCLR_EL1:		%08X" $data]

	set A55_DEBUG_CORE0_PMOVSCLR_EL0 0x3111CC80
	set data [memread32_phys $A55_DEBUG_CORE0_PMOVSCLR_EL0]
	puts [format "A55_DEBUG_CORE0_PMOVSCLR_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMSWINC_EL0 0x3111CCA0
	set data [memread32_phys $A55_DEBUG_CORE0_PMSWINC_EL0]
	puts [format "A55_DEBUG_CORE0_PMSWINC_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMOVSSET_EL0 0x3111CCC0
	set data [memread32_phys $A55_DEBUG_CORE0_PMOVSSET_EL0]
	puts [format "A55_DEBUG_CORE0_PMOVSSET_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMCFGR 0x3111CE00
	set data [memread32_phys $A55_DEBUG_CORE0_PMCFGR]
	puts [format "A55_DEBUG_CORE0_PMCFGR:		%08X" $data]

	set A55_DEBUG_CORE0_PMCR_EL0 0x3111CE04
	set data [memread32_phys $A55_DEBUG_CORE0_PMCR_EL0]
	puts [format "A55_DEBUG_CORE0_PMCR_EL0:		%08X" $data]

	set A55_DEBUG_CORE0_PMCEID0 0x3111CE20
	set data [memread32_phys $A55_DEBUG_CORE0_PMCEID0]
	puts [format "A55_DEBUG_CORE0_PMCEID0:		%08X" $data]

	set A55_DEBUG_CORE0_PMCEID1 0x3111CE24
	set data [memread32_phys $A55_DEBUG_CORE0_PMCEID1]
	puts [format "A55_DEBUG_CORE0_PMCEID1:		%08X" $data]

	set A55_DEBUG_CORE0_PMCEID2 0x3111CE28
	set data [memread32_phys $A55_DEBUG_CORE0_PMCEID2]
	puts [format "A55_DEBUG_CORE0_PMCEID2:		%08X" $data]

	set A55_DEBUG_CORE0_PMCEID3 0x3111CE2C
	set data [memread32_phys $A55_DEBUG_CORE0_PMCEID3]
	puts [format "A55_DEBUG_CORE0_PMCEID3:		%08X" $data]

	set A55_DEBUG_CORE0_PMITCTRL 0x3111CF00
	set data [memread32_phys $A55_DEBUG_CORE0_PMITCTRL]
	puts [format "A55_DEBUG_CORE0_PMITCTRL:		%08X" $data]

	set A55_DEBUG_CORE0_TRCPRGCTLR 0x3112C004
	set data [memread32_phys $A55_DEBUG_CORE0_TRCPRGCTLR]
	puts [format "A55_DEBUG_CORE0_TRCPRGCTLR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSTATR 0x3112C00C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSTATR]
	puts [format "A55_DEBUG_CORE0_TRCSTATR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCONFIGR 0x3112C010
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCONFIGR]
	puts [format "A55_DEBUG_CORE0_TRCCONFIGR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCAUXCTLR 0x3112C018
	set data [memread32_phys $A55_DEBUG_CORE0_TRCAUXCTLR]
	puts [format "A55_DEBUG_CORE0_TRCAUXCTLR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCEVENTCTL0R 0x3112C020
	set data [memread32_phys $A55_DEBUG_CORE0_TRCEVENTCTL0R]
	puts [format "A55_DEBUG_CORE0_TRCEVENTCTL0R:		%08X" $data]

	set A55_DEBUG_CORE0_TRCEVENTCTL1R 0x3112C024
	set data [memread32_phys $A55_DEBUG_CORE0_TRCEVENTCTL1R]
	puts [format "A55_DEBUG_CORE0_TRCEVENTCTL1R:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSTALLCTLR 0x3112C02C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSTALLCTLR]
	puts [format "A55_DEBUG_CORE0_TRCSTALLCTLR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCTSCTLR 0x3112C030
	set data [memread32_phys $A55_DEBUG_CORE0_TRCTSCTLR]
	puts [format "A55_DEBUG_CORE0_TRCTSCTLR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSYNCPR 0x3112C034
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSYNCPR]
	puts [format "A55_DEBUG_CORE0_TRCSYNCPR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCCCTLR 0x3112C038
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCCCTLR]
	puts [format "A55_DEBUG_CORE0_TRCCCCTLR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCBBCTLR 0x3112C03C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCBBCTLR]
	puts [format "A55_DEBUG_CORE0_TRCBBCTLR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCTRACEIDR 0x3112C040
	set data [memread32_phys $A55_DEBUG_CORE0_TRCTRACEIDR]
	puts [format "A55_DEBUG_CORE0_TRCTRACEIDR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCVICTLR 0x3112C080
	set data [memread32_phys $A55_DEBUG_CORE0_TRCVICTLR]
	puts [format "A55_DEBUG_CORE0_TRCVICTLR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCVIIECTLR 0x3112C084
	set data [memread32_phys $A55_DEBUG_CORE0_TRCVIIECTLR]
	puts [format "A55_DEBUG_CORE0_TRCVIIECTLR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCVISSCTLR 0x3112C088
	set data [memread32_phys $A55_DEBUG_CORE0_TRCVISSCTLR]
	puts [format "A55_DEBUG_CORE0_TRCVISSCTLR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSEQEVR0 0x3112C100
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSEQEVR0]
	puts [format "A55_DEBUG_CORE0_TRCSEQEVR0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSEQEVR1 0x3112C104
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSEQEVR1]
	puts [format "A55_DEBUG_CORE0_TRCSEQEVR1:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSEQEVR2 0x3112C108
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSEQEVR2]
	puts [format "A55_DEBUG_CORE0_TRCSEQEVR2:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSEQRSTEVR 0x3112C118
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSEQRSTEVR]
	puts [format "A55_DEBUG_CORE0_TRCSEQRSTEVR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSEQSTR 0x3112C11C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSEQSTR]
	puts [format "A55_DEBUG_CORE0_TRCSEQSTR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCEXTINSELR 0x3112C120
	set data [memread32_phys $A55_DEBUG_CORE0_TRCEXTINSELR]
	puts [format "A55_DEBUG_CORE0_TRCEXTINSELR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCNTRLDVR0 0x3112C140
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCNTRLDVR0]
	puts [format "A55_DEBUG_CORE0_TRCCNTRLDVR0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCNTRLDVR1 0x3112C144
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCNTRLDVR1]
	puts [format "A55_DEBUG_CORE0_TRCCNTRLDVR1:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCNTCTLR0 0x3112C150
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCNTCTLR0]
	puts [format "A55_DEBUG_CORE0_TRCCNTCTLR0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCNTCTLR1 0x3112C154
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCNTCTLR1]
	puts [format "A55_DEBUG_CORE0_TRCCNTCTLR1:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCNTVR0 0x3112C160
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCNTVR0]
	puts [format "A55_DEBUG_CORE0_TRCCNTVR0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCNTVR1 0x3112C164
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCNTVR1]
	puts [format "A55_DEBUG_CORE0_TRCCNTVR1:		%08X" $data]

	set A55_DEBUG_CORE0_TRCIMSPEC0 0x3112C1C0
	set data [memread32_phys $A55_DEBUG_CORE0_TRCIMSPEC0]
	puts [format "A55_DEBUG_CORE0_TRCIMSPEC0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCIDR0 0x3112C1E0
	set data [memread32_phys $A55_DEBUG_CORE0_TRCIDR0]
	puts [format "A55_DEBUG_CORE0_TRCIDR0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCIDR1 0x3112C1E4
	set data [memread32_phys $A55_DEBUG_CORE0_TRCIDR1]
	puts [format "A55_DEBUG_CORE0_TRCIDR1:		%08X" $data]

	set A55_DEBUG_CORE0_TRCIDR2 0x3112C1E8
	set data [memread32_phys $A55_DEBUG_CORE0_TRCIDR2]
	puts [format "A55_DEBUG_CORE0_TRCIDR2:		%08X" $data]

	set A55_DEBUG_CORE0_TRCIDR3 0x3112C1EC
	set data [memread32_phys $A55_DEBUG_CORE0_TRCIDR3]
	puts [format "A55_DEBUG_CORE0_TRCIDR3:		%08X" $data]

	set A55_DEBUG_CORE0_TRCIDR4 0x3112C1F0
	set data [memread32_phys $A55_DEBUG_CORE0_TRCIDR4]
	puts [format "A55_DEBUG_CORE0_TRCIDR4:		%08X" $data]

	set A55_DEBUG_CORE0_TRCIDR5 0x3112C1F4
	set data [memread32_phys $A55_DEBUG_CORE0_TRCIDR5]
	puts [format "A55_DEBUG_CORE0_TRCIDR5:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR2 0x3112C208
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR2]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR2:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR3 0x3112C20C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR3]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR3:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR4 0x3112C210
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR4]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR4:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR5 0x3112C214
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR5]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR5:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR6 0x3112C218
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR6]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR6:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR7 0x3112C21C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR7]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR7:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR8 0x3112C220
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR8]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR8:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR9 0x3112C224
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR9]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR9:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR10 0x3112C228
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR10]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR10:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR11 0x3112C22C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR11]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR11:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR12 0x3112C230
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR12]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR12:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR13 0x3112C234
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR13]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR13:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR14 0x3112C238
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR14]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR14:		%08X" $data]

	set A55_DEBUG_CORE0_TRCRSCTLR15 0x3112C23C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCRSCTLR15]
	puts [format "A55_DEBUG_CORE0_TRCRSCTLR15:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSSCCR0 0x3112C280
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSSCCR0]
	puts [format "A55_DEBUG_CORE0_TRCSSCCR0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCSSCSR0 0x3112C2A0
	set data [memread32_phys $A55_DEBUG_CORE0_TRCSSCSR0]
	puts [format "A55_DEBUG_CORE0_TRCSSCSR0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCOSLAR 0x3112C300
	set data [memread32_phys $A55_DEBUG_CORE0_TRCOSLAR]
	puts [format "A55_DEBUG_CORE0_TRCOSLAR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCOSLSR 0x3112C304
	set data [memread32_phys $A55_DEBUG_CORE0_TRCOSLSR]
	puts [format "A55_DEBUG_CORE0_TRCOSLSR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCPDSR 0x3112C314
	set data [memread32_phys $A55_DEBUG_CORE0_TRCPDSR]
	puts [format "A55_DEBUG_CORE0_TRCPDSR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR0_31_0 0x3112C400
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR0_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACVR0_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR0_63_32 0x3112C404
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR0_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACVR0_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR1_31_0 0x3112C408
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR1_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACVR1_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR1_63_32 0x3112C40C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR1_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACVR1_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR2_31_0 0x3112C410
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR2_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACVR2_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR2_63_32 0x3112C414
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR2_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACVR2_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR3_31_0 0x3112C418
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR3_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACVR3_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR3_63_32 0x3112C41C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR3_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACVR3_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR4_31_0 0x3112C420
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR4_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACVR4_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR4_63_32 0x3112C424
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR4_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACVR4_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR5_31_0 0x3112C428
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR5_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACVR5_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR5_63_32 0x3112C42C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR5_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACVR5_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR6_31_0 0x3112C430
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR6_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACVR6_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR6_63_32 0x3112C434
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR6_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACVR6_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR7_31_0 0x3112C438
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR7_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACVR7_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACVR7_63_32 0x3112C43C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACVR7_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACVR7_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR0_31_0 0x3112C480
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR0_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACATR0_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR0_63_32 0x3112C484
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR0_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACATR0_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR1_31_0 0x3112C488
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR1_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACATR1_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR1_63_32 0x3112C48C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR1_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACATR1_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR2_31_0 0x3112C490
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR2_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACATR2_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR2_63_32 0x3112C494
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR2_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACATR2_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR3_31_0 0x3112C498
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR3_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACATR3_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR3_63_32 0x3112C49C
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR3_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACATR3_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR4_31_0 0x3112C4A0
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR4_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACATR4_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR4_63_32 0x3112C4A4
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR4_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACATR4_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR5_31_0 0x3112C4A8
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR5_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACATR5_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR5_63_32 0x3112C4AC
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR5_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACATR5_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR6_31_0 0x3112C4B0
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR6_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACATR6_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR6_63_32 0x3112C4B4
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR6_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACATR6_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR7_31_0 0x3112C4B8
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR7_31_0]
	puts [format "A55_DEBUG_CORE0_TRCACATR7_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCACATR7_63_32 0x3112C4BC
	set data [memread32_phys $A55_DEBUG_CORE0_TRCACATR7_63_32]
	puts [format "A55_DEBUG_CORE0_TRCACATR7_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCIDCVR0_31_0 0x3112C600
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCIDCVR0_31_0]
	puts [format "A55_DEBUG_CORE0_TRCCIDCVR0_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCIDCVR0_63_32 0x3112C604
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCIDCVR0_63_32]
	puts [format "A55_DEBUG_CORE0_TRCCIDCVR0_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCVMIDCVR0_31_0 0x3112C640
	set data [memread32_phys $A55_DEBUG_CORE0_TRCVMIDCVR0_31_0]
	puts [format "A55_DEBUG_CORE0_TRCVMIDCVR0_31_0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCVMIDCVR0_63_32 0x3112C644
	set data [memread32_phys $A55_DEBUG_CORE0_TRCVMIDCVR0_63_32]
	puts [format "A55_DEBUG_CORE0_TRCVMIDCVR0_63_32:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCIDCCTLR0 0x3112C680
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCIDCCTLR0]
	puts [format "A55_DEBUG_CORE0_TRCCIDCCTLR0:		%08X" $data]

	set A55_DEBUG_CORE0_TRCITATBIDR 0x3112CEE4
	set data [memread32_phys $A55_DEBUG_CORE0_TRCITATBIDR]
	puts [format "A55_DEBUG_CORE0_TRCITATBIDR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCITIDATAR 0x3112CEEC
	set data [memread32_phys $A55_DEBUG_CORE0_TRCITIDATAR]
	puts [format "A55_DEBUG_CORE0_TRCITIDATAR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCITIATBINR 0x3112CEF4
	set data [memread32_phys $A55_DEBUG_CORE0_TRCITIATBINR]
	puts [format "A55_DEBUG_CORE0_TRCITIATBINR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCITIATBOUTR 0x3112CEFC
	set data [memread32_phys $A55_DEBUG_CORE0_TRCITIATBOUTR]
	puts [format "A55_DEBUG_CORE0_TRCITIATBOUTR:		%08X" $data]

	set A55_DEBUG_CORE0_TRCITCTRL 0x3112CF00
	set data [memread32_phys $A55_DEBUG_CORE0_TRCITCTRL]
	puts [format "A55_DEBUG_CORE0_TRCITCTRL:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCLAIMSET 0x3112CFA0
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCLAIMSET]
	puts [format "A55_DEBUG_CORE0_TRCCLAIMSET:		%08X" $data]

	set A55_DEBUG_CORE0_TRCCLAIMCLR 0x3112CFA4
	set data [memread32_phys $A55_DEBUG_CORE0_TRCCLAIMCLR]
	puts [format "A55_DEBUG_CORE0_TRCCLAIMCLR:		%08X" $data]

}

proc show_TAPC {} {
	set TAPC_IDCODE 0x31130000
	set data [memread32_phys $TAPC_IDCODE]
	puts [format "TAPC_IDCODE:		%08X" $data]

	set TAPC_USERCODE 0x31130004
	set data [memread32_phys $TAPC_USERCODE]
	puts [format "TAPC_USERCODE:		%08X" $data]

	set TAPC_SDBGKEY_CTL 0x31130008
	set data [memread32_phys $TAPC_SDBGKEY_CTL]
	puts [format "TAPC_SDBGKEY_CTL:		%08X" $data]

	set TAPC_SDBGKEY_STAT 0x3113000C
	set data [memread32_phys $TAPC_SDBGKEY_STAT]
	puts [format "TAPC_SDBGKEY_STAT:		%08X" $data]

	set TAPC_SDBGKEY0 0x31130010
	set data [memread32_phys $TAPC_SDBGKEY0]
	puts [format "TAPC_SDBGKEY0:		%08X" $data]

	set TAPC_SDBGKEY1 0x31130014
	set data [memread32_phys $TAPC_SDBGKEY1]
	puts [format "TAPC_SDBGKEY1:		%08X" $data]

	set TAPC_SDBGKEY2 0x31130018
	set data [memread32_phys $TAPC_SDBGKEY2]
	puts [format "TAPC_SDBGKEY2:		%08X" $data]

	set TAPC_SDBGKEY3 0x3113001C
	set data [memread32_phys $TAPC_SDBGKEY3]
	puts [format "TAPC_SDBGKEY3:		%08X" $data]

	set TAPC_DBGCTL 0x31131000
	set data [memread32_phys $TAPC_DBGCTL]
	puts [format "TAPC_DBGCTL:		%08X" $data]

}

proc show_GIC0 {} {
	set GIC0_GICD_CTLR 0x31200000
	set data [memread32_phys $GIC0_GICD_CTLR]
	puts [format "GIC0_GICD_CTLR:		%08X" $data]

	set GIC0_GICD_TYPER 0x31200004
	set data [memread32_phys $GIC0_GICD_TYPER]
	puts [format "GIC0_GICD_TYPER:		%08X" $data]

	set GIC0_GICD_IIDR 0x31200008
	set data [memread32_phys $GIC0_GICD_IIDR]
	puts [format "GIC0_GICD_IIDR:		%08X" $data]

	set GIC0_GICD_FCTLR 0x31200020
	set data [memread32_phys $GIC0_GICD_FCTLR]
	puts [format "GIC0_GICD_FCTLR:		%08X" $data]

	set GIC0_GICD_SAC 0x31200024
	set data [memread32_phys $GIC0_GICD_SAC]
	puts [format "GIC0_GICD_SAC:		%08X" $data]

	set GIC0_GICD_SETSPI_NSR 0x31200040
	set data [memread32_phys $GIC0_GICD_SETSPI_NSR]
	puts [format "GIC0_GICD_SETSPI_NSR:		%08X" $data]

	set GIC0_GICD_CLRSPI_NSR 0x31200048
	set data [memread32_phys $GIC0_GICD_CLRSPI_NSR]
	puts [format "GIC0_GICD_CLRSPI_NSR:		%08X" $data]

	set GIC0_GICD_SETSPI_SR 0x31200050
	set data [memread32_phys $GIC0_GICD_SETSPI_SR]
	puts [format "GIC0_GICD_SETSPI_SR:		%08X" $data]

	set GIC0_GICD_CLRSPI_SR 0x31200058
	set data [memread32_phys $GIC0_GICD_CLRSPI_SR]
	puts [format "GIC0_GICD_CLRSPI_SR:		%08X" $data]

	set GIC0_GICD_IGROUPR1 0x31200084
	set data [memread32_phys $GIC0_GICD_IGROUPR1]
	puts [format "GIC0_GICD_IGROUPR1:		%08X" $data]

	set GIC0_GICD_IGROUPR2 0x31200088
	set data [memread32_phys $GIC0_GICD_IGROUPR2]
	puts [format "GIC0_GICD_IGROUPR2:		%08X" $data]

	set GIC0_GICD_IGROUPR3 0x3120008C
	set data [memread32_phys $GIC0_GICD_IGROUPR3]
	puts [format "GIC0_GICD_IGROUPR3:		%08X" $data]

	set GIC0_GICD_IGROUPR4 0x31200090
	set data [memread32_phys $GIC0_GICD_IGROUPR4]
	puts [format "GIC0_GICD_IGROUPR4:		%08X" $data]

	set GIC0_GICD_IGROUPR5 0x31200094
	set data [memread32_phys $GIC0_GICD_IGROUPR5]
	puts [format "GIC0_GICD_IGROUPR5:		%08X" $data]

	set GIC0_GICD_IGROUPR6 0x31200098
	set data [memread32_phys $GIC0_GICD_IGROUPR6]
	puts [format "GIC0_GICD_IGROUPR6:		%08X" $data]

	set GIC0_GICD_IGROUPR7 0x3120009C
	set data [memread32_phys $GIC0_GICD_IGROUPR7]
	puts [format "GIC0_GICD_IGROUPR7:		%08X" $data]

	set GIC0_GICD_IGROUPR8 0x312000A0
	set data [memread32_phys $GIC0_GICD_IGROUPR8]
	puts [format "GIC0_GICD_IGROUPR8:		%08X" $data]

	set GIC0_GICD_IGROUPR9 0x312000A4
	set data [memread32_phys $GIC0_GICD_IGROUPR9]
	puts [format "GIC0_GICD_IGROUPR9:		%08X" $data]

	set GIC0_GICD_IGROUPR10 0x312000A8
	set data [memread32_phys $GIC0_GICD_IGROUPR10]
	puts [format "GIC0_GICD_IGROUPR10:		%08X" $data]

	set GIC0_GICD_IGROUPR11 0x312000AC
	set data [memread32_phys $GIC0_GICD_IGROUPR11]
	puts [format "GIC0_GICD_IGROUPR11:		%08X" $data]

	set GIC0_GICD_IGROUPR12 0x312000B0
	set data [memread32_phys $GIC0_GICD_IGROUPR12]
	puts [format "GIC0_GICD_IGROUPR12:		%08X" $data]

	set GIC0_GICD_ISENABLER1 0x31200104
	set data [memread32_phys $GIC0_GICD_ISENABLER1]
	puts [format "GIC0_GICD_ISENABLER1:		%08X" $data]

	set GIC0_GICD_ISENABLER2 0x31200108
	set data [memread32_phys $GIC0_GICD_ISENABLER2]
	puts [format "GIC0_GICD_ISENABLER2:		%08X" $data]

	set GIC0_GICD_ISENABLER3 0x3120010C
	set data [memread32_phys $GIC0_GICD_ISENABLER3]
	puts [format "GIC0_GICD_ISENABLER3:		%08X" $data]

	set GIC0_GICD_ISENABLER4 0x31200110
	set data [memread32_phys $GIC0_GICD_ISENABLER4]
	puts [format "GIC0_GICD_ISENABLER4:		%08X" $data]

	set GIC0_GICD_ISENABLER5 0x31200114
	set data [memread32_phys $GIC0_GICD_ISENABLER5]
	puts [format "GIC0_GICD_ISENABLER5:		%08X" $data]

	set GIC0_GICD_ISENABLER6 0x31200118
	set data [memread32_phys $GIC0_GICD_ISENABLER6]
	puts [format "GIC0_GICD_ISENABLER6:		%08X" $data]

	set GIC0_GICD_ISENABLER7 0x3120011C
	set data [memread32_phys $GIC0_GICD_ISENABLER7]
	puts [format "GIC0_GICD_ISENABLER7:		%08X" $data]

	set GIC0_GICD_ISENABLER8 0x31200120
	set data [memread32_phys $GIC0_GICD_ISENABLER8]
	puts [format "GIC0_GICD_ISENABLER8:		%08X" $data]

	set GIC0_GICD_ISENABLER9 0x31200124
	set data [memread32_phys $GIC0_GICD_ISENABLER9]
	puts [format "GIC0_GICD_ISENABLER9:		%08X" $data]

	set GIC0_GICD_ISENABLER10 0x31200128
	set data [memread32_phys $GIC0_GICD_ISENABLER10]
	puts [format "GIC0_GICD_ISENABLER10:		%08X" $data]

	set GIC0_GICD_ISENABLER11 0x3120012C
	set data [memread32_phys $GIC0_GICD_ISENABLER11]
	puts [format "GIC0_GICD_ISENABLER11:		%08X" $data]

	set GIC0_GICD_ISENABLER12 0x31200130
	set data [memread32_phys $GIC0_GICD_ISENABLER12]
	puts [format "GIC0_GICD_ISENABLER12:		%08X" $data]

	set GIC0_GICD_ICENABLER1 0x31200184
	set data [memread32_phys $GIC0_GICD_ICENABLER1]
	puts [format "GIC0_GICD_ICENABLER1:		%08X" $data]

	set GIC0_GICD_ICENABLER2 0x31200188
	set data [memread32_phys $GIC0_GICD_ICENABLER2]
	puts [format "GIC0_GICD_ICENABLER2:		%08X" $data]

	set GIC0_GICD_ICENABLER3 0x3120018C
	set data [memread32_phys $GIC0_GICD_ICENABLER3]
	puts [format "GIC0_GICD_ICENABLER3:		%08X" $data]

	set GIC0_GICD_ICENABLER4 0x31200190
	set data [memread32_phys $GIC0_GICD_ICENABLER4]
	puts [format "GIC0_GICD_ICENABLER4:		%08X" $data]

	set GIC0_GICD_ICENABLER5 0x31200194
	set data [memread32_phys $GIC0_GICD_ICENABLER5]
	puts [format "GIC0_GICD_ICENABLER5:		%08X" $data]

	set GIC0_GICD_ICENABLER6 0x31200198
	set data [memread32_phys $GIC0_GICD_ICENABLER6]
	puts [format "GIC0_GICD_ICENABLER6:		%08X" $data]

	set GIC0_GICD_ICENABLER7 0x3120019C
	set data [memread32_phys $GIC0_GICD_ICENABLER7]
	puts [format "GIC0_GICD_ICENABLER7:		%08X" $data]

	set GIC0_GICD_ICENABLER8 0x312001A0
	set data [memread32_phys $GIC0_GICD_ICENABLER8]
	puts [format "GIC0_GICD_ICENABLER8:		%08X" $data]

	set GIC0_GICD_ICENABLER9 0x312001A4
	set data [memread32_phys $GIC0_GICD_ICENABLER9]
	puts [format "GIC0_GICD_ICENABLER9:		%08X" $data]

	set GIC0_GICD_ICENABLER10 0x312001A8
	set data [memread32_phys $GIC0_GICD_ICENABLER10]
	puts [format "GIC0_GICD_ICENABLER10:		%08X" $data]

	set GIC0_GICD_ICENABLER11 0x312001AC
	set data [memread32_phys $GIC0_GICD_ICENABLER11]
	puts [format "GIC0_GICD_ICENABLER11:		%08X" $data]

	set GIC0_GICD_ICENABLER12 0x312001B0
	set data [memread32_phys $GIC0_GICD_ICENABLER12]
	puts [format "GIC0_GICD_ICENABLER12:		%08X" $data]

	set GIC0_GICD_ISPENDR1 0x31200204
	set data [memread32_phys $GIC0_GICD_ISPENDR1]
	puts [format "GIC0_GICD_ISPENDR1:		%08X" $data]

	set GIC0_GICD_ISPENDR2 0x31200208
	set data [memread32_phys $GIC0_GICD_ISPENDR2]
	puts [format "GIC0_GICD_ISPENDR2:		%08X" $data]

	set GIC0_GICD_ISPENDR3 0x3120020C
	set data [memread32_phys $GIC0_GICD_ISPENDR3]
	puts [format "GIC0_GICD_ISPENDR3:		%08X" $data]

	set GIC0_GICD_ISPENDR4 0x31200210
	set data [memread32_phys $GIC0_GICD_ISPENDR4]
	puts [format "GIC0_GICD_ISPENDR4:		%08X" $data]

	set GIC0_GICD_ISPENDR5 0x31200214
	set data [memread32_phys $GIC0_GICD_ISPENDR5]
	puts [format "GIC0_GICD_ISPENDR5:		%08X" $data]

	set GIC0_GICD_ISPENDR6 0x31200218
	set data [memread32_phys $GIC0_GICD_ISPENDR6]
	puts [format "GIC0_GICD_ISPENDR6:		%08X" $data]

	set GIC0_GICD_ISPENDR7 0x3120021C
	set data [memread32_phys $GIC0_GICD_ISPENDR7]
	puts [format "GIC0_GICD_ISPENDR7:		%08X" $data]

	set GIC0_GICD_ISPENDR8 0x31200220
	set data [memread32_phys $GIC0_GICD_ISPENDR8]
	puts [format "GIC0_GICD_ISPENDR8:		%08X" $data]

	set GIC0_GICD_ISPENDR9 0x31200224
	set data [memread32_phys $GIC0_GICD_ISPENDR9]
	puts [format "GIC0_GICD_ISPENDR9:		%08X" $data]

	set GIC0_GICD_ISPENDR10 0x31200228
	set data [memread32_phys $GIC0_GICD_ISPENDR10]
	puts [format "GIC0_GICD_ISPENDR10:		%08X" $data]

	set GIC0_GICD_ISPENDR11 0x3120022C
	set data [memread32_phys $GIC0_GICD_ISPENDR11]
	puts [format "GIC0_GICD_ISPENDR11:		%08X" $data]

	set GIC0_GICD_ISPENDR12 0x31200230
	set data [memread32_phys $GIC0_GICD_ISPENDR12]
	puts [format "GIC0_GICD_ISPENDR12:		%08X" $data]

	set GIC0_GICD_ICPENDR1 0x31200284
	set data [memread32_phys $GIC0_GICD_ICPENDR1]
	puts [format "GIC0_GICD_ICPENDR1:		%08X" $data]

	set GIC0_GICD_ICPENDR2 0x31200288
	set data [memread32_phys $GIC0_GICD_ICPENDR2]
	puts [format "GIC0_GICD_ICPENDR2:		%08X" $data]

	set GIC0_GICD_ICPENDR3 0x3120028C
	set data [memread32_phys $GIC0_GICD_ICPENDR3]
	puts [format "GIC0_GICD_ICPENDR3:		%08X" $data]

	set GIC0_GICD_ICPENDR4 0x31200290
	set data [memread32_phys $GIC0_GICD_ICPENDR4]
	puts [format "GIC0_GICD_ICPENDR4:		%08X" $data]

	set GIC0_GICD_ICPENDR5 0x31200294
	set data [memread32_phys $GIC0_GICD_ICPENDR5]
	puts [format "GIC0_GICD_ICPENDR5:		%08X" $data]

	set GIC0_GICD_ICPENDR6 0x31200298
	set data [memread32_phys $GIC0_GICD_ICPENDR6]
	puts [format "GIC0_GICD_ICPENDR6:		%08X" $data]

	set GIC0_GICD_ICPENDR7 0x3120029C
	set data [memread32_phys $GIC0_GICD_ICPENDR7]
	puts [format "GIC0_GICD_ICPENDR7:		%08X" $data]

	set GIC0_GICD_ICPENDR8 0x312002A0
	set data [memread32_phys $GIC0_GICD_ICPENDR8]
	puts [format "GIC0_GICD_ICPENDR8:		%08X" $data]

	set GIC0_GICD_ICPENDR9 0x312002A4
	set data [memread32_phys $GIC0_GICD_ICPENDR9]
	puts [format "GIC0_GICD_ICPENDR9:		%08X" $data]

	set GIC0_GICD_ICPENDR10 0x312002A8
	set data [memread32_phys $GIC0_GICD_ICPENDR10]
	puts [format "GIC0_GICD_ICPENDR10:		%08X" $data]

	set GIC0_GICD_ICPENDR11 0x312002AC
	set data [memread32_phys $GIC0_GICD_ICPENDR11]
	puts [format "GIC0_GICD_ICPENDR11:		%08X" $data]

	set GIC0_GICD_ICPENDR12 0x312002B0
	set data [memread32_phys $GIC0_GICD_ICPENDR12]
	puts [format "GIC0_GICD_ICPENDR12:		%08X" $data]

	set GIC0_GICD_ISACTIVER1 0x31200304
	set data [memread32_phys $GIC0_GICD_ISACTIVER1]
	puts [format "GIC0_GICD_ISACTIVER1:		%08X" $data]

	set GIC0_GICD_ISACTIVER2 0x31200308
	set data [memread32_phys $GIC0_GICD_ISACTIVER2]
	puts [format "GIC0_GICD_ISACTIVER2:		%08X" $data]

	set GIC0_GICD_ISACTIVER3 0x3120030C
	set data [memread32_phys $GIC0_GICD_ISACTIVER3]
	puts [format "GIC0_GICD_ISACTIVER3:		%08X" $data]

	set GIC0_GICD_ISACTIVER4 0x31200310
	set data [memread32_phys $GIC0_GICD_ISACTIVER4]
	puts [format "GIC0_GICD_ISACTIVER4:		%08X" $data]

	set GIC0_GICD_ISACTIVER5 0x31200314
	set data [memread32_phys $GIC0_GICD_ISACTIVER5]
	puts [format "GIC0_GICD_ISACTIVER5:		%08X" $data]

	set GIC0_GICD_ISACTIVER6 0x31200318
	set data [memread32_phys $GIC0_GICD_ISACTIVER6]
	puts [format "GIC0_GICD_ISACTIVER6:		%08X" $data]

	set GIC0_GICD_ISACTIVER7 0x3120031C
	set data [memread32_phys $GIC0_GICD_ISACTIVER7]
	puts [format "GIC0_GICD_ISACTIVER7:		%08X" $data]

	set GIC0_GICD_ISACTIVER8 0x31200320
	set data [memread32_phys $GIC0_GICD_ISACTIVER8]
	puts [format "GIC0_GICD_ISACTIVER8:		%08X" $data]

	set GIC0_GICD_ISACTIVER9 0x31200324
	set data [memread32_phys $GIC0_GICD_ISACTIVER9]
	puts [format "GIC0_GICD_ISACTIVER9:		%08X" $data]

	set GIC0_GICD_ISACTIVER10 0x31200328
	set data [memread32_phys $GIC0_GICD_ISACTIVER10]
	puts [format "GIC0_GICD_ISACTIVER10:		%08X" $data]

	set GIC0_GICD_ISACTIVER11 0x3120032C
	set data [memread32_phys $GIC0_GICD_ISACTIVER11]
	puts [format "GIC0_GICD_ISACTIVER11:		%08X" $data]

	set GIC0_GICD_ISACTIVER12 0x31200330
	set data [memread32_phys $GIC0_GICD_ISACTIVER12]
	puts [format "GIC0_GICD_ISACTIVER12:		%08X" $data]

	set GIC0_GICD_ICACTIVER1 0x31200384
	set data [memread32_phys $GIC0_GICD_ICACTIVER1]
	puts [format "GIC0_GICD_ICACTIVER1:		%08X" $data]

	set GIC0_GICD_ICACTIVER2 0x31200388
	set data [memread32_phys $GIC0_GICD_ICACTIVER2]
	puts [format "GIC0_GICD_ICACTIVER2:		%08X" $data]

	set GIC0_GICD_ICACTIVER3 0x3120038C
	set data [memread32_phys $GIC0_GICD_ICACTIVER3]
	puts [format "GIC0_GICD_ICACTIVER3:		%08X" $data]

	set GIC0_GICD_ICACTIVER4 0x31200390
	set data [memread32_phys $GIC0_GICD_ICACTIVER4]
	puts [format "GIC0_GICD_ICACTIVER4:		%08X" $data]

	set GIC0_GICD_ICACTIVER5 0x31200394
	set data [memread32_phys $GIC0_GICD_ICACTIVER5]
	puts [format "GIC0_GICD_ICACTIVER5:		%08X" $data]

	set GIC0_GICD_ICACTIVER6 0x31200398
	set data [memread32_phys $GIC0_GICD_ICACTIVER6]
	puts [format "GIC0_GICD_ICACTIVER6:		%08X" $data]

	set GIC0_GICD_ICACTIVER7 0x3120039C
	set data [memread32_phys $GIC0_GICD_ICACTIVER7]
	puts [format "GIC0_GICD_ICACTIVER7:		%08X" $data]

	set GIC0_GICD_ICACTIVER8 0x312003A0
	set data [memread32_phys $GIC0_GICD_ICACTIVER8]
	puts [format "GIC0_GICD_ICACTIVER8:		%08X" $data]

	set GIC0_GICD_ICACTIVER9 0x312003A4
	set data [memread32_phys $GIC0_GICD_ICACTIVER9]
	puts [format "GIC0_GICD_ICACTIVER9:		%08X" $data]

	set GIC0_GICD_ICACTIVER10 0x312003A8
	set data [memread32_phys $GIC0_GICD_ICACTIVER10]
	puts [format "GIC0_GICD_ICACTIVER10:		%08X" $data]

	set GIC0_GICD_ICACTIVER11 0x312003AC
	set data [memread32_phys $GIC0_GICD_ICACTIVER11]
	puts [format "GIC0_GICD_ICACTIVER11:		%08X" $data]

	set GIC0_GICD_ICACTIVER12 0x312003B0
	set data [memread32_phys $GIC0_GICD_ICACTIVER12]
	puts [format "GIC0_GICD_ICACTIVER12:		%08X" $data]

	set GIC0_GICD_IPRIORITYR8 0x31200420
	set data [memread32_phys $GIC0_GICD_IPRIORITYR8]
	puts [format "GIC0_GICD_IPRIORITYR8:		%08X" $data]

	set GIC0_GICD_IPRIORITYR9 0x31200424
	set data [memread32_phys $GIC0_GICD_IPRIORITYR9]
	puts [format "GIC0_GICD_IPRIORITYR9:		%08X" $data]

	set GIC0_GICD_IPRIORITYR10 0x31200428
	set data [memread32_phys $GIC0_GICD_IPRIORITYR10]
	puts [format "GIC0_GICD_IPRIORITYR10:		%08X" $data]

	set GIC0_GICD_IPRIORITYR11 0x3120042C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR11]
	puts [format "GIC0_GICD_IPRIORITYR11:		%08X" $data]

	set GIC0_GICD_IPRIORITYR12 0x31200430
	set data [memread32_phys $GIC0_GICD_IPRIORITYR12]
	puts [format "GIC0_GICD_IPRIORITYR12:		%08X" $data]

	set GIC0_GICD_IPRIORITYR13 0x31200434
	set data [memread32_phys $GIC0_GICD_IPRIORITYR13]
	puts [format "GIC0_GICD_IPRIORITYR13:		%08X" $data]

	set GIC0_GICD_IPRIORITYR14 0x31200438
	set data [memread32_phys $GIC0_GICD_IPRIORITYR14]
	puts [format "GIC0_GICD_IPRIORITYR14:		%08X" $data]

	set GIC0_GICD_IPRIORITYR15 0x3120043C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR15]
	puts [format "GIC0_GICD_IPRIORITYR15:		%08X" $data]

	set GIC0_GICD_IPRIORITYR16 0x31200440
	set data [memread32_phys $GIC0_GICD_IPRIORITYR16]
	puts [format "GIC0_GICD_IPRIORITYR16:		%08X" $data]

	set GIC0_GICD_IPRIORITYR17 0x31200444
	set data [memread32_phys $GIC0_GICD_IPRIORITYR17]
	puts [format "GIC0_GICD_IPRIORITYR17:		%08X" $data]

	set GIC0_GICD_IPRIORITYR18 0x31200448
	set data [memread32_phys $GIC0_GICD_IPRIORITYR18]
	puts [format "GIC0_GICD_IPRIORITYR18:		%08X" $data]

	set GIC0_GICD_IPRIORITYR19 0x3120044C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR19]
	puts [format "GIC0_GICD_IPRIORITYR19:		%08X" $data]

	set GIC0_GICD_IPRIORITYR20 0x31200450
	set data [memread32_phys $GIC0_GICD_IPRIORITYR20]
	puts [format "GIC0_GICD_IPRIORITYR20:		%08X" $data]

	set GIC0_GICD_IPRIORITYR21 0x31200454
	set data [memread32_phys $GIC0_GICD_IPRIORITYR21]
	puts [format "GIC0_GICD_IPRIORITYR21:		%08X" $data]

	set GIC0_GICD_IPRIORITYR22 0x31200458
	set data [memread32_phys $GIC0_GICD_IPRIORITYR22]
	puts [format "GIC0_GICD_IPRIORITYR22:		%08X" $data]

	set GIC0_GICD_IPRIORITYR23 0x3120045C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR23]
	puts [format "GIC0_GICD_IPRIORITYR23:		%08X" $data]

	set GIC0_GICD_IPRIORITYR24 0x31200460
	set data [memread32_phys $GIC0_GICD_IPRIORITYR24]
	puts [format "GIC0_GICD_IPRIORITYR24:		%08X" $data]

	set GIC0_GICD_IPRIORITYR25 0x31200464
	set data [memread32_phys $GIC0_GICD_IPRIORITYR25]
	puts [format "GIC0_GICD_IPRIORITYR25:		%08X" $data]

	set GIC0_GICD_IPRIORITYR26 0x31200468
	set data [memread32_phys $GIC0_GICD_IPRIORITYR26]
	puts [format "GIC0_GICD_IPRIORITYR26:		%08X" $data]

	set GIC0_GICD_IPRIORITYR27 0x3120046C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR27]
	puts [format "GIC0_GICD_IPRIORITYR27:		%08X" $data]

	set GIC0_GICD_IPRIORITYR28 0x31200470
	set data [memread32_phys $GIC0_GICD_IPRIORITYR28]
	puts [format "GIC0_GICD_IPRIORITYR28:		%08X" $data]

	set GIC0_GICD_IPRIORITYR29 0x31200474
	set data [memread32_phys $GIC0_GICD_IPRIORITYR29]
	puts [format "GIC0_GICD_IPRIORITYR29:		%08X" $data]

	set GIC0_GICD_IPRIORITYR30 0x31200478
	set data [memread32_phys $GIC0_GICD_IPRIORITYR30]
	puts [format "GIC0_GICD_IPRIORITYR30:		%08X" $data]

	set GIC0_GICD_IPRIORITYR31 0x3120047C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR31]
	puts [format "GIC0_GICD_IPRIORITYR31:		%08X" $data]

	set GIC0_GICD_IPRIORITYR32 0x31200480
	set data [memread32_phys $GIC0_GICD_IPRIORITYR32]
	puts [format "GIC0_GICD_IPRIORITYR32:		%08X" $data]

	set GIC0_GICD_IPRIORITYR33 0x31200484
	set data [memread32_phys $GIC0_GICD_IPRIORITYR33]
	puts [format "GIC0_GICD_IPRIORITYR33:		%08X" $data]

	set GIC0_GICD_IPRIORITYR34 0x31200488
	set data [memread32_phys $GIC0_GICD_IPRIORITYR34]
	puts [format "GIC0_GICD_IPRIORITYR34:		%08X" $data]

	set GIC0_GICD_IPRIORITYR35 0x3120048C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR35]
	puts [format "GIC0_GICD_IPRIORITYR35:		%08X" $data]

	set GIC0_GICD_IPRIORITYR36 0x31200490
	set data [memread32_phys $GIC0_GICD_IPRIORITYR36]
	puts [format "GIC0_GICD_IPRIORITYR36:		%08X" $data]

	set GIC0_GICD_IPRIORITYR37 0x31200494
	set data [memread32_phys $GIC0_GICD_IPRIORITYR37]
	puts [format "GIC0_GICD_IPRIORITYR37:		%08X" $data]

	set GIC0_GICD_IPRIORITYR38 0x31200498
	set data [memread32_phys $GIC0_GICD_IPRIORITYR38]
	puts [format "GIC0_GICD_IPRIORITYR38:		%08X" $data]

	set GIC0_GICD_IPRIORITYR39 0x3120049C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR39]
	puts [format "GIC0_GICD_IPRIORITYR39:		%08X" $data]

	set GIC0_GICD_IPRIORITYR40 0x312004A0
	set data [memread32_phys $GIC0_GICD_IPRIORITYR40]
	puts [format "GIC0_GICD_IPRIORITYR40:		%08X" $data]

	set GIC0_GICD_IPRIORITYR41 0x312004A4
	set data [memread32_phys $GIC0_GICD_IPRIORITYR41]
	puts [format "GIC0_GICD_IPRIORITYR41:		%08X" $data]

	set GIC0_GICD_IPRIORITYR42 0x312004A8
	set data [memread32_phys $GIC0_GICD_IPRIORITYR42]
	puts [format "GIC0_GICD_IPRIORITYR42:		%08X" $data]

	set GIC0_GICD_IPRIORITYR43 0x312004AC
	set data [memread32_phys $GIC0_GICD_IPRIORITYR43]
	puts [format "GIC0_GICD_IPRIORITYR43:		%08X" $data]

	set GIC0_GICD_IPRIORITYR44 0x312004B0
	set data [memread32_phys $GIC0_GICD_IPRIORITYR44]
	puts [format "GIC0_GICD_IPRIORITYR44:		%08X" $data]

	set GIC0_GICD_IPRIORITYR45 0x312004B4
	set data [memread32_phys $GIC0_GICD_IPRIORITYR45]
	puts [format "GIC0_GICD_IPRIORITYR45:		%08X" $data]

	set GIC0_GICD_IPRIORITYR46 0x312004B8
	set data [memread32_phys $GIC0_GICD_IPRIORITYR46]
	puts [format "GIC0_GICD_IPRIORITYR46:		%08X" $data]

	set GIC0_GICD_IPRIORITYR47 0x312004BC
	set data [memread32_phys $GIC0_GICD_IPRIORITYR47]
	puts [format "GIC0_GICD_IPRIORITYR47:		%08X" $data]

	set GIC0_GICD_IPRIORITYR48 0x312004C0
	set data [memread32_phys $GIC0_GICD_IPRIORITYR48]
	puts [format "GIC0_GICD_IPRIORITYR48:		%08X" $data]

	set GIC0_GICD_IPRIORITYR49 0x312004C4
	set data [memread32_phys $GIC0_GICD_IPRIORITYR49]
	puts [format "GIC0_GICD_IPRIORITYR49:		%08X" $data]

	set GIC0_GICD_IPRIORITYR50 0x312004C8
	set data [memread32_phys $GIC0_GICD_IPRIORITYR50]
	puts [format "GIC0_GICD_IPRIORITYR50:		%08X" $data]

	set GIC0_GICD_IPRIORITYR51 0x312004CC
	set data [memread32_phys $GIC0_GICD_IPRIORITYR51]
	puts [format "GIC0_GICD_IPRIORITYR51:		%08X" $data]

	set GIC0_GICD_IPRIORITYR52 0x312004D0
	set data [memread32_phys $GIC0_GICD_IPRIORITYR52]
	puts [format "GIC0_GICD_IPRIORITYR52:		%08X" $data]

	set GIC0_GICD_IPRIORITYR53 0x312004D4
	set data [memread32_phys $GIC0_GICD_IPRIORITYR53]
	puts [format "GIC0_GICD_IPRIORITYR53:		%08X" $data]

	set GIC0_GICD_IPRIORITYR54 0x312004D8
	set data [memread32_phys $GIC0_GICD_IPRIORITYR54]
	puts [format "GIC0_GICD_IPRIORITYR54:		%08X" $data]

	set GIC0_GICD_IPRIORITYR55 0x312004DC
	set data [memread32_phys $GIC0_GICD_IPRIORITYR55]
	puts [format "GIC0_GICD_IPRIORITYR55:		%08X" $data]

	set GIC0_GICD_IPRIORITYR56 0x312004E0
	set data [memread32_phys $GIC0_GICD_IPRIORITYR56]
	puts [format "GIC0_GICD_IPRIORITYR56:		%08X" $data]

	set GIC0_GICD_IPRIORITYR57 0x312004E4
	set data [memread32_phys $GIC0_GICD_IPRIORITYR57]
	puts [format "GIC0_GICD_IPRIORITYR57:		%08X" $data]

	set GIC0_GICD_IPRIORITYR58 0x312004E8
	set data [memread32_phys $GIC0_GICD_IPRIORITYR58]
	puts [format "GIC0_GICD_IPRIORITYR58:		%08X" $data]

	set GIC0_GICD_IPRIORITYR59 0x312004EC
	set data [memread32_phys $GIC0_GICD_IPRIORITYR59]
	puts [format "GIC0_GICD_IPRIORITYR59:		%08X" $data]

	set GIC0_GICD_IPRIORITYR60 0x312004F0
	set data [memread32_phys $GIC0_GICD_IPRIORITYR60]
	puts [format "GIC0_GICD_IPRIORITYR60:		%08X" $data]

	set GIC0_GICD_IPRIORITYR61 0x312004F4
	set data [memread32_phys $GIC0_GICD_IPRIORITYR61]
	puts [format "GIC0_GICD_IPRIORITYR61:		%08X" $data]

	set GIC0_GICD_IPRIORITYR62 0x312004F8
	set data [memread32_phys $GIC0_GICD_IPRIORITYR62]
	puts [format "GIC0_GICD_IPRIORITYR62:		%08X" $data]

	set GIC0_GICD_IPRIORITYR63 0x312004FC
	set data [memread32_phys $GIC0_GICD_IPRIORITYR63]
	puts [format "GIC0_GICD_IPRIORITYR63:		%08X" $data]

	set GIC0_GICD_IPRIORITYR64 0x31200500
	set data [memread32_phys $GIC0_GICD_IPRIORITYR64]
	puts [format "GIC0_GICD_IPRIORITYR64:		%08X" $data]

	set GIC0_GICD_IPRIORITYR65 0x31200504
	set data [memread32_phys $GIC0_GICD_IPRIORITYR65]
	puts [format "GIC0_GICD_IPRIORITYR65:		%08X" $data]

	set GIC0_GICD_IPRIORITYR66 0x31200508
	set data [memread32_phys $GIC0_GICD_IPRIORITYR66]
	puts [format "GIC0_GICD_IPRIORITYR66:		%08X" $data]

	set GIC0_GICD_IPRIORITYR67 0x3120050C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR67]
	puts [format "GIC0_GICD_IPRIORITYR67:		%08X" $data]

	set GIC0_GICD_IPRIORITYR68 0x31200510
	set data [memread32_phys $GIC0_GICD_IPRIORITYR68]
	puts [format "GIC0_GICD_IPRIORITYR68:		%08X" $data]

	set GIC0_GICD_IPRIORITYR69 0x31200514
	set data [memread32_phys $GIC0_GICD_IPRIORITYR69]
	puts [format "GIC0_GICD_IPRIORITYR69:		%08X" $data]

	set GIC0_GICD_IPRIORITYR70 0x31200518
	set data [memread32_phys $GIC0_GICD_IPRIORITYR70]
	puts [format "GIC0_GICD_IPRIORITYR70:		%08X" $data]

	set GIC0_GICD_IPRIORITYR71 0x3120051C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR71]
	puts [format "GIC0_GICD_IPRIORITYR71:		%08X" $data]

	set GIC0_GICD_IPRIORITYR72 0x31200520
	set data [memread32_phys $GIC0_GICD_IPRIORITYR72]
	puts [format "GIC0_GICD_IPRIORITYR72:		%08X" $data]

	set GIC0_GICD_IPRIORITYR73 0x31200524
	set data [memread32_phys $GIC0_GICD_IPRIORITYR73]
	puts [format "GIC0_GICD_IPRIORITYR73:		%08X" $data]

	set GIC0_GICD_IPRIORITYR74 0x31200528
	set data [memread32_phys $GIC0_GICD_IPRIORITYR74]
	puts [format "GIC0_GICD_IPRIORITYR74:		%08X" $data]

	set GIC0_GICD_IPRIORITYR75 0x3120052C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR75]
	puts [format "GIC0_GICD_IPRIORITYR75:		%08X" $data]

	set GIC0_GICD_IPRIORITYR76 0x31200530
	set data [memread32_phys $GIC0_GICD_IPRIORITYR76]
	puts [format "GIC0_GICD_IPRIORITYR76:		%08X" $data]

	set GIC0_GICD_IPRIORITYR77 0x31200534
	set data [memread32_phys $GIC0_GICD_IPRIORITYR77]
	puts [format "GIC0_GICD_IPRIORITYR77:		%08X" $data]

	set GIC0_GICD_IPRIORITYR78 0x31200538
	set data [memread32_phys $GIC0_GICD_IPRIORITYR78]
	puts [format "GIC0_GICD_IPRIORITYR78:		%08X" $data]

	set GIC0_GICD_IPRIORITYR79 0x3120053C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR79]
	puts [format "GIC0_GICD_IPRIORITYR79:		%08X" $data]

	set GIC0_GICD_IPRIORITYR80 0x31200540
	set data [memread32_phys $GIC0_GICD_IPRIORITYR80]
	puts [format "GIC0_GICD_IPRIORITYR80:		%08X" $data]

	set GIC0_GICD_IPRIORITYR81 0x31200544
	set data [memread32_phys $GIC0_GICD_IPRIORITYR81]
	puts [format "GIC0_GICD_IPRIORITYR81:		%08X" $data]

	set GIC0_GICD_IPRIORITYR82 0x31200548
	set data [memread32_phys $GIC0_GICD_IPRIORITYR82]
	puts [format "GIC0_GICD_IPRIORITYR82:		%08X" $data]

	set GIC0_GICD_IPRIORITYR83 0x3120054C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR83]
	puts [format "GIC0_GICD_IPRIORITYR83:		%08X" $data]

	set GIC0_GICD_IPRIORITYR84 0x31200550
	set data [memread32_phys $GIC0_GICD_IPRIORITYR84]
	puts [format "GIC0_GICD_IPRIORITYR84:		%08X" $data]

	set GIC0_GICD_IPRIORITYR85 0x31200554
	set data [memread32_phys $GIC0_GICD_IPRIORITYR85]
	puts [format "GIC0_GICD_IPRIORITYR85:		%08X" $data]

	set GIC0_GICD_IPRIORITYR86 0x31200558
	set data [memread32_phys $GIC0_GICD_IPRIORITYR86]
	puts [format "GIC0_GICD_IPRIORITYR86:		%08X" $data]

	set GIC0_GICD_IPRIORITYR87 0x3120055C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR87]
	puts [format "GIC0_GICD_IPRIORITYR87:		%08X" $data]

	set GIC0_GICD_IPRIORITYR88 0x31200560
	set data [memread32_phys $GIC0_GICD_IPRIORITYR88]
	puts [format "GIC0_GICD_IPRIORITYR88:		%08X" $data]

	set GIC0_GICD_IPRIORITYR89 0x31200564
	set data [memread32_phys $GIC0_GICD_IPRIORITYR89]
	puts [format "GIC0_GICD_IPRIORITYR89:		%08X" $data]

	set GIC0_GICD_IPRIORITYR90 0x31200568
	set data [memread32_phys $GIC0_GICD_IPRIORITYR90]
	puts [format "GIC0_GICD_IPRIORITYR90:		%08X" $data]

	set GIC0_GICD_IPRIORITYR91 0x3120056C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR91]
	puts [format "GIC0_GICD_IPRIORITYR91:		%08X" $data]

	set GIC0_GICD_IPRIORITYR92 0x31200570
	set data [memread32_phys $GIC0_GICD_IPRIORITYR92]
	puts [format "GIC0_GICD_IPRIORITYR92:		%08X" $data]

	set GIC0_GICD_IPRIORITYR93 0x31200574
	set data [memread32_phys $GIC0_GICD_IPRIORITYR93]
	puts [format "GIC0_GICD_IPRIORITYR93:		%08X" $data]

	set GIC0_GICD_IPRIORITYR94 0x31200578
	set data [memread32_phys $GIC0_GICD_IPRIORITYR94]
	puts [format "GIC0_GICD_IPRIORITYR94:		%08X" $data]

	set GIC0_GICD_IPRIORITYR95 0x3120057C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR95]
	puts [format "GIC0_GICD_IPRIORITYR95:		%08X" $data]

	set GIC0_GICD_IPRIORITYR96 0x31200580
	set data [memread32_phys $GIC0_GICD_IPRIORITYR96]
	puts [format "GIC0_GICD_IPRIORITYR96:		%08X" $data]

	set GIC0_GICD_IPRIORITYR97 0x31200584
	set data [memread32_phys $GIC0_GICD_IPRIORITYR97]
	puts [format "GIC0_GICD_IPRIORITYR97:		%08X" $data]

	set GIC0_GICD_IPRIORITYR98 0x31200588
	set data [memread32_phys $GIC0_GICD_IPRIORITYR98]
	puts [format "GIC0_GICD_IPRIORITYR98:		%08X" $data]

	set GIC0_GICD_IPRIORITYR99 0x3120058C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR99]
	puts [format "GIC0_GICD_IPRIORITYR99:		%08X" $data]

	set GIC0_GICD_IPRIORITYR100 0x31200590
	set data [memread32_phys $GIC0_GICD_IPRIORITYR100]
	puts [format "GIC0_GICD_IPRIORITYR100:		%08X" $data]

	set GIC0_GICD_IPRIORITYR101 0x31200594
	set data [memread32_phys $GIC0_GICD_IPRIORITYR101]
	puts [format "GIC0_GICD_IPRIORITYR101:		%08X" $data]

	set GIC0_GICD_IPRIORITYR102 0x31200598
	set data [memread32_phys $GIC0_GICD_IPRIORITYR102]
	puts [format "GIC0_GICD_IPRIORITYR102:		%08X" $data]

	set GIC0_GICD_IPRIORITYR103 0x3120059C
	set data [memread32_phys $GIC0_GICD_IPRIORITYR103]
	puts [format "GIC0_GICD_IPRIORITYR103:		%08X" $data]

	set GIC0_GICD_ICFGR2 0x31200C08
	set data [memread32_phys $GIC0_GICD_ICFGR2]
	puts [format "GIC0_GICD_ICFGR2:		%08X" $data]

	set GIC0_GICD_ICFGR3 0x31200C0C
	set data [memread32_phys $GIC0_GICD_ICFGR3]
	puts [format "GIC0_GICD_ICFGR3:		%08X" $data]

	set GIC0_GICD_ICFGR4 0x31200C10
	set data [memread32_phys $GIC0_GICD_ICFGR4]
	puts [format "GIC0_GICD_ICFGR4:		%08X" $data]

	set GIC0_GICD_ICFGR5 0x31200C14
	set data [memread32_phys $GIC0_GICD_ICFGR5]
	puts [format "GIC0_GICD_ICFGR5:		%08X" $data]

	set GIC0_GICD_ICFGR6 0x31200C18
	set data [memread32_phys $GIC0_GICD_ICFGR6]
	puts [format "GIC0_GICD_ICFGR6:		%08X" $data]

	set GIC0_GICD_ICFGR7 0x31200C1C
	set data [memread32_phys $GIC0_GICD_ICFGR7]
	puts [format "GIC0_GICD_ICFGR7:		%08X" $data]

	set GIC0_GICD_ICFGR8 0x31200C20
	set data [memread32_phys $GIC0_GICD_ICFGR8]
	puts [format "GIC0_GICD_ICFGR8:		%08X" $data]

	set GIC0_GICD_ICFGR9 0x31200C24
	set data [memread32_phys $GIC0_GICD_ICFGR9]
	puts [format "GIC0_GICD_ICFGR9:		%08X" $data]

	set GIC0_GICD_ICFGR10 0x31200C28
	set data [memread32_phys $GIC0_GICD_ICFGR10]
	puts [format "GIC0_GICD_ICFGR10:		%08X" $data]

	set GIC0_GICD_ICFGR11 0x31200C2C
	set data [memread32_phys $GIC0_GICD_ICFGR11]
	puts [format "GIC0_GICD_ICFGR11:		%08X" $data]

	set GIC0_GICD_ICFGR12 0x31200C30
	set data [memread32_phys $GIC0_GICD_ICFGR12]
	puts [format "GIC0_GICD_ICFGR12:		%08X" $data]

	set GIC0_GICD_ICFGR13 0x31200C34
	set data [memread32_phys $GIC0_GICD_ICFGR13]
	puts [format "GIC0_GICD_ICFGR13:		%08X" $data]

	set GIC0_GICD_ICFGR14 0x31200C38
	set data [memread32_phys $GIC0_GICD_ICFGR14]
	puts [format "GIC0_GICD_ICFGR14:		%08X" $data]

	set GIC0_GICD_ICFGR15 0x31200C3C
	set data [memread32_phys $GIC0_GICD_ICFGR15]
	puts [format "GIC0_GICD_ICFGR15:		%08X" $data]

	set GIC0_GICD_ICFGR16 0x31200C40
	set data [memread32_phys $GIC0_GICD_ICFGR16]
	puts [format "GIC0_GICD_ICFGR16:		%08X" $data]

	set GIC0_GICD_ICFGR17 0x31200C44
	set data [memread32_phys $GIC0_GICD_ICFGR17]
	puts [format "GIC0_GICD_ICFGR17:		%08X" $data]

	set GIC0_GICD_ICFGR18 0x31200C48
	set data [memread32_phys $GIC0_GICD_ICFGR18]
	puts [format "GIC0_GICD_ICFGR18:		%08X" $data]

	set GIC0_GICD_ICFGR19 0x31200C4C
	set data [memread32_phys $GIC0_GICD_ICFGR19]
	puts [format "GIC0_GICD_ICFGR19:		%08X" $data]

	set GIC0_GICD_ICFGR20 0x31200C50
	set data [memread32_phys $GIC0_GICD_ICFGR20]
	puts [format "GIC0_GICD_ICFGR20:		%08X" $data]

	set GIC0_GICD_ICFGR21 0x31200C54
	set data [memread32_phys $GIC0_GICD_ICFGR21]
	puts [format "GIC0_GICD_ICFGR21:		%08X" $data]

	set GIC0_GICD_ICFGR22 0x31200C58
	set data [memread32_phys $GIC0_GICD_ICFGR22]
	puts [format "GIC0_GICD_ICFGR22:		%08X" $data]

	set GIC0_GICD_ICFGR23 0x31200C5C
	set data [memread32_phys $GIC0_GICD_ICFGR23]
	puts [format "GIC0_GICD_ICFGR23:		%08X" $data]

	set GIC0_GICD_ICFGR24 0x31200C60
	set data [memread32_phys $GIC0_GICD_ICFGR24]
	puts [format "GIC0_GICD_ICFGR24:		%08X" $data]

	set GIC0_GICD_ICFGR25 0x31200C64
	set data [memread32_phys $GIC0_GICD_ICFGR25]
	puts [format "GIC0_GICD_ICFGR25:		%08X" $data]

	set GIC0_GICD_IGRPMODR1 0x31200D04
	set data [memread32_phys $GIC0_GICD_IGRPMODR1]
	puts [format "GIC0_GICD_IGRPMODR1:		%08X" $data]

	set GIC0_GICD_IGRPMODR2 0x31200D08
	set data [memread32_phys $GIC0_GICD_IGRPMODR2]
	puts [format "GIC0_GICD_IGRPMODR2:		%08X" $data]

	set GIC0_GICD_IGRPMODR3 0x31200D0C
	set data [memread32_phys $GIC0_GICD_IGRPMODR3]
	puts [format "GIC0_GICD_IGRPMODR3:		%08X" $data]

	set GIC0_GICD_IGRPMODR4 0x31200D10
	set data [memread32_phys $GIC0_GICD_IGRPMODR4]
	puts [format "GIC0_GICD_IGRPMODR4:		%08X" $data]

	set GIC0_GICD_IGRPMODR5 0x31200D14
	set data [memread32_phys $GIC0_GICD_IGRPMODR5]
	puts [format "GIC0_GICD_IGRPMODR5:		%08X" $data]

	set GIC0_GICD_IGRPMODR6 0x31200D18
	set data [memread32_phys $GIC0_GICD_IGRPMODR6]
	puts [format "GIC0_GICD_IGRPMODR6:		%08X" $data]

	set GIC0_GICD_IGRPMODR7 0x31200D1C
	set data [memread32_phys $GIC0_GICD_IGRPMODR7]
	puts [format "GIC0_GICD_IGRPMODR7:		%08X" $data]

	set GIC0_GICD_IGRPMODR8 0x31200D20
	set data [memread32_phys $GIC0_GICD_IGRPMODR8]
	puts [format "GIC0_GICD_IGRPMODR8:		%08X" $data]

	set GIC0_GICD_IGRPMODR9 0x31200D24
	set data [memread32_phys $GIC0_GICD_IGRPMODR9]
	puts [format "GIC0_GICD_IGRPMODR9:		%08X" $data]

	set GIC0_GICD_IGRPMODR10 0x31200D28
	set data [memread32_phys $GIC0_GICD_IGRPMODR10]
	puts [format "GIC0_GICD_IGRPMODR10:		%08X" $data]

	set GIC0_GICD_IGRPMODR11 0x31200D2C
	set data [memread32_phys $GIC0_GICD_IGRPMODR11]
	puts [format "GIC0_GICD_IGRPMODR11:		%08X" $data]

	set GIC0_GICD_IGRPMODR12 0x31200D30
	set data [memread32_phys $GIC0_GICD_IGRPMODR12]
	puts [format "GIC0_GICD_IGRPMODR12:		%08X" $data]

	set GIC0_GICD_NSACR2 0x31200E08
	set data [memread32_phys $GIC0_GICD_NSACR2]
	puts [format "GIC0_GICD_NSACR2:		%08X" $data]

	set GIC0_GICD_NSACR3 0x31200E0C
	set data [memread32_phys $GIC0_GICD_NSACR3]
	puts [format "GIC0_GICD_NSACR3:		%08X" $data]

	set GIC0_GICD_NSACR4 0x31200E10
	set data [memread32_phys $GIC0_GICD_NSACR4]
	puts [format "GIC0_GICD_NSACR4:		%08X" $data]

	set GIC0_GICD_NSACR5 0x31200E14
	set data [memread32_phys $GIC0_GICD_NSACR5]
	puts [format "GIC0_GICD_NSACR5:		%08X" $data]

	set GIC0_GICD_NSACR6 0x31200E18
	set data [memread32_phys $GIC0_GICD_NSACR6]
	puts [format "GIC0_GICD_NSACR6:		%08X" $data]

	set GIC0_GICD_NSACR7 0x31200E1C
	set data [memread32_phys $GIC0_GICD_NSACR7]
	puts [format "GIC0_GICD_NSACR7:		%08X" $data]

	set GIC0_GICD_NSACR8 0x31200E20
	set data [memread32_phys $GIC0_GICD_NSACR8]
	puts [format "GIC0_GICD_NSACR8:		%08X" $data]

	set GIC0_GICD_NSACR9 0x31200E24
	set data [memread32_phys $GIC0_GICD_NSACR9]
	puts [format "GIC0_GICD_NSACR9:		%08X" $data]

	set GIC0_GICD_NSACR10 0x31200E28
	set data [memread32_phys $GIC0_GICD_NSACR10]
	puts [format "GIC0_GICD_NSACR10:		%08X" $data]

	set GIC0_GICD_NSACR11 0x31200E2C
	set data [memread32_phys $GIC0_GICD_NSACR11]
	puts [format "GIC0_GICD_NSACR11:		%08X" $data]

	set GIC0_GICD_NSACR12 0x31200E30
	set data [memread32_phys $GIC0_GICD_NSACR12]
	puts [format "GIC0_GICD_NSACR12:		%08X" $data]

	set GIC0_GICD_NSACR13 0x31200E34
	set data [memread32_phys $GIC0_GICD_NSACR13]
	puts [format "GIC0_GICD_NSACR13:		%08X" $data]

	set GIC0_GICD_NSACR14 0x31200E38
	set data [memread32_phys $GIC0_GICD_NSACR14]
	puts [format "GIC0_GICD_NSACR14:		%08X" $data]

	set GIC0_GICD_NSACR15 0x31200E3C
	set data [memread32_phys $GIC0_GICD_NSACR15]
	puts [format "GIC0_GICD_NSACR15:		%08X" $data]

	set GIC0_GICD_NSACR16 0x31200E40
	set data [memread32_phys $GIC0_GICD_NSACR16]
	puts [format "GIC0_GICD_NSACR16:		%08X" $data]

	set GIC0_GICD_NSACR17 0x31200E44
	set data [memread32_phys $GIC0_GICD_NSACR17]
	puts [format "GIC0_GICD_NSACR17:		%08X" $data]

	set GIC0_GICD_NSACR18 0x31200E48
	set data [memread32_phys $GIC0_GICD_NSACR18]
	puts [format "GIC0_GICD_NSACR18:		%08X" $data]

	set GIC0_GICD_NSACR19 0x31200E4C
	set data [memread32_phys $GIC0_GICD_NSACR19]
	puts [format "GIC0_GICD_NSACR19:		%08X" $data]

	set GIC0_GICD_NSACR20 0x31200E50
	set data [memread32_phys $GIC0_GICD_NSACR20]
	puts [format "GIC0_GICD_NSACR20:		%08X" $data]

	set GIC0_GICD_NSACR21 0x31200E54
	set data [memread32_phys $GIC0_GICD_NSACR21]
	puts [format "GIC0_GICD_NSACR21:		%08X" $data]

	set GIC0_GICD_NSACR22 0x31200E58
	set data [memread32_phys $GIC0_GICD_NSACR22]
	puts [format "GIC0_GICD_NSACR22:		%08X" $data]

	set GIC0_GICD_NSACR23 0x31200E5C
	set data [memread32_phys $GIC0_GICD_NSACR23]
	puts [format "GIC0_GICD_NSACR23:		%08X" $data]

	set GIC0_GICD_NSACR24 0x31200E60
	set data [memread32_phys $GIC0_GICD_NSACR24]
	puts [format "GIC0_GICD_NSACR24:		%08X" $data]

	set GIC0_GICD_NSACR25 0x31200E64
	set data [memread32_phys $GIC0_GICD_NSACR25]
	puts [format "GIC0_GICD_NSACR25:		%08X" $data]

	set GIC0_GICD_ICLAR2 0x3120E008
	set data [memread32_phys $GIC0_GICD_ICLAR2]
	puts [format "GIC0_GICD_ICLAR2:		%08X" $data]

	set GIC0_GICD_ICLAR3 0x3120E00C
	set data [memread32_phys $GIC0_GICD_ICLAR3]
	puts [format "GIC0_GICD_ICLAR3:		%08X" $data]

	set GIC0_GICD_ICLAR4 0x3120E010
	set data [memread32_phys $GIC0_GICD_ICLAR4]
	puts [format "GIC0_GICD_ICLAR4:		%08X" $data]

	set GIC0_GICD_ICLAR5 0x3120E014
	set data [memread32_phys $GIC0_GICD_ICLAR5]
	puts [format "GIC0_GICD_ICLAR5:		%08X" $data]

	set GIC0_GICD_ICLAR6 0x3120E018
	set data [memread32_phys $GIC0_GICD_ICLAR6]
	puts [format "GIC0_GICD_ICLAR6:		%08X" $data]

	set GIC0_GICD_ICLAR7 0x3120E01C
	set data [memread32_phys $GIC0_GICD_ICLAR7]
	puts [format "GIC0_GICD_ICLAR7:		%08X" $data]

	set GIC0_GICD_ICLAR8 0x3120E020
	set data [memread32_phys $GIC0_GICD_ICLAR8]
	puts [format "GIC0_GICD_ICLAR8:		%08X" $data]

	set GIC0_GICD_ICLAR9 0x3120E024
	set data [memread32_phys $GIC0_GICD_ICLAR9]
	puts [format "GIC0_GICD_ICLAR9:		%08X" $data]

	set GIC0_GICD_ICLAR10 0x3120E028
	set data [memread32_phys $GIC0_GICD_ICLAR10]
	puts [format "GIC0_GICD_ICLAR10:		%08X" $data]

	set GIC0_GICD_ICLAR11 0x3120E02C
	set data [memread32_phys $GIC0_GICD_ICLAR11]
	puts [format "GIC0_GICD_ICLAR11:		%08X" $data]

	set GIC0_GICD_ICLAR12 0x3120E030
	set data [memread32_phys $GIC0_GICD_ICLAR12]
	puts [format "GIC0_GICD_ICLAR12:		%08X" $data]

	set GIC0_GICD_ICLAR13 0x3120E034
	set data [memread32_phys $GIC0_GICD_ICLAR13]
	puts [format "GIC0_GICD_ICLAR13:		%08X" $data]

	set GIC0_GICD_ICLAR14 0x3120E038
	set data [memread32_phys $GIC0_GICD_ICLAR14]
	puts [format "GIC0_GICD_ICLAR14:		%08X" $data]

	set GIC0_GICD_ICLAR15 0x3120E03C
	set data [memread32_phys $GIC0_GICD_ICLAR15]
	puts [format "GIC0_GICD_ICLAR15:		%08X" $data]

	set GIC0_GICD_ICLAR16 0x3120E040
	set data [memread32_phys $GIC0_GICD_ICLAR16]
	puts [format "GIC0_GICD_ICLAR16:		%08X" $data]

	set GIC0_GICD_ICLAR17 0x3120E044
	set data [memread32_phys $GIC0_GICD_ICLAR17]
	puts [format "GIC0_GICD_ICLAR17:		%08X" $data]

	set GIC0_GICD_ICLAR18 0x3120E048
	set data [memread32_phys $GIC0_GICD_ICLAR18]
	puts [format "GIC0_GICD_ICLAR18:		%08X" $data]

	set GIC0_GICD_ICLAR19 0x3120E04C
	set data [memread32_phys $GIC0_GICD_ICLAR19]
	puts [format "GIC0_GICD_ICLAR19:		%08X" $data]

	set GIC0_GICD_ICLAR20 0x3120E050
	set data [memread32_phys $GIC0_GICD_ICLAR20]
	puts [format "GIC0_GICD_ICLAR20:		%08X" $data]

	set GIC0_GICD_ICLAR21 0x3120E054
	set data [memread32_phys $GIC0_GICD_ICLAR21]
	puts [format "GIC0_GICD_ICLAR21:		%08X" $data]

	set GIC0_GICD_ICLAR22 0x3120E058
	set data [memread32_phys $GIC0_GICD_ICLAR22]
	puts [format "GIC0_GICD_ICLAR22:		%08X" $data]

	set GIC0_GICD_ICLAR23 0x3120E05C
	set data [memread32_phys $GIC0_GICD_ICLAR23]
	puts [format "GIC0_GICD_ICLAR23:		%08X" $data]

	set GIC0_GICD_ICLAR24 0x3120E060
	set data [memread32_phys $GIC0_GICD_ICLAR24]
	puts [format "GIC0_GICD_ICLAR24:		%08X" $data]

	set GIC0_GICD_ICLAR25 0x3120E064
	set data [memread32_phys $GIC0_GICD_ICLAR25]
	puts [format "GIC0_GICD_ICLAR25:		%08X" $data]

	set GIC0_GICD_IERRR1 0x3120E104
	set data [memread32_phys $GIC0_GICD_IERRR1]
	puts [format "GIC0_GICD_IERRR1:		%08X" $data]

	set GIC0_GICD_IERRR2 0x3120E108
	set data [memread32_phys $GIC0_GICD_IERRR2]
	puts [format "GIC0_GICD_IERRR2:		%08X" $data]

	set GIC0_GICD_IERRR3 0x3120E10C
	set data [memread32_phys $GIC0_GICD_IERRR3]
	puts [format "GIC0_GICD_IERRR3:		%08X" $data]

	set GIC0_GICD_IERRR4 0x3120E110
	set data [memread32_phys $GIC0_GICD_IERRR4]
	puts [format "GIC0_GICD_IERRR4:		%08X" $data]

	set GIC0_GICD_IERRR5 0x3120E114
	set data [memread32_phys $GIC0_GICD_IERRR5]
	puts [format "GIC0_GICD_IERRR5:		%08X" $data]

	set GIC0_GICD_IERRR6 0x3120E118
	set data [memread32_phys $GIC0_GICD_IERRR6]
	puts [format "GIC0_GICD_IERRR6:		%08X" $data]

	set GIC0_GICD_IERRR7 0x3120E11C
	set data [memread32_phys $GIC0_GICD_IERRR7]
	puts [format "GIC0_GICD_IERRR7:		%08X" $data]

	set GIC0_GICD_IERRR8 0x3120E120
	set data [memread32_phys $GIC0_GICD_IERRR8]
	puts [format "GIC0_GICD_IERRR8:		%08X" $data]

	set GIC0_GICD_IERRR9 0x3120E124
	set data [memread32_phys $GIC0_GICD_IERRR9]
	puts [format "GIC0_GICD_IERRR9:		%08X" $data]

	set GIC0_GICD_IERRR10 0x3120E128
	set data [memread32_phys $GIC0_GICD_IERRR10]
	puts [format "GIC0_GICD_IERRR10:		%08X" $data]

	set GIC0_GICD_IERRR11 0x3120E12C
	set data [memread32_phys $GIC0_GICD_IERRR11]
	puts [format "GIC0_GICD_IERRR11:		%08X" $data]

	set GIC0_GICD_IERRR12 0x3120E130
	set data [memread32_phys $GIC0_GICD_IERRR12]
	puts [format "GIC0_GICD_IERRR12:		%08X" $data]

	set GIC0_GICD_PIDR4 0x3120FFD0
	set data [memread32_phys $GIC0_GICD_PIDR4]
	puts [format "GIC0_GICD_PIDR4:		%08X" $data]

	set GIC0_GICD_PIDR0 0x3120FFE0
	set data [memread32_phys $GIC0_GICD_PIDR0]
	puts [format "GIC0_GICD_PIDR0:		%08X" $data]

	set GIC0_GICD_PIDR1 0x3120FFE4
	set data [memread32_phys $GIC0_GICD_PIDR1]
	puts [format "GIC0_GICD_PIDR1:		%08X" $data]

	set GIC0_GICD_PIDR2 0x3120FFE8
	set data [memread32_phys $GIC0_GICD_PIDR2]
	puts [format "GIC0_GICD_PIDR2:		%08X" $data]

	set GIC0_GICD_PIDR3 0x3120FFEC
	set data [memread32_phys $GIC0_GICD_PIDR3]
	puts [format "GIC0_GICD_PIDR3:		%08X" $data]

	set GIC0_GICD_CIDR0 0x3120FFF0
	set data [memread32_phys $GIC0_GICD_CIDR0]
	puts [format "GIC0_GICD_CIDR0:		%08X" $data]

	set GIC0_GICD_CIDR1 0x3120FFF4
	set data [memread32_phys $GIC0_GICD_CIDR1]
	puts [format "GIC0_GICD_CIDR1:		%08X" $data]

	set GIC0_GICD_CIDR2 0x3120FFF8
	set data [memread32_phys $GIC0_GICD_CIDR2]
	puts [format "GIC0_GICD_CIDR2:		%08X" $data]

	set GIC0_GICD_CIDR3 0x3120FFFC
	set data [memread32_phys $GIC0_GICD_CIDR3]
	puts [format "GIC0_GICD_CIDR3:		%08X" $data]

	set GIC0_GICA_SETSPI_NSR 0x31210040
	set data [memread32_phys $GIC0_GICA_SETSPI_NSR]
	puts [format "GIC0_GICA_SETSPI_NSR:		%08X" $data]

	set GIC0_GICA_CLRSPI_NSR 0x31210048
	set data [memread32_phys $GIC0_GICA_CLRSPI_NSR]
	puts [format "GIC0_GICA_CLRSPI_NSR:		%08X" $data]

	set GIC0_GICA_SETSPI_SR 0x31210050
	set data [memread32_phys $GIC0_GICA_SETSPI_SR]
	puts [format "GIC0_GICA_SETSPI_SR:		%08X" $data]

	set GIC0_GICA_CLRSPI_SR 0x31210058
	set data [memread32_phys $GIC0_GICA_CLRSPI_SR]
	puts [format "GIC0_GICA_CLRSPI_SR:		%08X" $data]

	set GIC0_GICT_DEVARCH 0x3122FFBC
	set data [memread32_phys $GIC0_GICT_DEVARCH]
	puts [format "GIC0_GICT_DEVARCH:		%08X" $data]

	set GIC0_GICT_DEVID 0x3122FFC8
	set data [memread32_phys $GIC0_GICT_DEVID]
	puts [format "GIC0_GICT_DEVID:		%08X" $data]

	set GIC0_GICT_PIDR4 0x3122FFD0
	set data [memread32_phys $GIC0_GICT_PIDR4]
	puts [format "GIC0_GICT_PIDR4:		%08X" $data]

	set GIC0_GICT_PIDR0 0x3122FFE0
	set data [memread32_phys $GIC0_GICT_PIDR0]
	puts [format "GIC0_GICT_PIDR0:		%08X" $data]

	set GIC0_GICT_PIDR1 0x3122FFE4
	set data [memread32_phys $GIC0_GICT_PIDR1]
	puts [format "GIC0_GICT_PIDR1:		%08X" $data]

	set GIC0_GICT_PIDR2 0x3122FFE8
	set data [memread32_phys $GIC0_GICT_PIDR2]
	puts [format "GIC0_GICT_PIDR2:		%08X" $data]

	set GIC0_GICT_PIDR3 0x3122FFEC
	set data [memread32_phys $GIC0_GICT_PIDR3]
	puts [format "GIC0_GICT_PIDR3:		%08X" $data]

	set GIC0_GICT_CIDR0 0x3122FFF0
	set data [memread32_phys $GIC0_GICT_CIDR0]
	puts [format "GIC0_GICT_CIDR0:		%08X" $data]

	set GIC0_GICT_CIDR1 0x3122FFF4
	set data [memread32_phys $GIC0_GICT_CIDR1]
	puts [format "GIC0_GICT_CIDR1:		%08X" $data]

	set GIC0_GICT_CIDR2 0x3122FFF8
	set data [memread32_phys $GIC0_GICT_CIDR2]
	puts [format "GIC0_GICT_CIDR2:		%08X" $data]

	set GIC0_GICT_CIDR3 0x3122FFFC
	set data [memread32_phys $GIC0_GICT_CIDR3]
	puts [format "GIC0_GICT_CIDR3:		%08X" $data]

	set GIC0_GICP_EVCNTR0 0x31230000
	set data [memread32_phys $GIC0_GICP_EVCNTR0]
	puts [format "GIC0_GICP_EVCNTR0:		%08X" $data]

	set GIC0_GICP_EVCNTR1 0x31230004
	set data [memread32_phys $GIC0_GICP_EVCNTR1]
	puts [format "GIC0_GICP_EVCNTR1:		%08X" $data]

	set GIC0_GICP_EVCNTR2 0x31230008
	set data [memread32_phys $GIC0_GICP_EVCNTR2]
	puts [format "GIC0_GICP_EVCNTR2:		%08X" $data]

	set GIC0_GICP_EVCNTR3 0x3123000C
	set data [memread32_phys $GIC0_GICP_EVCNTR3]
	puts [format "GIC0_GICP_EVCNTR3:		%08X" $data]

	set GIC0_GICP_EVCNTR4 0x31230010
	set data [memread32_phys $GIC0_GICP_EVCNTR4]
	puts [format "GIC0_GICP_EVCNTR4:		%08X" $data]

	set GIC0_GICP_EVTYPER0 0x31230400
	set data [memread32_phys $GIC0_GICP_EVTYPER0]
	puts [format "GIC0_GICP_EVTYPER0:		%08X" $data]

	set GIC0_GICP_EVTYPER1 0x31230404
	set data [memread32_phys $GIC0_GICP_EVTYPER1]
	puts [format "GIC0_GICP_EVTYPER1:		%08X" $data]

	set GIC0_GICP_EVTYPER2 0x31230408
	set data [memread32_phys $GIC0_GICP_EVTYPER2]
	puts [format "GIC0_GICP_EVTYPER2:		%08X" $data]

	set GIC0_GICP_EVTYPER3 0x3123040C
	set data [memread32_phys $GIC0_GICP_EVTYPER3]
	puts [format "GIC0_GICP_EVTYPER3:		%08X" $data]

	set GIC0_GICP_EVTYPER4 0x31230410
	set data [memread32_phys $GIC0_GICP_EVTYPER4]
	puts [format "GIC0_GICP_EVTYPER4:		%08X" $data]

	set GIC0_GICP_SVR0 0x31230600
	set data [memread32_phys $GIC0_GICP_SVR0]
	puts [format "GIC0_GICP_SVR0:		%08X" $data]

	set GIC0_GICP_SVR1 0x31230604
	set data [memread32_phys $GIC0_GICP_SVR1]
	puts [format "GIC0_GICP_SVR1:		%08X" $data]

	set GIC0_GICP_SVR2 0x31230608
	set data [memread32_phys $GIC0_GICP_SVR2]
	puts [format "GIC0_GICP_SVR2:		%08X" $data]

	set GIC0_GICP_SVR3 0x3123060C
	set data [memread32_phys $GIC0_GICP_SVR3]
	puts [format "GIC0_GICP_SVR3:		%08X" $data]

	set GIC0_GICP_SVR4 0x31230610
	set data [memread32_phys $GIC0_GICP_SVR4]
	puts [format "GIC0_GICP_SVR4:		%08X" $data]

	set GIC0_GICP_FR0 0x31230A00
	set data [memread32_phys $GIC0_GICP_FR0]
	puts [format "GIC0_GICP_FR0:		%08X" $data]

	set GIC0_GICP_FR1 0x31230A04
	set data [memread32_phys $GIC0_GICP_FR1]
	puts [format "GIC0_GICP_FR1:		%08X" $data]

	set GIC0_GICP_FR2 0x31230A08
	set data [memread32_phys $GIC0_GICP_FR2]
	puts [format "GIC0_GICP_FR2:		%08X" $data]

	set GIC0_GICP_FR3 0x31230A0C
	set data [memread32_phys $GIC0_GICP_FR3]
	puts [format "GIC0_GICP_FR3:		%08X" $data]

	set GIC0_GICP_FR4 0x31230A10
	set data [memread32_phys $GIC0_GICP_FR4]
	puts [format "GIC0_GICP_FR4:		%08X" $data]

	set GIC0_GICP_CAPR 0x31230D88
	set data [memread32_phys $GIC0_GICP_CAPR]
	puts [format "GIC0_GICP_CAPR:		%08X" $data]

	set GIC0_GICP_CFGR 0x31230E00
	set data [memread32_phys $GIC0_GICP_CFGR]
	puts [format "GIC0_GICP_CFGR:		%08X" $data]

	set GIC0_GICP_CR 0x31230E04
	set data [memread32_phys $GIC0_GICP_CR]
	puts [format "GIC0_GICP_CR:		%08X" $data]

	set GIC0_GICP_IRQCR 0x31230E50
	set data [memread32_phys $GIC0_GICP_IRQCR]
	puts [format "GIC0_GICP_IRQCR:		%08X" $data]

	set GIC0_GICP_PMAUTHSTATUS 0x31230FB8
	set data [memread32_phys $GIC0_GICP_PMAUTHSTATUS]
	puts [format "GIC0_GICP_PMAUTHSTATUS:		%08X" $data]

	set GIC0_GICP_PMDEVARCH 0x31230FBC
	set data [memread32_phys $GIC0_GICP_PMDEVARCH]
	puts [format "GIC0_GICP_PMDEVARCH:		%08X" $data]

	set GIC0_GICP_PMDEVTYPE 0x31230FCC
	set data [memread32_phys $GIC0_GICP_PMDEVTYPE]
	puts [format "GIC0_GICP_PMDEVTYPE:		%08X" $data]

	set GIC0_GICP_PIDR4 0x31230FD0
	set data [memread32_phys $GIC0_GICP_PIDR4]
	puts [format "GIC0_GICP_PIDR4:		%08X" $data]

	set GIC0_GICP_PIDR0 0x31230FE0
	set data [memread32_phys $GIC0_GICP_PIDR0]
	puts [format "GIC0_GICP_PIDR0:		%08X" $data]

	set GIC0_GICP_PIDR1 0x31230FE4
	set data [memread32_phys $GIC0_GICP_PIDR1]
	puts [format "GIC0_GICP_PIDR1:		%08X" $data]

	set GIC0_GICP_PIDR2 0x31230FE8
	set data [memread32_phys $GIC0_GICP_PIDR2]
	puts [format "GIC0_GICP_PIDR2:		%08X" $data]

	set GIC0_GICP_PIDR3 0x31230FEC
	set data [memread32_phys $GIC0_GICP_PIDR3]
	puts [format "GIC0_GICP_PIDR3:		%08X" $data]

	set GIC0_GICP_CIDR0 0x31230FF0
	set data [memread32_phys $GIC0_GICP_CIDR0]
	puts [format "GIC0_GICP_CIDR0:		%08X" $data]

	set GIC0_GICP_CIDR1 0x31230FF4
	set data [memread32_phys $GIC0_GICP_CIDR1]
	puts [format "GIC0_GICP_CIDR1:		%08X" $data]

	set GIC0_GICP_CIDR2 0x31230FF8
	set data [memread32_phys $GIC0_GICP_CIDR2]
	puts [format "GIC0_GICP_CIDR2:		%08X" $data]

	set GIC0_GICP_CIDR3 0x31230FFC
	set data [memread32_phys $GIC0_GICP_CIDR3]
	puts [format "GIC0_GICP_CIDR3:		%08X" $data]

	set GIC0_GICR0_CTLR 0x31240000
	set data [memread32_phys $GIC0_GICR0_CTLR]
	puts [format "GIC0_GICR0_CTLR:		%08X" $data]

	set GIC0_GICR0_IIDR 0x31240004
	set data [memread32_phys $GIC0_GICR0_IIDR]
	puts [format "GIC0_GICR0_IIDR:		%08X" $data]

	set GIC0_GICR0_WAKER 0x31240014
	set data [memread32_phys $GIC0_GICR0_WAKER]
	puts [format "GIC0_GICR0_WAKER:		%08X" $data]

	set GIC0_GICR0_FCTLR 0x31240020
	set data [memread32_phys $GIC0_GICR0_FCTLR]
	puts [format "GIC0_GICR0_FCTLR:		%08X" $data]

	set GIC0_GICR0_PWRR 0x31240024
	set data [memread32_phys $GIC0_GICR0_PWRR]
	puts [format "GIC0_GICR0_PWRR:		%08X" $data]

	set GIC0_GICR0_CLASS 0x31240028
	set data [memread32_phys $GIC0_GICR0_CLASS]
	puts [format "GIC0_GICR0_CLASS:		%08X" $data]

	set GIC0_GICR0_PIDR4 0x3124FFD0
	set data [memread32_phys $GIC0_GICR0_PIDR4]
	puts [format "GIC0_GICR0_PIDR4:		%08X" $data]

	set GIC0_GICR0_PIDR0 0x3124FFE0
	set data [memread32_phys $GIC0_GICR0_PIDR0]
	puts [format "GIC0_GICR0_PIDR0:		%08X" $data]

	set GIC0_GICR0_PIDR1 0x3124FFE4
	set data [memread32_phys $GIC0_GICR0_PIDR1]
	puts [format "GIC0_GICR0_PIDR1:		%08X" $data]

	set GIC0_GICR0_PIDR2 0x3124FFE8
	set data [memread32_phys $GIC0_GICR0_PIDR2]
	puts [format "GIC0_GICR0_PIDR2:		%08X" $data]

	set GIC0_GICR0_PIDR3 0x3124FFEC
	set data [memread32_phys $GIC0_GICR0_PIDR3]
	puts [format "GIC0_GICR0_PIDR3:		%08X" $data]

	set GIC0_GICR0_CIDR0 0x3124FFF0
	set data [memread32_phys $GIC0_GICR0_CIDR0]
	puts [format "GIC0_GICR0_CIDR0:		%08X" $data]

	set GIC0_GICR0_CIDR1 0x3124FFF4
	set data [memread32_phys $GIC0_GICR0_CIDR1]
	puts [format "GIC0_GICR0_CIDR1:		%08X" $data]

	set GIC0_GICR0_CIDR2 0x3124FFF8
	set data [memread32_phys $GIC0_GICR0_CIDR2]
	puts [format "GIC0_GICR0_CIDR2:		%08X" $data]

	set GIC0_GICR0_CIDR3 0x3124FFFC
	set data [memread32_phys $GIC0_GICR0_CIDR3]
	puts [format "GIC0_GICR0_CIDR3:		%08X" $data]

	set GIC0_GICR0_IGROUPR0 0x31250080
	set data [memread32_phys $GIC0_GICR0_IGROUPR0]
	puts [format "GIC0_GICR0_IGROUPR0:		%08X" $data]

	set GIC0_GICR0_ISENABLER0 0x31250100
	set data [memread32_phys $GIC0_GICR0_ISENABLER0]
	puts [format "GIC0_GICR0_ISENABLER0:		%08X" $data]

	set GIC0_GICR0_ICENABLER0 0x31250180
	set data [memread32_phys $GIC0_GICR0_ICENABLER0]
	puts [format "GIC0_GICR0_ICENABLER0:		%08X" $data]

	set GIC0_GICR0_ISPENDR0 0x31250200
	set data [memread32_phys $GIC0_GICR0_ISPENDR0]
	puts [format "GIC0_GICR0_ISPENDR0:		%08X" $data]

	set GIC0_GICR0_ICPENDR0 0x31250280
	set data [memread32_phys $GIC0_GICR0_ICPENDR0]
	puts [format "GIC0_GICR0_ICPENDR0:		%08X" $data]

	set GIC0_GICR0_ISACTIVER0 0x31250300
	set data [memread32_phys $GIC0_GICR0_ISACTIVER0]
	puts [format "GIC0_GICR0_ISACTIVER0:		%08X" $data]

	set GIC0_GICR0_ICACTIVER0 0x31250380
	set data [memread32_phys $GIC0_GICR0_ICACTIVER0]
	puts [format "GIC0_GICR0_ICACTIVER0:		%08X" $data]

	set GIC0_GICR0_IPRIORITYR0 0x31250400
	set data [memread32_phys $GIC0_GICR0_IPRIORITYR0]
	puts [format "GIC0_GICR0_IPRIORITYR0:		%08X" $data]

	set GIC0_GICR0_IPRIORITYR1 0x31250404
	set data [memread32_phys $GIC0_GICR0_IPRIORITYR1]
	puts [format "GIC0_GICR0_IPRIORITYR1:		%08X" $data]

	set GIC0_GICR0_IPRIORITYR2 0x31250408
	set data [memread32_phys $GIC0_GICR0_IPRIORITYR2]
	puts [format "GIC0_GICR0_IPRIORITYR2:		%08X" $data]

	set GIC0_GICR0_IPRIORITYR3 0x3125040C
	set data [memread32_phys $GIC0_GICR0_IPRIORITYR3]
	puts [format "GIC0_GICR0_IPRIORITYR3:		%08X" $data]

	set GIC0_GICR0_IPRIORITYR4 0x31250410
	set data [memread32_phys $GIC0_GICR0_IPRIORITYR4]
	puts [format "GIC0_GICR0_IPRIORITYR4:		%08X" $data]

	set GIC0_GICR0_IPRIORITYR5 0x31250414
	set data [memread32_phys $GIC0_GICR0_IPRIORITYR5]
	puts [format "GIC0_GICR0_IPRIORITYR5:		%08X" $data]

	set GIC0_GICR0_IPRIORITYR6 0x31250418
	set data [memread32_phys $GIC0_GICR0_IPRIORITYR6]
	puts [format "GIC0_GICR0_IPRIORITYR6:		%08X" $data]

	set GIC0_GICR0_IPRIORITYR7 0x3125041C
	set data [memread32_phys $GIC0_GICR0_IPRIORITYR7]
	puts [format "GIC0_GICR0_IPRIORITYR7:		%08X" $data]

	set GIC0_GICR0_ICFGR0 0x31250C00
	set data [memread32_phys $GIC0_GICR0_ICFGR0]
	puts [format "GIC0_GICR0_ICFGR0:		%08X" $data]

	set GIC0_GICR0_ICFGR1 0x31250C04
	set data [memread32_phys $GIC0_GICR0_ICFGR1]
	puts [format "GIC0_GICR0_ICFGR1:		%08X" $data]

	set GIC0_GICR0_IGRPMODR0 0x31250D00
	set data [memread32_phys $GIC0_GICR0_IGRPMODR0]
	puts [format "GIC0_GICR0_IGRPMODR0:		%08X" $data]

	set GIC0_GICR0_NSACR 0x31250E00
	set data [memread32_phys $GIC0_GICR0_NSACR]
	puts [format "GIC0_GICR0_NSACR:		%08X" $data]

	set GIC0_GICR0_MISCSTATUSR 0x3125C000
	set data [memread32_phys $GIC0_GICR0_MISCSTATUSR]
	puts [format "GIC0_GICR0_MISCSTATUSR:		%08X" $data]

	set GIC0_GICR0_IERRVR 0x3125C008
	set data [memread32_phys $GIC0_GICR0_IERRVR]
	puts [format "GIC0_GICR0_IERRVR:		%08X" $data]

	set GIC0_GICR0_CFGID0 0x3125F000
	set data [memread32_phys $GIC0_GICR0_CFGID0]
	puts [format "GIC0_GICR0_CFGID0:		%08X" $data]

	set GIC0_GICR0_CFGID1 0x3125F004
	set data [memread32_phys $GIC0_GICR0_CFGID1]
	puts [format "GIC0_GICR0_CFGID1:		%08X" $data]

	set GIC0_GICDA_CTLR 0x31260000
	set data [memread32_phys $GIC0_GICDA_CTLR]
	puts [format "GIC0_GICDA_CTLR:		%08X" $data]

	set GIC0_GICDA_TYPER 0x31260004
	set data [memread32_phys $GIC0_GICDA_TYPER]
	puts [format "GIC0_GICDA_TYPER:		%08X" $data]

	set GIC0_GICDA_IIDR 0x31260008
	set data [memread32_phys $GIC0_GICDA_IIDR]
	puts [format "GIC0_GICDA_IIDR:		%08X" $data]

	set GIC0_GICDA_FCTLR 0x31260020
	set data [memread32_phys $GIC0_GICDA_FCTLR]
	puts [format "GIC0_GICDA_FCTLR:		%08X" $data]

	set GIC0_GICDA_SAC 0x31260024
	set data [memread32_phys $GIC0_GICDA_SAC]
	puts [format "GIC0_GICDA_SAC:		%08X" $data]

	set GIC0_GICDA_SETSPI_NSR 0x31260040
	set data [memread32_phys $GIC0_GICDA_SETSPI_NSR]
	puts [format "GIC0_GICDA_SETSPI_NSR:		%08X" $data]

	set GIC0_GICDA_CLRSPI_NSR 0x31260048
	set data [memread32_phys $GIC0_GICDA_CLRSPI_NSR]
	puts [format "GIC0_GICDA_CLRSPI_NSR:		%08X" $data]

	set GIC0_GICDA_SETSPI_SR 0x31260050
	set data [memread32_phys $GIC0_GICDA_SETSPI_SR]
	puts [format "GIC0_GICDA_SETSPI_SR:		%08X" $data]

	set GIC0_GICDA_CLRSPI_SR 0x31260058
	set data [memread32_phys $GIC0_GICDA_CLRSPI_SR]
	puts [format "GIC0_GICDA_CLRSPI_SR:		%08X" $data]

	set GIC0_GICDA_IGROUPR1 0x31260084
	set data [memread32_phys $GIC0_GICDA_IGROUPR1]
	puts [format "GIC0_GICDA_IGROUPR1:		%08X" $data]

	set GIC0_GICDA_IGROUPR2 0x31260088
	set data [memread32_phys $GIC0_GICDA_IGROUPR2]
	puts [format "GIC0_GICDA_IGROUPR2:		%08X" $data]

	set GIC0_GICDA_IGROUPR3 0x3126008C
	set data [memread32_phys $GIC0_GICDA_IGROUPR3]
	puts [format "GIC0_GICDA_IGROUPR3:		%08X" $data]

	set GIC0_GICDA_IGROUPR4 0x31260090
	set data [memread32_phys $GIC0_GICDA_IGROUPR4]
	puts [format "GIC0_GICDA_IGROUPR4:		%08X" $data]

	set GIC0_GICDA_IGROUPR5 0x31260094
	set data [memread32_phys $GIC0_GICDA_IGROUPR5]
	puts [format "GIC0_GICDA_IGROUPR5:		%08X" $data]

	set GIC0_GICDA_IGROUPR6 0x31260098
	set data [memread32_phys $GIC0_GICDA_IGROUPR6]
	puts [format "GIC0_GICDA_IGROUPR6:		%08X" $data]

	set GIC0_GICDA_IGROUPR7 0x3126009C
	set data [memread32_phys $GIC0_GICDA_IGROUPR7]
	puts [format "GIC0_GICDA_IGROUPR7:		%08X" $data]

	set GIC0_GICDA_IGROUPR8 0x312600A0
	set data [memread32_phys $GIC0_GICDA_IGROUPR8]
	puts [format "GIC0_GICDA_IGROUPR8:		%08X" $data]

	set GIC0_GICDA_IGROUPR9 0x312600A4
	set data [memread32_phys $GIC0_GICDA_IGROUPR9]
	puts [format "GIC0_GICDA_IGROUPR9:		%08X" $data]

	set GIC0_GICDA_IGROUPR10 0x312600A8
	set data [memread32_phys $GIC0_GICDA_IGROUPR10]
	puts [format "GIC0_GICDA_IGROUPR10:		%08X" $data]

	set GIC0_GICDA_IGROUPR11 0x312600AC
	set data [memread32_phys $GIC0_GICDA_IGROUPR11]
	puts [format "GIC0_GICDA_IGROUPR11:		%08X" $data]

	set GIC0_GICDA_IGROUPR12 0x312600B0
	set data [memread32_phys $GIC0_GICDA_IGROUPR12]
	puts [format "GIC0_GICDA_IGROUPR12:		%08X" $data]

	set GIC0_GICDA_ISENABLER1 0x31260104
	set data [memread32_phys $GIC0_GICDA_ISENABLER1]
	puts [format "GIC0_GICDA_ISENABLER1:		%08X" $data]

	set GIC0_GICDA_ISENABLER2 0x31260108
	set data [memread32_phys $GIC0_GICDA_ISENABLER2]
	puts [format "GIC0_GICDA_ISENABLER2:		%08X" $data]

	set GIC0_GICDA_ISENABLER3 0x3126010C
	set data [memread32_phys $GIC0_GICDA_ISENABLER3]
	puts [format "GIC0_GICDA_ISENABLER3:		%08X" $data]

	set GIC0_GICDA_ISENABLER4 0x31260110
	set data [memread32_phys $GIC0_GICDA_ISENABLER4]
	puts [format "GIC0_GICDA_ISENABLER4:		%08X" $data]

	set GIC0_GICDA_ISENABLER5 0x31260114
	set data [memread32_phys $GIC0_GICDA_ISENABLER5]
	puts [format "GIC0_GICDA_ISENABLER5:		%08X" $data]

	set GIC0_GICDA_ISENABLER6 0x31260118
	set data [memread32_phys $GIC0_GICDA_ISENABLER6]
	puts [format "GIC0_GICDA_ISENABLER6:		%08X" $data]

	set GIC0_GICDA_ISENABLER7 0x3126011C
	set data [memread32_phys $GIC0_GICDA_ISENABLER7]
	puts [format "GIC0_GICDA_ISENABLER7:		%08X" $data]

	set GIC0_GICDA_ISENABLER8 0x31260120
	set data [memread32_phys $GIC0_GICDA_ISENABLER8]
	puts [format "GIC0_GICDA_ISENABLER8:		%08X" $data]

	set GIC0_GICDA_ISENABLER9 0x31260124
	set data [memread32_phys $GIC0_GICDA_ISENABLER9]
	puts [format "GIC0_GICDA_ISENABLER9:		%08X" $data]

	set GIC0_GICDA_ISENABLER10 0x31260128
	set data [memread32_phys $GIC0_GICDA_ISENABLER10]
	puts [format "GIC0_GICDA_ISENABLER10:		%08X" $data]

	set GIC0_GICDA_ISENABLER11 0x3126012C
	set data [memread32_phys $GIC0_GICDA_ISENABLER11]
	puts [format "GIC0_GICDA_ISENABLER11:		%08X" $data]

	set GIC0_GICDA_ISENABLER12 0x31260130
	set data [memread32_phys $GIC0_GICDA_ISENABLER12]
	puts [format "GIC0_GICDA_ISENABLER12:		%08X" $data]

	set GIC0_GICDA_ICENABLER1 0x31260184
	set data [memread32_phys $GIC0_GICDA_ICENABLER1]
	puts [format "GIC0_GICDA_ICENABLER1:		%08X" $data]

	set GIC0_GICDA_ICENABLER2 0x31260188
	set data [memread32_phys $GIC0_GICDA_ICENABLER2]
	puts [format "GIC0_GICDA_ICENABLER2:		%08X" $data]

	set GIC0_GICDA_ICENABLER3 0x3126018C
	set data [memread32_phys $GIC0_GICDA_ICENABLER3]
	puts [format "GIC0_GICDA_ICENABLER3:		%08X" $data]

	set GIC0_GICDA_ICENABLER4 0x31260190
	set data [memread32_phys $GIC0_GICDA_ICENABLER4]
	puts [format "GIC0_GICDA_ICENABLER4:		%08X" $data]

	set GIC0_GICDA_ICENABLER5 0x31260194
	set data [memread32_phys $GIC0_GICDA_ICENABLER5]
	puts [format "GIC0_GICDA_ICENABLER5:		%08X" $data]

	set GIC0_GICDA_ICENABLER6 0x31260198
	set data [memread32_phys $GIC0_GICDA_ICENABLER6]
	puts [format "GIC0_GICDA_ICENABLER6:		%08X" $data]

	set GIC0_GICDA_ICENABLER7 0x3126019C
	set data [memread32_phys $GIC0_GICDA_ICENABLER7]
	puts [format "GIC0_GICDA_ICENABLER7:		%08X" $data]

	set GIC0_GICDA_ICENABLER8 0x312601A0
	set data [memread32_phys $GIC0_GICDA_ICENABLER8]
	puts [format "GIC0_GICDA_ICENABLER8:		%08X" $data]

	set GIC0_GICDA_ICENABLER9 0x312601A4
	set data [memread32_phys $GIC0_GICDA_ICENABLER9]
	puts [format "GIC0_GICDA_ICENABLER9:		%08X" $data]

	set GIC0_GICDA_ICENABLER10 0x312601A8
	set data [memread32_phys $GIC0_GICDA_ICENABLER10]
	puts [format "GIC0_GICDA_ICENABLER10:		%08X" $data]

	set GIC0_GICDA_ICENABLER11 0x312601AC
	set data [memread32_phys $GIC0_GICDA_ICENABLER11]
	puts [format "GIC0_GICDA_ICENABLER11:		%08X" $data]

	set GIC0_GICDA_ICENABLER12 0x312601B0
	set data [memread32_phys $GIC0_GICDA_ICENABLER12]
	puts [format "GIC0_GICDA_ICENABLER12:		%08X" $data]

	set GIC0_GICDA_ISPENDR1 0x31260204
	set data [memread32_phys $GIC0_GICDA_ISPENDR1]
	puts [format "GIC0_GICDA_ISPENDR1:		%08X" $data]

	set GIC0_GICDA_ISPENDR2 0x31260208
	set data [memread32_phys $GIC0_GICDA_ISPENDR2]
	puts [format "GIC0_GICDA_ISPENDR2:		%08X" $data]

	set GIC0_GICDA_ISPENDR3 0x3126020C
	set data [memread32_phys $GIC0_GICDA_ISPENDR3]
	puts [format "GIC0_GICDA_ISPENDR3:		%08X" $data]

	set GIC0_GICDA_ISPENDR4 0x31260210
	set data [memread32_phys $GIC0_GICDA_ISPENDR4]
	puts [format "GIC0_GICDA_ISPENDR4:		%08X" $data]

	set GIC0_GICDA_ISPENDR5 0x31260214
	set data [memread32_phys $GIC0_GICDA_ISPENDR5]
	puts [format "GIC0_GICDA_ISPENDR5:		%08X" $data]

	set GIC0_GICDA_ISPENDR6 0x31260218
	set data [memread32_phys $GIC0_GICDA_ISPENDR6]
	puts [format "GIC0_GICDA_ISPENDR6:		%08X" $data]

	set GIC0_GICDA_ISPENDR7 0x3126021C
	set data [memread32_phys $GIC0_GICDA_ISPENDR7]
	puts [format "GIC0_GICDA_ISPENDR7:		%08X" $data]

	set GIC0_GICDA_ISPENDR8 0x31260220
	set data [memread32_phys $GIC0_GICDA_ISPENDR8]
	puts [format "GIC0_GICDA_ISPENDR8:		%08X" $data]

	set GIC0_GICDA_ISPENDR9 0x31260224
	set data [memread32_phys $GIC0_GICDA_ISPENDR9]
	puts [format "GIC0_GICDA_ISPENDR9:		%08X" $data]

	set GIC0_GICDA_ISPENDR10 0x31260228
	set data [memread32_phys $GIC0_GICDA_ISPENDR10]
	puts [format "GIC0_GICDA_ISPENDR10:		%08X" $data]

	set GIC0_GICDA_ISPENDR11 0x3126022C
	set data [memread32_phys $GIC0_GICDA_ISPENDR11]
	puts [format "GIC0_GICDA_ISPENDR11:		%08X" $data]

	set GIC0_GICDA_ISPENDR12 0x31260230
	set data [memread32_phys $GIC0_GICDA_ISPENDR12]
	puts [format "GIC0_GICDA_ISPENDR12:		%08X" $data]

	set GIC0_GICDA_ICPENDR1 0x31260284
	set data [memread32_phys $GIC0_GICDA_ICPENDR1]
	puts [format "GIC0_GICDA_ICPENDR1:		%08X" $data]

	set GIC0_GICDA_ICPENDR2 0x31260288
	set data [memread32_phys $GIC0_GICDA_ICPENDR2]
	puts [format "GIC0_GICDA_ICPENDR2:		%08X" $data]

	set GIC0_GICDA_ICPENDR3 0x3126028C
	set data [memread32_phys $GIC0_GICDA_ICPENDR3]
	puts [format "GIC0_GICDA_ICPENDR3:		%08X" $data]

	set GIC0_GICDA_ICPENDR4 0x31260290
	set data [memread32_phys $GIC0_GICDA_ICPENDR4]
	puts [format "GIC0_GICDA_ICPENDR4:		%08X" $data]

	set GIC0_GICDA_ICPENDR5 0x31260294
	set data [memread32_phys $GIC0_GICDA_ICPENDR5]
	puts [format "GIC0_GICDA_ICPENDR5:		%08X" $data]

	set GIC0_GICDA_ICPENDR6 0x31260298
	set data [memread32_phys $GIC0_GICDA_ICPENDR6]
	puts [format "GIC0_GICDA_ICPENDR6:		%08X" $data]

	set GIC0_GICDA_ICPENDR7 0x3126029C
	set data [memread32_phys $GIC0_GICDA_ICPENDR7]
	puts [format "GIC0_GICDA_ICPENDR7:		%08X" $data]

	set GIC0_GICDA_ICPENDR8 0x312602A0
	set data [memread32_phys $GIC0_GICDA_ICPENDR8]
	puts [format "GIC0_GICDA_ICPENDR8:		%08X" $data]

	set GIC0_GICDA_ICPENDR9 0x312602A4
	set data [memread32_phys $GIC0_GICDA_ICPENDR9]
	puts [format "GIC0_GICDA_ICPENDR9:		%08X" $data]

	set GIC0_GICDA_ICPENDR10 0x312602A8
	set data [memread32_phys $GIC0_GICDA_ICPENDR10]
	puts [format "GIC0_GICDA_ICPENDR10:		%08X" $data]

	set GIC0_GICDA_ICPENDR11 0x312602AC
	set data [memread32_phys $GIC0_GICDA_ICPENDR11]
	puts [format "GIC0_GICDA_ICPENDR11:		%08X" $data]

	set GIC0_GICDA_ICPENDR12 0x312602B0
	set data [memread32_phys $GIC0_GICDA_ICPENDR12]
	puts [format "GIC0_GICDA_ICPENDR12:		%08X" $data]

	set GIC0_GICDA_ISACTIVER1 0x31260304
	set data [memread32_phys $GIC0_GICDA_ISACTIVER1]
	puts [format "GIC0_GICDA_ISACTIVER1:		%08X" $data]

	set GIC0_GICDA_ISACTIVER2 0x31260308
	set data [memread32_phys $GIC0_GICDA_ISACTIVER2]
	puts [format "GIC0_GICDA_ISACTIVER2:		%08X" $data]

	set GIC0_GICDA_ISACTIVER3 0x3126030C
	set data [memread32_phys $GIC0_GICDA_ISACTIVER3]
	puts [format "GIC0_GICDA_ISACTIVER3:		%08X" $data]

	set GIC0_GICDA_ISACTIVER4 0x31260310
	set data [memread32_phys $GIC0_GICDA_ISACTIVER4]
	puts [format "GIC0_GICDA_ISACTIVER4:		%08X" $data]

	set GIC0_GICDA_ISACTIVER5 0x31260314
	set data [memread32_phys $GIC0_GICDA_ISACTIVER5]
	puts [format "GIC0_GICDA_ISACTIVER5:		%08X" $data]

	set GIC0_GICDA_ISACTIVER6 0x31260318
	set data [memread32_phys $GIC0_GICDA_ISACTIVER6]
	puts [format "GIC0_GICDA_ISACTIVER6:		%08X" $data]

	set GIC0_GICDA_ISACTIVER7 0x3126031C
	set data [memread32_phys $GIC0_GICDA_ISACTIVER7]
	puts [format "GIC0_GICDA_ISACTIVER7:		%08X" $data]

	set GIC0_GICDA_ISACTIVER8 0x31260320
	set data [memread32_phys $GIC0_GICDA_ISACTIVER8]
	puts [format "GIC0_GICDA_ISACTIVER8:		%08X" $data]

	set GIC0_GICDA_ISACTIVER9 0x31260324
	set data [memread32_phys $GIC0_GICDA_ISACTIVER9]
	puts [format "GIC0_GICDA_ISACTIVER9:		%08X" $data]

	set GIC0_GICDA_ISACTIVER10 0x31260328
	set data [memread32_phys $GIC0_GICDA_ISACTIVER10]
	puts [format "GIC0_GICDA_ISACTIVER10:		%08X" $data]

	set GIC0_GICDA_ISACTIVER11 0x3126032C
	set data [memread32_phys $GIC0_GICDA_ISACTIVER11]
	puts [format "GIC0_GICDA_ISACTIVER11:		%08X" $data]

	set GIC0_GICDA_ISACTIVER12 0x31260330
	set data [memread32_phys $GIC0_GICDA_ISACTIVER12]
	puts [format "GIC0_GICDA_ISACTIVER12:		%08X" $data]

	set GIC0_GICDA_ICACTIVER1 0x31260384
	set data [memread32_phys $GIC0_GICDA_ICACTIVER1]
	puts [format "GIC0_GICDA_ICACTIVER1:		%08X" $data]

	set GIC0_GICDA_ICACTIVER2 0x31260388
	set data [memread32_phys $GIC0_GICDA_ICACTIVER2]
	puts [format "GIC0_GICDA_ICACTIVER2:		%08X" $data]

	set GIC0_GICDA_ICACTIVER3 0x3126038C
	set data [memread32_phys $GIC0_GICDA_ICACTIVER3]
	puts [format "GIC0_GICDA_ICACTIVER3:		%08X" $data]

	set GIC0_GICDA_ICACTIVER4 0x31260390
	set data [memread32_phys $GIC0_GICDA_ICACTIVER4]
	puts [format "GIC0_GICDA_ICACTIVER4:		%08X" $data]

	set GIC0_GICDA_ICACTIVER5 0x31260394
	set data [memread32_phys $GIC0_GICDA_ICACTIVER5]
	puts [format "GIC0_GICDA_ICACTIVER5:		%08X" $data]

	set GIC0_GICDA_ICACTIVER6 0x31260398
	set data [memread32_phys $GIC0_GICDA_ICACTIVER6]
	puts [format "GIC0_GICDA_ICACTIVER6:		%08X" $data]

	set GIC0_GICDA_ICACTIVER7 0x3126039C
	set data [memread32_phys $GIC0_GICDA_ICACTIVER7]
	puts [format "GIC0_GICDA_ICACTIVER7:		%08X" $data]

	set GIC0_GICDA_ICACTIVER8 0x312603A0
	set data [memread32_phys $GIC0_GICDA_ICACTIVER8]
	puts [format "GIC0_GICDA_ICACTIVER8:		%08X" $data]

	set GIC0_GICDA_ICACTIVER9 0x312603A4
	set data [memread32_phys $GIC0_GICDA_ICACTIVER9]
	puts [format "GIC0_GICDA_ICACTIVER9:		%08X" $data]

	set GIC0_GICDA_ICACTIVER10 0x312603A8
	set data [memread32_phys $GIC0_GICDA_ICACTIVER10]
	puts [format "GIC0_GICDA_ICACTIVER10:		%08X" $data]

	set GIC0_GICDA_ICACTIVER11 0x312603AC
	set data [memread32_phys $GIC0_GICDA_ICACTIVER11]
	puts [format "GIC0_GICDA_ICACTIVER11:		%08X" $data]

	set GIC0_GICDA_ICACTIVER12 0x312603B0
	set data [memread32_phys $GIC0_GICDA_ICACTIVER12]
	puts [format "GIC0_GICDA_ICACTIVER12:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR8 0x31260420
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR8]
	puts [format "GIC0_GICDA_IPRIORITYR8:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR9 0x31260424
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR9]
	puts [format "GIC0_GICDA_IPRIORITYR9:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR10 0x31260428
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR10]
	puts [format "GIC0_GICDA_IPRIORITYR10:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR11 0x3126042C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR11]
	puts [format "GIC0_GICDA_IPRIORITYR11:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR12 0x31260430
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR12]
	puts [format "GIC0_GICDA_IPRIORITYR12:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR13 0x31260434
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR13]
	puts [format "GIC0_GICDA_IPRIORITYR13:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR14 0x31260438
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR14]
	puts [format "GIC0_GICDA_IPRIORITYR14:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR15 0x3126043C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR15]
	puts [format "GIC0_GICDA_IPRIORITYR15:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR16 0x31260440
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR16]
	puts [format "GIC0_GICDA_IPRIORITYR16:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR17 0x31260444
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR17]
	puts [format "GIC0_GICDA_IPRIORITYR17:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR18 0x31260448
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR18]
	puts [format "GIC0_GICDA_IPRIORITYR18:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR19 0x3126044C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR19]
	puts [format "GIC0_GICDA_IPRIORITYR19:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR20 0x31260450
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR20]
	puts [format "GIC0_GICDA_IPRIORITYR20:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR21 0x31260454
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR21]
	puts [format "GIC0_GICDA_IPRIORITYR21:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR22 0x31260458
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR22]
	puts [format "GIC0_GICDA_IPRIORITYR22:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR23 0x3126045C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR23]
	puts [format "GIC0_GICDA_IPRIORITYR23:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR24 0x31260460
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR24]
	puts [format "GIC0_GICDA_IPRIORITYR24:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR25 0x31260464
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR25]
	puts [format "GIC0_GICDA_IPRIORITYR25:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR26 0x31260468
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR26]
	puts [format "GIC0_GICDA_IPRIORITYR26:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR27 0x3126046C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR27]
	puts [format "GIC0_GICDA_IPRIORITYR27:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR28 0x31260470
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR28]
	puts [format "GIC0_GICDA_IPRIORITYR28:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR29 0x31260474
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR29]
	puts [format "GIC0_GICDA_IPRIORITYR29:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR30 0x31260478
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR30]
	puts [format "GIC0_GICDA_IPRIORITYR30:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR31 0x3126047C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR31]
	puts [format "GIC0_GICDA_IPRIORITYR31:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR32 0x31260480
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR32]
	puts [format "GIC0_GICDA_IPRIORITYR32:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR33 0x31260484
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR33]
	puts [format "GIC0_GICDA_IPRIORITYR33:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR34 0x31260488
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR34]
	puts [format "GIC0_GICDA_IPRIORITYR34:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR35 0x3126048C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR35]
	puts [format "GIC0_GICDA_IPRIORITYR35:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR36 0x31260490
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR36]
	puts [format "GIC0_GICDA_IPRIORITYR36:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR37 0x31260494
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR37]
	puts [format "GIC0_GICDA_IPRIORITYR37:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR38 0x31260498
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR38]
	puts [format "GIC0_GICDA_IPRIORITYR38:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR39 0x3126049C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR39]
	puts [format "GIC0_GICDA_IPRIORITYR39:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR40 0x312604A0
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR40]
	puts [format "GIC0_GICDA_IPRIORITYR40:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR41 0x312604A4
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR41]
	puts [format "GIC0_GICDA_IPRIORITYR41:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR42 0x312604A8
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR42]
	puts [format "GIC0_GICDA_IPRIORITYR42:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR43 0x312604AC
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR43]
	puts [format "GIC0_GICDA_IPRIORITYR43:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR44 0x312604B0
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR44]
	puts [format "GIC0_GICDA_IPRIORITYR44:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR45 0x312604B4
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR45]
	puts [format "GIC0_GICDA_IPRIORITYR45:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR46 0x312604B8
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR46]
	puts [format "GIC0_GICDA_IPRIORITYR46:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR47 0x312604BC
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR47]
	puts [format "GIC0_GICDA_IPRIORITYR47:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR48 0x312604C0
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR48]
	puts [format "GIC0_GICDA_IPRIORITYR48:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR49 0x312604C4
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR49]
	puts [format "GIC0_GICDA_IPRIORITYR49:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR50 0x312604C8
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR50]
	puts [format "GIC0_GICDA_IPRIORITYR50:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR51 0x312604CC
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR51]
	puts [format "GIC0_GICDA_IPRIORITYR51:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR52 0x312604D0
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR52]
	puts [format "GIC0_GICDA_IPRIORITYR52:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR53 0x312604D4
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR53]
	puts [format "GIC0_GICDA_IPRIORITYR53:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR54 0x312604D8
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR54]
	puts [format "GIC0_GICDA_IPRIORITYR54:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR55 0x312604DC
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR55]
	puts [format "GIC0_GICDA_IPRIORITYR55:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR56 0x312604E0
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR56]
	puts [format "GIC0_GICDA_IPRIORITYR56:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR57 0x312604E4
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR57]
	puts [format "GIC0_GICDA_IPRIORITYR57:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR58 0x312604E8
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR58]
	puts [format "GIC0_GICDA_IPRIORITYR58:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR59 0x312604EC
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR59]
	puts [format "GIC0_GICDA_IPRIORITYR59:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR60 0x312604F0
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR60]
	puts [format "GIC0_GICDA_IPRIORITYR60:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR61 0x312604F4
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR61]
	puts [format "GIC0_GICDA_IPRIORITYR61:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR62 0x312604F8
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR62]
	puts [format "GIC0_GICDA_IPRIORITYR62:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR63 0x312604FC
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR63]
	puts [format "GIC0_GICDA_IPRIORITYR63:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR64 0x31260500
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR64]
	puts [format "GIC0_GICDA_IPRIORITYR64:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR65 0x31260504
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR65]
	puts [format "GIC0_GICDA_IPRIORITYR65:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR66 0x31260508
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR66]
	puts [format "GIC0_GICDA_IPRIORITYR66:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR67 0x3126050C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR67]
	puts [format "GIC0_GICDA_IPRIORITYR67:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR68 0x31260510
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR68]
	puts [format "GIC0_GICDA_IPRIORITYR68:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR69 0x31260514
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR69]
	puts [format "GIC0_GICDA_IPRIORITYR69:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR70 0x31260518
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR70]
	puts [format "GIC0_GICDA_IPRIORITYR70:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR71 0x3126051C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR71]
	puts [format "GIC0_GICDA_IPRIORITYR71:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR72 0x31260520
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR72]
	puts [format "GIC0_GICDA_IPRIORITYR72:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR73 0x31260524
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR73]
	puts [format "GIC0_GICDA_IPRIORITYR73:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR74 0x31260528
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR74]
	puts [format "GIC0_GICDA_IPRIORITYR74:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR75 0x3126052C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR75]
	puts [format "GIC0_GICDA_IPRIORITYR75:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR76 0x31260530
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR76]
	puts [format "GIC0_GICDA_IPRIORITYR76:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR77 0x31260534
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR77]
	puts [format "GIC0_GICDA_IPRIORITYR77:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR78 0x31260538
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR78]
	puts [format "GIC0_GICDA_IPRIORITYR78:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR79 0x3126053C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR79]
	puts [format "GIC0_GICDA_IPRIORITYR79:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR80 0x31260540
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR80]
	puts [format "GIC0_GICDA_IPRIORITYR80:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR81 0x31260544
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR81]
	puts [format "GIC0_GICDA_IPRIORITYR81:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR82 0x31260548
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR82]
	puts [format "GIC0_GICDA_IPRIORITYR82:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR83 0x3126054C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR83]
	puts [format "GIC0_GICDA_IPRIORITYR83:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR84 0x31260550
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR84]
	puts [format "GIC0_GICDA_IPRIORITYR84:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR85 0x31260554
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR85]
	puts [format "GIC0_GICDA_IPRIORITYR85:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR86 0x31260558
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR86]
	puts [format "GIC0_GICDA_IPRIORITYR86:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR87 0x3126055C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR87]
	puts [format "GIC0_GICDA_IPRIORITYR87:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR88 0x31260560
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR88]
	puts [format "GIC0_GICDA_IPRIORITYR88:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR89 0x31260564
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR89]
	puts [format "GIC0_GICDA_IPRIORITYR89:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR90 0x31260568
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR90]
	puts [format "GIC0_GICDA_IPRIORITYR90:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR91 0x3126056C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR91]
	puts [format "GIC0_GICDA_IPRIORITYR91:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR92 0x31260570
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR92]
	puts [format "GIC0_GICDA_IPRIORITYR92:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR93 0x31260574
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR93]
	puts [format "GIC0_GICDA_IPRIORITYR93:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR94 0x31260578
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR94]
	puts [format "GIC0_GICDA_IPRIORITYR94:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR95 0x3126057C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR95]
	puts [format "GIC0_GICDA_IPRIORITYR95:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR96 0x31260580
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR96]
	puts [format "GIC0_GICDA_IPRIORITYR96:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR97 0x31260584
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR97]
	puts [format "GIC0_GICDA_IPRIORITYR97:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR98 0x31260588
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR98]
	puts [format "GIC0_GICDA_IPRIORITYR98:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR99 0x3126058C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR99]
	puts [format "GIC0_GICDA_IPRIORITYR99:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR100 0x31260590
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR100]
	puts [format "GIC0_GICDA_IPRIORITYR100:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR101 0x31260594
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR101]
	puts [format "GIC0_GICDA_IPRIORITYR101:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR102 0x31260598
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR102]
	puts [format "GIC0_GICDA_IPRIORITYR102:		%08X" $data]

	set GIC0_GICDA_IPRIORITYR103 0x3126059C
	set data [memread32_phys $GIC0_GICDA_IPRIORITYR103]
	puts [format "GIC0_GICDA_IPRIORITYR103:		%08X" $data]

	set GIC0_GICDA_ICFGR2 0x31260C08
	set data [memread32_phys $GIC0_GICDA_ICFGR2]
	puts [format "GIC0_GICDA_ICFGR2:		%08X" $data]

	set GIC0_GICDA_ICFGR3 0x31260C0C
	set data [memread32_phys $GIC0_GICDA_ICFGR3]
	puts [format "GIC0_GICDA_ICFGR3:		%08X" $data]

	set GIC0_GICDA_ICFGR4 0x31260C10
	set data [memread32_phys $GIC0_GICDA_ICFGR4]
	puts [format "GIC0_GICDA_ICFGR4:		%08X" $data]

	set GIC0_GICDA_ICFGR5 0x31260C14
	set data [memread32_phys $GIC0_GICDA_ICFGR5]
	puts [format "GIC0_GICDA_ICFGR5:		%08X" $data]

	set GIC0_GICDA_ICFGR6 0x31260C18
	set data [memread32_phys $GIC0_GICDA_ICFGR6]
	puts [format "GIC0_GICDA_ICFGR6:		%08X" $data]

	set GIC0_GICDA_ICFGR7 0x31260C1C
	set data [memread32_phys $GIC0_GICDA_ICFGR7]
	puts [format "GIC0_GICDA_ICFGR7:		%08X" $data]

	set GIC0_GICDA_ICFGR8 0x31260C20
	set data [memread32_phys $GIC0_GICDA_ICFGR8]
	puts [format "GIC0_GICDA_ICFGR8:		%08X" $data]

	set GIC0_GICDA_ICFGR9 0x31260C24
	set data [memread32_phys $GIC0_GICDA_ICFGR9]
	puts [format "GIC0_GICDA_ICFGR9:		%08X" $data]

	set GIC0_GICDA_ICFGR10 0x31260C28
	set data [memread32_phys $GIC0_GICDA_ICFGR10]
	puts [format "GIC0_GICDA_ICFGR10:		%08X" $data]

	set GIC0_GICDA_ICFGR11 0x31260C2C
	set data [memread32_phys $GIC0_GICDA_ICFGR11]
	puts [format "GIC0_GICDA_ICFGR11:		%08X" $data]

	set GIC0_GICDA_ICFGR12 0x31260C30
	set data [memread32_phys $GIC0_GICDA_ICFGR12]
	puts [format "GIC0_GICDA_ICFGR12:		%08X" $data]

	set GIC0_GICDA_ICFGR13 0x31260C34
	set data [memread32_phys $GIC0_GICDA_ICFGR13]
	puts [format "GIC0_GICDA_ICFGR13:		%08X" $data]

	set GIC0_GICDA_ICFGR14 0x31260C38
	set data [memread32_phys $GIC0_GICDA_ICFGR14]
	puts [format "GIC0_GICDA_ICFGR14:		%08X" $data]

	set GIC0_GICDA_ICFGR15 0x31260C3C
	set data [memread32_phys $GIC0_GICDA_ICFGR15]
	puts [format "GIC0_GICDA_ICFGR15:		%08X" $data]

	set GIC0_GICDA_ICFGR16 0x31260C40
	set data [memread32_phys $GIC0_GICDA_ICFGR16]
	puts [format "GIC0_GICDA_ICFGR16:		%08X" $data]

	set GIC0_GICDA_ICFGR17 0x31260C44
	set data [memread32_phys $GIC0_GICDA_ICFGR17]
	puts [format "GIC0_GICDA_ICFGR17:		%08X" $data]

	set GIC0_GICDA_ICFGR18 0x31260C48
	set data [memread32_phys $GIC0_GICDA_ICFGR18]
	puts [format "GIC0_GICDA_ICFGR18:		%08X" $data]

	set GIC0_GICDA_ICFGR19 0x31260C4C
	set data [memread32_phys $GIC0_GICDA_ICFGR19]
	puts [format "GIC0_GICDA_ICFGR19:		%08X" $data]

	set GIC0_GICDA_ICFGR20 0x31260C50
	set data [memread32_phys $GIC0_GICDA_ICFGR20]
	puts [format "GIC0_GICDA_ICFGR20:		%08X" $data]

	set GIC0_GICDA_ICFGR21 0x31260C54
	set data [memread32_phys $GIC0_GICDA_ICFGR21]
	puts [format "GIC0_GICDA_ICFGR21:		%08X" $data]

	set GIC0_GICDA_ICFGR22 0x31260C58
	set data [memread32_phys $GIC0_GICDA_ICFGR22]
	puts [format "GIC0_GICDA_ICFGR22:		%08X" $data]

	set GIC0_GICDA_ICFGR23 0x31260C5C
	set data [memread32_phys $GIC0_GICDA_ICFGR23]
	puts [format "GIC0_GICDA_ICFGR23:		%08X" $data]

	set GIC0_GICDA_ICFGR24 0x31260C60
	set data [memread32_phys $GIC0_GICDA_ICFGR24]
	puts [format "GIC0_GICDA_ICFGR24:		%08X" $data]

	set GIC0_GICDA_ICFGR25 0x31260C64
	set data [memread32_phys $GIC0_GICDA_ICFGR25]
	puts [format "GIC0_GICDA_ICFGR25:		%08X" $data]

	set GIC0_GICDA_IGRPMODR1 0x31260D04
	set data [memread32_phys $GIC0_GICDA_IGRPMODR1]
	puts [format "GIC0_GICDA_IGRPMODR1:		%08X" $data]

	set GIC0_GICDA_IGRPMODR2 0x31260D08
	set data [memread32_phys $GIC0_GICDA_IGRPMODR2]
	puts [format "GIC0_GICDA_IGRPMODR2:		%08X" $data]

	set GIC0_GICDA_IGRPMODR3 0x31260D0C
	set data [memread32_phys $GIC0_GICDA_IGRPMODR3]
	puts [format "GIC0_GICDA_IGRPMODR3:		%08X" $data]

	set GIC0_GICDA_IGRPMODR4 0x31260D10
	set data [memread32_phys $GIC0_GICDA_IGRPMODR4]
	puts [format "GIC0_GICDA_IGRPMODR4:		%08X" $data]

	set GIC0_GICDA_IGRPMODR5 0x31260D14
	set data [memread32_phys $GIC0_GICDA_IGRPMODR5]
	puts [format "GIC0_GICDA_IGRPMODR5:		%08X" $data]

	set GIC0_GICDA_IGRPMODR6 0x31260D18
	set data [memread32_phys $GIC0_GICDA_IGRPMODR6]
	puts [format "GIC0_GICDA_IGRPMODR6:		%08X" $data]

	set GIC0_GICDA_IGRPMODR7 0x31260D1C
	set data [memread32_phys $GIC0_GICDA_IGRPMODR7]
	puts [format "GIC0_GICDA_IGRPMODR7:		%08X" $data]

	set GIC0_GICDA_IGRPMODR8 0x31260D20
	set data [memread32_phys $GIC0_GICDA_IGRPMODR8]
	puts [format "GIC0_GICDA_IGRPMODR8:		%08X" $data]

	set GIC0_GICDA_IGRPMODR9 0x31260D24
	set data [memread32_phys $GIC0_GICDA_IGRPMODR9]
	puts [format "GIC0_GICDA_IGRPMODR9:		%08X" $data]

	set GIC0_GICDA_IGRPMODR10 0x31260D28
	set data [memread32_phys $GIC0_GICDA_IGRPMODR10]
	puts [format "GIC0_GICDA_IGRPMODR10:		%08X" $data]

	set GIC0_GICDA_IGRPMODR11 0x31260D2C
	set data [memread32_phys $GIC0_GICDA_IGRPMODR11]
	puts [format "GIC0_GICDA_IGRPMODR11:		%08X" $data]

	set GIC0_GICDA_IGRPMODR12 0x31260D30
	set data [memread32_phys $GIC0_GICDA_IGRPMODR12]
	puts [format "GIC0_GICDA_IGRPMODR12:		%08X" $data]

	set GIC0_GICDA_NSACR2 0x31260E08
	set data [memread32_phys $GIC0_GICDA_NSACR2]
	puts [format "GIC0_GICDA_NSACR2:		%08X" $data]

	set GIC0_GICDA_NSACR3 0x31260E0C
	set data [memread32_phys $GIC0_GICDA_NSACR3]
	puts [format "GIC0_GICDA_NSACR3:		%08X" $data]

	set GIC0_GICDA_NSACR4 0x31260E10
	set data [memread32_phys $GIC0_GICDA_NSACR4]
	puts [format "GIC0_GICDA_NSACR4:		%08X" $data]

	set GIC0_GICDA_NSACR5 0x31260E14
	set data [memread32_phys $GIC0_GICDA_NSACR5]
	puts [format "GIC0_GICDA_NSACR5:		%08X" $data]

	set GIC0_GICDA_NSACR6 0x31260E18
	set data [memread32_phys $GIC0_GICDA_NSACR6]
	puts [format "GIC0_GICDA_NSACR6:		%08X" $data]

	set GIC0_GICDA_NSACR7 0x31260E1C
	set data [memread32_phys $GIC0_GICDA_NSACR7]
	puts [format "GIC0_GICDA_NSACR7:		%08X" $data]

	set GIC0_GICDA_NSACR8 0x31260E20
	set data [memread32_phys $GIC0_GICDA_NSACR8]
	puts [format "GIC0_GICDA_NSACR8:		%08X" $data]

	set GIC0_GICDA_NSACR9 0x31260E24
	set data [memread32_phys $GIC0_GICDA_NSACR9]
	puts [format "GIC0_GICDA_NSACR9:		%08X" $data]

	set GIC0_GICDA_NSACR10 0x31260E28
	set data [memread32_phys $GIC0_GICDA_NSACR10]
	puts [format "GIC0_GICDA_NSACR10:		%08X" $data]

	set GIC0_GICDA_NSACR11 0x31260E2C
	set data [memread32_phys $GIC0_GICDA_NSACR11]
	puts [format "GIC0_GICDA_NSACR11:		%08X" $data]

	set GIC0_GICDA_NSACR12 0x31260E30
	set data [memread32_phys $GIC0_GICDA_NSACR12]
	puts [format "GIC0_GICDA_NSACR12:		%08X" $data]

	set GIC0_GICDA_NSACR13 0x31260E34
	set data [memread32_phys $GIC0_GICDA_NSACR13]
	puts [format "GIC0_GICDA_NSACR13:		%08X" $data]

	set GIC0_GICDA_NSACR14 0x31260E38
	set data [memread32_phys $GIC0_GICDA_NSACR14]
	puts [format "GIC0_GICDA_NSACR14:		%08X" $data]

	set GIC0_GICDA_NSACR15 0x31260E3C
	set data [memread32_phys $GIC0_GICDA_NSACR15]
	puts [format "GIC0_GICDA_NSACR15:		%08X" $data]

	set GIC0_GICDA_NSACR16 0x31260E40
	set data [memread32_phys $GIC0_GICDA_NSACR16]
	puts [format "GIC0_GICDA_NSACR16:		%08X" $data]

	set GIC0_GICDA_NSACR17 0x31260E44
	set data [memread32_phys $GIC0_GICDA_NSACR17]
	puts [format "GIC0_GICDA_NSACR17:		%08X" $data]

	set GIC0_GICDA_NSACR18 0x31260E48
	set data [memread32_phys $GIC0_GICDA_NSACR18]
	puts [format "GIC0_GICDA_NSACR18:		%08X" $data]

	set GIC0_GICDA_NSACR19 0x31260E4C
	set data [memread32_phys $GIC0_GICDA_NSACR19]
	puts [format "GIC0_GICDA_NSACR19:		%08X" $data]

	set GIC0_GICDA_NSACR20 0x31260E50
	set data [memread32_phys $GIC0_GICDA_NSACR20]
	puts [format "GIC0_GICDA_NSACR20:		%08X" $data]

	set GIC0_GICDA_NSACR21 0x31260E54
	set data [memread32_phys $GIC0_GICDA_NSACR21]
	puts [format "GIC0_GICDA_NSACR21:		%08X" $data]

	set GIC0_GICDA_NSACR22 0x31260E58
	set data [memread32_phys $GIC0_GICDA_NSACR22]
	puts [format "GIC0_GICDA_NSACR22:		%08X" $data]

	set GIC0_GICDA_NSACR23 0x31260E5C
	set data [memread32_phys $GIC0_GICDA_NSACR23]
	puts [format "GIC0_GICDA_NSACR23:		%08X" $data]

	set GIC0_GICDA_NSACR24 0x31260E60
	set data [memread32_phys $GIC0_GICDA_NSACR24]
	puts [format "GIC0_GICDA_NSACR24:		%08X" $data]

	set GIC0_GICDA_NSACR25 0x31260E64
	set data [memread32_phys $GIC0_GICDA_NSACR25]
	puts [format "GIC0_GICDA_NSACR25:		%08X" $data]

	set GIC0_GICDA_ICLAR2 0x3126E008
	set data [memread32_phys $GIC0_GICDA_ICLAR2]
	puts [format "GIC0_GICDA_ICLAR2:		%08X" $data]

	set GIC0_GICDA_ICLAR3 0x3126E00C
	set data [memread32_phys $GIC0_GICDA_ICLAR3]
	puts [format "GIC0_GICDA_ICLAR3:		%08X" $data]

	set GIC0_GICDA_ICLAR4 0x3126E010
	set data [memread32_phys $GIC0_GICDA_ICLAR4]
	puts [format "GIC0_GICDA_ICLAR4:		%08X" $data]

	set GIC0_GICDA_ICLAR5 0x3126E014
	set data [memread32_phys $GIC0_GICDA_ICLAR5]
	puts [format "GIC0_GICDA_ICLAR5:		%08X" $data]

	set GIC0_GICDA_ICLAR6 0x3126E018
	set data [memread32_phys $GIC0_GICDA_ICLAR6]
	puts [format "GIC0_GICDA_ICLAR6:		%08X" $data]

	set GIC0_GICDA_ICLAR7 0x3126E01C
	set data [memread32_phys $GIC0_GICDA_ICLAR7]
	puts [format "GIC0_GICDA_ICLAR7:		%08X" $data]

	set GIC0_GICDA_ICLAR8 0x3126E020
	set data [memread32_phys $GIC0_GICDA_ICLAR8]
	puts [format "GIC0_GICDA_ICLAR8:		%08X" $data]

	set GIC0_GICDA_ICLAR9 0x3126E024
	set data [memread32_phys $GIC0_GICDA_ICLAR9]
	puts [format "GIC0_GICDA_ICLAR9:		%08X" $data]

	set GIC0_GICDA_ICLAR10 0x3126E028
	set data [memread32_phys $GIC0_GICDA_ICLAR10]
	puts [format "GIC0_GICDA_ICLAR10:		%08X" $data]

	set GIC0_GICDA_ICLAR11 0x3126E02C
	set data [memread32_phys $GIC0_GICDA_ICLAR11]
	puts [format "GIC0_GICDA_ICLAR11:		%08X" $data]

	set GIC0_GICDA_ICLAR12 0x3126E030
	set data [memread32_phys $GIC0_GICDA_ICLAR12]
	puts [format "GIC0_GICDA_ICLAR12:		%08X" $data]

	set GIC0_GICDA_ICLAR13 0x3126E034
	set data [memread32_phys $GIC0_GICDA_ICLAR13]
	puts [format "GIC0_GICDA_ICLAR13:		%08X" $data]

	set GIC0_GICDA_ICLAR14 0x3126E038
	set data [memread32_phys $GIC0_GICDA_ICLAR14]
	puts [format "GIC0_GICDA_ICLAR14:		%08X" $data]

	set GIC0_GICDA_ICLAR15 0x3126E03C
	set data [memread32_phys $GIC0_GICDA_ICLAR15]
	puts [format "GIC0_GICDA_ICLAR15:		%08X" $data]

	set GIC0_GICDA_ICLAR16 0x3126E040
	set data [memread32_phys $GIC0_GICDA_ICLAR16]
	puts [format "GIC0_GICDA_ICLAR16:		%08X" $data]

	set GIC0_GICDA_ICLAR17 0x3126E044
	set data [memread32_phys $GIC0_GICDA_ICLAR17]
	puts [format "GIC0_GICDA_ICLAR17:		%08X" $data]

	set GIC0_GICDA_ICLAR18 0x3126E048
	set data [memread32_phys $GIC0_GICDA_ICLAR18]
	puts [format "GIC0_GICDA_ICLAR18:		%08X" $data]

	set GIC0_GICDA_ICLAR19 0x3126E04C
	set data [memread32_phys $GIC0_GICDA_ICLAR19]
	puts [format "GIC0_GICDA_ICLAR19:		%08X" $data]

	set GIC0_GICDA_ICLAR20 0x3126E050
	set data [memread32_phys $GIC0_GICDA_ICLAR20]
	puts [format "GIC0_GICDA_ICLAR20:		%08X" $data]

	set GIC0_GICDA_ICLAR21 0x3126E054
	set data [memread32_phys $GIC0_GICDA_ICLAR21]
	puts [format "GIC0_GICDA_ICLAR21:		%08X" $data]

	set GIC0_GICDA_ICLAR22 0x3126E058
	set data [memread32_phys $GIC0_GICDA_ICLAR22]
	puts [format "GIC0_GICDA_ICLAR22:		%08X" $data]

	set GIC0_GICDA_ICLAR23 0x3126E05C
	set data [memread32_phys $GIC0_GICDA_ICLAR23]
	puts [format "GIC0_GICDA_ICLAR23:		%08X" $data]

	set GIC0_GICDA_ICLAR24 0x3126E060
	set data [memread32_phys $GIC0_GICDA_ICLAR24]
	puts [format "GIC0_GICDA_ICLAR24:		%08X" $data]

	set GIC0_GICDA_ICLAR25 0x3126E064
	set data [memread32_phys $GIC0_GICDA_ICLAR25]
	puts [format "GIC0_GICDA_ICLAR25:		%08X" $data]

	set GIC0_GICDA_IERRR1 0x3126E104
	set data [memread32_phys $GIC0_GICDA_IERRR1]
	puts [format "GIC0_GICDA_IERRR1:		%08X" $data]

	set GIC0_GICDA_IERRR2 0x3126E108
	set data [memread32_phys $GIC0_GICDA_IERRR2]
	puts [format "GIC0_GICDA_IERRR2:		%08X" $data]

	set GIC0_GICDA_IERRR3 0x3126E10C
	set data [memread32_phys $GIC0_GICDA_IERRR3]
	puts [format "GIC0_GICDA_IERRR3:		%08X" $data]

	set GIC0_GICDA_IERRR4 0x3126E110
	set data [memread32_phys $GIC0_GICDA_IERRR4]
	puts [format "GIC0_GICDA_IERRR4:		%08X" $data]

	set GIC0_GICDA_IERRR5 0x3126E114
	set data [memread32_phys $GIC0_GICDA_IERRR5]
	puts [format "GIC0_GICDA_IERRR5:		%08X" $data]

	set GIC0_GICDA_IERRR6 0x3126E118
	set data [memread32_phys $GIC0_GICDA_IERRR6]
	puts [format "GIC0_GICDA_IERRR6:		%08X" $data]

	set GIC0_GICDA_IERRR7 0x3126E11C
	set data [memread32_phys $GIC0_GICDA_IERRR7]
	puts [format "GIC0_GICDA_IERRR7:		%08X" $data]

	set GIC0_GICDA_IERRR8 0x3126E120
	set data [memread32_phys $GIC0_GICDA_IERRR8]
	puts [format "GIC0_GICDA_IERRR8:		%08X" $data]

	set GIC0_GICDA_IERRR9 0x3126E124
	set data [memread32_phys $GIC0_GICDA_IERRR9]
	puts [format "GIC0_GICDA_IERRR9:		%08X" $data]

	set GIC0_GICDA_IERRR10 0x3126E128
	set data [memread32_phys $GIC0_GICDA_IERRR10]
	puts [format "GIC0_GICDA_IERRR10:		%08X" $data]

	set GIC0_GICDA_IERRR11 0x3126E12C
	set data [memread32_phys $GIC0_GICDA_IERRR11]
	puts [format "GIC0_GICDA_IERRR11:		%08X" $data]

	set GIC0_GICDA_IERRR12 0x3126E130
	set data [memread32_phys $GIC0_GICDA_IERRR12]
	puts [format "GIC0_GICDA_IERRR12:		%08X" $data]

	set GIC0_GICDA_PIDR4 0x3126FFD0
	set data [memread32_phys $GIC0_GICDA_PIDR4]
	puts [format "GIC0_GICDA_PIDR4:		%08X" $data]

	set GIC0_GICDA_PIDR0 0x3126FFE0
	set data [memread32_phys $GIC0_GICDA_PIDR0]
	puts [format "GIC0_GICDA_PIDR0:		%08X" $data]

	set GIC0_GICDA_PIDR1 0x3126FFE4
	set data [memread32_phys $GIC0_GICDA_PIDR1]
	puts [format "GIC0_GICDA_PIDR1:		%08X" $data]

	set GIC0_GICDA_PIDR2 0x3126FFE8
	set data [memread32_phys $GIC0_GICDA_PIDR2]
	puts [format "GIC0_GICDA_PIDR2:		%08X" $data]

	set GIC0_GICDA_PIDR3 0x3126FFEC
	set data [memread32_phys $GIC0_GICDA_PIDR3]
	puts [format "GIC0_GICDA_PIDR3:		%08X" $data]

	set GIC0_GICDA_CIDR0 0x3126FFF0
	set data [memread32_phys $GIC0_GICDA_CIDR0]
	puts [format "GIC0_GICDA_CIDR0:		%08X" $data]

	set GIC0_GICDA_CIDR1 0x3126FFF4
	set data [memread32_phys $GIC0_GICDA_CIDR1]
	puts [format "GIC0_GICDA_CIDR1:		%08X" $data]

	set GIC0_GICDA_CIDR2 0x3126FFF8
	set data [memread32_phys $GIC0_GICDA_CIDR2]
	puts [format "GIC0_GICDA_CIDR2:		%08X" $data]

	set GIC0_GICDA_CIDR3 0x3126FFFC
	set data [memread32_phys $GIC0_GICDA_CIDR3]
	puts [format "GIC0_GICDA_CIDR3:		%08X" $data]

}

proc show_reg_groups {} {
	puts ("A55_DEBUG_CORE0")
	puts ("A55_DSU0")
	puts ("ASRC0")
	puts ("ASRC1")
	puts ("CDU0")
	puts ("CGU0")
	puts ("CGU1")
	puts ("CNT0")
	puts ("CRC0")
	puts ("CRC1")
	puts ("CRC2")
	puts ("CRC3")
	puts ("CSCTI0")
	puts ("CSCTI1")
	puts ("CSETF0")
	puts ("CSETR1")
	puts ("CSPFT0")
	puts ("CSPFT1")
	puts ("CSTF0")
	puts ("CSTSGENWR0")
	puts ("DAI0")
	puts ("DAI1")
	puts ("DAPROM0")
	puts ("DDRPFB0")
	puts ("DMA0")
	puts ("DMA1")
	puts ("DMA10")
	puts ("DMA11")
	puts ("DMA12")
	puts ("DMA13")
	puts ("DMA14")
	puts ("DMA15")
	puts ("DMA16")
	puts ("DMA17")
	puts ("DMA18")
	puts ("DMA19")
	puts ("DMA2")
	puts ("DMA20")
	puts ("DMA21")
	puts ("DMA22")
	puts ("DMA23")
	puts ("DMA24")
	puts ("DMA25")
	puts ("DMA26")
	puts ("DMA27")
	puts ("DMA28")
	puts ("DMA29")
	puts ("DMA3")
	puts ("DMA30")
	puts ("DMA34")
	puts ("DMA35")
	puts ("DMA36")
	puts ("DMA37")
	puts ("DMA38")
	puts ("DMA39")
	puts ("DMA4")
	puts ("DMA40")
	puts ("DMA43")
	puts ("DMA44")
	puts ("DMA45")
	puts ("DMA46")
	puts ("DMA47")
	puts ("DMA48")
	puts ("DMA49")
	puts ("DMA5")
	puts ("DMA50")
	puts ("DMA51")
	puts ("DMA52")
	puts ("DMA53")
	puts ("DMA54")
	puts ("DMA55")
	puts ("DMA56")
	puts ("DMA6")
	puts ("DMA7")
	puts ("DMA8")
	puts ("DMA9")
	puts ("DMC0")
	puts ("DPM0")
	puts ("EMAC0")
	puts ("EMAC1")
	puts ("EMDMA0")
	puts ("EMDMA1")
	puts ("EMSI0")
	puts ("EPPI0")
	puts ("FIR0")
	puts ("FIR1")
	puts ("GIC0")
	puts ("HADC0")
	puts ("IIR0")
	puts ("IIR1")
	puts ("IIR2")
	puts ("IIR3")
	puts ("IIR4")
	puts ("IIR5")
	puts ("IIR6")
	puts ("IIR7")
	puts ("L2CTL0")
	puts ("LP0")
	puts ("LP1")
	puts ("MEC0")
	puts ("MEC1")
	puts ("MEC2")
	puts ("MISCREG")
	puts ("OSPI0")
	puts ("OTPC0")
	puts ("PADS0")
	puts ("PCG0")
	puts ("PDM0")
	puts ("PDM1")
	puts ("PINT0")
	puts ("PINT1")
	puts ("PINT2")
	puts ("PINT3")
	puts ("PINT4")
	puts ("PINT5")
	puts ("PINT6")
	puts ("PINT7")
	puts ("PKA0")
	puts ("PKIC0")
	puts ("PKTE0")
	puts ("PORTA")
	puts ("PORTB")
	puts ("PORTC")
	puts ("PORTD")
	puts ("PORTE")
	puts ("PORTF")
	puts ("PORTG")
	puts ("PORTH")
	puts ("PORTI")
	puts ("RCU0")
	puts ("SCB0")
	puts ("SCB1")
	puts ("SCB3")
	puts ("SCB4")
	puts ("SCB5")
	puts ("SCB6")
	puts ("SEC0")
	puts ("SMPU11")
	puts ("SMPU12")
	puts ("SMPU2")
	puts ("SMPU3")
	puts ("SMPU4")
	puts ("SMPU5")
	puts ("SMPU6")
	puts ("SMPU9")
	puts ("SOC600CTI0")
	puts ("SOC600CTI1")
	puts ("SPDIF0")
	puts ("SPDIF1")
	puts ("SPI0")
	puts ("SPI1")
	puts ("SPI2")
	puts ("SPI3")
	puts ("SPORT0")
	puts ("SPORT1")
	puts ("SPORT2")
	puts ("SPORT3")
	puts ("SPORT4")
	puts ("SPORT5")
	puts ("SPORT6")
	puts ("SPORT7")
	puts ("SPU0")
	puts ("STM0")
	puts ("SWU1")
	puts ("SWU10")
	puts ("SWU11")
	puts ("SWU12")
	puts ("SWU13")
	puts ("SWU2")
	puts ("SWU3")
	puts ("SWU4")
	puts ("SWU5")
	puts ("SWU7")
	puts ("SWU8")
	puts ("SWU9")
	puts ("TAPC")
	puts ("TIMER0")
	puts ("TMU0")
	puts ("TRACE0")
	puts ("TRNG0")
	puts ("TRU0")
	puts ("TSGENRD0")
	puts ("TSGENWR0")
	puts ("TWI0")
	puts ("TWI1")
	puts ("TWI2")
	puts ("TWI3")
	puts ("TWI4")
	puts ("TWI5")
	puts ("UART0")
	puts ("UART1")
	puts ("UART2")
	puts ("UART3")
	puts ("USBC0")
	puts ("WDOG0")
	puts ("WDOG1")
	puts ("WDOG2")

}
