// Seed: 3612862241
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri id_7,
    input wand id_8,
    input wor id_9,
    input wire id_10
    , id_18,
    input wor id_11,
    input tri id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    output tri id_16
);
  tri1 id_19 = 1;
  if (id_2) assign id_7 = id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    output wand id_7
);
  assign id_7 = 1'b0;
  module_0(
      id_2,
      id_6,
      id_5,
      id_0,
      id_0,
      id_4,
      id_5,
      id_6,
      id_0,
      id_0,
      id_0,
      id_5,
      id_5,
      id_1,
      id_2,
      id_2,
      id_3
  );
endmodule
