# VeriRisc_CPU
 very-reduced-instruction-set processor coded in the Verilog HDL

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/53396869-6133-4ce1-bf3b-b41551c51ffb" />
</p>

## Instructions

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/4acd3840-d29b-412f-9aa2-bc2afb90af57" />
</p>

## TestBench Results
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/a430a4dd-b2b0-4c5a-8049-fa5e27c65051" />
</p>

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/3bbeac94-7a4d-43d4-854d-282383d78774" />
</p>

> Much thanks to my instructor Ahmed AbdelAzeem for supplying this project's idea, architecture, and most testbenches.
