#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 25 11:45:54 2019
# Process ID: 8924
# Current directory: C:/Users/ASUS/Desktop/ELO212/exp_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9676 C:\Users\ASUS\Desktop\ELO212\exp_6\exp_6.xpr
# Log file: C:/Users/ASUS/Desktop/ELO212/exp_6/vivado.log
# Journal file: C:/Users/ASUS/Desktop/ELO212/exp_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 645.258 ; gain = 69.605
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/sw_input.sv] -no_script -reset -force -quiet
remove_files  C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/sw_input.sv
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 763.621 ; gain = 70.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line45' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:45]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (7#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line35' of module 'FPGS_display_driver' requires 18 connections, but only 16 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:35]
WARNING: [Synth 8-3848] Net CE in module/entity top_module does not have driver. [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (8#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design top_module has unconnected port CE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 817.836 ; gain = 124.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line33:rst to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line34:reset to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:34]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line35:CLK to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:35]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line35:reset to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:35]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 817.836 ; gain = 124.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 817.836 ; gain = 124.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1208.613 ; gain = 515.180
22 Infos, 18 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1208.613 ; gain = 515.180
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1208.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line45' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:45]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (7#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line35' of module 'FPGS_display_driver' requires 18 connections, but only 16 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:35]
WARNING: [Synth 8-3848] Net CE in module/entity top_module does not have driver. [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (8#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design top_module has unconnected port CE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.398 ; gain = 13.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line33:rst to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line34:reset to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:34]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line35:reset to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:35]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.398 ; gain = 13.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1222.398 ; gain = 13.785
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1239.969 ; gain = 31.355
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.254 ; gain = 117.043
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1422.641 ; gain = 26.340
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1439.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line45' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:45]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (7#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line35' of module 'FPGS_display_driver' requires 18 connections, but only 16 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:35]
WARNING: [Synth 8-3848] Net CE in module/entity top_module does not have driver. [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (8#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design top_module has unconnected port CE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.086 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line33:rst to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line34:reset to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:34]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line35:reset to constant 0 [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:35]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1439.750 ; gain = 0.664
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_FSM.sv] -no_script -reset -force -quiet
remove_files  C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_FSM.sv
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1459.664 ; gain = 1.020
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1465.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line45' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:45]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (7#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line35' of module 'FPGS_display_driver' requires 18 connections, but only 17 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:35]
WARNING: [Synth 8-3848] Net CE in module/entity top_module does not have driver. [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (8#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design top_module has unconnected port CE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1465.816 ; gain = 0.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1465.816 ; gain = 0.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1465.816 ; gain = 0.613
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1509.664 ; gain = 44.461
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1512.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line45' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:45]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (7#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line35' of module 'FPGS_display_driver' requires 18 connections, but only 17 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:35]
WARNING: [Synth 8-3848] Net CE in module/entity top_module does not have driver. [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (8#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design top_module has unconnected port CE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1514.773 ; gain = 2.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1516.090 ; gain = 4.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1516.090 ; gain = 4.023
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1528.309 ; gain = 16.242
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1599.578 ; gain = 0.074
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1599.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line45' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:45]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (7#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (8#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1599.578 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1599.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1599.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1599.578 ; gain = 0.000
close [ open C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv w ]
add_files C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line45' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:45]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (7#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (8#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.320 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
ERROR: [Synth 8-439] module 'clk_divider' not found [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:34]
	Parameter positional_param_0 bound to: 32'sb00000000000000011001011011100111 
ERROR: [Synth 8-6156] failed synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line46' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:46]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (8#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.320 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line46' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:46]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (8#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1662.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1740.379 ; gain = 78.059
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1740.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line46' of module 'four_bit_bin_to_hex' requires 3 connections, but only 2 given [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:46]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (8#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1743.039 ; gain = 2.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1743.039 ; gain = 2.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1743.039 ; gain = 2.176
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1752.996 ; gain = 12.137
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 25 17:00:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/synth_1/runme.log
[Thu Jul 25 17:00:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'reset_runs' was cancelled
refresh_design
ERROR: [Synth 8-2715] syntax error near ) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:26]
Failed to read verilog 'C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv'
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1779.484 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1779.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
ERROR: [Synth 8-439] module 'four_bit_bin_to_hex' not found [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:46]
ERROR: [Synth 8-6156] failed synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1779.801 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1779.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (8#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1779.801 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1779.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1779.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.668 ; gain = 21.867
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1801.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (8#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1801.668 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1801.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1801.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.668 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 25 17:12:26 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/synth_1/runme.log
[Thu Jul 25 17:12:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.668 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2747.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (8#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2747.438 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2747.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2747.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2747.438 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2767.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (8#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2767.777 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2767.777 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2767.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'nolabel_line33' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:33]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
	Parameter in_lenght bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (8#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (9#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.777 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.777 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 25 17:25:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/synth_1/runme.log
[Thu Jul 25 17:25:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2827.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2827.496 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2827.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2827.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2827.496 ; gain = 0.000
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2827.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2827.496 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2827.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2827.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2827.496 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.980 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2891.980 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2891.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2901.023 ; gain = 9.043
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2921.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 1 - type: integer 
	Parameter D6 bound to: 1 - type: integer 
	Parameter D5 bound to: 1 - type: integer 
	Parameter D4 bound to: 1 - type: integer 
	Parameter D3 bound to: 1 - type: integer 
	Parameter D2 bound to: 1 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2921.594 ; gain = 0.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2921.594 ; gain = 0.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2921.594 ; gain = 0.320
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2931.539 ; gain = 10.266
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 25 18:22:00 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/synth_1/runme.log
[Thu Jul 25 18:22:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2931.539 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D_7 bound to: 0 - type: integer 
	Parameter D_6 bound to: 0 - type: integer 
	Parameter D_5 bound to: 0 - type: integer 
	Parameter D_4 bound to: 0 - type: integer 
	Parameter D_3 bound to: 0 - type: integer 
	Parameter D_2 bound to: 0 - type: integer 
	Parameter D_1 bound to: 1 - type: integer 
	Parameter D_0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2931.539 ; gain = 0.000
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D_7 bound to: 0 - type: integer 
	Parameter D_6 bound to: 0 - type: integer 
	Parameter D_5 bound to: 0 - type: integer 
	Parameter D_4 bound to: 0 - type: integer 
	Parameter D_3 bound to: 0 - type: integer 
	Parameter D_2 bound to: 0 - type: integer 
	Parameter D_1 bound to: 1 - type: integer 
	Parameter D_0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2931.539 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 25 18:53:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/synth_1/runme.log
[Thu Jul 25 18:53:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D_7 bound to: 0 - type: integer 
	Parameter D_6 bound to: 0 - type: integer 
	Parameter D_5 bound to: 0 - type: integer 
	Parameter D_4 bound to: 0 - type: integer 
	Parameter D_3 bound to: 0 - type: integer 
	Parameter D_2 bound to: 0 - type: integer 
	Parameter D_1 bound to: 1 - type: integer 
	Parameter D_0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2931.539 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D_7 bound to: 0 - type: integer 
	Parameter D_6 bound to: 0 - type: integer 
	Parameter D_5 bound to: 0 - type: integer 
	Parameter D_4 bound to: 0 - type: integer 
	Parameter D_3 bound to: 0 - type: integer 
	Parameter D_2 bound to: 0 - type: integer 
	Parameter D_1 bound to: 0 - type: integer 
	Parameter D_0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2931.539 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 0 - type: integer 
	Parameter D0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2931.539 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3330] design top_module has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2931.539 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top FPGS_display_driver [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 0 - type: integer 
	Parameter D0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3007.648 ; gain = 76.109
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3007.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 0 - type: integer 
	Parameter D0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[0]
WARNING: [Synth 8-3331] design FPGS_display_driver has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3010.117 ; gain = 2.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3010.117 ; gain = 2.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3010.117 ; gain = 2.176
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3020.078 ; gain = 12.137
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 25 19:09:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/synth_1/runme.log
[Thu Jul 25 19:09:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/runme.log
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 0 - type: integer 
	Parameter D0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3028.840 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3028.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3028.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3037.172 ; gain = 8.332
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.734 ; gain = 10.563
set_property top top_module [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3048.219 ; gain = 0.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 0 - type: integer 
	Parameter D0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_1[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_0[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port EN[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3050.402 ; gain = 2.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3050.402 ; gain = 2.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3050.402 ; gain = 2.254
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3066.797 ; gain = 18.648
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 25 19:19:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/synth_1/runme.log
[Thu Jul 25 19:19:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3571.414 ; gain = 0.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lut' [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'lut' (5#1) [C:/Users/ASUS/Desktop/ELO212/exp_5/LUT/LUT.srcs/sources_1/new/lut.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (6#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3573.598 ; gain = 2.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3573.598 ; gain = 2.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3573.598 ; gain = 2.250
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3583.539 ; gain = 12.191
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 25 19:24:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/synth_1/runme.log
[Thu Jul 25 19:24:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FD88A
update_compile_order -fileset sources_1
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 25 20:19:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/synth_1/runme.log
[Thu Jul 25 20:19:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
WARNING: [Synth 8-87] always_comb on 'DIG_reg' did not result in combinational logic [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
ERROR: [Synth 8-448] named port connection 'EN' does not exist for instance 'nolabel_line38' of module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:46]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
ERROR: [Synth 8-6156] failed synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
WARNING: [Synth 8-87] always_comb on 'DIG_reg' did not result in combinational logic [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (5#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3583.539 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
WARNING: [Synth 8-87] always_comb on 'DIG_reg' did not result in combinational logic [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (5#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3583.539 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPGS_display_driver' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 104167 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_32_4' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
	Parameter D7 bound to: 0 - type: integer 
	Parameter D6 bound to: 0 - type: integer 
	Parameter D5 bound to: 0 - type: integer 
	Parameter D4 bound to: 0 - type: integer 
	Parameter D3 bound to: 0 - type: integer 
	Parameter D2 bound to: 0 - type: integer 
	Parameter D1 bound to: 1 - type: integer 
	Parameter D0 bound to: 1 - type: integer 
WARNING: [Synth 8-87] always_comb on 'DIG_reg' did not result in combinational logic [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'Mux_32_4' (3#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/Mux_32_4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_bit_bin_to_hex' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_bin_to_hex' (4#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/4_bit_bin_to_hex.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGS_display_driver' (5#1) [C:/Users/ASUS/Desktop/ELO212/display driver/display driver.srcs/sources_1/new/FPGS_display_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_7[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_6[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_5[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_4[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_3[0]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[3]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[2]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Mux_32_4 has unconnected port data_2[0]
WARNING: [Synth 8-3331] design top_module has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3583.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3583.539 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 22:06:14 2019...
