IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.04        Core1: 174.44        
Core2: 35.83        Core3: 182.96        
Core4: 26.73        Core5: 175.84        
Core6: 35.71        Core7: 178.70        
Core8: 26.36        Core9: 80.25        
Core10: 36.29        Core11: 198.32        
Core12: 36.77        Core13: 172.76        
Core14: 37.64        Core15: 229.09        
Core16: 41.90        Core17: 169.00        
Core18: 46.40        Core19: 167.24        
Core20: 39.47        Core21: 228.05        
Core22: 38.28        Core23: 149.50        
Core24: 40.64        Core25: 188.43        
Core26: 18.61        Core27: 212.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 182.96
DDR read Latency(ns)
Socket0: 48304.02
Socket1: 189.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.39        Core1: 172.32        
Core2: 38.10        Core3: 180.51        
Core4: 41.29        Core5: 173.40        
Core6: 37.41        Core7: 183.17        
Core8: 35.37        Core9: 77.32        
Core10: 33.46        Core11: 197.96        
Core12: 42.54        Core13: 170.06        
Core14: 46.31        Core15: 220.18        
Core16: 37.04        Core17: 167.34        
Core18: 45.90        Core19: 162.57        
Core20: 41.84        Core21: 220.87        
Core22: 46.77        Core23: 149.09        
Core24: 41.85        Core25: 188.07        
Core26: 24.66        Core27: 208.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.34
Socket1: 180.10
DDR read Latency(ns)
Socket0: 54024.12
Socket1: 188.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.11        Core1: 171.66        
Core2: 49.95        Core3: 181.69        
Core4: 41.42        Core5: 172.29        
Core6: 37.42        Core7: 182.45        
Core8: 27.63        Core9: 77.88        
Core10: 35.84        Core11: 197.54        
Core12: 31.45        Core13: 169.46        
Core14: 16.93        Core15: 216.33        
Core16: 39.86        Core17: 166.81        
Core18: 30.12        Core19: 162.20        
Core20: 45.11        Core21: 218.04        
Core22: 42.21        Core23: 148.29        
Core24: 41.09        Core25: 187.18        
Core26: 35.67        Core27: 205.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.06
Socket1: 178.94
DDR read Latency(ns)
Socket0: 50262.03
Socket1: 189.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.43        Core1: 171.53        
Core2: 38.99        Core3: 183.77        
Core4: 40.83        Core5: 172.01        
Core6: 39.35        Core7: 182.77        
Core8: 38.24        Core9: 77.55        
Core10: 38.00        Core11: 197.43        
Core12: 32.92        Core13: 168.73        
Core14: 25.23        Core15: 216.52        
Core16: 31.42        Core17: 166.75        
Core18: 34.37        Core19: 163.66        
Core20: 33.63        Core21: 217.42        
Core22: 41.71        Core23: 148.15        
Core24: 38.84        Core25: 186.76        
Core26: 37.63        Core27: 202.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.24
Socket1: 178.94
DDR read Latency(ns)
Socket0: 51331.09
Socket1: 189.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.86        Core1: 172.06        
Core2: 36.43        Core3: 183.13        
Core4: 33.72        Core5: 172.92        
Core6: 38.96        Core7: 181.79        
Core8: 39.32        Core9: 76.57        
Core10: 39.82        Core11: 195.89        
Core12: 37.38        Core13: 169.78        
Core14: 35.55        Core15: 220.45        
Core16: 39.00        Core17: 166.90        
Core18: 36.41        Core19: 163.04        
Core20: 43.67        Core21: 221.55        
Core22: 42.04        Core23: 148.67        
Core24: 40.42        Core25: 187.14        
Core26: 40.24        Core27: 206.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.28
Socket1: 179.76
DDR read Latency(ns)
Socket0: 51930.72
Socket1: 188.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.18        Core1: 171.90        
Core2: 37.15        Core3: 182.65        
Core4: 31.01        Core5: 172.40        
Core6: 35.31        Core7: 181.96        
Core8: 40.47        Core9: 79.98        
Core10: 39.85        Core11: 196.23        
Core12: 41.21        Core13: 169.37        
Core14: 42.26        Core15: 218.18        
Core16: 42.16        Core17: 167.13        
Core18: 29.65        Core19: 163.10        
Core20: 40.71        Core21: 218.41        
Core22: 35.07        Core23: 147.95        
Core24: 35.70        Core25: 187.32        
Core26: 18.67        Core27: 206.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.58
Socket1: 179.25
DDR read Latency(ns)
Socket0: 50335.76
Socket1: 189.85
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.47        Core1: 167.93        
Core2: 17.65        Core3: 185.06        
Core4: 27.72        Core5: 178.41        
Core6: 32.09        Core7: 182.37        
Core8: 29.57        Core9: 54.21        
Core10: 30.55        Core11: 255.16        
Core12: 31.97        Core13: 183.15        
Core14: 31.21        Core15: 200.35        
Core16: 36.35        Core17: 173.36        
Core18: 33.96        Core19: 161.47        
Core20: 31.97        Core21: 261.79        
Core22: 21.73        Core23: 159.24        
Core24: 29.10        Core25: 181.29        
Core26: 29.47        Core27: 243.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.32
Socket1: 192.76
DDR read Latency(ns)
Socket0: 41136.36
Socket1: 194.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.61        Core1: 169.28        
Core2: 15.89        Core3: 184.82        
Core4: 30.53        Core5: 176.83        
Core6: 31.75        Core7: 182.23        
Core8: 29.15        Core9: 51.64        
Core10: 30.35        Core11: 253.65        
Core12: 31.25        Core13: 182.76        
Core14: 30.29        Core15: 205.13        
Core16: 31.54        Core17: 170.06        
Core18: 27.59        Core19: 158.85        
Core20: 26.82        Core21: 262.05        
Core22: 30.65        Core23: 157.27        
Core24: 29.41        Core25: 181.07        
Core26: 28.62        Core27: 241.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 192.36
DDR read Latency(ns)
Socket0: 42867.16
Socket1: 197.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.29        Core1: 169.46        
Core2: 35.15        Core3: 185.39        
Core4: 32.81        Core5: 177.79        
Core6: 32.03        Core7: 181.73        
Core8: 36.49        Core9: 52.51        
Core10: 32.30        Core11: 252.69        
Core12: 36.60        Core13: 182.88        
Core14: 22.66        Core15: 202.89        
Core16: 31.78        Core17: 168.57        
Core18: 33.91        Core19: 157.45        
Core20: 32.27        Core21: 264.02        
Core22: 36.20        Core23: 159.55        
Core24: 41.77        Core25: 181.21        
Core26: 40.23        Core27: 242.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.78
Socket1: 192.36
DDR read Latency(ns)
Socket0: 42732.28
Socket1: 197.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 169.78        
Core2: 19.36        Core3: 185.21        
Core4: 16.89        Core5: 179.74        
Core6: 33.50        Core7: 181.60        
Core8: 33.01        Core9: 53.87        
Core10: 28.46        Core11: 252.85        
Core12: 27.60        Core13: 182.80        
Core14: 30.71        Core15: 203.73        
Core16: 30.84        Core17: 172.15        
Core18: 32.67        Core19: 156.74        
Core20: 29.72        Core21: 262.52        
Core22: 35.22        Core23: 156.82        
Core24: 29.73        Core25: 181.91        
Core26: 31.74        Core27: 244.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.02
Socket1: 192.77
DDR read Latency(ns)
Socket0: 41675.76
Socket1: 195.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.79        Core1: 168.88        
Core2: 33.75        Core3: 185.20        
Core4: 18.09        Core5: 178.20        
Core6: 31.41        Core7: 182.61        
Core8: 30.01        Core9: 63.92        
Core10: 33.80        Core11: 255.95        
Core12: 31.49        Core13: 182.75        
Core14: 30.73        Core15: 203.88        
Core16: 30.95        Core17: 169.84        
Core18: 26.11        Core19: 161.14        
Core20: 34.00        Core21: 261.95        
Core22: 37.02        Core23: 156.52        
Core24: 28.63        Core25: 181.36        
Core26: 16.45        Core27: 240.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.58
Socket1: 192.46
DDR read Latency(ns)
Socket0: 40363.06
Socket1: 194.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.40        Core1: 170.12        
Core2: 28.82        Core3: 185.22        
Core4: 28.37        Core5: 176.92        
Core6: 32.26        Core7: 182.34        
Core8: 32.90        Core9: 52.35        
Core10: 34.51        Core11: 251.19        
Core12: 34.17        Core13: 182.88        
Core14: 32.98        Core15: 206.67        
Core16: 31.13        Core17: 168.67        
Core18: 22.39        Core19: 161.06        
Core20: 32.23        Core21: 262.92        
Core22: 29.46        Core23: 159.51        
Core24: 28.94        Core25: 181.59        
Core26: 16.38        Core27: 239.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.46
Socket1: 192.52
DDR read Latency(ns)
Socket0: 41911.59
Socket1: 195.20
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.41        Core1: 172.04        
Core2: 40.08        Core3: 180.32        
Core4: 36.92        Core5: 154.97        
Core6: 42.49        Core7: 203.26        
Core8: 32.62        Core9: 79.94        
Core10: 38.23        Core11: 190.75        
Core12: 37.67        Core13: 171.35        
Core14: 34.92        Core15: 180.17        
Core16: 45.10        Core17: 168.48        
Core18: 40.11        Core19: 165.60        
Core20: 43.60        Core21: 220.33        
Core22: 24.08        Core23: 166.30        
Core24: 35.85        Core25: 188.42        
Core26: 40.29        Core27: 191.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.11
Socket1: 179.15
DDR read Latency(ns)
Socket0: 39928.29
Socket1: 191.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.92        Core1: 171.91        
Core2: 33.24        Core3: 179.78        
Core4: 31.61        Core5: 171.44        
Core6: 34.18        Core7: 210.25        
Core8: 40.66        Core9: 80.84        
Core10: 36.22        Core11: 197.84        
Core12: 38.51        Core13: 170.84        
Core14: 42.35        Core15: 186.51        
Core16: 41.61        Core17: 163.75        
Core18: 40.04        Core19: 163.81        
Core20: 40.94        Core21: 213.87        
Core22: 38.27        Core23: 165.65        
Core24: 17.74        Core25: 189.19        
Core26: 37.64        Core27: 190.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.84
Socket1: 180.61
DDR read Latency(ns)
Socket0: 40412.72
Socket1: 194.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.61        Core1: 170.53        
Core2: 36.88        Core3: 179.78        
Core4: 31.63        Core5: 170.85        
Core6: 47.33        Core7: 200.39        
Core8: 27.06        Core9: 82.67        
Core10: 37.52        Core11: 197.64        
Core12: 35.14        Core13: 169.90        
Core14: 36.48        Core15: 187.76        
Core16: 34.34        Core17: 169.08        
Core18: 39.05        Core19: 164.11        
Core20: 36.50        Core21: 219.24        
Core22: 17.01        Core23: 165.68        
Core24: 22.30        Core25: 187.51        
Core26: 32.67        Core27: 189.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.40
Socket1: 180.53
DDR read Latency(ns)
Socket0: 41370.32
Socket1: 194.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.07        Core1: 171.06        
Core2: 44.51        Core3: 179.50        
Core4: 42.23        Core5: 171.16        
Core6: 39.64        Core7: 204.74        
Core8: 41.62        Core9: 78.04        
Core10: 41.80        Core11: 197.66        
Core12: 43.70        Core13: 170.21        
Core14: 45.37        Core15: 186.56        
Core16: 46.33        Core17: 165.41        
Core18: 36.66        Core19: 164.17        
Core20: 46.66        Core21: 218.38        
Core22: 25.51        Core23: 165.21        
Core24: 39.37        Core25: 188.02        
Core26: 38.30        Core27: 189.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.23
Socket1: 180.38
DDR read Latency(ns)
Socket0: 43675.91
Socket1: 193.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.88        Core1: 171.55        
Core2: 35.59        Core3: 178.89        
Core4: 34.21        Core5: 170.06        
Core6: 40.26        Core7: 205.12        
Core8: 39.36        Core9: 80.07        
Core10: 43.45        Core11: 196.71        
Core12: 38.03        Core13: 170.16        
Core14: 42.45        Core15: 185.90        
Core16: 39.59        Core17: 165.84        
Core18: 38.73        Core19: 164.32        
Core20: 42.30        Core21: 213.64        
Core22: 18.17        Core23: 165.30        
Core24: 33.09        Core25: 191.88        
Core26: 31.84        Core27: 189.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 180.13
DDR read Latency(ns)
Socket0: 41893.97
Socket1: 194.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.05        Core1: 171.43        
Core2: 40.94        Core3: 179.78        
Core4: 35.56        Core5: 170.78        
Core6: 40.02        Core7: 202.07        
Core8: 42.81        Core9: 80.20        
Core10: 35.97        Core11: 197.51        
Core12: 40.59        Core13: 170.41        
Core14: 43.00        Core15: 187.55        
Core16: 41.82        Core17: 168.39        
Core18: 40.32        Core19: 164.60        
Core20: 18.52        Core21: 217.36        
Core22: 25.11        Core23: 165.54        
Core24: 31.36        Core25: 189.06        
Core26: 33.16        Core27: 189.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.04
Socket1: 180.70
DDR read Latency(ns)
Socket0: 41972.35
Socket1: 194.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.45        Core1: 179.14        
Core2: 34.49        Core3: 185.71        
Core4: 34.59        Core5: 179.19        
Core6: 27.17        Core7: 206.88        
Core8: 39.07        Core9: 75.38        
Core10: 36.00        Core11: 182.94        
Core12: 29.13        Core13: 185.55        
Core14: 33.72        Core15: 268.49        
Core16: 17.14        Core17: 186.90        
Core18: 15.87        Core19: 160.85        
Core20: 27.39        Core21: 180.63        
Core22: 30.44        Core23: 177.54        
Core24: 32.66        Core25: 256.03        
Core26: 33.58        Core27: 272.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.71
Socket1: 199.38
DDR read Latency(ns)
Socket0: 48410.55
Socket1: 187.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.25        Core1: 181.07        
Core2: 33.91        Core3: 185.12        
Core4: 30.72        Core5: 179.48        
Core6: 25.99        Core7: 213.50        
Core8: 35.58        Core9: 82.02        
Core10: 36.76        Core11: 182.58        
Core12: 37.19        Core13: 185.47        
Core14: 15.93        Core15: 267.40        
Core16: 31.65        Core17: 186.88        
Core18: 18.75        Core19: 161.63        
Core20: 30.69        Core21: 180.92        
Core22: 28.28        Core23: 178.06        
Core24: 33.03        Core25: 247.40        
Core26: 31.21        Core27: 270.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.71
Socket1: 199.17
DDR read Latency(ns)
Socket0: 47328.16
Socket1: 191.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.50        Core1: 181.00        
Core2: 34.31        Core3: 186.53        
Core4: 29.25        Core5: 178.96        
Core6: 21.50        Core7: 217.00        
Core8: 30.05        Core9: 78.93        
Core10: 23.68        Core11: 183.44        
Core12: 28.93        Core13: 185.39        
Core14: 29.14        Core15: 262.43        
Core16: 31.49        Core17: 186.84        
Core18: 16.51        Core19: 161.31        
Core20: 33.60        Core21: 181.28        
Core22: 27.17        Core23: 178.11        
Core24: 32.71        Core25: 252.30        
Core26: 29.89        Core27: 272.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.82
Socket1: 199.77
DDR read Latency(ns)
Socket0: 49244.76
Socket1: 192.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.67        Core1: 182.01        
Core2: 25.90        Core3: 186.51        
Core4: 30.63        Core5: 169.71        
Core6: 31.92        Core7: 221.85        
Core8: 35.81        Core9: 81.84        
Core10: 38.46        Core11: 183.96        
Core12: 30.09        Core13: 186.58        
Core14: 15.58        Core15: 268.50        
Core16: 28.75        Core17: 187.30        
Core18: 20.73        Core19: 163.41        
Core20: 28.76        Core21: 181.30        
Core22: 27.60        Core23: 178.74        
Core24: 33.27        Core25: 250.13        
Core26: 32.88        Core27: 270.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 200.33
DDR read Latency(ns)
Socket0: 46903.89
Socket1: 189.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.56        Core1: 180.67        
Core2: 20.41        Core3: 185.33        
Core4: 28.97        Core5: 178.66        
Core6: 28.71        Core7: 213.84        
Core8: 26.98        Core9: 75.01        
Core10: 30.53        Core11: 182.33        
Core12: 33.47        Core13: 185.18        
Core14: 20.05        Core15: 266.24        
Core16: 38.78        Core17: 186.41        
Core18: 39.44        Core19: 160.55        
Core20: 36.16        Core21: 180.80        
Core22: 40.28        Core23: 174.80        
Core24: 33.53        Core25: 250.62        
Core26: 32.42        Core27: 270.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.22
Socket1: 198.82
DDR read Latency(ns)
Socket0: 52476.92
Socket1: 192.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.16        Core1: 182.14        
Core2: 26.89        Core3: 186.37        
Core4: 32.66        Core5: 178.19        
Core6: 37.01        Core7: 219.35        
Core8: 41.99        Core9: 80.83        
Core10: 42.19        Core11: 183.52        
Core12: 44.44        Core13: 186.26        
Core14: 21.78        Core15: 268.77        
Core16: 30.75        Core17: 187.30        
Core18: 38.30        Core19: 162.55        
Core20: 29.66        Core21: 181.34        
Core22: 36.96        Core23: 178.64        
Core24: 32.26        Core25: 248.66        
Core26: 33.83        Core27: 270.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.99
Socket1: 200.40
DDR read Latency(ns)
Socket0: 50920.51
Socket1: 191.65
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.05        Core1: 184.51        
Core2: 33.89        Core3: 177.49        
Core4: 36.51        Core5: 186.02        
Core6: 27.35        Core7: 171.36        
Core8: 34.12        Core9: 104.63        
Core10: 33.46        Core11: 199.67        
Core12: 34.26        Core13: 180.01        
Core14: 40.67        Core15: 245.13        
Core16: 32.52        Core17: 186.59        
Core18: 40.67        Core19: 182.35        
Core20: 40.25        Core21: 206.18        
Core22: 27.54        Core23: 180.28        
Core24: 42.26        Core25: 272.67        
Core26: 37.18        Core27: 212.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.51
Socket1: 196.61
DDR read Latency(ns)
Socket0: 41121.42
Socket1: 183.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.76        Core1: 185.16        
Core2: 32.07        Core3: 179.55        
Core4: 35.71        Core5: 186.80        
Core6: 20.81        Core7: 174.55        
Core8: 33.63        Core9: 109.33        
Core10: 25.49        Core11: 188.73        
Core12: 32.78        Core13: 182.04        
Core14: 33.62        Core15: 242.10        
Core16: 30.44        Core17: 187.59        
Core18: 38.15        Core19: 182.78        
Core20: 30.82        Core21: 215.01        
Core22: 34.57        Core23: 181.55        
Core24: 16.98        Core25: 271.72        
Core26: 31.37        Core27: 226.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.38
Socket1: 198.11
DDR read Latency(ns)
Socket0: 40646.23
Socket1: 186.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.69        Core1: 183.91        
Core2: 17.72        Core3: 177.47        
Core4: 36.39        Core5: 184.11        
Core6: 28.75        Core7: 172.49        
Core8: 26.98        Core9: 108.44        
Core10: 24.31        Core11: 195.74        
Core12: 32.51        Core13: 180.30        
Core14: 30.83        Core15: 252.63        
Core16: 29.55        Core17: 185.82        
Core18: 26.73        Core19: 181.87        
Core20: 33.16        Core21: 184.38        
Core22: 37.47        Core23: 180.91        
Core24: 30.43        Core25: 289.70        
Core26: 36.90        Core27: 199.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 195.02
DDR read Latency(ns)
Socket0: 37755.90
Socket1: 184.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.06        Core1: 185.22        
Core2: 22.38        Core3: 180.04        
Core4: 17.34        Core5: 186.46        
Core6: 27.52        Core7: 173.52        
Core8: 28.61        Core9: 113.81        
Core10: 33.71        Core11: 192.73        
Core12: 32.30        Core13: 181.86        
Core14: 32.43        Core15: 242.02        
Core16: 30.20        Core17: 187.58        
Core18: 34.81        Core19: 182.93        
Core20: 38.14        Core21: 206.92        
Core22: 40.41        Core23: 181.32        
Core24: 36.22        Core25: 277.22        
Core26: 36.93        Core27: 227.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.03
Socket1: 198.26
DDR read Latency(ns)
Socket0: 40651.59
Socket1: 186.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.41        Core1: 184.84        
Core2: 34.79        Core3: 180.04        
Core4: 21.65        Core5: 186.72        
Core6: 30.59        Core7: 173.58        
Core8: 33.95        Core9: 101.24        
Core10: 31.17        Core11: 195.34        
Core12: 17.30        Core13: 182.70        
Core14: 31.45        Core15: 241.58        
Core16: 28.96        Core17: 187.14        
Core18: 24.67        Core19: 182.49        
Core20: 27.57        Core21: 206.03        
Core22: 40.05        Core23: 181.92        
Core24: 34.88        Core25: 275.49        
Core26: 34.71        Core27: 227.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.56
Socket1: 198.28
DDR read Latency(ns)
Socket0: 42012.72
Socket1: 184.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.33        Core1: 184.56        
Core2: 42.08        Core3: 178.76        
Core4: 37.33        Core5: 186.64        
Core6: 44.39        Core7: 170.53        
Core8: 33.43        Core9: 105.70        
Core10: 42.11        Core11: 189.48        
Core12: 21.11        Core13: 181.86        
Core14: 33.02        Core15: 240.74        
Core16: 36.78        Core17: 187.30        
Core18: 31.96        Core19: 182.82        
Core20: 32.24        Core21: 213.03        
Core22: 26.67        Core23: 180.85        
Core24: 31.58        Core25: 273.75        
Core26: 42.35        Core27: 230.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.44
Socket1: 197.85
DDR read Latency(ns)
Socket0: 43559.31
Socket1: 186.23
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.63        Core1: 183.51        
Core2: 36.08        Core3: 185.43        
Core4: 35.33        Core5: 178.98        
Core6: 32.91        Core7: 276.67        
Core8: 18.93        Core9: 106.60        
Core10: 30.72        Core11: 183.25        
Core12: 22.92        Core13: 173.90        
Core14: 29.83        Core15: 166.48        
Core16: 28.47        Core17: 185.09        
Core18: 28.40        Core19: 176.96        
Core20: 27.87        Core21: 261.53        
Core22: 33.00        Core23: 179.04        
Core24: 34.84        Core25: 168.76        
Core26: 37.47        Core27: 245.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.74
Socket1: 194.24
DDR read Latency(ns)
Socket0: 38241.18
Socket1: 185.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.10        Core1: 182.88        
Core2: 36.60        Core3: 185.21        
Core4: 39.79        Core5: 178.50        
Core6: 41.87        Core7: 275.14        
Core8: 28.61        Core9: 104.69        
Core10: 31.81        Core11: 182.40        
Core12: 32.99        Core13: 171.94        
Core14: 32.67        Core15: 164.47        
Core16: 34.02        Core17: 184.21        
Core18: 31.17        Core19: 176.20        
Core20: 43.09        Core21: 260.13        
Core22: 32.88        Core23: 178.25        
Core24: 34.77        Core25: 168.48        
Core26: 36.93        Core27: 246.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.45
Socket1: 193.30
DDR read Latency(ns)
Socket0: 39314.16
Socket1: 184.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.67        Core1: 182.35        
Core2: 33.78        Core3: 184.50        
Core4: 41.62        Core5: 178.15        
Core6: 31.90        Core7: 274.11        
Core8: 20.27        Core9: 103.15        
Core10: 32.12        Core11: 181.61        
Core12: 24.62        Core13: 171.32        
Core14: 35.06        Core15: 164.65        
Core16: 33.62        Core17: 184.18        
Core18: 30.36        Core19: 175.71        
Core20: 34.04        Core21: 259.50        
Core22: 18.10        Core23: 175.73        
Core24: 34.30        Core25: 167.48        
Core26: 31.74        Core27: 245.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.81
Socket1: 192.64
DDR read Latency(ns)
Socket0: 36229.11
Socket1: 185.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.78        Core1: 182.25        
Core2: 34.49        Core3: 184.21        
Core4: 30.56        Core5: 178.76        
Core6: 39.48        Core7: 276.81        
Core8: 41.04        Core9: 104.85        
Core10: 32.29        Core11: 181.66        
Core12: 31.78        Core13: 172.43        
Core14: 32.81        Core15: 163.69        
Core16: 16.10        Core17: 184.44        
Core18: 36.23        Core19: 175.32        
Core20: 32.20        Core21: 260.56        
Core22: 22.20        Core23: 175.71        
Core24: 33.28        Core25: 167.33        
Core26: 29.96        Core27: 243.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 192.71
DDR read Latency(ns)
Socket0: 37713.48
Socket1: 188.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.09        Core1: 182.84        
Core2: 36.68        Core3: 185.62        
Core4: 43.38        Core5: 178.99        
Core6: 39.47        Core7: 271.78        
Core8: 31.98        Core9: 106.72        
Core10: 32.19        Core11: 183.93        
Core12: 31.40        Core13: 173.68        
Core14: 32.18        Core15: 163.98        
Core16: 17.62        Core17: 184.79        
Core18: 26.71        Core19: 176.02        
Core20: 32.39        Core21: 260.79        
Core22: 32.63        Core23: 177.07        
Core24: 26.08        Core25: 167.52        
Core26: 30.03        Core27: 245.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.32
Socket1: 193.38
DDR read Latency(ns)
Socket0: 39683.34
Socket1: 188.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.49        Core1: 182.83        
Core2: 39.13        Core3: 184.45        
Core4: 38.66        Core5: 179.62        
Core6: 33.48        Core7: 277.46        
Core8: 32.10        Core9: 105.68        
Core10: 18.29        Core11: 182.24        
Core12: 32.09        Core13: 173.59        
Core14: 32.25        Core15: 164.00        
Core16: 33.64        Core17: 184.31        
Core18: 30.56        Core19: 177.23        
Core20: 29.94        Core21: 262.72        
Core22: 27.52        Core23: 174.60        
Core24: 21.29        Core25: 168.03        
Core26: 29.79        Core27: 245.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.09
Socket1: 193.43
DDR read Latency(ns)
Socket0: 37961.47
Socket1: 185.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.60        Core1: 175.37        
Core2: 19.55        Core3: 182.94        
Core4: 39.81        Core5: 138.86        
Core6: 20.44        Core7: 237.09        
Core8: 30.99        Core9: 60.51        
Core10: 30.36        Core11: 166.59        
Core12: 34.09        Core13: 167.35        
Core14: 36.41        Core15: 223.14        
Core16: 41.63        Core17: 177.98        
Core18: 35.68        Core19: 173.00        
Core20: 36.38        Core21: 238.77        
Core22: 36.81        Core23: 175.04        
Core24: 35.70        Core25: 167.30        
Core26: 43.83        Core27: 170.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.47
Socket1: 179.59
DDR read Latency(ns)
Socket0: 39724.89
Socket1: 193.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.62        Core1: 176.46        
Core2: 23.29        Core3: 183.74        
Core4: 31.11        Core5: 140.12        
Core6: 28.38        Core7: 241.08        
Core8: 28.73        Core9: 60.18        
Core10: 29.41        Core11: 168.96        
Core12: 30.90        Core13: 170.12        
Core14: 34.99        Core15: 225.45        
Core16: 40.88        Core17: 178.92        
Core18: 35.52        Core19: 173.80        
Core20: 36.80        Core21: 237.28        
Core22: 36.87        Core23: 175.65        
Core24: 17.46        Core25: 164.29        
Core26: 33.34        Core27: 170.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 180.72
DDR read Latency(ns)
Socket0: 40807.16
Socket1: 194.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.49        Core1: 175.16        
Core2: 37.85        Core3: 183.32        
Core4: 34.55        Core5: 142.80        
Core6: 33.89        Core7: 238.42        
Core8: 46.98        Core9: 61.51        
Core10: 27.68        Core11: 170.17        
Core12: 39.23        Core13: 167.09        
Core14: 34.03        Core15: 215.96        
Core16: 35.90        Core17: 177.79        
Core18: 35.24        Core19: 172.93        
Core20: 37.77        Core21: 242.69        
Core22: 36.37        Core23: 173.46        
Core24: 24.51        Core25: 165.88        
Core26: 35.38        Core27: 171.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.21
Socket1: 179.97
DDR read Latency(ns)
Socket0: 40042.47
Socket1: 194.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.13        Core1: 174.61        
Core2: 37.19        Core3: 184.01        
Core4: 30.14        Core5: 140.37        
Core6: 17.02        Core7: 232.25        
Core8: 37.65        Core9: 61.38        
Core10: 27.21        Core11: 167.23        
Core12: 30.24        Core13: 166.98        
Core14: 42.75        Core15: 222.93        
Core16: 40.94        Core17: 177.26        
Core18: 37.86        Core19: 172.64        
Core20: 35.89        Core21: 238.19        
Core22: 35.51        Core23: 168.35        
Core24: 36.37        Core25: 166.59        
Core26: 37.54        Core27: 169.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.08
Socket1: 178.73
DDR read Latency(ns)
Socket0: 40969.04
Socket1: 194.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.31        Core1: 174.93        
Core2: 20.10        Core3: 183.85        
Core4: 31.99        Core5: 138.41        
Core6: 24.60        Core7: 234.97        
Core8: 28.32        Core9: 62.33        
Core10: 34.41        Core11: 167.33        
Core12: 33.37        Core13: 168.30        
Core14: 34.12        Core15: 224.57        
Core16: 45.31        Core17: 177.80        
Core18: 41.38        Core19: 172.45        
Core20: 40.74        Core21: 236.03        
Core22: 37.62        Core23: 170.99        
Core24: 37.11        Core25: 166.06        
Core26: 35.61        Core27: 169.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.27
Socket1: 178.93
DDR read Latency(ns)
Socket0: 40299.64
Socket1: 193.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.26        Core1: 173.02        
Core2: 24.70        Core3: 182.26        
Core4: 25.08        Core5: 143.63        
Core6: 34.33        Core7: 235.56        
Core8: 30.07        Core9: 63.09        
Core10: 38.94        Core11: 172.18        
Core12: 37.44        Core13: 165.76        
Core14: 37.96        Core15: 204.56        
Core16: 43.58        Core17: 176.12        
Core18: 38.90        Core19: 170.25        
Core20: 35.35        Core21: 240.88        
Core22: 36.48        Core23: 171.10        
Core24: 37.40        Core25: 163.39        
Core26: 19.24        Core27: 172.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.94
Socket1: 177.69
DDR read Latency(ns)
Socket0: 40633.72
Socket1: 194.36
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.96        Core1: 162.35        
Core2: 40.44        Core3: 187.05        
Core4: 28.51        Core5: 157.82        
Core6: 40.22        Core7: 188.21        
Core8: 41.10        Core9: 108.30        
Core10: 37.86        Core11: 165.40        
Core12: 34.62        Core13: 167.98        
Core14: 43.69        Core15: 205.89        
Core16: 42.99        Core17: 172.61        
Core18: 42.57        Core19: 170.73        
Core20: 43.82        Core21: 185.32        
Core22: 42.60        Core23: 161.62        
Core24: 21.00        Core25: 178.79        
Core26: 34.71        Core27: 188.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.94
Socket1: 173.97
DDR read Latency(ns)
Socket0: 36603.59
Socket1: 193.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.92        Core1: 163.44        
Core2: 32.17        Core3: 178.51        
Core4: 30.56        Core5: 158.83        
Core6: 43.58        Core7: 182.07        
Core8: 32.90        Core9: 86.00        
Core10: 41.79        Core11: 170.12        
Core12: 41.06        Core13: 162.57        
Core14: 42.77        Core15: 191.75        
Core16: 42.75        Core17: 168.84        
Core18: 41.52        Core19: 165.72        
Core20: 35.00        Core21: 180.79        
Core22: 41.09        Core23: 157.21        
Core24: 20.02        Core25: 179.04        
Core26: 36.92        Core27: 192.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.39
Socket1: 170.44
DDR read Latency(ns)
Socket0: 42972.83
Socket1: 194.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.50        Core1: 161.34        
Core2: 41.13        Core3: 177.19        
Core4: 34.71        Core5: 161.83        
Core6: 41.19        Core7: 179.47        
Core8: 33.49        Core9: 83.80        
Core10: 43.37        Core11: 165.37        
Core12: 40.23        Core13: 161.55        
Core14: 37.00        Core15: 191.45        
Core16: 43.97        Core17: 167.68        
Core18: 40.97        Core19: 164.65        
Core20: 38.17        Core21: 182.84        
Core22: 39.78        Core23: 156.69        
Core24: 22.14        Core25: 178.34        
Core26: 41.58        Core27: 183.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.55
Socket1: 169.17
DDR read Latency(ns)
Socket0: 44025.51
Socket1: 193.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.70        Core1: 163.42        
Core2: 46.81        Core3: 177.08        
Core4: 41.16        Core5: 162.29        
Core6: 31.51        Core7: 177.53        
Core8: 29.23        Core9: 88.62        
Core10: 35.11        Core11: 164.43        
Core12: 40.99        Core13: 161.78        
Core14: 50.90        Core15: 191.35        
Core16: 43.22        Core17: 167.33        
Core18: 39.54        Core19: 164.78        
Core20: 47.83        Core21: 182.49        
Core22: 16.64        Core23: 157.96        
Core24: 40.25        Core25: 178.57        
Core26: 42.53        Core27: 182.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.55
Socket1: 169.29
DDR read Latency(ns)
Socket0: 43427.22
Socket1: 192.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.37        Core1: 162.99        
Core2: 48.09        Core3: 176.22        
Core4: 42.82        Core5: 161.17        
Core6: 27.19        Core7: 176.29        
Core8: 32.41        Core9: 84.73        
Core10: 29.55        Core11: 162.58        
Core12: 17.90        Core13: 161.13        
Core14: 33.12        Core15: 191.59        
Core16: 42.49        Core17: 166.67        
Core18: 35.92        Core19: 163.42        
Core20: 33.87        Core21: 182.72        
Core22: 35.30        Core23: 155.32        
Core24: 39.42        Core25: 177.76        
Core26: 42.41        Core27: 184.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.42
Socket1: 168.35
DDR read Latency(ns)
Socket0: 43699.06
Socket1: 192.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.30        Core1: 162.49        
Core2: 36.83        Core3: 176.84        
Core4: 42.12        Core5: 162.51        
Core6: 34.57        Core7: 178.43        
Core8: 42.94        Core9: 83.92        
Core10: 35.90        Core11: 165.19        
Core12: 26.18        Core13: 162.37        
Core14: 32.86        Core15: 191.31        
Core16: 33.91        Core17: 167.76        
Core18: 34.48        Core19: 164.99        
Core20: 20.51        Core21: 182.83        
Core22: 39.99        Core23: 159.53        
Core24: 39.56        Core25: 178.15        
Core26: 41.82        Core27: 183.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.61
Socket1: 169.62
DDR read Latency(ns)
Socket0: 43846.96
Socket1: 194.21
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.83        Core1: 179.09        
Core2: 41.14        Core3: 188.96        
Core4: 39.10        Core5: 171.19        
Core6: 33.13        Core7: 169.33        
Core8: 19.23        Core9: 52.93        
Core10: 22.19        Core11: 231.67        
Core12: 31.84        Core13: 177.97        
Core14: 30.61        Core15: 150.43        
Core16: 35.69        Core17: 178.05        
Core18: 34.99        Core19: 163.52        
Core20: 34.78        Core21: 182.95        
Core22: 34.88        Core23: 176.99        
Core24: 35.11        Core25: 239.94        
Core26: 36.99        Core27: 256.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.91
Socket1: 185.82
DDR read Latency(ns)
Socket0: 37915.80
Socket1: 188.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.98        Core1: 178.76        
Core2: 38.00        Core3: 186.53        
Core4: 17.06        Core5: 172.78        
Core6: 31.40        Core7: 169.53        
Core8: 22.04        Core9: 48.59        
Core10: 32.80        Core11: 233.87        
Core12: 33.79        Core13: 177.99        
Core14: 33.05        Core15: 151.02        
Core16: 33.66        Core17: 177.95        
Core18: 35.97        Core19: 170.26        
Core20: 35.99        Core21: 191.25        
Core22: 35.85        Core23: 177.02        
Core24: 37.10        Core25: 234.13        
Core26: 40.98        Core27: 250.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 186.39
DDR read Latency(ns)
Socket0: 40256.94
Socket1: 189.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.14        Core1: 179.96        
Core2: 41.20        Core3: 187.22        
Core4: 23.56        Core5: 171.28        
Core6: 18.28        Core7: 173.05        
Core8: 30.48        Core9: 54.66        
Core10: 30.10        Core11: 237.42        
Core12: 29.87        Core13: 179.32        
Core14: 29.05        Core15: 151.84        
Core16: 35.31        Core17: 179.03        
Core18: 34.64        Core19: 169.40        
Core20: 36.78        Core21: 185.63        
Core22: 35.24        Core23: 178.34        
Core24: 35.51        Core25: 240.48        
Core26: 33.86        Core27: 254.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.92
Socket1: 187.72
DDR read Latency(ns)
Socket0: 38139.16
Socket1: 188.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.05        Core1: 179.62        
Core2: 39.01        Core3: 190.56        
Core4: 38.00        Core5: 169.83        
Core6: 23.36        Core7: 172.51        
Core8: 37.47        Core9: 50.36        
Core10: 29.66        Core11: 240.26        
Core12: 35.25        Core13: 178.89        
Core14: 36.79        Core15: 155.24        
Core16: 42.17        Core17: 178.69        
Core18: 43.31        Core19: 169.78        
Core20: 35.75        Core21: 183.36        
Core22: 35.35        Core23: 177.36        
Core24: 35.53        Core25: 244.84        
Core26: 35.21        Core27: 253.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.86
Socket1: 187.93
DDR read Latency(ns)
Socket0: 41531.59
Socket1: 190.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.09        Core1: 180.10        
Core2: 39.12        Core3: 189.07        
Core4: 44.80        Core5: 167.99        
Core6: 39.04        Core7: 174.54        
Core8: 28.84        Core9: 63.44        
Core10: 14.83        Core11: 240.83        
Core12: 38.72        Core13: 179.22        
Core14: 32.86        Core15: 151.01        
Core16: 31.68        Core17: 179.12        
Core18: 35.81        Core19: 165.72        
Core20: 35.59        Core21: 178.62        
Core22: 34.16        Core23: 178.46        
Core24: 35.30        Core25: 247.04        
Core26: 35.50        Core27: 251.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.05
Socket1: 187.44
DDR read Latency(ns)
Socket0: 38321.27
Socket1: 188.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.33        Core1: 179.92        
Core2: 39.70        Core3: 187.11        
Core4: 40.27        Core5: 170.56        
Core6: 17.40        Core7: 170.44        
Core8: 23.41        Core9: 47.86        
Core10: 31.40        Core11: 237.90        
Core12: 17.02        Core13: 179.35        
Core14: 34.91        Core15: 149.01        
Core16: 34.02        Core17: 178.97        
Core18: 37.21        Core19: 171.35        
Core20: 36.48        Core21: 183.67        
Core22: 38.29        Core23: 177.77        
Core24: 33.97        Core25: 242.31        
Core26: 34.26        Core27: 251.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 187.34
DDR read Latency(ns)
Socket0: 39756.52
Socket1: 190.46
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.99        Core1: 169.98        
Core2: 42.10        Core3: 176.87        
Core4: 28.16        Core5: 170.31        
Core6: 30.36        Core7: 225.49        
Core8: 39.89        Core9: 74.06        
Core10: 29.29        Core11: 185.80        
Core12: 38.67        Core13: 159.65        
Core14: 33.79        Core15: 185.09        
Core16: 33.12        Core17: 162.79        
Core18: 44.95        Core19: 171.20        
Core20: 38.04        Core21: 245.73        
Core22: 38.52        Core23: 155.36        
Core24: 42.80        Core25: 179.00        
Core26: 18.66        Core27: 243.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.40
Socket1: 178.08
DDR read Latency(ns)
Socket0: 46975.50
Socket1: 188.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.21        Core1: 170.28        
Core2: 34.55        Core3: 173.27        
Core4: 18.49        Core5: 171.21        
Core6: 30.31        Core7: 227.46        
Core8: 35.14        Core9: 63.62        
Core10: 36.88        Core11: 186.94        
Core12: 37.88        Core13: 159.68        
Core14: 33.11        Core15: 186.42        
Core16: 39.65        Core17: 163.08        
Core18: 33.39        Core19: 171.70        
Core20: 34.09        Core21: 245.53        
Core22: 39.91        Core23: 154.97        
Core24: 38.50        Core25: 179.56        
Core26: 23.94        Core27: 230.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 177.43
DDR read Latency(ns)
Socket0: 48173.16
Socket1: 188.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.82        Core1: 170.11        
Core2: 36.91        Core3: 175.09        
Core4: 22.31        Core5: 169.70        
Core6: 25.64        Core7: 228.59        
Core8: 33.79        Core9: 70.02        
Core10: 37.75        Core11: 187.15        
Core12: 37.27        Core13: 160.05        
Core14: 37.59        Core15: 189.41        
Core16: 33.98        Core17: 166.18        
Core18: 31.40        Core19: 170.40        
Core20: 35.84        Core21: 230.48        
Core22: 42.76        Core23: 154.26        
Core24: 39.51        Core25: 181.21        
Core26: 40.55        Core27: 229.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.01
Socket1: 177.19
DDR read Latency(ns)
Socket0: 45352.17
Socket1: 187.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.98        Core1: 171.13        
Core2: 39.19        Core3: 184.50        
Core4: 40.02        Core5: 168.84        
Core6: 39.74        Core7: 229.52        
Core8: 38.88        Core9: 93.00        
Core10: 18.38        Core11: 187.50        
Core12: 32.30        Core13: 160.43        
Core14: 40.97        Core15: 190.19        
Core16: 34.91        Core17: 166.19        
Core18: 27.21        Core19: 170.04        
Core20: 35.52        Core21: 220.69        
Core22: 31.73        Core23: 153.78        
Core24: 34.32        Core25: 182.24        
Core26: 34.64        Core27: 237.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.40
Socket1: 178.39
DDR read Latency(ns)
Socket0: 49303.96
Socket1: 190.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.50        Core1: 172.37        
Core2: 42.09        Core3: 181.87        
Core4: 43.18        Core5: 169.04        
Core6: 46.93        Core7: 226.68        
Core8: 47.55        Core9: 88.12        
Core10: 40.84        Core11: 186.26        
Core12: 44.25        Core13: 159.91        
Core14: 40.50        Core15: 187.16        
Core16: 42.49        Core17: 168.40        
Core18: 22.14        Core19: 171.67        
Core20: 32.11        Core21: 229.69        
Core22: 37.24        Core23: 155.39        
Core24: 30.86        Core25: 179.44        
Core26: 44.69        Core27: 249.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.61
Socket1: 179.23
DDR read Latency(ns)
Socket0: 53003.43
Socket1: 191.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.85        Core1: 172.48        
Core2: 43.19        Core3: 183.38        
Core4: 45.56        Core5: 167.27        
Core6: 40.07        Core7: 232.47        
Core8: 42.97        Core9: 91.55        
Core10: 38.66        Core11: 185.75        
Core12: 19.13        Core13: 160.24        
Core14: 38.02        Core15: 184.10        
Core16: 32.91        Core17: 169.07        
Core18: 34.87        Core19: 172.03        
Core20: 34.38        Core21: 238.00        
Core22: 35.96        Core23: 157.54        
Core24: 34.42        Core25: 178.71        
Core26: 42.87        Core27: 236.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.47
Socket1: 179.72
DDR read Latency(ns)
Socket0: 48749.58
Socket1: 191.41
