Starting…
Running 'Verilator.Lint' at 'efpga_core/runs/25_11_28_03_50/01-verilator-lint'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'efpga_core/runs/25_11_28_03_50/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'efpga_core/runs/25_11_28_03_50/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'efpga_core/runs/25_11_28_03_50/04-checker-lintwarnings'…
467 Lint warnings found.
Running 'Yosys.JsonHeader' at 'efpga_core/runs/25_11_28_03_50/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Running 'Yosys.Synthesis' at 'efpga_core/runs/25_11_28_03_50/06-yosys-synthesis'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/06-yosys-synthesis/yosys-synthesis.log'[/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells' at 'efpga_core/runs/25_11_28_03_50/07-checker-yosysunmappedcells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks' at 'efpga_core/runs/25_11_28_03_50/08-checker-yosyssynthchecks'…
Check for Yosys check errors clear.
Running 'Checker.NetlistAssignStatements' at 'efpga_core/runs/25_11_28_03_50/09-checker-netlistassignstatements'…
Running 'OpenROAD.CheckSDCFiles' at 'efpga_core/runs/25_11_28_03_50/10-openroad-checksdcfiles'…
'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
Running 'OpenROAD.CheckMacroInstances' at 'efpga_core/runs/25_11_28_03_50/11-openroad-checkmacroinstances'…
No macros found, skipping instance check…
Running 'OpenROAD.STAPrePNR' at 'efpga_core/runs/25_11_28_03_50/12-openroad-staprepnr'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Skipping corner min_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Skipping corner min_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Skipping corner min_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Skipping corner max_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/12-openroad-staprepnr/nom_tt_025C_1v80/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/12-openroad-staprepnr/nom_ss_100C_1v60/sta.log'[/repr.filename]…
Skipping corner max_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/12-openroad-staprepnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]…
Skipping corner max_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Finished STA for the nom_ff_n40C_1v95 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the nom_ss_100C_1v60 timing corner.
Running 'OpenROAD.Floorplan' at 'efpga_core/runs/25_11_28_03_50/13-openroad-floorplan'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/13-openroad-floorplan/openroad-floorplan.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'Odb.CheckMacroAntennaProperties' at 'efpga_core/runs/25_11_28_03_50/14-odb-checkmacroantennaproperties'…
No cells provided, skipping…
Running 'Odb.SetPowerConnections' at 'efpga_core/runs/25_11_28_03_50/15-odb-setpowerconnections'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/15-odb-setpowerconnections/odb-setpowerconnections.log'[/repr.filename]…
Running 'Odb.ManualMacroPlacement' at 'efpga_core/runs/25_11_28_03_50/16-odb-manualmacroplacement'…
Using 'MACRO_PLACEMENT_CFG' is deprecated. It is recommended to use the new 'MACROS' configuration variable.
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/16-odb-manualmacroplacement/odb-manualmacroplacement.log'[/repr.filename]…
Running 'OpenROAD.CutRows' at 'efpga_core/runs/25_11_28_03_50/17-openroad-cutrows'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/17-openroad-cutrows/openroad-cutrows.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'OpenROAD.TapEndcapInsertion' at 'efpga_core/runs/25_11_28_03_50/18-openroad-tapendcapinsertion'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/18-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'Odb.AddPDNObstructions' at 'efpga_core/runs/25_11_28_03_50/19-odb-addpdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN' at 'efpga_core/runs/25_11_28_03_50/20-openroad-generatepdn'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/20-openroad-generatepdn/openroad-generatepdn.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[PDN-0110] No via inserted between met4 and met5 at (727.5700, 132.9300) - (730.6700, 135.3550) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (877.5700, 132.9300) - (880.6700, 135.3550) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (952.5700, 3478.0200) - (955.6700, 3478.0500) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (1027.5700, 3478.0200) - (1030.6700, 3478.0500) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (1177.5700, 3478.0200) - (1180.6700, 3478.0500) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (1477.5700, 3482.0650) - (1480.6700, 3484.8500) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (1552.5700, 3483.4600) - (1555.6700, 3484.8500) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (2077.5700, 3359.2650) - (2080.6700, 3361.0300) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (2227.5700, 132.9300) - (2230.6700, 133.3150) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (727.5700, 132.9300) - (730.6700, 135.3550) on vccd1
[PDN-0110] No via inserted between met4 and met5 at (877.5700, 132.9300) - (880.6700, 135.3550) on vccd1
[PSM-0038] Unconnected node on net vssd1 at location (289.530um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (342.545um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (395.560um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (448.575um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (516.030um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (569.045um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (622.060um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (675.075um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (979.030um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1032.045um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1085.060um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1138.075um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1205.530um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1258.545um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1311.560um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1364.575um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1683.530um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1736.545um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1789.560um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1842.575um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1912.030um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (1965.045um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (2018.060um, 134.480um), layer: met4.
[PSM-0038] Unconnected node on net vssd1 at location (2071.075um, 134.480um), layer: met4.
[PSM-0039] Unconnected instance eFPGA_top_i.eFPGA_inst.Tile_X1Y15_S_term_single/vssd1 at location (369.052um, 134.480um).
[PSM-0039] Unconnected instance eFPGA_top_i.eFPGA_inst.Tile_X2Y15_S_term_single/vssd1 at location (595.552um, 134.480um).
[PSM-0039] Unconnected instance eFPGA_top_i.eFPGA_inst.Tile_X4Y15_S_term_single/vssd1 at location (1058.552um, 134.480um).
[PSM-0039] Unconnected instance eFPGA_top_i.eFPGA_inst.Tile_X5Y15_S_term_single/vssd1 at location (1285.052um, 134.480um).
[PSM-0039] Unconnected instance eFPGA_top_i.eFPGA_inst.Tile_X7Y15_S_term_single/vssd1 at location (1763.052um, 134.480um).
[PSM-0039] Unconnected instance eFPGA_top_i.eFPGA_inst.Tile_X8Y15_S_term_single/vssd1 at location (1991.552um, 134.480um).
[PSM-0069] Check connectivity failed on vssd1.
Grid check for vssd1 failed: PSM-0069
Running 'Odb.RemovePDNObstructions' at 'efpga_core/runs/25_11_28_03_50/21-odb-removepdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…
Running 'Odb.AddRoutingObstructions' at 'efpga_core/runs/25_11_28_03_50/22-odb-addroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…
Running 'OpenROAD.GlobalPlacementSkipIO' at 'efpga_core/runs/25_11_28_03_50/23-openroad-globalplacementskipio'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/23-openroad-globalplacementskipio/openroad-globalplacementskipio.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'OpenROAD.IOPlacement' at 'efpga_core/runs/25_11_28_03_50/24-openroad-ioplacement'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/24-openroad-ioplacement/openroad-ioplacement.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'Odb.CustomIOPlacement' at 'efpga_core/runs/25_11_28_03_50/25-odb-customioplacement'…
No custom floorplan file configured, skipping…
Running 'Odb.ApplyDEFTemplate' at 'efpga_core/runs/25_11_28_03_50/26-odb-applydeftemplate'…
No DEF template provided, skipping…
Running 'OpenROAD.GlobalPlacement' at 'efpga_core/runs/25_11_28_03_50/27-openroad-globalplacement'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/27-openroad-globalplacement/openroad-globalplacement.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'Odb.WriteVerilogHeader' at 'efpga_core/runs/25_11_28_03_50/28-odb-writeverilogheader'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/28-odb-writeverilogheader/odb-writeverilogheader.log'[/repr.filename]…
Running 'Checker.PowerGridViolations' at 'efpga_core/runs/25_11_28_03_50/29-checker-powergridviolations'…
2527 power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) found.
Running 'OpenROAD.STAMidPNR' at 'efpga_core/runs/25_11_28_03_50/30-openroad-stamidpnr'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/30-openroad-stamidpnr/openroad-stamidpnr.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[GRT-0097] No global routing found for nets.
Running 'OpenROAD.RepairDesignPostGPL' at 'efpga_core/runs/25_11_28_03_50/31-openroad-repairdesignpostgpl'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/31-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'[/repr.filename]…
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[RSZ-0020] found 2 floating nets.
Running 'Odb.ManualGlobalPlacement' at 'efpga_core/runs/25_11_28_03_50/32-odb-manualglobalplacement'…
'MANUAL_GLOBAL_PLACEMENTS' not set, skipping…
Running 'OpenROAD.DetailedPlacement' at 'efpga_core/runs/25_11_28_03_50/33-openroad-detailedplacement'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/33-openroad-detailedplacement/openroad-detailedplacement.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'OpenROAD.CTS' at 'efpga_core/runs/25_11_28_03_50/34-openroad-cts'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/34-openroad-cts/openroad-cts.log'[/repr.filename]…
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[CTS-0083] No clock nets have been found.
[CTS-0082] No valid clock nets in the design.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
Running 'OpenROAD.STAMidPNR-1' at 'efpga_core/runs/25_11_28_03_50/35-openroad-stamidpnr-1'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/35-openroad-stamidpnr-1/openroad-stamidpnr-1.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[GRT-0097] No global routing found for nets.
Running 'OpenROAD.ResizerTimingPostCTS' at 'efpga_core/runs/25_11_28_03_50/36-openroad-resizertimingpostcts'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/36-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'[/repr.filename]…
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
Running 'OpenROAD.STAMidPNR-2' at 'efpga_core/runs/25_11_28_03_50/37-openroad-stamidpnr-2'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/37-openroad-stamidpnr-2/openroad-stamidpnr-2.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[GRT-0097] No global routing found for nets.
Running 'OpenROAD.GlobalRouting' at 'efpga_core/runs/25_11_28_03_50/38-openroad-globalrouting'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/38-openroad-globalrouting/openroad-globalrouting.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[GRT-0115] Global routing finished with overflow.
Running 'OpenROAD.CheckAntennas' at 'efpga_core/runs/25_11_28_03_50/39-openroad-checkantennas'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/39-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Repair Design (Post-Global Routing)'…
Running 'Odb.DiodesOnPorts' at 'efpga_core/runs/25_11_28_03_50/40-odb-diodesonports'…
'DIODE_ON_PORTS' is set to 'none': skipping…
Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be skipped.
Skipping step 'Heuristic Diode Insertion'…
Running 'OpenROAD.RepairAntennas' at 'efpga_core/runs/25_11_28_03_50/41-openroad-repairantennas'…
Running 'DiodeInsertion' at 'efpga_core/runs/25_11_28_03_50/41-openroad-repairantennas/1-diodeinsertion'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/41-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[GRT-0115] Global routing finished with overflow.
[GRT-0230] Congestion iterations cannot increase overflow, reached the maximum number of times the total overflow can be increased.
[GRT-0115] Global routing finished with overflow.
Running 'OpenROAD.CheckAntennas' at 'efpga_core/runs/25_11_28_03_50/41-openroad-repairantennas/2-openroad-checkantennas'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/41-openroad-repairantennas/2-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'OpenROAD.ResizerTimingPostGRT' at 'efpga_core/runs/25_11_28_03_50/42-openroad-resizertimingpostgrt'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/42-openroad-resizertimingpostgrt/openroad-resizertimingpostgrt.log'[/repr.filename]…
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
[STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[GRT-0230] Congestion iterations cannot increase overflow, reached the maximum number of times the total overflow can be increased.
[GRT-0115] Global routing finished with overflow.
[GRT-0230] Congestion iterations cannot increase overflow, reached the maximum number of times the total overflow can be increased.
[GRT-0115] Global routing finished with overflow.
Running 'OpenROAD.STAMidPNR-3' at 'efpga_core/runs/25_11_28_03_50/43-openroad-stamidpnr-3'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/43-openroad-stamidpnr-3/openroad-stamidpnr-3.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'OpenROAD.DetailedRouting' at 'efpga_core/runs/25_11_28_03_50/44-openroad-detailedrouting'…
Running TritonRoute with 32 threads…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/44-openroad-detailedrouting/openroad-detailedrouting.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C0
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C1
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C2
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C3
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C4
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C5
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/clk
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C0
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C1
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C2
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C3
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C4
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C5
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/clk
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C0
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C1
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C2
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C3
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C4
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C5
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/clk
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C0
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C1
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C2
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C3
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C4
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C5
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/clk
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C0
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C1
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C2
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C3
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C4
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C5
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/clk
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C0
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C1
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C2
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C3
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C4
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C5
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/clk
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C0
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C1
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C2
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C3
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C4
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C5
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/clk
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[9]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[0]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[10]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[11]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[12]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[13]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[14]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[15]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[16]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[17]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[18]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[19]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[1]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[20]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[21]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[22]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[23]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[24]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[25]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[26]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[27]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[28]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[29]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[2]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[30]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[31]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[3]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[4]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[5]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[6]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[7]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[8]
[DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[9]
Running 'Odb.RemoveRoutingObstructions' at 'efpga_core/runs/25_11_28_03_50/45-odb-removeroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…
Running 'OpenROAD.CheckAntennas-1' at 'efpga_core/runs/25_11_28_03_50/46-openroad-checkantennas-1'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/46-openroad-checkantennas-1/openroad-checkantennas-1.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'Checker.TrDRC' at 'efpga_core/runs/25_11_28_03_50/47-checker-trdrc'…
9259 Routing DRC errors found. - deferred
Running 'Odb.ReportDisconnectedPins' at 'efpga_core/runs/25_11_28_03_50/48-odb-reportdisconnectedpins'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/48-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'[/repr.filename]…
Running 'Checker.DisconnectedPins' at 'efpga_core/runs/25_11_28_03_50/49-checker-disconnectedpins'…
Check for critical disconnected pins clear.
Running 'Odb.ReportWireLength' at 'efpga_core/runs/25_11_28_03_50/50-odb-reportwirelength'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/50-odb-reportwirelength/odb-reportwirelength.log'[/repr.filename]…
Running 'Checker.WireLength' at 'efpga_core/runs/25_11_28_03_50/51-checker-wirelength'…
Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.
Running 'OpenROAD.FillInsertion' at 'efpga_core/runs/25_11_28_03_50/52-openroad-fillinsertion'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/52-openroad-fillinsertion/openroad-fillinsertion.log'[/repr.filename]…
[STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[STA-0366] port 'gpio_in[30]' not found.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock jtag_clk can not be propagated.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0366] port 'resetb_l' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_in[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_oeb[*]' not found.
[STA-0366] port 'gpio_out[*]' not found.
Running 'Odb.CellFrequencyTables' at 'efpga_core/runs/25_11_28_03_50/53-odb-cellfrequencytables'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/53-odb-cellfrequencytables/buffer_list.txt'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/53-odb-cellfrequencytables/odb-cellfrequencytables.log'[/repr.filename]…
Running 'OpenROAD.RCX' at 'efpga_core/runs/25_11_28_03_50/54-openroad-rcx'…
Running RCX for corners matching nom_* (/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/54-openroad-rcx/nom/rcx.log)…
Running RCX for corners matching min_* (/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/54-openroad-rcx/min/rcx.log)…
Running RCX for corners matching max_* (/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/54-openroad-rcx/max/rcx.log)…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/54-openroad-rcx/max/rcx.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/54-openroad-rcx/nom/rcx.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/54-openroad-rcx/min/rcx.log'[/repr.filename]…
Finished RCX for corners matching nom_*.
Finished RCX for corners matching max_*.
Finished RCX for corners matching min_*.
Running 'OpenROAD.STAPostPNR' at 'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Starting STA for the min_tt_025C_1v80 timing corner…
Starting STA for the min_ss_100C_1v60 timing corner…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/nom_ss_100C_1v60/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/nom_tt_025C_1v80/sta.log'[/repr.filename]…
Starting STA for the min_ff_n40C_1v95 timing corner…
Starting STA for the max_tt_025C_1v80 timing corner…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/min_ss_100C_1v60/sta.log'[/repr.filename]…
Starting STA for the max_ss_100C_1v60 timing corner…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/min_tt_025C_1v80/sta.log'[/repr.filename]…
Starting STA for the max_ff_n40C_1v95 timing corner…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/min_ff_n40C_1v95/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/max_tt_025C_1v80/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/max_ss_100C_1v60/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/max_ff_n40C_1v95/sta.log'[/repr.filename]…
Finished STA for the min_ss_100C_1v60 timing corner.
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/min_ss_100C_1v60/filter_unannotated.log'[/repr.filename]…
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the min_tt_025C_1v80 timing corner.
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/nom_ss_100C_1v60/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/min_tt_025C_1v80/filter_unannotated.log'[/repr.filename]…
Finished STA for the nom_ff_n40C_1v95 timing corner.
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/nom_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]…
Finished STA for the max_ff_n40C_1v95 timing corner.
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/max_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]…
Finished STA for the max_tt_025C_1v80 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the max_ss_100C_1v60 timing corner.
Finished STA for the min_ff_n40C_1v95 timing corner.
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/max_tt_025C_1v80/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/nom_tt_025C_1v80/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/max_ss_100C_1v60/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/55-openroad-stapostpnr/min_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]…
Gating variable for step 'OpenROAD.IRDropReport' set to 'False'- the step will be skipped.
Skipping step 'IR Drop Report'…
Running 'Magic.StreamOut' at 'efpga_core/runs/25_11_28_03_50/56-magic-streamout'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/56-magic-streamout/magic-streamout.log'[/repr.filename]…
Running 'KLayout.StreamOut' at 'efpga_core/runs/25_11_28_03_50/57-klayout-streamout'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/57-klayout-streamout/klayout-streamout.log'[/repr.filename]…
Running 'Magic.WriteLEF' at 'efpga_core/runs/25_11_28_03_50/58-magic-writelef'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/58-magic-writelef/magic-writelef.log'[/repr.filename]…
Running 'Odb.CheckDesignAntennaProperties' at 'efpga_core/runs/25_11_28_03_50/59-odb-checkdesignantennaproperties'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/59-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.log'[/repr.filename]…
Gating variable for step 'KLayout.XOR' set to 'False'- the step will be skipped.
Skipping step 'KLayout vs. Magic XOR'…
Gating variable for step 'Checker.XOR' set to 'False'- the step will be skipped.
Skipping step 'XOR Difference Checker'…
Gating variable for step 'Magic.DRC' set to 'False'- the step will be skipped.
Skipping step 'DRC'…
Running 'KLayout.DRC' at 'efpga_core/runs/25_11_28_03_50/60-klayout-drc'…
Running KLayout DRC with 32 threads…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/60-klayout-drc/klayout-drc.log'[/repr.filename]…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/60-klayout-drc/xml_drc_report_to_json.log'[/repr.filename]…
Gating variable for step 'Checker.MagicDRC' set to 'False'- the step will be skipped.
Skipping step 'Magic DRC Checker'…
Running 'Checker.KLayoutDRC' at 'efpga_core/runs/25_11_28_03_50/61-checker-klayoutdrc'…
11080 KLayout DRC errors found. - deferred
Running 'Magic.SpiceExtraction' at 'efpga_core/runs/25_11_28_03_50/62-magic-spiceextraction'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/62-magic-spiceextraction/magic-spiceextraction.log'[/repr.filename]…
Not converting the feedback to the KLayout database format: 14450 > MAGIC_FEEDBACK_CONVERSION_THRESHOLD (10000). You may manually increase the threshold, but it might take forever.
Running 'Checker.IllegalOverlap' at 'efpga_core/runs/25_11_28_03_50/63-checker-illegaloverlap'…
14450 Magic Illegal Overlap errors found. - deferred
Running 'Netgen.LVS' at 'efpga_core/runs/25_11_28_03_50/64-netgen-lvs'…
Logging subprocess to [repr.filename]'efpga_core/runs/25_11_28_03_50/64-netgen-lvs/netgen-lvs.log'[/repr.filename]…
Running 'Checker.LVS' at 'efpga_core/runs/25_11_28_03_50/65-checker-lvs'…
4047 LVS errors found. - deferred
Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.
Skipping step 'Equivalence Check'…
Running 'Checker.SetupViolations' at 'efpga_core/runs/25_11_28_03_50/66-checker-setupviolations'…
No setup violations found
Running 'Checker.HoldViolations' at 'efpga_core/runs/25_11_28_03_50/67-checker-holdviolations'…
No hold violations found
Running 'Checker.MaxSlewViolations' at 'efpga_core/runs/25_11_28_03_50/68-checker-maxslewviolations'…
Max Slew violations found in the following corners:
* max_ff_n40C_1v95
* max_ss_100C_1v60
* max_tt_025C_1v80
* min_ff_n40C_1v95
* min_ss_100C_1v60
* min_tt_025C_1v80
* nom_ff_n40C_1v95
* nom_ss_100C_1v60
* nom_tt_025C_1v80
No max slew violations found
Running 'Checker.MaxCapViolations' at 'efpga_core/runs/25_11_28_03_50/69-checker-maxcapviolations'…
Max Cap violations found in the following corners:
* max_ss_100C_1v60
* max_tt_025C_1v80
* min_ss_100C_1v60
* nom_ss_100C_1v60
* nom_tt_025C_1v80
No max cap violations found
Running 'Misc.ReportManufacturability' at 'efpga_core/runs/25_11_28_03_50/70-misc-reportmanufacturability'…
magic__drc_error__count not reported. Magic.DRC may have been skipped.
