<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>sort_radix</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.513</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>166289</Best-caseLatency>
            <Average-caseLatency>166289</Average-caseLatency>
            <Worst-caseLatency>166289</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.831 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.831 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.831 ms</Worst-caseRealTimeLatency>
            <Interval-min>166290</Interval-min>
            <Interval-max>166290</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <sort_1>
                <Slack>3.65</Slack>
                <TripCount>16</TripCount>
                <Latency>166288</Latency>
                <AbsoluteTimeLatency>831440</AbsoluteTimeLatency>
                <IterationLatency>10393</IterationLatency>
                <InstanceList/>
            </sort_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>2621</FF>
            <LUT>4575</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sort_radix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>sort_radix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>sort_radix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>sort_radix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>sort_radix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>sort_radix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>a_address0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_ce0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_we0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_d0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_q0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_address0</name>
            <Object>b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_ce0</name>
            <Object>b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_we0</name>
            <Object>b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_d0</name>
            <Object>b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_q0</name>
            <Object>b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_address0</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_ce0</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_we0</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_d0</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_q0</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_address1</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_ce1</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_we1</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_d1</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bucket_q1</name>
            <Object>bucket</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_address0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_ce0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_we0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_d0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_q0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>sort_radix</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sort_radix_Pipeline_init_1_fu_107</InstName>
                    <ModuleName>sort_radix_Pipeline_init_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>107</ID>
                    <BindInstances>add_ln45_fu_66_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sort_radix_Pipeline_hist_1_hist_2_fu_113</InstName>
                    <ModuleName>sort_radix_Pipeline_hist_1_hist_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>113</ID>
                    <BindInstances>add_ln54_fu_156_p2 add_ln54_2_fu_182_p2 bucket_indx_fu_264_p2 bucket_d0 add_ln55_fu_217_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sort_radix_Pipeline_hist_1_hist_21_fu_122</InstName>
                    <ModuleName>sort_radix_Pipeline_hist_1_hist_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>122</ID>
                    <BindInstances>add_ln54_fu_156_p2 add_ln54_1_fu_182_p2 bucket_indx_fu_264_p2 bucket_d0 add_ln55_fu_217_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sort_radix_Pipeline_local_1_fu_131</InstName>
                    <ModuleName>sort_radix_Pipeline_local_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>131</ID>
                    <BindInstances>add_ln13_fu_231_p2 add_ln16_fu_270_p2 add_ln16_1_fu_416_p2 add_ln16_2_fu_422_p2 add_ln16_3_fu_428_p2 add_ln16_4_fu_433_p2 add_ln16_5_fu_438_p2 add_ln16_6_fu_443_p2 add_ln16_7_fu_448_p2 add_ln16_8_fu_453_p2 add_ln16_9_fu_458_p2 add_ln16_10_fu_463_p2 add_ln16_11_fu_468_p2 add_ln16_12_fu_473_p2 add_ln16_13_fu_478_p2 add_ln16_14_fu_484_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sort_radix_Pipeline_sum_1_fu_137</InstName>
                    <ModuleName>sort_radix_Pipeline_sum_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>137</ID>
                    <BindInstances>add_ln27_fu_111_p2 sum_d0 add_ln25_fu_132_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sort_radix_Pipeline_last_1_fu_145</InstName>
                    <ModuleName>sort_radix_Pipeline_last_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>145</ID>
                    <BindInstances>add_ln34_fu_238_p2 add_ln37_fu_422_p2 add_ln37_1_fu_427_p2 add_ln37_2_fu_432_p2 add_ln37_3_fu_436_p2 add_ln37_4_fu_440_p2 add_ln37_5_fu_444_p2 add_ln37_6_fu_448_p2 add_ln37_7_fu_452_p2 add_ln37_8_fu_456_p2 add_ln37_9_fu_460_p2 add_ln37_10_fu_464_p2 add_ln37_11_fu_468_p2 add_ln37_12_fu_472_p2 add_ln37_13_fu_476_p2 add_ln37_14_fu_480_p2 add_ln37_15_fu_485_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sort_radix_Pipeline_update_1_update_2_fu_153</InstName>
                    <ModuleName>sort_radix_Pipeline_update_1_update_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>153</ID>
                    <BindInstances>add_ln68_fu_167_p2 add_ln68_2_fu_193_p2 bucket_d0 add_ln69_fu_228_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sort_radix_Pipeline_update_1_update_22_fu_164</InstName>
                    <ModuleName>sort_radix_Pipeline_update_1_update_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>164</ID>
                    <BindInstances>add_ln68_fu_167_p2 add_ln68_1_fu_193_p2 bucket_d0 add_ln69_fu_228_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>exp_3_fu_194_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sort_radix_Pipeline_init_1</Name>
            <Loops>
                <init_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.832</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_1>
                        <Name>init_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>58</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_66_p2" SOURCE="sort_radix.c:45" URAM="0" VARIABLE="add_ln45"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_radix_Pipeline_hist_1_hist_2</Name>
            <Loops>
                <hist_1_hist_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.459</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <hist_1_hist_2>
                        <Name>hist_1_hist_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>10.245 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </hist_1_hist_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>152</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>393</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_156_p2" SOURCE="sort_radix.c:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_182_p2" SOURCE="sort_radix.c:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="bucket_indx_fu_264_p2" SOURCE="sort_radix.c:57" URAM="0" VARIABLE="bucket_indx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="bucket_d0" SOURCE="sort_radix.c:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_217_p2" SOURCE="sort_radix.c:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_radix_Pipeline_hist_1_hist_21</Name>
            <Loops>
                <hist_1_hist_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.459</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <hist_1_hist_2>
                        <Name>hist_1_hist_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>10.245 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </hist_1_hist_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>152</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>393</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_156_p2" SOURCE="sort_radix.c:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_182_p2" SOURCE="sort_radix.c:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="bucket_indx_fu_264_p2" SOURCE="sort_radix.c:57" URAM="0" VARIABLE="bucket_indx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="bucket_d0" SOURCE="sort_radix.c:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="hist_1_hist_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_217_p2" SOURCE="sort_radix.c:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_radix_Pipeline_local_1</Name>
            <Loops>
                <local_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.083</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <local_1>
                        <Name>local_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>128</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </local_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>777</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1122</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_231_p2" SOURCE="sort_radix.c:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_270_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_416_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_422_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_428_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_4_fu_433_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_5_fu_438_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_6_fu_443_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_7_fu_448_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_8_fu_453_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_9_fu_458_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_10_fu_463_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_11_fu_468_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_12_fu_473_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_13_fu_478_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_14_fu_484_p2" SOURCE="sort_radix.c:16" URAM="0" VARIABLE="add_ln16_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_radix_Pipeline_sum_1</Name>
            <Loops>
                <sum_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.683</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129</Best-caseLatency>
                    <Average-caseLatency>129</Average-caseLatency>
                    <Worst-caseLatency>129</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.645 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.645 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.645 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_1>
                        <Name>sum_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>127</TripCount>
                        <Latency>127</Latency>
                        <AbsoluteTimeLatency>0.635 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>132</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_111_p2" SOURCE="sort_radix.c:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_d0" SOURCE="sort_radix.c:27" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_132_p2" SOURCE="sort_radix.c:25" URAM="0" VARIABLE="add_ln25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_radix_Pipeline_last_1</Name>
            <Loops>
                <last_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.083</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <last_1>
                        <Name>last_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>128</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </last_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1072</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1183</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_238_p2" SOURCE="sort_radix.c:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_422_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_427_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_432_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_3_fu_436_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_4_fu_440_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_5_fu_444_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_6_fu_448_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_7_fu_452_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_8_fu_456_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_9_fu_460_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_10_fu_464_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_11_fu_468_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_12_fu_472_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_13_fu_476_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_14_fu_480_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_15_fu_485_p2" SOURCE="sort_radix.c:37" URAM="0" VARIABLE="add_ln37_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_radix_Pipeline_update_1_update_2</Name>
            <Loops>
                <update_1_update_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.513</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <update_1_update_2>
                        <Name>update_1_update_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>10.245 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </update_1_update_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>184</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>364</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_167_p2" SOURCE="sort_radix.c:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_2_fu_193_p2" SOURCE="sort_radix.c:68" URAM="0" VARIABLE="add_ln68_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="bucket_d0" SOURCE="sort_radix.c:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_228_p2" SOURCE="sort_radix.c:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_radix_Pipeline_update_1_update_22</Name>
            <Loops>
                <update_1_update_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.513</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <update_1_update_2>
                        <Name>update_1_update_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>10.245 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </update_1_update_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>184</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>364</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_167_p2" SOURCE="sort_radix.c:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_193_p2" SOURCE="sort_radix.c:68" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="bucket_d0" SOURCE="sort_radix.c:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_1_update_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_228_p2" SOURCE="sort_radix.c:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_radix</Name>
            <Loops>
                <sort_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.513</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>166289</Best-caseLatency>
                    <Average-caseLatency>166289</Average-caseLatency>
                    <Worst-caseLatency>166289</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.831 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.831 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.831 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>166290</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_1>
                        <Name>sort_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>166288</Latency>
                        <AbsoluteTimeLatency>0.831 ms</AbsoluteTimeLatency>
                        <IterationLatency>10393</IterationLatency>
                        <PipelineDepth>10393</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_sort_radix_Pipeline_init_1_fu_107</Instance>
                            <Instance>grp_sort_radix_Pipeline_hist_1_hist_2_fu_113</Instance>
                            <Instance>grp_sort_radix_Pipeline_hist_1_hist_21_fu_122</Instance>
                            <Instance>grp_sort_radix_Pipeline_local_1_fu_131</Instance>
                            <Instance>grp_sort_radix_Pipeline_sum_1_fu_137</Instance>
                            <Instance>grp_sort_radix_Pipeline_last_1_fu_145</Instance>
                            <Instance>grp_sort_radix_Pipeline_update_1_update_2_fu_153</Instance>
                            <Instance>grp_sort_radix_Pipeline_update_1_update_22_fu_164</Instance>
                        </InstanceList>
                    </sort_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2621</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4575</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_1" OPTYPE="add" PRAGMA="" RTLNAME="exp_3_fu_194_p2" SOURCE="sort_radix.c:84" URAM="0" VARIABLE="exp_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="a" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="a_address0" name="a_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_ce0" name="a_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_we0" name="a_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_d0" name="a_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="a_q0" name="a_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="b_address0" name="b_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b_ce0" name="b_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_we0" name="b_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_d0" name="b_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="b_q0" name="b_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bucket" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="bucket_address0" name="bucket_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bucket_ce0" name="bucket_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_we0" name="bucket_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_d0" name="bucket_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="bucket_q0" name="bucket_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="bucket_address1" name="bucket_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="bucket_ce1" name="bucket_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_we1" name="bucket_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="bucket_d1" name="bucket_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="bucket_q1" name="bucket_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sum" index="3" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sum_address0" name="sum_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_ce0" name="sum_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_we0" name="sum_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_d0" name="sum_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sum_q0" name="sum_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="a_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="a_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="b_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="bucket_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="bucket_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="bucket_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="bucket_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="bucket_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bucket_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="bucket_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>bucket_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bucket"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="sum_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="a_address0">11, , </column>
                    <column name="a_d0">32, , </column>
                    <column name="a_q0">32, , </column>
                    <column name="b_address0">11, , </column>
                    <column name="b_d0">32, , </column>
                    <column name="b_q0">32, , </column>
                    <column name="bucket_address0">11, , </column>
                    <column name="bucket_address1">11, , </column>
                    <column name="bucket_d0">32, , </column>
                    <column name="bucket_d1">32, , </column>
                    <column name="bucket_q0">32, , </column>
                    <column name="bucket_q1">32, , </column>
                    <column name="sum_address0">7, , </column>
                    <column name="sum_d0">32, , </column>
                    <column name="sum_q0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">inout, int*</column>
                    <column name="b">inout, int*</column>
                    <column name="bucket">inout, int*</column>
                    <column name="sum">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="a">a_address0, port, offset, </column>
                    <column name="a">a_ce0, port, , </column>
                    <column name="a">a_we0, port, , </column>
                    <column name="a">a_d0, port, , </column>
                    <column name="a">a_q0, port, , </column>
                    <column name="b">b_address0, port, offset, </column>
                    <column name="b">b_ce0, port, , </column>
                    <column name="b">b_we0, port, , </column>
                    <column name="b">b_d0, port, , </column>
                    <column name="b">b_q0, port, , </column>
                    <column name="bucket">bucket_address0, port, offset, </column>
                    <column name="bucket">bucket_ce0, port, , </column>
                    <column name="bucket">bucket_we0, port, , </column>
                    <column name="bucket">bucket_d0, port, , </column>
                    <column name="bucket">bucket_q0, port, , </column>
                    <column name="bucket">bucket_address1, port, offset, </column>
                    <column name="bucket">bucket_ce1, port, , </column>
                    <column name="bucket">bucket_we1, port, , </column>
                    <column name="bucket">bucket_d1, port, , </column>
                    <column name="bucket">bucket_q1, port, , </column>
                    <column name="sum">sum_address0, port, offset, </column>
                    <column name="sum">sum_ce0, port, , </column>
                    <column name="sum">sum_we0, port, , </column>
                    <column name="sum">sum_d0, port, , </column>
                    <column name="sum">sum_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

