$date
	Wed Apr 30 20:51:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux2to1 $end
$var wire 4 ! out [3:0] $end
$var reg 4 " in1 [3:0] $end
$var reg 4 # in2 [3:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 4 % in1 [3:0] $end
$var wire 4 & in2 [3:0] $end
$var wire 1 $ sel $end
$var wire 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
b10 &
b1 %
0$
b10 #
b1 "
b1 !
$end
#10000
b1001 !
b1001 '
1$
b1001 #
b1001 &
b101 "
b101 %
#20000
b1110 !
b1110 '
0$
b11 #
b11 &
b1110 "
b1110 %
#30000
b1100 !
b1100 '
1$
b1100 #
b1100 &
b1010 "
b1010 %
#40000
