Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 25 20:06:11 2021
| Host         : Nebuchadnezzar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fir_filter_test_control_sets_placed.rpt
| Design       : fir_filter_test
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1281 |          342 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             337 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                                  Enable Signal                                                                  |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | simple_peak_detector/max_ff_0                                                                                                                   | sine_generator/SR[0] |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | sine_generator/E[0]                                                                                                                             | reset_IBUF           |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                            |                      |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | sine_generator/test_sig_gen/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/ce                                               |                      |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[13] |                      |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[5]_19[6]                                                             |                      |                2 |             32 |        16.00 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[1]_23[6]                                                             |                      |                2 |             32 |        16.00 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[4]_20[6]                                                             |                      |                2 |             32 |        16.00 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[2]_22[6]                                                             |                      |                2 |             32 |        16.00 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[6]_18[6]                                                             |                      |                2 |             32 |        16.00 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[7]_17[6]                                                             |                      |                2 |             32 |        16.00 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[3]_21[6]                                                             |                      |                2 |             32 |        16.00 |
|  clk_IBUF_BUFG | enable_IBUF                                                                                                                                     | reset_IBUF           |               15 |             48 |         3.20 |
|  clk_IBUF_BUFG | fir/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_src/cntrl[-1]_4                                         |                      |               29 |            336 |        11.59 |
|  clk_IBUF_BUFG |                                                                                                                                                 |                      |              342 |           1414 |         4.13 |
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------+----------------+--------------+


