Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Thu Sep 25 10:32:25 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 98.62%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -7.232ns, STNS: -309.137ns
	HWNS: -1.754ns, HTNS: -74.409ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         1837   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      150.015          671   u_clk/pll_inst.clkc[0]
           clk2:      125.000          241   phy1_rgmii_rx_clk
           clk3:      125.000          195   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk4:       62.500          170   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk5:       50.000           70   clk_in
           clk6:      312.500           39   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk7:      150.015            1   u_clk/pll_inst.clkc[2]
           clk8:      125.000            1   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 8.483         117.883           -0.483     -3.379            0.141      0.000            0.138             1837                8             no       no
       clk1           local            0.000      3.333                 6.666         150.015                21.130          47.326           -7.232   -243.787            0.038      0.000            0.326              671                6             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 5.643         177.211            2.357      0.000            0.021      0.000            0.254              241                5             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 7.734         129.299            0.266      0.000            0.160      0.000            0.326              195                6             no       no
       clk4           local            0.000      8.000                16.000          62.500                 8.002         124.969            1.201      0.000           -1.754    -74.409            0.138              170                7             no       no
       clk5           local            0.000     10.000                20.000          50.000                 7.233         138.255           12.767      0.000            0.222      0.000            0.480               70                6             no       no
       clk6           local            0.000      1.600                 3.200         312.500                 2.938         340.368            0.262      0.000            0.244      0.000            0.480               39                1             no       no
       clk7           local            3.333      0.000                 6.666         150.015                10.878          91.929           -2.106    -61.971            3.334      0.000            0.000                1                1             no       no
       clk8           local            2.000      6.000                 8.000         125.000                 4.800         208.333            0.800      0.000            6.387      0.000            0.000                1                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     8.483ns
Fmax           :     117.883MHz

Statistics:
Max            : SWNS     -0.483ns, STNS     -3.379ns,        19 Viol Endpoints,      5992 Total Endpoints,     55771 Paths Analyzed
Min            : HWNS      0.141ns, HTNS      0.000ns,         0 Viol Endpoints,      5992 Total Endpoints,     55771 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.483ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[16]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[145]_syn_3.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.203ns (cell 2.654ns (32%), net 5.549ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=4  LUT3=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[16]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y029z3          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[16]_syn_4.q[1]
net (fo=3)                              0.694          2.709          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][16],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_395.c[1]
LUT2                x033y027z1          0.251    r     2.960       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_395.f[1]
net (fo=2)                              0.603          3.563          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq3_syn_146,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_370.b[1]
LUT5                x034y028z0          0.543    f     4.106       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_370.fx[0]
net (fo=1)                              0.652          4.758          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_121,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_368.a[0]
LUT5                x034y029z2          0.424    f     5.182       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_368.f[0]
net (fo=1)                              0.456          5.638          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_129,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_310.a[1]
LUT3                x034y028z3          0.424    f     6.062       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_310.f[1]
net (fo=9)                              0.876          6.938          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_160,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_419.c[1]
LUT5                x029y024z3          0.348    f     7.286       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_419.f[1]
net (fo=4)                              0.470          7.756          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_405,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_419.b[0]
LUT5                x029y024z3          0.431    f     8.187       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_419.f[0]
net (fo=30)                             1.798          9.985          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[145]_syn_3.ce
reg                 x025y014z1          0.087    r    10.072               
--------------------------------------------------------------------  ---------------
Arrival                                               10.072               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[145]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.483               

Slack               : -0.390ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.038ns (cell 2.146ns (26%), net 5.892ns (74%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.q[0]
net (fo=9)                              1.837          3.852          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.b[1]
LUT4                x027y035z3          0.431    f     4.283       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.f[1]
net (fo=2)                              0.594          4.877          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_110,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.c[1]
LUT5                x027y034z1          0.448    r     5.325       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.fx[0]
net (fo=2)                              0.700          6.025          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_112,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.d[0]
LUT5                x028y026z2          0.262    r     6.287       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.f[0]
net (fo=4)                              0.456          6.743          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.c[1]
LUT5                x030y025z3          0.348    f     7.091       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[1]
net (fo=9)                              0.327          7.418          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_394,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.a[0]
LUT5                x030y025z3          0.424    f     7.842       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[0]
net (fo=25)                             1.978          9.820          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.ce
reg                 x034y034z2          0.087    r     9.907               
--------------------------------------------------------------------  ---------------
Arrival                                                9.907               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.390               

Slack               : -0.354ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_316.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.002ns (cell 2.130ns (26%), net 5.872ns (74%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.q[0]
net (fo=9)                              1.837          3.852          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.b[1]
LUT4                x027y035z3          0.431    f     4.283       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.f[1]
net (fo=2)                              0.594          4.877          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_110,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.c[1]
LUT5                x027y034z1          0.448    r     5.325       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.fx[0]
net (fo=2)                              0.700          6.025          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_112,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.d[0]
LUT5                x028y026z2          0.262    r     6.287       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.f[0]
net (fo=4)                              0.456          6.743          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.c[1]
LUT5                x030y025z3          0.348    f     7.091       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[1]
net (fo=9)                              0.327          7.418          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_394,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_33.a[1]
LUT4                x030y025z1          0.408    f     7.826       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_33.f[1]
net (fo=26)                             1.958          9.784          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_316.ce
reg                 x034y032z3          0.087    r     9.871               
--------------------------------------------------------------------  ---------------
Arrival                                                9.871               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_316.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.354               

Slack               : -0.323ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[53]_syn_3.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.971ns (cell 2.130ns (26%), net 5.841ns (74%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.q[0]
net (fo=9)                              1.837          3.852          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.b[1]
LUT4                x027y035z3          0.431    f     4.283       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.f[1]
net (fo=2)                              0.594          4.877          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_110,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.c[1]
LUT5                x027y034z1          0.448    r     5.325       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.fx[0]
net (fo=2)                              0.700          6.025          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_112,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.d[0]
LUT5                x028y026z2          0.262    r     6.287       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.f[0]
net (fo=4)                              0.456          6.743          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.c[1]
LUT5                x030y025z3          0.348    f     7.091       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[1]
net (fo=9)                              0.470          7.561          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_394,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[115]_syn_4.a[0]
LUT4                x029y024z1          0.408    f     7.969       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[115]_syn_4.f[0]
net (fo=30)                             1.784          9.753          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[48],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[53]_syn_3.ce
reg                 x029y014z1          0.087    r     9.840               
--------------------------------------------------------------------  ---------------
Arrival                                                9.840               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[53]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.323               

Slack               : -0.295ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_294.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.043ns (cell 2.146ns (26%), net 5.897ns (74%))
Clock Skew          : 0.036ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.q[0]
net (fo=9)                              1.837          3.852          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.b[1]
LUT4                x027y035z3          0.431    f     4.283       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.f[1]
net (fo=2)                              0.594          4.877          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_110,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.c[1]
LUT5                x027y034z1          0.448    r     5.325       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.fx[0]
net (fo=2)                              0.700          6.025          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_112,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.d[0]
LUT5                x028y026z2          0.262    r     6.287       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.f[0]
net (fo=4)                              0.456          6.743          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.c[1]
LUT5                x030y025z3          0.348    f     7.091       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[1]
net (fo=9)                              0.327          7.418          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_394,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.a[0]
LUT5                x030y025z3          0.424    f     7.842       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[0]
net (fo=25)                             1.983          9.825          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_294.ce
reg                 x034y036z2          0.087    r     9.912               
--------------------------------------------------------------------  ---------------
Arrival                                                9.912               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_294.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.152          9.617               
--------------------------------------------------------------------  ---------------
Required                                               9.617               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.295               

Slack               : -0.254ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[86]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.902ns (cell 2.130ns (26%), net 5.772ns (74%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.q[0]
net (fo=9)                              1.837          3.852          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.b[1]
LUT4                x027y035z3          0.431    f     4.283       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.f[1]
net (fo=2)                              0.594          4.877          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_110,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.c[1]
LUT5                x027y034z1          0.448    r     5.325       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.fx[0]
net (fo=2)                              0.700          6.025          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_112,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.d[0]
LUT5                x028y026z2          0.262    r     6.287       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.f[0]
net (fo=4)                              0.456          6.743          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.c[1]
LUT5                x030y025z3          0.348    f     7.091       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[1]
net (fo=9)                              0.470          7.561          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_394,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[115]_syn_4.a[0]
LUT4                x029y024z1          0.408    f     7.969       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[115]_syn_4.f[0]
net (fo=30)                             1.715          9.684          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[48],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[86]_syn_4.ce
reg                 x025y018z3          0.087    r     9.771               
--------------------------------------------------------------------  ---------------
Arrival                                                9.771               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[86]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.254               

Slack               : -0.175ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_672.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[11]_syn_4.a[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.823ns (cell 2.980ns (38%), net 4.843ns (62%))
Clock Skew          : 0.136ns
Logic Level         : 6 ( LUT5=5  LUT4=1 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_672.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y038z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_672.q[0]
net (fo=7)                              0.821          2.836          net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[30],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_421.d[1]
LUT4                x026y030z1          0.205    r     3.041       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_421.f[1]
net (fo=2)                              0.316          3.357          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_71,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_434.a[1]
LUT5                x026y030z0          0.618    f     3.975       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_434.fx[0]
net (fo=1)                              0.508          4.483          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_73,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_445.a[0]
LUT5                x025y030z2          0.424    f     4.907       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_445.f[0]
net (fo=1)                              0.307          5.214          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_81,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[46]_syn_4.a[0]
LUT5                x027y030z3          0.424    f     5.638       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[46]_syn_4.f[0]
net (fo=48)                             2.435          8.073          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_123,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[11]_syn_6.b[1]
LUT5                x028y020z2          0.431    f     8.504       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[11]_syn_6.f[1]
net (fo=2)                              0.456          8.960          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[11]_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[11]_syn_4.a[1]
LUT5 (reg)          x027y019z1          0.732    f     9.692       6  net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[11],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.692               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.175               

Slack               : -0.174ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[14]_syn_3.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.822ns (cell 2.146ns (27%), net 5.676ns (73%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.q[0]
net (fo=9)                              1.837          3.852          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.b[1]
LUT4                x027y035z3          0.431    f     4.283       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.f[1]
net (fo=2)                              0.594          4.877          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_110,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.c[1]
LUT5                x027y034z1          0.448    r     5.325       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.fx[0]
net (fo=2)                              0.700          6.025          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_112,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.d[0]
LUT5                x028y026z2          0.262    r     6.287       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.f[0]
net (fo=4)                              0.456          6.743          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.c[1]
LUT5                x030y025z3          0.348    f     7.091       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[1]
net (fo=9)                              0.309          7.400          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_394,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_421.a[1]
LUT4                x030y024z2          0.424    f     7.824       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_421.f[1]
net (fo=27)                             1.780          9.604          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[14]_syn_3.ce
reg                 x027y015z1          0.087    r     9.691               
--------------------------------------------------------------------  ---------------
Arrival                                                9.691               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[14]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.174               

Slack               : -0.160ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_3.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.808ns (cell 2.130ns (27%), net 5.678ns (73%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.q[0]
net (fo=9)                              1.837          3.852          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.b[1]
LUT4                x027y035z3          0.431    f     4.283       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.f[1]
net (fo=2)                              0.594          4.877          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_110,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.c[1]
LUT5                x027y034z1          0.448    r     5.325       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.fx[0]
net (fo=2)                              0.700          6.025          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_112,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.d[0]
LUT5                x028y026z2          0.262    r     6.287       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.f[0]
net (fo=4)                              0.456          6.743          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.c[1]
LUT5                x030y025z3          0.348    f     7.091       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[1]
net (fo=9)                              0.470          7.561          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_394,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[115]_syn_4.a[0]
LUT4                x029y024z1          0.408    f     7.969       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[115]_syn_4.f[0]
net (fo=30)                             1.621          9.590          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[48],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_3.ce
reg                 x029y015z1          0.087    r     9.677               
--------------------------------------------------------------------  ---------------
Arrival                                                9.677               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[68]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.160               

Slack               : -0.155ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_355.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.803ns (cell 2.130ns (27%), net 5.673ns (73%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[1]_syn_4.q[0]
net (fo=9)                              1.837          3.852          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.b[1]
LUT4                x027y035z3          0.431    f     4.283       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_336.f[1]
net (fo=2)                              0.594          4.877          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_110,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.c[1]
LUT5                x027y034z1          0.448    r     5.325       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_372.fx[0]
net (fo=2)                              0.700          6.025          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_112,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.d[0]
LUT5                x028y026z2          0.262    r     6.287       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[123]_syn_4.f[0]
net (fo=4)                              0.456          6.743          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.c[1]
LUT5                x030y025z3          0.348    f     7.091       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_352.f[1]
net (fo=9)                              0.327          7.418          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_394,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_33.a[1]
LUT4                x030y025z1          0.408    f     7.826       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_33.f[1]
net (fo=26)                             1.759          9.585          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_355.ce
reg                 x033y035z3          0.087    r     9.672               
--------------------------------------------------------------------  ---------------
Arrival                                                9.672               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_355.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.155               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.141ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.addra[3] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y032z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/wr_addr_reg[8]_syn_4.q[0]
net (fo=8)                              0.377          1.820          net: u_udp_top/u6_tx_fifo/wr_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.addra[3]
EMB (reg)           x024y027            0.000    f     1.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.158ns
Begin Point         : u_udp_top/u7_rx_fifo/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.addrb[3] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.503ns (cell 0.109ns (21%), net 0.394ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y059z1          0.109    f     1.443          pin: u_udp_top/u7_rx_fifo/rd_addr_reg[0]_syn_4.q[0]
net (fo=7)                              0.394          1.837          net: u_udp_top/u7_rx_fifo/rd_addr[0],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(89)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.addrb[3]
EMB (reg)           x024y054            0.000    f     1.837       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.837               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.158               

Slack               : 0.168ns
Begin Point         : u_udp_top/u7_rx_fifo/add2_syn_90.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.addrb[4] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.513ns (cell 0.109ns (21%), net 0.404ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/add2_syn_90.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x027y056z1          0.109    f     1.443          pin: u_udp_top/u7_rx_fifo/add2_syn_90.q[0]
net (fo=6)                              0.404          1.847          net: u_udp_top/u7_rx_fifo/rd_addr[1],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(89)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.addrb[4]
EMB (reg)           x024y054            0.000    f     1.847       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.847               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.168               

Slack               : 0.174ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.519ns (cell 0.109ns (21%), net 0.410ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x014y053z1          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0]_syn_4.q[1]
net (fo=1)                              0.410          1.853          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0]
EMB (reg)           x008y045            0.000    f     1.853       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.853               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.174               

Slack               : 0.185ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[5] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.593ns (cell 0.109ns (18%), net 0.484ns (82%))
Clock Skew          : 0.108ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x001y035z0          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[4]_syn_4.q[1]
net (fo=8)                              0.484          1.927          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[5]
EMB (reg)           x008y036            0.000    f     1.927       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.927               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.025          1.742               
--------------------------------------------------------------------  ---------------
Required                                               1.742               
--------------------------------------------------------------------  ---------------
Slack                                                  0.185               

Slack               : 0.194ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_1.addra[3] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.602ns (cell 0.109ns (18%), net 0.493ns (82%))
Clock Skew          : 0.108ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y032z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/wr_addr_reg[8]_syn_4.q[0]
net (fo=8)                              0.493          1.936          net: u_udp_top/u6_tx_fifo/wr_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_1.addra[3]
EMB (reg)           x024y036            0.000    f     1.936       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.936               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.025          1.742               
--------------------------------------------------------------------  ---------------
Required                                               1.742               
--------------------------------------------------------------------  ---------------
Slack                                                  0.194               

Slack               : 0.211ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_176.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.addra[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.556ns (cell 0.109ns (19%), net 0.447ns (81%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_176.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y042z0          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux16_syn_176.q[0]
net (fo=7)                              0.447          1.890          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.addra[1]
EMB (reg)           x008y036            0.000    f     1.890       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.211               

Slack               : 0.212ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_reg_reg[3]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.402ns (cell 0.162ns (40%), net 0.240ns (60%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y024z1          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[2]_syn_4.q[1]
net (fo=10)                             0.240          1.683          net: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg_syn_1[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_reg_reg[3]_syn_4.ce
reg                 x020y025z1          0.053    f     1.736               
--------------------------------------------------------------------  ---------------
Arrival                                                1.736               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_reg_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.212               

Slack               : 0.214ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r1_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r1_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y056z1          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r1_reg[0]_syn_3.q[0]
net (fo=2)                              0.216          1.659          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/gray_wraddress[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r1_reg[1]_syn_4.mi[0]
reg                 x005y056z2          0.095    f     1.754          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r1[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2_reg[7]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y060z2          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2_reg[7]_syn_4.q[0]
net (fo=1)                              0.216          1.659          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r1[6],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[6]_syn_4.mi[1]
reg                 x005y060z1          0.095    f     1.754          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2[6],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     6.597ns
Fmax           :     151.584MHz

Statistics:
Max            : SWNS      0.069ns, STNS      0.000ns,         0 Viol Endpoints,      1444 Total Endpoints,      3505 Paths Analyzed
Min            : HWNS      0.038ns, HTNS      0.000ns,         0 Viol Endpoints,      1444 Total Endpoints,      3505 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.069ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.317ns (cell 5.025ns (79%), net 1.292ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[8]
net (fo=1)                              0.689          6.518          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[24],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/App_wr_din[22]_syn_6.b[0]
LUT4                x010y022z1          0.333    f     6.851       1  pin: u2_ram/App_wr_din[22]_syn_6.f[0]
net (fo=2)                              0.603          7.454          net: u2_ram/App_wr_din[24]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1]
LUT5 (reg)          x010y022z0          0.732    f     8.186       2  net: u2_ram/u2_wrrd/app_wr_din_1d[24],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.186               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.069               

Slack               : 0.092ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.294ns (cell 4.910ns (78%), net 1.384ns (22%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[2]
net (fo=1)                              0.790          6.619          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[2],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[2]_syn_6.a[1]
LUT4                x007y023z1          0.408    f     7.027       1  pin: u2_ram/App_wr_din[2]_syn_6.f[1]
net (fo=1)                              0.594          7.621          net: u2_ram/App_wr_din[2]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.a[1]
LUT5 (reg)          x007y022z2          0.542    f     8.163       2  net: u2_ram/u2_wrrd/app_wr_din_1d[2],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.163               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.092               

Slack               : 0.124ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.262ns (cell 5.123ns (81%), net 1.139ns (19%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.doa[5]
net (fo=1)                              0.672          6.501          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[30],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[10]_syn_4.b[1]
LUT4                x009y032z3          0.431    f     6.932       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[10]_syn_4.f[1]
net (fo=2)                              0.467          7.399          net: u2_ram/App_wr_din[30]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.a[1]
LUT5 (reg)          x009y031z1          0.732    f     8.131       2  net: u2_ram/u2_wrrd/app_wr_din_1d[30],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.131               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[30]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.124               

Slack               : 0.127ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[15]_syn_3.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.259ns (cell 5.123ns (81%), net 1.136ns (19%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[5]
net (fo=1)                              0.680          6.509          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[14],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/App_wr_din[14]_syn_6.b[1]
LUT4                x009y031z3          0.431    f     6.940       1  pin: u2_ram/App_wr_din[14]_syn_6.f[1]
net (fo=2)                              0.456          7.396          net: u2_ram/App_wr_din[14]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[15]_syn_3.a[1]
LUT5 (reg)          x009y030z1          0.732    f     8.128       2  net: u2_ram/u2_wrrd/app_wr_din_1d[14],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.128               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[15]_syn_3.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.127               

Slack               : 0.132ns
Begin Point         : app_fdma_inst/wburst_len_reg[1]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.254ns (cell 2.687ns (42%), net 3.567ns (58%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=4  LUT3=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_len_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x011y014z0          0.146    r     2.015          pin: app_fdma_inst/wburst_len_reg[1]_syn_4.q[1]
net (fo=3)                              0.602          2.617          net: app_fdma_inst/wburst_len[1],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(84)
                                                                      pin: app_fdma_inst/mux20_syn_272.b[1]
LUT5                x011y015z3          0.431    f     3.048       1  pin: app_fdma_inst/mux20_syn_272.f[1]
net (fo=6)                              0.601          3.649          net: app_fdma_inst/mux20_syn_133,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_262.a[1]
LUT5                x011y014z1          0.618    f     4.267       2  pin: app_fdma_inst/mux20_syn_262.fx[0]
net (fo=1)                              0.505          4.772          net: app_fdma_inst/mux20_syn_137,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_291.d[1]
LUT3                x010y015z3          0.262    r     5.034       3  pin: app_fdma_inst/mux20_syn_291.f[1]
net (fo=1)                              0.561          5.595          net: app_fdma_inst/mux20_syn_139,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_279.d[1]
LUT3                x007y016z1          0.205    r     5.800       4  pin: app_fdma_inst/mux20_syn_279.f[1]
net (fo=4)                              0.540          6.340          net: app_fdma_inst/mux20_syn_142,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/wr_en_reg_syn_7.a[1]
LUT5                x009y014z0          0.618    f     6.958       5  pin: app_fdma_inst/wr_en_reg_syn_7.fx[0]
net (fo=1)                              0.758          7.716          net: app_fdma_inst/wr_en_reg_syn_3,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.mi[0]
LUT5 (reg)          x006y017z1          0.407    r     8.123       6  net: app_fdma_inst/state_reg_syn_1[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
--------------------------------------------------------------------  ---------------
Arrival                                                8.123               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.132               

Slack               : 0.134ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[6]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.252ns (cell 5.025ns (80%), net 1.227ns (20%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[6]
net (fo=1)                              0.920          6.749          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[6],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/App_wr_din[6]_syn_6.b[1]
LUT4                x007y022z1          0.333    f     7.082       1  pin: u2_ram/App_wr_din[6]_syn_6.f[1]
net (fo=2)                              0.307          7.389          net: u2_ram/App_wr_din[6]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6]_syn_4.a[1]
LUT5 (reg)          x007y021z0          0.732    f     8.121       2  net: u2_ram/u2_wrrd/app_wr_din_1d[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.121               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.134               

Slack               : 0.140ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.246ns (cell 5.116ns (81%), net 1.130ns (19%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[3]
net (fo=1)                              0.671          6.500          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[19],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[19]_syn_6.a[1]
LUT4                x009y023z3          0.424    f     6.924       1  pin: u2_ram/App_wr_din[19]_syn_6.f[1]
net (fo=2)                              0.459          7.383          net: u2_ram/App_wr_din[19]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.a[0]
LUT5 (reg)          x009y023z1          0.732    f     8.115       2  net: u2_ram/u2_wrrd/app_wr_din_1d[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.115               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.140               

Slack               : 0.149ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[27]_syn_3.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.237ns (cell 5.116ns (82%), net 1.121ns (18%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y027            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.doa[0]
net (fo=1)                              0.662          6.491          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[25],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[10]_syn_4.a[1]
LUT4                x009y032z2          0.424    f     6.915       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[10]_syn_4.f[1]
net (fo=2)                              0.459          7.374          net: u2_ram/App_wr_din[25]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[27]_syn_3.a[1]
LUT5 (reg)          x010y031z0          0.732    f     8.106       2  net: u2_ram/u2_wrrd/app_wr_din_1d[25],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.106               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[27]_syn_3.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.149               

Slack               : 0.155ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.231ns (cell 5.025ns (80%), net 1.206ns (20%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[7]
net (fo=1)                              0.615          6.444          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[7],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/App_wr_din[6]_syn_6.b[0]
LUT4                x007y022z1          0.333    f     6.777       1  pin: u2_ram/App_wr_din[6]_syn_6.f[0]
net (fo=2)                              0.591          7.368          net: u2_ram/App_wr_din[7]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.a[1]
LUT5 (reg)          x007y022z0          0.732    f     8.100       2  net: u2_ram/u2_wrrd/app_wr_din_1d[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.100               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.155               

Slack               : 0.185ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[20]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.201ns (cell 4.926ns (79%), net 1.275ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[5]
net (fo=1)                              0.672          6.501          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[21],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[21]_syn_6.a[1]
LUT4                x009y024z2          0.424    f     6.925       1  pin: u2_ram/App_wr_din[21]_syn_6.f[1]
net (fo=1)                              0.603          7.528          net: u2_ram/App_wr_din[21]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[20]_syn_4.a[0]
LUT5 (reg)          x009y024z3          0.542    f     8.070       2  net: u2_ram/u2_wrrd/app_wr_din_1d[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.070               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[20]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.185               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.038ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_41.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbufw_interconnect/mux6_syn_22.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.196ns (44%), net 0.240ns (56%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 14
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_41.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y019z1          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_41.q[1]
net (fo=14)                             0.240          1.683          net: u_four_channel_video_splicer/sdr_init_done_dup_72,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux6_syn_22.sr
reg                 x009y017z1          0.087    r     1.770               
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux6_syn_22.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.038               

Slack               : 0.086ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[25]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.481ns (cell 0.109ns (22%), net 0.372ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[25]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y027z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[25]_syn_3.q[0]
net (fo=2)                              0.372          1.815          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)          x008y027            0.000    f     1.815               
--------------------------------------------------------------------  ---------------
Arrival                                                1.815               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.086               

Slack               : 0.089ns
Begin Point         : app_fdma_inst/sub1_syn_98.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rburst_cnt_reg[7]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.196ns (41%), net 0.275ns (59%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/sub1_syn_98.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x001y022z2          0.109    f     1.443          pin: app_fdma_inst/sub1_syn_98.q[0]
net (fo=19)                             0.275          1.718          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[7]_syn_4.sr
reg                 x001y020z2          0.087    r     1.805               
--------------------------------------------------------------------  ---------------
Arrival                                                1.805               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : app_fdma_inst/sub1_syn_98.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rburst_cnt_reg[12]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.196ns (41%), net 0.275ns (59%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/sub1_syn_98.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x001y022z2          0.109    f     1.443          pin: app_fdma_inst/sub1_syn_98.q[0]
net (fo=19)                             0.275          1.718          net: u_four_channel_video_splicer/sdr_init_done_dup_71,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[12]_syn_4.sr
reg                 x001y020z3          0.087    r     1.805               
--------------------------------------------------------------------  ---------------
Arrival                                                1.805               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[12]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.132ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.527ns (cell 0.109ns (20%), net 0.418ns (80%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y024z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_5.q[1]
net (fo=4)                              0.418          1.861          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)          x008y018            0.000    f     1.861               
--------------------------------------------------------------------  ---------------
Arrival                                                1.861               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.132               

Slack               : 0.139ns
Begin Point         : u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_waddr_b[22]_syn_13.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_waddr_b[21]_syn_8.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.537ns (cell 0.196ns (36%), net 0.341ns (64%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_waddr_b[22]_syn_13.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y008z2          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_waddr_b[22]_syn_13.q[0]
net (fo=12)                             0.341          1.784          net: u_four_channel_video_splicer/sdr_init_done_dup_59,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_waddr_b[21]_syn_8.sr
reg                 x010y006z2          0.087    r     1.871               
--------------------------------------------------------------------  ---------------
Arrival                                                1.871               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_waddr_b[21]_syn_8.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.153ns
Begin Point         : u2_ram/u2_wrrd/addr_reg[9]_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/mux20_syn_238.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/addr_reg[9]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z3          0.109    f     1.443          pin: u2_ram/u2_wrrd/addr_reg[9]_syn_7.q[0]
net (fo=16)                             0.355          1.798          net: u_four_channel_video_splicer/sdr_init_done_dup_70,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/mux20_syn_238.sr
reg                 x005y018z3          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_238.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               

Slack               : 0.153ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rburst_cnt_reg[10]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_64.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x003y016z1          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_64.q[0]
net (fo=6)                              0.355          1.798          net: u_four_channel_video_splicer/sdr_init_done_dup_76,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[10]_syn_4.sr
reg                 x001y017z1          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               

Slack               : 0.153ns
Begin Point         : u2_ram/u2_wrrd/addr_reg[9]_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rburst_len_reg[7]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/addr_reg[9]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z3          0.109    f     1.443          pin: u2_ram/u2_wrrd/addr_reg[9]_syn_7.q[0]
net (fo=16)                             0.355          1.798          net: u_four_channel_video_splicer/sdr_init_done_dup_70,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/rburst_len_reg[7]_syn_4.sr
reg                 x004y020z3          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_len_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               

Slack               : 0.153ns
Begin Point         : u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[0]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.q[0]
net (fo=12)                             0.355          1.798          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.sr
reg                 x006y017z1          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     5.643ns
Fmax           :     177.211MHz

Statistics:
Max            : SWNS      2.357ns, STNS      0.000ns,         0 Viol Endpoints,       681 Total Endpoints,      1485 Paths Analyzed
Min            : HWNS      0.021ns, HTNS      0.000ns,         0 Viol Endpoints,       681 Total Endpoints,      1485 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.357ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.363ns (cell 1.693ns (31%), net 3.670ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x029y065z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.q[0]
net (fo=9)                              1.795          6.188          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_25.d[0]
LUT2                x037y070z2          0.262    r     6.450       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_25.f[0]
net (fo=8)                              0.631          7.081          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_23.c[1]
LUT2                x037y068z2          0.348    f     7.429       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_23.f[1]
net (fo=4)                              0.480          7.909          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_21.d[1]
LUT4                x038y067z0          0.205    r     8.114       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_21.f[1]
net (fo=4)                              0.764          8.878          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n30,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5]_syn_4.a[1]
LUT5 (reg)          x036y066z0          0.732    f     9.610       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[26],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.610               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.357               

Slack               : 2.384ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.336ns (cell 1.995ns (37%), net 3.341ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x029y065z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.q[0]
net (fo=9)                              1.795          6.188          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_25.d[0]
LUT2                x037y070z2          0.262    r     6.450       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_25.f[0]
net (fo=8)                              0.631          7.081          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_9.b[1]
LUT4                x037y068z3          0.431    f     7.512       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_9.f[1]
net (fo=1)                              0.456          7.968          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_11.a[1]
LUT2                x034y068z3          0.424    f     8.392       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_11.f[1]
net (fo=2)                              0.459          8.851          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1]
LUT5 (reg)          x034y068z1          0.732    f     9.583       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.583               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.384               

Slack               : 2.496ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_eVGVlzjk_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_25.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.224ns (cell 2.391ns (45%), net 2.833ns (55%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_eVGVlzjk_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x022y069z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_eVGVlzjk_reg_syn_5.q[0]
net (fo=5)                              1.075          5.468          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.b[1]
LUT5                x019y067z3          0.431    f     5.899       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.f[1]
net (fo=1)                              0.594          6.493          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_23.a[0]
LUT4                x019y068z3          0.424    f     6.917       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_23.f[0]
net (fo=1)                              0.158          7.075          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_23.a[1]
LUT4                x019y068z3          0.424    f     7.499       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_23.f[1]
net (fo=1)                              0.503          8.002          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_49sgR8qI_reg_syn_19.a[0]
LUT5                x020y069z2          0.424    f     8.426       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_49sgR8qI_reg_syn_19.f[0]
net (fo=1)                              0.503          8.929          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_25.a[1]
LUT4 (reg)          x020y069z3          0.542    f     9.471       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.471               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_25.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.496               

Slack               : 2.508ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[7]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.212ns (cell 1.593ns (30%), net 3.619ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT2=2 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x029y066z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.q[1]
net (fo=7)                              1.650          6.043          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0]_syn_4.d[1]
LUT2                x036y066z3          0.262    r     6.305       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0]_syn_4.f[1]
net (fo=9)                              0.601          6.906          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_38,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_11.c[1]
LUT2                x037y066z1          0.251    r     7.157       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_11.f[1]
net (fo=4)                              0.630          7.787          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_3,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[7]_syn_6.a[1]
LUT4                x036y067z1          0.408    f     8.195       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[7]_syn_6.f[1]
net (fo=2)                              0.738          8.933          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[7]_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[7]_syn_4.a[1]
LUT4 (reg)          x037y068z1          0.526    f     9.459       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[24],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.459               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[7]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.508               

Slack               : 2.558ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[14]_syn_4.d[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.162ns (cell 1.332ns (25%), net 3.830ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x029y065z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.q[0]
net (fo=9)                              1.795          6.188          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_25.d[0]
LUT2                x037y070z2          0.262    r     6.450       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_25.f[0]
net (fo=8)                              0.631          7.081          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_23.c[1]
LUT2                x037y068z2          0.348    f     7.429       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_23.f[1]
net (fo=4)                              0.480          7.909          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_21.d[1]
LUT4                x038y067z0          0.205    r     8.114       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_21.f[1]
net (fo=4)                              0.924          9.038          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n30,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[14]_syn_4.d[0]
LUT3 (reg)          x036y067z3          0.371    r     9.409       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[30],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.409               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[14]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.558               

Slack               : 2.638ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[14]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.082ns (cell 1.463ns (28%), net 3.619ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT2=2 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x029y066z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.q[1]
net (fo=7)                              1.650          6.043          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0]_syn_4.d[1]
LUT2                x036y066z3          0.262    r     6.305       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0]_syn_4.f[1]
net (fo=9)                              0.601          6.906          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_38,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_11.c[1]
LUT2                x037y066z1          0.251    r     7.157       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_11.f[1]
net (fo=4)                              0.630          7.787          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_3,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[14]_syn_7.d[1]
LUT4                x036y067z2          0.262    r     8.049       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[14]_syn_7.f[1]
net (fo=2)                              0.738          8.787          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[14]_syn_3,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[14]_syn_4.a[1]
LUT4 (reg)          x036y067z3          0.542    f     9.329       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[17],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.329               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[14]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.638               

Slack               : 2.698ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_6TPTXNSk_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_19.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.050ns (cell 1.769ns (35%), net 3.281ns (65%))
Clock Skew          : 0.036ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_6TPTXNSk_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x028y067z0          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_6TPTXNSk_reg_syn_5.q[1]
net (fo=3)                              0.871          5.264          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_6TPTXNSk,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.d[1]
LUT4                x033y069z2          0.262    r     5.526       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.f[1]
net (fo=27)                             0.638          6.164          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_At79pO36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[0]_syn_4.d[0]
LUT3                x034y065z1          0.205    r     6.369       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[0]_syn_4.f[0]
net (fo=11)                             1.316          7.685          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_BPr5qYlU_i_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.a[0]
LUT4                x029y066z2          0.424    f     8.109       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.f[0]
net (fo=2)                              0.456          8.565          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_13,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_19.a[1]
LUT5 (reg)          x028y065z1          0.732    f     9.297       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_5pG3Fxfg,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.297               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_19.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.393         11.995               
--------------------------------------------------------------------  ---------------
Required                                              11.995               
--------------------------------------------------------------------  ---------------
Slack                                                  2.698               

Slack               : 2.713ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_reg_syn_5.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.007ns (cell 2.211ns (44%), net 2.796ns (56%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x028y068z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.q[1]
net (fo=5)                              0.787          5.180          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[3]_syn_4.c[0]
LUT4                x026y067z1          0.251    r     5.431       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[3]_syn_4.f[0]
net (fo=1)                              0.459          5.890          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x027y066z3          0.424    f     6.314       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=2)                              0.307          6.621          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.a[1]
LUT4                x027y068z2          0.424    f     7.045       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.f[1]
net (fo=1)                              0.503          7.548          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_AqC_VSXS,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.a[1]
LUT4                x027y068z3          0.424    f     7.972       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[1]
net (fo=1)                              0.740          8.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_8,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_reg_syn_5.a[0]
LUT4 (reg)          x029y068z3          0.542    f     9.254       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.254               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_zlNbetSs_reg_syn_5.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.713               

Slack               : 2.799ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hxcE2ouo_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.850ns (cell 1.374ns (28%), net 3.476ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hxcE2ouo_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x028y068z1          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hxcE2ouo_reg_syn_5.q[1]
net (fo=3)                              0.815          5.208          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_Vsqkk2oa,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[0]_syn_4.c[1]
LUT4                x030y069z1          0.251    r     5.459       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[0]_syn_4.f[1]
net (fo=4)                              0.532          5.991          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.a[0]
LUT4                x033y069z2          0.424    f     6.415       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_21.f[0]
net (fo=3)                              0.459          6.874          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_18.d[1]
LUT5                x034y070z3          0.262    r     7.136       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_18.f[1]
net (fo=3)                              0.738          7.874          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[0]
LUT2                x035y069z1          0.205    r     8.079       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[0]
net (fo=6)                              0.932          9.011          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5]_syn_4.sr
reg                 x037y070z3          0.086    r     9.097               
--------------------------------------------------------------------  ---------------
Arrival                                                9.097               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.799               

Slack               : 2.852ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_21.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.868ns (cell 1.630ns (33%), net 3.238ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT2=2 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x029y065z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.q[0]
net (fo=9)                              1.795          6.188          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_25.d[0]
LUT2                x037y070z2          0.262    r     6.450       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_25.f[0]
net (fo=8)                              0.631          7.081          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_23.c[1]
LUT2                x037y068z2          0.348    f     7.429       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_23.f[1]
net (fo=4)                              0.503          7.932          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_13.c[1]
LUT4                x037y067z3          0.348    f     8.280       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_13.f[1]
net (fo=2)                              0.309          8.589          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n28,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_21.a[0]
LUT4 (reg)          x038y067z0          0.526    f     9.115       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[18],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.115               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_21.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.852               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.021ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[4]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.addra[8] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.366ns (cell 0.109ns (29%), net 0.257ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x021y059z1          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[4]_syn_4.q[0]
net (fo=7)                              0.257          3.695          net: u_udp_top/u7_rx_fifo/wr_addr[5],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.addra[8]
EMB (reg)           x024y054            0.000    f     3.695       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.695               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.021               

Slack               : 0.047ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_data_bram_reg[7]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.392ns (cell 0.109ns (27%), net 0.283ns (73%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[7]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x027y060z1          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[7]_syn_4.q[0]
net (fo=4)                              0.283          3.721          net: u_udp_top/u7_rx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(81)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)           x024y054            0.000    f     3.721       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.721               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.047               

Slack               : 0.146ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_data_bram_reg[1]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.dia[6] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.491ns (cell 0.109ns (22%), net 0.382ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[1]_syn_3.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x026y060z3          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[1]_syn_3.q[0]
net (fo=4)                              0.382          3.820          net: u_udp_top/u7_rx_fifo/wr_data_bram[6],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(81)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.dia[6]
EMB (reg)           x024y054            0.000    f     3.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.820               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.146               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[7]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[7]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x028y066z3          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[7]_syn_4.q[0]
net (fo=3)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8[4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.mi[1]
reg                 x029y066z2          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[4]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[6]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x028y066z2          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[6]_syn_4.q[1]
net (fo=3)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.mi[1]
reg                 x029y066z0          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[7]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.q[1]
net (fo=2)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R[3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[7]_syn_4.mi[1]
reg                 x028y066z3          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8[7],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[7]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[0]_syn_3.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_3.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x026y069z0          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_3.q[0]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj[4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[0]_syn_3.mi[0]
reg                 x025y069z1          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[0]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[0]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[0]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x021y068z3          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[0]_syn_4.q[0]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.mi[1]
reg                 x022y068z3          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x022y068z3          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.q[0]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.mi[1]
reg                 x023y068z2          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_3.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x026y066z0          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_3.q[1]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.mi[0]
reg                 x027y066z3          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R[3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=241)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     7.734ns
Fmax           :     129.299MHz

Statistics:
Max            : SWNS      0.266ns, STNS      0.000ns,         0 Viol Endpoints,       506 Total Endpoints,      1185 Paths Analyzed
Min            : HWNS      0.160ns, HTNS      0.000ns,         0 Viol Endpoints,       506 Total Endpoints,      1185 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.266ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.382ns (cell 1.691ns (22%), net 5.691ns (78%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             2.756          7.970          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.d[0]
LUT3                x020y034z3          0.262    r     8.232       4  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=7)                              0.932          9.164          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.ce
reg                 x021y031z1          0.087    r     9.251               
--------------------------------------------------------------------  ---------------
Arrival                                                9.251               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  0.266               

Slack               : 0.429ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.219ns (cell 1.691ns (23%), net 5.528ns (77%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             2.756          7.970          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.d[0]
LUT3                x020y034z3          0.262    r     8.232       4  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=7)                              0.769          9.001          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.ce
reg                 x021y033z1          0.087    r     9.088               
--------------------------------------------------------------------  ---------------
Arrival                                                9.088               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  0.429               

Slack               : 0.555ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[2]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.093ns (cell 1.691ns (23%), net 5.402ns (77%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             2.756          7.970          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.d[0]
LUT3                x020y034z3          0.262    r     8.232       4  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=7)                              0.643          8.875          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[2]_syn_4.ce
reg                 x020y032z3          0.087    r     8.962               
--------------------------------------------------------------------  ---------------
Arrival                                                8.962               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  0.555               

Slack               : 0.555ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.093ns (cell 1.691ns (23%), net 5.402ns (77%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             2.756          7.970          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.d[0]
LUT3                x020y034z3          0.262    r     8.232       4  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=7)                              0.643          8.875          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.ce
reg                 x020y032z2          0.087    r     8.962               
--------------------------------------------------------------------  ---------------
Arrival                                                8.962               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  0.555               

Slack               : 0.555ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.093ns (cell 1.691ns (23%), net 5.402ns (77%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             2.756          7.970          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.d[0]
LUT3                x020y034z3          0.262    r     8.232       4  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=7)                              0.643          8.875          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.ce
reg                 x020y032z1          0.087    r     8.962               
--------------------------------------------------------------------  ---------------
Arrival                                                8.962               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  0.555               

Slack               : 0.592ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.056ns (cell 1.691ns (23%), net 5.365ns (77%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             2.756          7.970          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.d[0]
LUT3                x020y034z3          0.262    r     8.232       4  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=7)                              0.606          8.838          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.ce
reg                 x020y033z3          0.087    r     8.925               
--------------------------------------------------------------------  ---------------
Arrival                                                8.925               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  0.592               

Slack               : 0.739ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[0]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.909ns (cell 1.691ns (24%), net 5.218ns (76%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             2.756          7.970          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.d[0]
LUT3                x020y034z3          0.262    r     8.232       4  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=7)                              0.459          8.691          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[0]_syn_4.ce
reg                 x019y033z3          0.087    r     8.778               
--------------------------------------------------------------------  ---------------
Arrival                                                8.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[0]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  0.739               

Slack               : 1.171ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.477ns (cell 1.429ns (22%), net 5.048ns (78%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             3.045          8.259          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.ce
reg                 x019y034z2          0.087    r     8.346               
--------------------------------------------------------------------  ---------------
Arrival                                                8.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  1.171               

Slack               : 1.334ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.314ns (cell 1.429ns (22%), net 4.885ns (78%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             2.882          8.096          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.ce
reg                 x022y033z1          0.087    r     8.183               
--------------------------------------------------------------------  ---------------
Arrival                                                8.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  1.334               

Slack               : 1.334ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.314ns (cell 1.429ns (22%), net 4.885ns (78%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y056z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/tx_data_valid_reg_syn_8.q[0]
net (fo=3)                              0.390          2.405          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.c[0]
LUT2                x033y056z2          0.348    f     2.753       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[4]_syn_4.f[0]
net (fo=5)                              1.157          3.910          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT3                x030y052z2          0.424    f     4.334       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.456          4.790          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.a[0]
LUT4                x029y050z3          0.424    f     5.214       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_27.f[0]
net (fo=30)                             2.882          8.096          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.ce
ADDER (reg)         x023y032z1          0.087    r     8.183               
--------------------------------------------------------------------  ---------------
Arrival                                                8.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  1.334               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.160ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_start_addr_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y035z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[1]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_start_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.mi[1]
reg                 x017y037z3          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.160               

Slack               : 0.196ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_19.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_3.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.402ns (cell 0.162ns (40%), net 0.240ns (60%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_19.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y058z2          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_19.q[0]
net (fo=40)                             0.240          1.683          net: u_udp_top/u4_trimac_block/tx_clk_en_dup_358,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_3.ce
reg                 x031y058z3          0.053    f     1.736               
--------------------------------------------------------------------  ---------------
Arrival                                                1.736               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.196               

Slack               : 0.217ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.addrb[11] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.562ns (cell 0.109ns (19%), net 0.453ns (81%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x021y033z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.453          1.896          net: u_udp_top/u6_tx_fifo/rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(98)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.addrb[11]
EMB (reg)           x024y027            0.000    f     1.896       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.896               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.217               

Slack               : 0.223ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_start_addr_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y037z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[3]_syn_3.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_start_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.mi[1]
reg                 x021y037z1          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_445.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[9]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_445.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x023y039z2          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_445.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_start_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[9]_syn_4.mi[0]
reg                 x021y039z1          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[9]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_start_addr_reg[11]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[11]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y034z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[11]_syn_3.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_start_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.mi[1]
reg                 x018y034z3          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.230ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_44.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y055z0          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.q[1]
net (fo=2)                              0.216          1.659          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_44.mi[0]
reg                 x037y056z3          0.095    f     1.754          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_vAPVrNB7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_44.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.239ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_8qEzNsyE_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_19.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_8qEzNsyE_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y062z2          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_8qEzNsyE_reg_syn_5.q[0]
net (fo=3)                              0.225          1.668          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zX_N7ZTz,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_19.mi[0]
reg                 x036y061z2          0.095    f     1.763          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_9ncBqHoc,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg_syn_19.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y057z1          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.q[0]
net (fo=2)                              0.225          1.668          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm_reg[1]_syn_4.mi[1]
reg                 x034y059z1          0.095    f     1.763          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_start_addr_reg[11]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y032z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.q[1]
net (fo=4)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(98)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[11]_syn_3.mi[1]
reg                 x020y034z1          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/rd_start_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[11]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     8.002ns
Fmax           :     124.969MHz

Statistics:
Max            : SWNS      7.998ns, STNS      0.000ns,         0 Viol Endpoints,       378 Total Endpoints,      1894 Paths Analyzed
Min            : HWNS      0.134ns, HTNS      0.000ns,         0 Viol Endpoints,       378 Total Endpoints,      1894 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.998ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.650ns (cell 4.835ns (63%), net 2.815ns (37%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              1.872          9.554          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(483)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.a[1]
LUT3                x033y043z3          0.424    f     9.978       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.f[1]
net (fo=3)                              0.943         10.921          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.b[1]
LUT3 (reg)          x036y046z1          0.451    f    11.372       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.372               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  7.998               

Slack               : 8.166ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_34.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.554ns (cell 2.116ns (28%), net 5.438ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=3  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x035y054z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]_syn_4.q[1]
net (fo=4)                              0.912          4.780          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_44.c[0]
LUT4                x037y056z3          0.348    f     5.128       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_44.f[0]
net (fo=3)                              0.594          5.722          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.d[1]
LUT2                x037y055z0          0.205    r     5.927       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.f[1]
net (fo=3)                              0.814          6.741          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_42.a[1]
LUT5                x036y056z2          0.424    f     7.165       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_42.f[1]
net (fo=3)                              0.620          7.785          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_14.d[1]
LUT4                x037y053z1          0.205    r     7.990       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_14.f[1]
net (fo=5)                              0.323          8.313          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_5.d[1]
LUT3                x037y054z2          0.262    r     8.575       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_5.f[1]
net (fo=9)                              2.175         10.750          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_34.a[0]
LUT4 (reg)          x036y039z1          0.526    f    11.276       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.276               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_34.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.166               

Slack               : 8.204ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.444ns (cell 5.172ns (69%), net 2.272ns (31%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              0.921          8.603          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(483)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[25]_syn_4.a[1]
LUT3                x035y039z0          0.408    f     9.011       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[25]_syn_4.f[1]
net (fo=2)                              0.757          9.768          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.d[1]
LUT4                x034y041z3          0.262    r    10.030       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.f[1]
net (fo=3)                              0.594         10.624          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]_syn_4.a[0]
LUT5 (reg)          x034y039z3          0.542    f    11.166       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.204               

Slack               : 8.211ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.437ns (cell 5.123ns (68%), net 2.314ns (32%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[3]
net (fo=4)                              1.557          9.239          net: data_888[23],  ../../../../source_code/rtl/UDP_Example_Top.v(483)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.b[0]
LUT5                x034y042z2          0.431    f     9.670       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.f[0]
net (fo=4)                              0.757         10.427          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.a[1]
LUT5 (reg)          x036y044z0          0.732    f    11.159       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.159               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.211               

Slack               : 8.213ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.435ns (cell 4.933ns (66%), net 2.502ns (34%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              1.872          9.554          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(483)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.a[1]
LUT3                x033y043z3          0.424    f     9.978       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.f[1]
net (fo=3)                              0.630         10.608          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[0]
LUT5 (reg)          x034y047z3          0.549    f    11.157       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.213               

Slack               : 8.213ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.435ns (cell 4.933ns (66%), net 2.502ns (34%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              1.872          9.554          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(483)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.a[1]
LUT3                x033y043z3          0.424    f     9.978       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]_syn_4.f[1]
net (fo=3)                              0.630         10.608          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[1]
LUT4 (reg)          x034y047z3          0.549    f    11.157       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.213               

Slack               : 8.342ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.306ns (cell 5.172ns (70%), net 2.134ns (30%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              0.921          8.603          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(483)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[25]_syn_4.a[1]
LUT3                x035y039z0          0.408    f     9.011       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[25]_syn_4.f[1]
net (fo=2)                              0.757          9.768          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.d[1]
LUT4                x034y041z3          0.262    r    10.030       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.f[1]
net (fo=3)                              0.456         10.486          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[0]
LUT5 (reg)          x034y041z2          0.542    f    11.028       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.028               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.342               

Slack               : 8.342ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.306ns (cell 5.172ns (70%), net 2.134ns (30%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              0.921          8.603          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(483)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[25]_syn_4.a[1]
LUT3                x035y039z0          0.408    f     9.011       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[25]_syn_4.f[1]
net (fo=2)                              0.757          9.768          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.d[1]
LUT4                x034y041z3          0.262    r    10.030       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.f[1]
net (fo=3)                              0.456         10.486          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1]
LUT4 (reg)          x034y041z2          0.542    f    11.028       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.028               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.342               

Slack               : 8.476ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.244ns (cell 2.116ns (29%), net 5.128ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=3  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x035y054z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]_syn_4.q[1]
net (fo=4)                              0.912          4.780          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_44.c[0]
LUT4                x037y056z3          0.348    f     5.128       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_44.f[0]
net (fo=3)                              0.594          5.722          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.d[1]
LUT2                x037y055z0          0.205    r     5.927       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/R2_reg_syn_5.f[1]
net (fo=3)                              0.814          6.741          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_42.a[1]
LUT5                x036y056z2          0.424    f     7.165       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_42.f[1]
net (fo=3)                              0.620          7.785          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_14.d[1]
LUT4                x037y053z1          0.205    r     7.990       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[3]_syn_14.f[1]
net (fo=5)                              0.323          8.313          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_5.d[1]
LUT3                x037y054z2          0.262    r     8.575       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_5.f[1]
net (fo=9)                              1.865         10.440          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.a[0]
LUT4 (reg)          x037y040z0          0.526    f    10.966       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.966               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.476               

Slack               : 8.602ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.046ns (cell 4.857ns (68%), net 2.189ns (32%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[0]
net (fo=4)                              1.220          8.902          net: data_888[17],  ../../../../source_code/rtl/UDP_Example_Top.v(483)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.c[1]
LUT5                x034y042z2          0.348    f     9.250       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.f[1]
net (fo=4)                              0.969         10.219          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_3[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.b[0]
LUT3 (reg)          x034y048z2          0.549    f    10.768       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.768               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.602               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
    ERAM            16.000             3.300            12.700   u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.134ns
Begin Point         : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dia[7] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.479ns (cell 0.109ns (22%), net 0.370ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( FIFO=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[0]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x006y016z3          0.109    f     3.049          pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[0]_syn_3.q[0]
net (fo=1)                              0.370          3.419          net: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data[7],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dia[7]
FIFO (reg)          x008y018            0.000    f     3.419       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.134               

Slack               : 0.134ns
Begin Point         : u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dia[2] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.479ns (cell 0.109ns (22%), net 0.370ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( FIFO=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x006y018z1          0.109    f     3.049          pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[1]_syn_4.q[0]
net (fo=1)                              0.370          3.419          net: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data[2],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dia[2]
FIFO (reg)          x008y018            0.000    f     3.419       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.419               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.134               

Slack               : 0.223ns
Begin Point         : u_uitpg_4/mux13_syn_146.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uitpg_4/mux12_syn_174.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_4/mux13_syn_146.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x001y012z0          0.109    f     3.049          pin: u_uitpg_4/mux13_syn_146.q[0]
net (fo=2)                              0.225          3.274          net: vid_hs,  ../../../../source_code/rtl/UDP_Example_Top.v(98)
                                                                      pin: u_uitpg_4/mux12_syn_174.mi[0]
reg                 x003y012z3          0.095    f     3.369          net: u_uitpg_3/tpg_hs_r,  ../../../../source_code/rtl/uitpg/uitpg_static.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_4/mux12_syn_174.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.231ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.437ns (cell 0.204ns (46%), net 0.233ns (54%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y041z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.q[1]
net (fo=4)                              0.233          3.282          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.mi[1]
reg                 x036y041z2          0.095    f     3.377          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.377               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.231               

Slack               : 0.231ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.437ns (cell 0.204ns (46%), net 0.233ns (54%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y048z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_3.q[1]
net (fo=4)                              0.233          3.282          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6]_syn_4.mi[1]
reg                 x036y048z2          0.095    f     3.377          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.377               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.231               

Slack               : 0.256ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_13.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uitpg_3/v_cnt_reg[4]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.409ns (cell 0.161ns (39%), net 0.248ns (61%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_13.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x003y008z0          0.109    f     3.049          pin: uivtc_inst/O_vtc_vs_reg_syn_13.q[0]
net (fo=10)                             0.248          3.297          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: u_uitpg_3/v_cnt_reg[4]_syn_4.sr
reg                 x002y008z3          0.052    f     3.349               
--------------------------------------------------------------------  ---------------
Arrival                                                3.349               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_3/v_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.247          3.093               
--------------------------------------------------------------------  ---------------
Required                                               3.093               
--------------------------------------------------------------------  ---------------
Slack                                                  0.256               

Slack               : 0.291ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_9.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.467ns (cell 0.350ns (74%), net 0.117ns (26%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y046z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.q[0]
net (fo=5)                              0.117          3.166          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[8],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_9.c[0]
LUT3 (reg)          x037y046z1          0.241    f     3.407       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.407               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_9.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.291               

Slack               : 0.296ns
Begin Point         : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[13]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dia[6] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.641ns (cell 0.109ns (17%), net 0.532ns (83%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( FIFO=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[13]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z2          0.109    f     3.049          pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[13]_syn_3.q[0]
net (fo=1)                              0.532          3.581          net: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data[15],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dia[6]
FIFO (reg)          x008y027            0.000    f     3.581       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.581               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.432               
clock uncertainty                       0.100          3.532               
clock pessimism                        -0.247          3.285               
--------------------------------------------------------------------  ---------------
Required                                               3.285               
--------------------------------------------------------------------  ---------------
Slack                                                  0.296               

Slack               : 0.329ns
Begin Point         : u_uitpg_4/g_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[13]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_4/g_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x005y014z2          0.109    f     3.049          pin: u_uitpg_4/g_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.331          3.380          net: u_four_channel_video_splicer/u_uidown_sample4/I_vid_data[13],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(17)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[13]_syn_4.mi[1]
reg                 x006y015z3          0.095    f     3.475          net: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data[13],  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[13]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.329ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x035y041z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]_syn_4.q[0]
net (fo=5)                              0.331          3.380          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.mi[0]
reg                 x036y042z0          0.095    f     3.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     7.233ns
Fmax           :     138.255MHz

Statistics:
Max            : SWNS     12.767ns, STNS      0.000ns,         0 Viol Endpoints,       172 Total Endpoints,       534 Paths Analyzed
Min            : HWNS      0.222ns, HTNS      0.000ns,         0 Viol Endpoints,       172 Total Endpoints,       534 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 12.767ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.981ns (cell 2.764ns (39%), net 4.217ns (61%))
Clock Skew          : 0.036ns
Logic Level         : 6 ( LUT5=2  LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x006y067z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[0]
net (fo=50)                             1.546          5.414          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_78.c[0]
LUT2                x002y070z2          0.348    f     5.762       1  pin: u_uicfg5640/wr_data_b1[17]_syn_78.f[0]
net (fo=3)                              0.515          6.277          net: u_uicfg5640/wr_data_b1[17]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_65.d[0]
LUT3                x005y069z2          0.262    r     6.539       2  pin: u_uicfg5640/wr_data_b1[8]_syn_65.f[0]
net (fo=3)                              0.309          6.848          net: u_uicfg5640/wr_data_b1[8]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_60.a[1]
LUT5                x006y069z2          0.424    f     7.272       3  pin: u_uicfg5640/wr_data_b1[27]_syn_60.f[1]
net (fo=1)                              0.672          7.944          net: u_uicfg5640/wr_data_b1[27]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_66.a[0]
LUT4                x009y070z2          0.424    f     8.368       4  pin: u_uicfg5640/wr_data_b1[27]_syn_66.f[0]
net (fo=2)                              0.456          8.824          net: u_uicfg5640/wr_data_b1[27]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_58.a[1]
LUT5                x010y069z1          0.618    f     9.442       5  pin: u_uicfg5640/wr_data_b1[27]_syn_58.fx[0]
net (fo=1)                              0.719         10.161          net: u_uicfg5640/wr_data_b1[27]_syn_18,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.a[0]
LUT4 (reg)          x006y068z2          0.542    f    10.703       6  net: u_uicfg5640/wr_data[27],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.703               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 12.767               

Slack               : 12.888ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[8]_syn_55.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.832ns (cell 2.326ns (34%), net 4.506ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=3  LUT3=2  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x006y067z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[0]
net (fo=50)                             1.546          5.414          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_78.c[0]
LUT2                x002y070z2          0.348    f     5.762       1  pin: u_uicfg5640/wr_data_b1[17]_syn_78.f[0]
net (fo=3)                              0.515          6.277          net: u_uicfg5640/wr_data_b1[17]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_65.d[0]
LUT3                x005y069z2          0.262    r     6.539       2  pin: u_uicfg5640/wr_data_b1[8]_syn_65.f[0]
net (fo=3)                              1.067          7.606          net: u_uicfg5640/wr_data_b1[8]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[14]_syn_21.a[0]
LUT4                x006y064z2          0.424    f     8.030       3  pin: u_uicfg5640/wr_data_b1[14]_syn_21.f[0]
net (fo=1)                              0.468          8.498          net: u_uicfg5640/wr_data_b1[8]_syn_19,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[14]_syn_26.a[0]
LUT4                x005y062z3          0.424    f     8.922       4  pin: u_uicfg5640/wr_data_b1[14]_syn_26.f[0]
net (fo=1)                              0.603          9.525          net: u_uicfg5640/wr_data_b1[8]_syn_23,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_68.a[0]
LUT4                x006y065z1          0.408    f     9.933       5  pin: u_uicfg5640/wr_data_b1[8]_syn_68.f[0]
net (fo=1)                              0.307         10.240          net: u_uicfg5640/wr_data_b1[8]_syn_25,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_55.d[0]
LUT3 (reg)          x005y065z1          0.314    r    10.554       6  net: u_uicfg5640/wr_data[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_55.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 12.888               

Slack               : 13.166ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[29]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.554ns (cell 2.229ns (34%), net 4.325ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT2=3  LUT5=1  LUT3=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x006y067z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[0]
net (fo=50)                             1.546          5.414          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_78.c[0]
LUT2                x002y070z2          0.348    f     5.762       1  pin: u_uicfg5640/wr_data_b1[17]_syn_78.f[0]
net (fo=3)                              0.896          6.658          net: u_uicfg5640/wr_data_b1[17]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_65.b[1]
LUT3                x009y068z1          0.333    f     6.991       2  pin: u_uicfg5640/wr_data_b1[17]_syn_65.f[1]
net (fo=3)                              0.757          7.748          net: u_uicfg5640/wr_data_b1[17]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_45.a[1]
LUT2                x010y067z1          0.408    f     8.156       3  pin: u_uicfg5640/wr_data_b1[29]_syn_45.f[1]
net (fo=1)                              0.456          8.612          net: u_uicfg5640/wr_data_b1[29]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_47.d[1]
LUT2                x009y069z2          0.262    r     8.874       4  pin: u_uicfg5640/wr_data_b1[29]_syn_47.f[1]
net (fo=2)                              0.670          9.544          net: u_uicfg5640/wr_data_b1[29]_syn_5,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[29]_syn_4.a[1]
LUT5 (reg)          x005y068z1          0.732    f    10.276       5  net: u_uicfg5640/wr_data[29],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.276               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[29]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.166               

Slack               : 13.184ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_10.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[30]_syn_42.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.536ns (cell 2.502ns (38%), net 4.034ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT2=2 )
Max Fanout          : 75
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x009y065z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.q[1]
net (fo=75)                             2.182          6.050          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_8,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_73.c[0]
LUT2                x014y068z3          0.348    f     6.398       1  pin: u_uicfg5640/wr_data_b1[26]_syn_73.f[0]
net (fo=2)                              0.594          6.992          net: u_uicfg5640/wr_data_b1[26]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_50.a[1]
LUT5                x013y068z3          0.424    f     7.416       2  pin: u_uicfg5640/wr_data_b1[26]_syn_50.f[1]
net (fo=3)                              0.309          7.725          net: u_uicfg5640/wr_data_b1[26]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_64.a[1]
LUT5                x014y068z0          0.618    f     8.343       3  pin: u_uicfg5640/wr_data_b1[26]_syn_64.fx[0]
net (fo=1)                              0.355          8.698          net: u_uicfg5640/wr_data_b1[26]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_66.a[1]
LUT2                x012y068z3          0.424    f     9.122       4  pin: u_uicfg5640/wr_data_b1[26]_syn_66.f[1]
net (fo=1)                              0.594          9.716          net: u_uicfg5640/wr_data_b1[26]_syn_14,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_42.a[0]
LUT5 (reg)          x011y068z3          0.542    f    10.258       5  net: u_uicfg5640/wr_data[26],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.258               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_42.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.184               

Slack               : 13.501ns
Begin Point         : u_uicfg5640/wr_data_b1[8]_syn_51.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[8]_syn_59.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.219ns (cell 2.062ns (33%), net 4.157ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 62
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_51.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x002y066z2          0.146    r     3.868          pin: u_uicfg5640/wr_data_b1[8]_syn_51.q[0]
net (fo=62)                             2.338          6.206          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[5],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_39.c[1]
LUT4                x010y064z2          0.348    f     6.554       1  pin: u_uicfg5640/wr_data_b1[20]_syn_39.f[1]
net (fo=5)                              0.738          7.292          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11168,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_23.a[0]
LUT5                x010y067z3          0.424    f     7.716       2  pin: u_uicfg5640/wr_data_b1[11]_syn_23.f[0]
net (fo=2)                              0.456          8.172          net: u_uicfg5640/wr_data_b1[20]_syn_5,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_37.a[1]
LUT5                x010y067z0          0.618    f     8.790       3  pin: u_uicfg5640/wr_data_b1[20]_syn_37.fx[0]
net (fo=1)                              0.625          9.415          net: u_uicfg5640/wr_data_b1[20]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_59.a[0]
LUT4 (reg)          x010y066z0          0.526    f     9.941       4  net: u_uicfg5640/wr_data[20],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_59.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.501               

Slack               : 13.841ns
Begin Point         : u_uicfg5640/wr_data_b1[8]_syn_51.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[19]_syn_47.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.879ns (cell 2.114ns (35%), net 3.765ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 62
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_51.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x002y066z2          0.146    r     3.868          pin: u_uicfg5640/wr_data_b1[8]_syn_51.q[0]
net (fo=62)                             2.219          6.087          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[5],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_66.d[0]
LUT2                x012y068z3          0.262    r     6.349       1  pin: u_uicfg5640/wr_data_b1[26]_syn_66.f[0]
net (fo=7)                              0.473          6.822          net: u_uicfg5640/wr_data_b1[17]_syn_17,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_30.c[0]
LUT5                x011y066z2          0.348    f     7.170       2  pin: u_uicfg5640/wr_data_b1[10]_syn_30.f[0]
net (fo=1)                              0.459          7.629          net: u_uicfg5640/wr_data_b1[19]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_47.a[1]
LUT4                x010y064z1          0.408    f     8.037       3  pin: u_uicfg5640/wr_data_b1[19]_syn_47.f[1]
net (fo=1)                              0.307          8.344          net: u_uicfg5640/wr_data_b1[19]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_25.a[0]
LUT5                x011y064z2          0.424    f     8.768       4  pin: u_uicfg5640/wr_data_b1[11]_syn_25.f[0]
net (fo=1)                              0.307          9.075          net: u_uicfg5640/wr_data_b1[19]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_47.a[0]
LUT4 (reg)          x010y064z1          0.526    f     9.601       5  net: u_uicfg5640/wr_data[19],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.601               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_47.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.841               

Slack               : 13.853ns
Begin Point         : u_uicfg5640/TS_S_reg[0]_syn_7.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[30]_syn_57.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.867ns (cell 1.987ns (33%), net 3.880ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=2  LUT2=2  LUT5=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/TS_S_reg[0]_syn_7.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x002y062z3          0.146    r     3.868          pin: u_uicfg5640/TS_S_reg[0]_syn_7.q[1]
net (fo=3)                              0.602          4.470          net: u_uicfg5640/TS_S_reg_syn_1[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(60)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_67.a[1]
LUT2                x002y064z3          0.424    f     4.894       1  pin: u_uicfg5640/wr_data_b1[17]_syn_67.f[1]
net (fo=30)                             0.307          5.201          net: u_uicfg5640/wr_data_b1[17]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/TS_S_reg[1]_syn_10.d[0]
LUT2                x002y065z3          0.262    r     5.463       2  pin: u_uicfg5640/TS_S_reg[1]_syn_10.f[0]
net (fo=24)                             2.068          7.531          net: u_uicfg5640/mux8_syn_189,  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(69)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_57.d[1]
LUT4                x009y069z0          0.205    r     7.736       3  pin: u_uicfg5640/wr_data_b1[30]_syn_57.f[1]
net (fo=2)                              0.594          8.330          net: u_uicfg5640/mux8_syn_216,  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(69)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_62.a[0]
LUT5                x010y069z2          0.424    f     8.754       4  pin: u_uicfg5640/wr_data_b1[27]_syn_62.f[0]
net (fo=1)                              0.309          9.063          net: u_uicfg5640/wr_data_b1[30]_syn_12,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_57.a[0]
LUT4 (reg)          x009y069z0          0.526    f     9.589       5  net: u_uicfg5640/wr_data[30],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_57.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.853               

Slack               : 13.920ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[8]_syn_57.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.800ns (cell 2.167ns (37%), net 3.633ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x006y067z0          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_12.q[0]
net (fo=50)                             1.546          5.414          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_78.c[0]
LUT2                x002y070z2          0.348    f     5.762       1  pin: u_uicfg5640/wr_data_b1[17]_syn_78.f[0]
net (fo=3)                              0.811          6.573          net: u_uicfg5640/wr_data_b1[17]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_60.c[1]
LUT4                x004y067z1          0.251    r     6.824       2  pin: u_uicfg5640/wr_data_b1[25]_syn_60.f[1]
net (fo=4)                              0.307          7.131          net: u_uicfg5640/wr_data_b1[25]_syn_3,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_58.a[1]
LUT5                x002y067z0          0.618    f     7.749       3  pin: u_uicfg5640/wr_data_b1[25]_syn_58.fx[0]
net (fo=1)                              0.513          8.262          net: u_uicfg5640/wr_data_b1[25]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_43.d[1]
LUT5                x001y067z2          0.262    r     8.524       4  pin: u_uicfg5640/wr_data_b1[25]_syn_43.f[1]
net (fo=1)                              0.456          8.980          net: u_uicfg5640/ui5640reg_inst/sel0_syn_101[1],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_57.a[0]
LUT4 (reg)          x002y066z3          0.542    f     9.522       5  net: u_uicfg5640/wr_data[25],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.522               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_57.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.920               

Slack               : 13.935ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.785ns (cell 2.578ns (44%), net 3.207ns (56%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=4  LUT4=1 )
Max Fanout          : 37
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_14.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_14.q[0]
net (fo=37)                             1.055          4.923          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_41.a[1]
LUT5                x005y070z2          0.424    f     5.347       1  pin: u_uicfg5640/wr_data_b1[28]_syn_41.f[1]
net (fo=1)                              0.456          5.803          net: u_uicfg5640/ui5640reg_inst/sel0_syn_332[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_44.a[1]
LUT5                x005y068z2          0.424    f     6.227       2  pin: u_uicfg5640/wr_data_b1[28]_syn_44.f[1]
net (fo=1)                              0.594          6.821          net: u_uicfg5640/wr_data_b1[28]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_52.a[0]
LUT5                x005y069z3          0.424    f     7.245       3  pin: u_uicfg5640/wr_data_b1[28]_syn_52.f[0]
net (fo=2)                              0.594          7.839          net: u_uicfg5640/wr_data_b1[28]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_54.a[1]
LUT5                x006y069z1          0.618    f     8.457       4  pin: u_uicfg5640/wr_data_b1[28]_syn_54.fx[0]
net (fo=1)                              0.508          8.965          net: u_uicfg5640/wr_data_b1[28]_syn_22,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.a[1]
LUT4 (reg)          x006y068z2          0.542    f     9.507       5  net: u_uicfg5640/wr_data[28],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.507               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.935               

Slack               : 14.106ns
Begin Point         : u_uicfg5640/wr_data_b1[10]_syn_32.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[21]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.614ns (cell 2.149ns (38%), net 3.465ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 46
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_32.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z3          0.146    r     3.868          pin: u_uicfg5640/wr_data_b1[10]_syn_32.q[0]
net (fo=46)                             1.063          4.931          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[9]_syn_33.d[0]
LUT2                x002y068z0          0.205    r     5.136       1  pin: u_uicfg5640/wr_data_b1[9]_syn_33.f[0]
net (fo=10)                             1.194          6.330          net: u_uicfg5640/wr_data_b1[11]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.a[0]
LUT5                x009y065z3          0.424    f     6.754       2  pin: u_uicfg5640/REG_INDEX_reg[2]_syn_10.f[0]
net (fo=2)                              0.594          7.348          net: u_uicfg5640/wr_data_b1[11]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_20.a[1]
LUT5                x009y064z3          0.424    f     7.772       3  pin: u_uicfg5640/wr_data_b1[21]_syn_20.f[1]
net (fo=1)                              0.307          8.079          net: u_uicfg5640/wr_data_b1[21]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_48.a[0]
LUT4                x009y066z2          0.424    f     8.503       4  pin: u_uicfg5640/wr_data_b1[31]_syn_48.f[0]
net (fo=1)                              0.307          8.810          net: u_uicfg5640/wr_data_b1[21]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[21]_syn_4.a[0]
LUT4 (reg)          x010y066z1          0.526    f     9.336       5  net: u_uicfg5640/wr_data[21],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.336               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[21]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 14.106               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.222ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[11]_syn_27.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.428ns (cell 0.196ns (45%), net 0.232ns (55%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 71
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x014y064z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=71)                             0.232          3.281          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_27.ce
reg                 x013y064z2          0.087    r     3.368               
--------------------------------------------------------------------  ---------------
Arrival                                                3.368               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_27.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.222               

Slack               : 0.222ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[4]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.428ns (cell 0.196ns (45%), net 0.232ns (55%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 71
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x014y064z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=71)                             0.232          3.281          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.ce
reg                 x015y064z2          0.087    r     3.368               
--------------------------------------------------------------------  ---------------
Arrival                                                3.368               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.222               

Slack               : 0.285ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[6]_syn_4.c[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x014y064z3          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.q[0]
net (fo=3)                              0.111          3.160          net: u_uicfg5640/rst_cnt[2],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[6]_syn_4.c[0]
LUT4 (reg)          x014y064z1          0.241    f     3.401       1  net: u_uicfg5640/rst_cnt[3],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.401               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.359ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[8]_syn_14.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.196ns (36%), net 0.339ns (64%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 71
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x014y064z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=71)                             0.339          3.388          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.ce
reg                 x014y064z3          0.087    r     3.475               
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.368ns
Begin Point         : u_uicfg5640/wr_data_b1[14]_syn_23.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[25]_syn_60.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.325ns (56%), net 0.249ns (44%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[14]_syn_23.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z2          0.109    f     3.049          pin: u_uicfg5640/wr_data_b1[14]_syn_23.q[0]
net (fo=31)                             0.249          3.298          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_60.d[0]
LUT4 (reg)          x004y067z1          0.216    f     3.514       1  net: u_uicfg5640/wr_data[9],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_60.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               

Slack               : 0.381ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.442ns (cell 0.325ns (73%), net 0.117ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x001y061z0          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.q[1]
net (fo=6)                              0.117          3.166          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0]
LUT2 (reg)          x001y061z0          0.216    f     3.382       1  net: u_uicfg5640/uii2c_inst/clkdiv[1],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.382               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.381               

Slack               : 0.388ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[4]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.594ns (cell 0.378ns (63%), net 0.216ns (37%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x014y064z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.216          3.265          net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.d[0]
LUT2 (reg)          x015y064z2          0.269    f     3.534       1  net: u_uicfg5640/rst_cnt[1],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.534               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.388               

Slack               : 0.393ns
Begin Point         : u_uicfg5640/wr_data_b1[14]_syn_23.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/REG_INDEX_reg[8]_syn_4.c[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.599ns (cell 0.350ns (58%), net 0.249ns (42%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 31
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[14]_syn_23.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x005y067z2          0.109    f     3.049          pin: u_uicfg5640/wr_data_b1[14]_syn_23.q[0]
net (fo=31)                             0.249          3.298          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.c[1]
LUT4 (reg)          x004y067z0          0.241    f     3.539       1  net: u_uicfg5640/ui5640reg_inst/REG_INDEX[8],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
--------------------------------------------------------------------  ---------------
Arrival                                                3.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.399ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[20]_syn_39.sr (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.552ns (cell 0.196ns (35%), net 0.356ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 71
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x014y064z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=71)                             0.356          3.405          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_39.sr
reg                 x010y064z2          0.087    r     3.492               
--------------------------------------------------------------------  ---------------
Arrival                                                3.492               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_39.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.247          3.093               
--------------------------------------------------------------------  ---------------
Required                                               3.093               
--------------------------------------------------------------------  ---------------
Slack                                                  0.399               

Slack               : 0.434ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.495ns (cell 0.378ns (76%), net 0.117ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x001y058z3          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.q[1]
net (fo=4)                              0.117          3.166          net: u_uicfg5640/uii2c_inst/clkdiv[6],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.d[0]
LUT5 (reg)          x001y058z3          0.269    f     3.435       1  net: u_uicfg5640/uii2c_inst/clkdiv[7],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.435               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.434               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     2.938ns
Fmax           :     340.368MHz

Statistics:
Max            : SWNS      0.262ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
Min            : HWNS      0.329ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.262ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.658ns (cell 0.460ns (17%), net 2.198ns (83%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             2.198          6.066          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x038y036z1          0.314    r     6.380       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.262               

Slack               : 0.262ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.658ns (cell 0.460ns (17%), net 2.198ns (83%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             2.198          6.066          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x038y036z1          0.314    r     6.380       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.262               

Slack               : 0.406ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.443ns (cell 0.232ns (9%), net 2.211ns (91%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             2.211          6.079          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr
reg                 x038y036z0          0.086    r     6.165               
--------------------------------------------------------------------  ---------------
Arrival                                                6.165               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          6.359               
clock uncertainty                      -0.100          6.259               
clock pessimism                         0.312          6.571               
--------------------------------------------------------------------  ---------------
Required                                               6.571               
--------------------------------------------------------------------  ---------------
Slack                                                  0.406               

Slack               : 0.563ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.357ns (cell 0.460ns (19%), net 1.897ns (81%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             1.897          5.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x037y039z0          0.314    r     6.079       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.079               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.563               

Slack               : 0.563ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.357ns (cell 0.460ns (19%), net 1.897ns (81%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             1.897          5.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x037y039z0          0.314    r     6.079       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.079               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.563               

Slack               : 0.572ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.348ns (cell 0.289ns (12%), net 2.059ns (88%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             2.059          5.927          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.mi[0]
reg                 x037y037z0          0.143    r     6.070          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.070               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.572               

Slack               : 0.702ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.218ns (cell 0.460ns (20%), net 1.758ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             1.758          5.626          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x037y037z1          0.314    r     5.940       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.940               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.702               

Slack               : 0.702ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.218ns (cell 0.460ns (20%), net 1.758ns (80%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             1.758          5.626          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1]
LUT3 (reg)          x037y037z1          0.314    r     5.940       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.940               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.702               

Slack               : 0.853ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.067ns (cell 0.460ns (22%), net 1.607ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             1.607          5.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x037y039z1          0.314    r     5.789       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.789               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.853               

Slack               : 0.853ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.067ns (cell 0.460ns (22%), net 1.607ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             1.607          5.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x037y039z1          0.314    r     5.789       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.789               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  0.853               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.329ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y048z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_5.q[0]
net (fo=1)                              0.331          3.380          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.mi[1]
reg                 x036y046z3          0.095    f     3.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.329ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y037z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=1)                              0.331          3.380          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1]
reg                 x038y036z0          0.095    f     3.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.336ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y034z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x038y032z3          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.336               

Slack               : 0.360ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.566ns (cell 0.350ns (61%), net 0.216ns (39%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y041z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0]
LUT3 (reg)          x037y041z1          0.241    f     3.506       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.506               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.368ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y051z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.q[0]
net (fo=2)                              0.370          3.419          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.mi[0]
reg                 x037y048z3          0.095    f     3.514          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               

Slack               : 0.382ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.196ns (36%), net 0.339ns (64%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_5.q[1]
net (fo=29)                             0.339          3.388          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.sr
reg                 x037y045z2          0.087    r     3.475               
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.247          3.093               
--------------------------------------------------------------------  ---------------
Required                                               3.093               
--------------------------------------------------------------------  ---------------
Slack                                                  0.382               

Slack               : 0.384ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y030z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.370          3.419          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.mi[0]
reg                 x038y023z0          0.095    f     3.514          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.384               

Slack               : 0.388ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.204ns (31%), net 0.453ns (69%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y036z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.453          3.502          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x038y030z2          0.095    f     3.597          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.597               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.184          3.209               
--------------------------------------------------------------------  ---------------
Required                                               3.209               
--------------------------------------------------------------------  ---------------
Slack                                                  0.388               

Slack               : 0.388ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.204ns (31%), net 0.453ns (69%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y036z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.453          3.502          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x038y030z2          0.095    f     3.597          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.597               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.184          3.209               
--------------------------------------------------------------------  ---------------
Required                                               3.209               
--------------------------------------------------------------------  ---------------
Slack                                                  0.388               

Slack               : 0.409ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.678ns (cell 0.204ns (30%), net 0.474ns (70%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y039z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.474          3.523          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x038y032z0          0.095    f     3.618          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.184          3.209               
--------------------------------------------------------------------  ---------------
Required                                               3.209               
--------------------------------------------------------------------  ---------------
Slack                                                  0.409               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     1.638ns
Fmax           :     610.501MHz

Statistics:
Max            : SWNS      1.201ns, STNS      0.000ns,         0 Viol Endpoints,        56 Total Endpoints,        56 Paths Analyzed
Min            : HWNS     -1.754ns, HTNS    -74.409ns,        56 Viol Endpoints,        56 Total Endpoints,        56 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.201ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[0]_syn_3.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.565ns (cell 0.438ns (27%), net 1.127ns (73%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.801         50.009          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[0]_syn_3.ce
reg                 x006y016z3          0.087    r    50.096               
--------------------------------------------------------------------  ---------------
Arrival                                               50.096               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[0]_syn_3.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[3]_syn_3.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.565ns (cell 0.438ns (27%), net 1.127ns (73%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.801         50.009          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[3]_syn_3.ce
reg                 x006y016z2          0.087    r    50.096               
--------------------------------------------------------------------  ---------------
Arrival                                               50.096               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[3]_syn_3.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.565ns (cell 0.438ns (27%), net 1.127ns (73%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.801         50.009          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.ce
reg                 x006y016z0          0.087    r    50.096               
--------------------------------------------------------------------  ---------------
Arrival                                               50.096               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.201ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[12]_syn_4.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.565ns (cell 0.438ns (27%), net 1.127ns (73%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.801         50.009          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[12]_syn_4.ce
reg                 x006y016z1          0.087    r    50.096               
--------------------------------------------------------------------  ---------------
Arrival                                               50.096               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[12]_syn_4.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.226ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[12]_syn_3.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.540ns (cell 0.438ns (28%), net 1.102ns (72%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.776         49.984          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[12]_syn_3.ce
reg                 x003y016z3          0.087    r    50.071               
--------------------------------------------------------------------  ---------------
Arrival                                               50.071               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[12]_syn_3.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.226               

Slack               : 1.346ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[10]_syn_4.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.420ns (cell 0.438ns (30%), net 0.982ns (70%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.656         49.864          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[10]_syn_4.ce
reg                 x006y018z2          0.087    r    49.951               
--------------------------------------------------------------------  ---------------
Arrival                                               49.951               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[10]_syn_4.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.346               

Slack               : 1.346ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[11]_syn_3.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.420ns (cell 0.438ns (30%), net 0.982ns (70%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.656         49.864          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[11]_syn_3.ce
reg                 x006y018z0          0.087    r    49.951               
--------------------------------------------------------------------  ---------------
Arrival                                               49.951               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[11]_syn_3.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.346               

Slack               : 1.346ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[1]_syn_4.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.420ns (cell 0.438ns (30%), net 0.982ns (70%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.656         49.864          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[1]_syn_4.ce
reg                 x006y018z1          0.087    r    49.951               
--------------------------------------------------------------------  ---------------
Arrival                                               49.951               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[1]_syn_4.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.346               

Slack               : 1.383ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/mux20_syn_279.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.383ns (cell 0.438ns (31%), net 0.945ns (69%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.619         49.827          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: app_fdma_inst/mux20_syn_279.ce
reg                 x007y016z1          0.087    r    49.914               
--------------------------------------------------------------------  ---------------
Arrival                                               49.914               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: app_fdma_inst/mux20_syn_279.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.383               

Slack               : 1.383ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_60.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uitpg_4/mux12_syn_176.ce (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 1.383ns (cell 0.438ns (31%), net 0.945ns (69%))
Clock Skew          : 1.644ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 19
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_60.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z1          0.146    r    48.677          pin: u2_ram/u1_init_ref/init_done_reg_syn_60.q[0]
net (fo=6)                              0.326         49.003          net: u_four_channel_video_splicer/sdr_init_done_dup_60,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.d[1]
LUT2                x006y016z0          0.205    r    49.208       1  pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[10]_syn_4.f[1]
net (fo=19)                             0.619         49.827          net: u_four_channel_video_splicer/u_uidown_sample3/sample_en_dup_7,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(66)
                                                                      pin: u_uitpg_4/mux12_syn_176.ce
reg                 x005y016z3          0.087    r    49.914               
--------------------------------------------------------------------  ---------------
Arrival                                               49.914               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.045          3.346          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_4/mux12_syn_176.clk
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         51.230               
clock uncertainty                      -0.100         51.130               
clock pessimism                         0.167         51.297               
--------------------------------------------------------------------  ---------------
Required                                              51.297               
--------------------------------------------------------------------  ---------------
Slack                                                  1.383               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.754ns
Begin Point         : u_uitpg_3/mux12_syn_182.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_13.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.230ns (44%), net 0.290ns (56%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uitpg_3/mux12_syn_182.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x004y012z0          0.128    f     1.809          pin: u_uitpg_3/mux12_syn_182.q[0]
net (fo=4)                              0.290          2.099          net: u_four_channel_video_splicer/sdr_init_done_dup_63,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_13.sr
reg                 x004y013z2          0.102    r     2.201               
--------------------------------------------------------------------  ---------------
Arrival                                                2.201               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_13.clk
capture edge                            0.000    r     3.722               
--------------------------------------------------------------------  ---------------
removal                                 0.300          4.022               
clock uncertainty                       0.100          4.122               
clock pessimism                        -0.167          3.955               
--------------------------------------------------------------------  ---------------
Required                                               3.955               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.754               

Slack               : -1.754ns
Begin Point         : u_uitpg_3/mux12_syn_182.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_de_reg_syn_5.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.230ns (44%), net 0.290ns (56%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uitpg_3/mux12_syn_182.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x004y012z0          0.128    f     1.809          pin: u_uitpg_3/mux12_syn_182.q[0]
net (fo=4)                              0.290          2.099          net: u_four_channel_video_splicer/sdr_init_done_dup_63,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_de_reg_syn_5.sr
reg                 x005y012z2          0.102    r     2.201               
--------------------------------------------------------------------  ---------------
Arrival                                                2.201               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_de_reg_syn_5.clk
capture edge                            0.000    r     3.722               
--------------------------------------------------------------------  ---------------
removal                                 0.300          4.022               
clock uncertainty                       0.100          4.122               
clock pessimism                        -0.167          3.955               
--------------------------------------------------------------------  ---------------
Required                                               3.955               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.754               

Slack               : -1.754ns
Begin Point         : u_uitpg_3/mux12_syn_182.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uitpg_3/mux12_syn_190.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.520ns (cell 0.230ns (44%), net 0.290ns (56%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uitpg_3/mux12_syn_182.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x004y012z0          0.128    f     1.809          pin: u_uitpg_3/mux12_syn_182.q[0]
net (fo=4)                              0.290          2.099          net: u_four_channel_video_splicer/sdr_init_done_dup_63,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_uitpg_3/mux12_syn_190.sr
reg                 x004y011z2          0.102    r     2.201               
--------------------------------------------------------------------  ---------------
Arrival                                                2.201               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_3/mux12_syn_190.clk
capture edge                            0.000    r     3.722               
--------------------------------------------------------------------  ---------------
removal                                 0.300          4.022               
clock uncertainty                       0.100          4.122               
clock pessimism                        -0.167          3.955               
--------------------------------------------------------------------  ---------------
Required                                               3.955               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.754               

Slack               : -1.724ns
Begin Point         : u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[6]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.550ns (cell 0.230ns (41%), net 0.320ns (59%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z0          0.128    f     1.809          pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.q[0]
net (fo=12)                             0.320          2.129          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[6]_syn_4.sr
reg                 x007y016z2          0.102    r     2.231               
--------------------------------------------------------------------  ---------------
Arrival                                                2.231               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[6]_syn_4.clk
capture edge                            0.000    r     3.722               
--------------------------------------------------------------------  ---------------
removal                                 0.300          4.022               
clock uncertainty                       0.100          4.122               
clock pessimism                        -0.167          3.955               
--------------------------------------------------------------------  ---------------
Required                                               3.955               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.724               

Slack               : -1.639ns
Begin Point         : u2_ram/u2_wrrd/ba_reg[0]_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.491ns (cell 0.109ns (22%), net 0.382ns (78%))
Clock Skew          : 1.780ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/ba_reg[0]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y025z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/ba_reg[0]_syn_7.q[0]
net (fo=8)                              0.382          1.825          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x024y018            0.000    f     1.825               
--------------------------------------------------------------------  ---------------
Arrival                                                1.825               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.639               

Slack               : -1.601ns
Begin Point         : u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[5]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.673ns (cell 0.230ns (34%), net 0.443ns (66%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z0          0.128    f     1.809          pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.q[0]
net (fo=12)                             0.443          2.252          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[5]_syn_3.sr
reg                 x006y015z1          0.102    r     2.354               
--------------------------------------------------------------------  ---------------
Arrival                                                2.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[5]_syn_3.clk
capture edge                            0.000    r     3.722               
--------------------------------------------------------------------  ---------------
removal                                 0.300          4.022               
clock uncertainty                       0.100          4.122               
clock pessimism                        -0.167          3.955               
--------------------------------------------------------------------  ---------------
Required                                               3.955               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.601               

Slack               : -1.588ns
Begin Point         : u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[9]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.686ns (cell 0.230ns (33%), net 0.456ns (67%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z0          0.128    f     1.809          pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.q[0]
net (fo=12)                             0.456          2.265          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[9]_syn_4.sr
reg                 x006y017z3          0.102    r     2.367               
--------------------------------------------------------------------  ---------------
Arrival                                                2.367               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample3/O_vid_data_reg[9]_syn_4.clk
capture edge                            0.000    r     3.722               
--------------------------------------------------------------------  ---------------
removal                                 0.300          4.022               
clock uncertainty                       0.100          4.122               
clock pessimism                        -0.167          3.955               
--------------------------------------------------------------------  ---------------
Required                                               3.955               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.588               

Slack               : -1.588ns
Begin Point         : u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[13]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.686ns (cell 0.230ns (33%), net 0.456ns (67%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.clk
launch edge                             0.000    r     1.681               
--------------------------------------------------------------------  ---------------
clk2q               x005y016z0          0.128    f     1.809          pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux8_syn_18.q[0]
net (fo=12)                             0.456          2.265          net: u_four_channel_video_splicer/sdr_init_done_dup_68,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(8)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[13]_syn_4.sr
reg                 x006y015z3          0.102    r     2.367               
--------------------------------------------------------------------  ---------------
Arrival                                                2.367               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidown_sample4/O_vid_data_reg[13]_syn_4.clk
capture edge                            0.000    r     3.722               
--------------------------------------------------------------------  ---------------
removal                                 0.300          4.022               
clock uncertainty                       0.100          4.122               
clock pessimism                        -0.167          3.955               
--------------------------------------------------------------------  ---------------
Required                                               3.955               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.588               

Slack               : -1.574ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[25]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.556ns (cell 0.109ns (19%), net 0.447ns (81%))
Clock Skew          : 1.780ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[25]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x009y027z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[25]_syn_3.q[0]
net (fo=2)                              0.447          1.890          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x008y027            0.000    f     1.890               
--------------------------------------------------------------------  ---------------
Arrival                                                1.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.574               

Slack               : -1.538ns
Begin Point         : u2_ram/u2_wrrd/ba_reg[0]_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.592ns (cell 0.109ns (18%), net 0.483ns (82%))
Clock Skew          : 1.780ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/ba_reg[0]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y025z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/ba_reg[0]_syn_7.q[0]
net (fo=8)                              0.483          1.926          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y027            0.000    f     1.926               
--------------------------------------------------------------------  ---------------
Arrival                                                1.926               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.130          3.232          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.538               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.655ns
Fmax           :     150.263MHz

Statistics:
Max            : SWNS      1.345ns, STNS      0.000ns,         0 Viol Endpoints,        42 Total Endpoints,       329 Paths Analyzed
Min            : HWNS      0.879ns, HTNS      0.000ns,         0 Viol Endpoints,        42 Total Endpoints,       329 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.345ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_728.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.347ns (cell 1.486ns (23%), net 4.861ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             2.163          5.229          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.a[1]
LUT5                x028y040z1          0.618    f     5.847       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.fx[0]
net (fo=1)                              0.761          6.608          net: u_udp_top/soft_reset_cnt_b_n_dup_1,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.d[0]
LUT3                x023y039z1          0.205    r     6.813       3  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.f[0]
net (fo=58)                             1.317          8.130          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_80,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_728.sr
reg                 x021y042z3          0.086    r     8.216               
--------------------------------------------------------------------  ---------------
Arrival                                                8.216               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_728.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.345               

Slack               : 1.345ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_743.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.347ns (cell 1.486ns (23%), net 4.861ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             2.163          5.229          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.a[1]
LUT5                x028y040z1          0.618    f     5.847       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.fx[0]
net (fo=1)                              0.761          6.608          net: u_udp_top/soft_reset_cnt_b_n_dup_1,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.d[0]
LUT3                x023y039z1          0.205    r     6.813       3  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.f[0]
net (fo=58)                             1.317          8.130          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_80,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_743.sr
reg                 x021y042z2          0.086    r     8.216               
--------------------------------------------------------------------  ---------------
Arrival                                                8.216               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_743.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.345               

Slack               : 1.626ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_739.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.066ns (cell 1.486ns (24%), net 4.580ns (76%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             2.163          5.229          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.a[1]
LUT5                x028y040z1          0.618    f     5.847       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.fx[0]
net (fo=1)                              0.761          6.608          net: u_udp_top/soft_reset_cnt_b_n_dup_1,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.d[0]
LUT3                x023y039z1          0.205    r     6.813       3  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.f[0]
net (fo=58)                             1.036          7.849          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_80,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_739.sr
reg                 x025y041z3          0.086    r     7.935               
--------------------------------------------------------------------  ---------------
Arrival                                                7.935               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_739.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.626               

Slack               : 1.898ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_445.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.794ns (cell 1.486ns (25%), net 4.308ns (75%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             2.163          5.229          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.a[1]
LUT5                x028y040z1          0.618    f     5.847       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.fx[0]
net (fo=1)                              0.761          6.608          net: u_udp_top/soft_reset_cnt_b_n_dup_1,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.d[0]
LUT3                x023y039z1          0.205    r     6.813       3  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.f[0]
net (fo=58)                             0.764          7.577          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_80,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_445.sr
ADDER (reg)         x023y039z2          0.086    r     7.663               
--------------------------------------------------------------------  ---------------
Arrival                                                7.663               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_445.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.898               

Slack               : 1.898ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.794ns (cell 1.486ns (25%), net 4.308ns (75%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             2.163          5.229          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.a[1]
LUT5                x028y040z1          0.618    f     5.847       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.fx[0]
net (fo=1)                              0.761          6.608          net: u_udp_top/soft_reset_cnt_b_n_dup_1,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.d[0]
LUT3                x023y039z1          0.205    r     6.813       3  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.f[0]
net (fo=58)                             0.764          7.577          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_80,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.sr
reg                 x023y039z1          0.086    r     7.663               
--------------------------------------------------------------------  ---------------
Arrival                                                7.663               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.898               

Slack               : 1.908ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.784ns (cell 1.543ns (26%), net 4.241ns (74%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             1.533          4.599          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_201.a[1]
LUT5                x031y032z1          0.618    f     5.217       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_201.fx[0]
net (fo=41)                             0.974          6.191          net: u_udp_top/soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[7]_syn_4.d[0]
LUT3                x019y029z3          0.262    r     6.453       3  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[7]_syn_4.f[0]
net (fo=27)                             1.114          7.567          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_28,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.sr
reg                 x021y031z1          0.086    r     7.653               
--------------------------------------------------------------------  ---------------
Arrival                                                7.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.908               

Slack               : 1.986ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_start_addr_reg[1]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.706ns (cell 1.543ns (27%), net 4.163ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             1.367          4.433          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_203.a[0]
LUT5                x020y047z1          0.618    f     5.051       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_203.fx[0]
net (fo=12)                             1.453          6.504          net: u_udp_top/soft_reset_cnt_b_n_dup_7,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[8]_syn_4.d[0]
LUT3                x014y037z3          0.262    r     6.766       3  pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[8]_syn_4.f[0]
net (fo=25)                             0.723          7.489          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_78,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[1]_syn_3.sr
reg                 x017y035z3          0.086    r     7.575               
--------------------------------------------------------------------  ---------------
Arrival                                                7.575               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.986               

Slack               : 2.031ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[9]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.661ns (cell 1.486ns (26%), net 4.175ns (74%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             2.163          5.229          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.a[1]
LUT5                x028y040z1          0.618    f     5.847       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.fx[0]
net (fo=1)                              0.761          6.608          net: u_udp_top/soft_reset_cnt_b_n_dup_1,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.d[0]
LUT3                x023y039z1          0.205    r     6.813       3  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.f[0]
net (fo=58)                             0.631          7.444          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_80,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[9]_syn_4.sr
reg                 x021y039z1          0.086    r     7.530               
--------------------------------------------------------------------  ---------------
Arrival                                                7.530               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[9]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.031               

Slack               : 2.031ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_start_addr_reg[4]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.661ns (cell 1.486ns (26%), net 4.175ns (74%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             2.163          5.229          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.a[1]
LUT5                x028y040z1          0.618    f     5.847       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_197.fx[0]
net (fo=1)                              0.761          6.608          net: u_udp_top/soft_reset_cnt_b_n_dup_1,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.d[0]
LUT3                x023y039z1          0.205    r     6.813       3  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.f[0]
net (fo=58)                             0.631          7.444          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_80,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[4]_syn_3.sr
reg                 x022y039z1          0.086    r     7.530               
--------------------------------------------------------------------  ---------------
Arrival                                                7.530               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[4]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.031               

Slack               : 2.071ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.621ns (cell 1.543ns (27%), net 4.078ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y058z3          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.620          2.635          net: u_udp_top/soft_reset_cnt[1],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.b[0]
LUT4                x036y059z2          0.431    f     3.066       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zN1yOUWC_reg_syn_36.f[0]
net (fo=24)                             1.533          4.599          net: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_201.a[1]
LUT5                x031y032z1          0.618    f     5.217       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_201.fx[0]
net (fo=41)                             0.974          6.191          net: u_udp_top/soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[7]_syn_4.d[0]
LUT3                x019y029z3          0.262    r     6.453       3  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[7]_syn_4.f[0]
net (fo=27)                             0.951          7.404          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_28,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.sr
reg                 x020y032z1          0.086    r     7.490               
--------------------------------------------------------------------  ---------------
Arrival                                                7.490               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.071               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.879ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.055ns (cell 0.204ns (19%), net 0.851ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x014y030z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[0]
net (fo=2)                              0.851          2.294          net: u_udp_top/u6_tx_fifo/wr_frame_in_fifo,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(129)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.mi[0]
reg                 x025y038z0          0.095    f     2.389          net: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                2.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.879               

Slack               : 1.236ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.412ns (cell 0.636ns (45%), net 0.776ns (55%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z2          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=23)                             0.364          1.807          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_188.c[1]
LUT5                x033y057z1          0.311    f     2.118       1  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_188.fx[0]
net (fo=8)                              0.412          2.530          net: u_udp_top/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3 (reg)          x030y058z1          0.216    f     2.746       2  net: u_udp_top/u4_trimac_block/reset_reg2[0],  ../../../../source_code/rtl/ETH/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                2.746               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.236               

Slack               : 1.889ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.012ns (cell 0.651ns (32%), net 1.361ns (68%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z2          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=23)                             0.364          1.807          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_188.c[1]
LUT5                x033y057z1          0.311    f     2.118       1  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_188.fx[0]
net (fo=8)                              0.656          2.774          net: u_udp_top/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.d[0]
LUT3                x030y052z2          0.179    f     2.953       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=33)                             0.341          3.294          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_94,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.sr
reg                 x030y052z2          0.052    f     3.346               
--------------------------------------------------------------------  ---------------
Arrival                                                3.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  1.889               

Slack               : 1.947ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_state_reg[5]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.070ns (cell 0.651ns (31%), net 1.419ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z2          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=23)                             0.364          1.807          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_188.c[1]
LUT5                x033y057z1          0.311    f     2.118       1  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_188.fx[0]
net (fo=8)                              0.548          2.666          net: u_udp_top/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[6]_syn_4.d[0]
LUT3                x034y056z2          0.179    f     2.845       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[6]_syn_4.f[0]
net (fo=16)                             0.507          3.352          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_95,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[5]_syn_4.sr
reg                 x034y053z1          0.052    f     3.404               
--------------------------------------------------------------------  ---------------
Arrival                                                3.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  1.947               

Slack               : 1.966ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_state_reg[4]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.089ns (cell 0.651ns (31%), net 1.438ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z2          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=23)                             0.364          1.807          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_188.c[1]
LUT5                x033y057z1          0.311    f     2.118       1  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_188.fx[0]
net (fo=8)                              0.656          2.774          net: u_udp_top/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.d[0]
LUT3                x030y052z2          0.179    f     2.953       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=33)                             0.418          3.371          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_94,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[4]_syn_4.sr
reg                 x030y053z3          0.052    f     3.423               
--------------------------------------------------------------------  ---------------
Arrival                                                3.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  1.966               

Slack               : 1.983ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_5.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.106ns (cell 0.573ns (27%), net 1.533ns (73%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z3          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=22)                             0.774          2.217          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_202.d[1]
LUT5                x034y040z1          0.286    f     2.503       1  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_202.fx[0]
net (fo=4)                              0.337          2.840          net: u_udp_top/soft_reset_cnt_b_n_dup_6,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_176.d[1]
LUT3                x033y041z1          0.126    f     2.966       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_176.f[1]
net (fo=58)                             0.422          3.388          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_83,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_5.sr
reg                 x030y041z1          0.052    f     3.440               
--------------------------------------------------------------------  ---------------
Arrival                                                3.440               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  1.983               

Slack               : 2.079ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_16_count_reg[3]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.202ns (cell 0.573ns (26%), net 1.629ns (74%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z3          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=22)                             0.558          2.001          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_207.d[0]
LUT5                x025y058z0          0.286    f     2.287       1  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_207.fx[0]
net (fo=6)                              0.646          2.933          net: u_udp_top/soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x018y059z1          0.126    f     3.059       2  pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=26)                             0.425          3.484          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_91,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[3]_syn_4.sr
reg                 x020y059z3          0.052    f     3.536               
--------------------------------------------------------------------  ---------------
Arrival                                                3.536               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.079               

Slack               : 2.095ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.218ns (cell 0.573ns (25%), net 1.645ns (75%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z3          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=22)                             0.558          2.001          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_207.d[0]
LUT5                x025y058z0          0.286    f     2.287       1  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_207.fx[0]
net (fo=6)                              0.646          2.933          net: u_udp_top/soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x018y059z1          0.126    f     3.059       2  pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=26)                             0.441          3.500          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_91,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr
reg                 x018y060z1          0.052    f     3.552               
--------------------------------------------------------------------  ---------------
Arrival                                                3.552               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.095               

Slack               : 2.189ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_16_count_reg[1]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.312ns (cell 0.573ns (24%), net 1.739ns (76%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z3          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=22)                             0.558          2.001          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_207.d[0]
LUT5                x025y058z0          0.286    f     2.287       1  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_207.fx[0]
net (fo=6)                              0.646          2.933          net: u_udp_top/soft_reset_cnt_b_n_dup_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_4.d[0]
LUT3                x018y059z1          0.126    f     3.059       2  pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_4.f[0]
net (fo=26)                             0.535          3.594          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_91,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[1]_syn_4.sr
reg                 x019y060z3          0.052    f     3.646               
--------------------------------------------------------------------  ---------------
Arrival                                                3.646               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.205ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/send_buffer/arp_request_no_reply_error_reg_syn_54.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.328ns (cell 0.573ns (24%), net 1.755ns (76%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y058z3          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=22)                             0.774          2.217          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_202.d[1]
LUT5                x034y040z1          0.286    f     2.503       1  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_202.fx[0]
net (fo=4)                              0.337          2.840          net: u_udp_top/soft_reset_cnt_b_n_dup_6,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_176.d[1]
LUT3                x033y041z1          0.126    f     2.966       2  pin: u_udp_top/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_176.f[1]
net (fo=58)                             0.644          3.610          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_83,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/arp_request_no_reply_error_reg_syn_54.sr
reg                 x030y044z1          0.052    f     3.662               
--------------------------------------------------------------------  ---------------
Arrival                                                3.662               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/arp_request_no_reply_error_reg_syn_54.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.205               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.735ns
Fmax           :     576.369MHz

Statistics:
Max            : SWNS      1.465ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.465ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.498ns (cell 0.695ns (46%), net 0.803ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.q[0]
net (fo=1)                              0.803          4.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x037y045z3          0.549    f     5.220       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.220               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.465               

Slack               : 1.617ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.346ns (cell 0.597ns (44%), net 0.749ns (56%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.749          4.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y037z1          0.451    f     5.068       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.617               

Slack               : 1.617ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.346ns (cell 0.597ns (44%), net 0.749ns (56%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.749          4.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x037y037z1          0.451    f     5.068       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.617               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y042z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x037y041z1          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x037y039z1          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.786ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.177ns (cell 0.695ns (59%), net 0.482ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.482          4.350          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x038y040z2          0.549    f     4.899       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.899               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.786               

Slack               : 1.789ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.174ns (cell 0.695ns (59%), net 0.479ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.479          4.347          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.b[0]
LUT3 (reg)          x037y041z3          0.549    f     4.896       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.896               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.789               

Slack               : 1.792ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.171ns (cell 0.695ns (59%), net 0.476ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.476          4.344          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x037y045z3          0.549    f     4.893       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.893               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.792               

Slack               : 1.795ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.168ns (cell 0.695ns (59%), net 0.473ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.473          4.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x036y044z3          0.549    f     4.890       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.795               

Slack               : 1.893ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.070ns (cell 0.597ns (55%), net 0.473ns (45%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y035z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.473          4.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x038y036z1          0.451    f     4.792       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.792               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.893               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y046z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.q[1]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1]
reg                 x036y046z2          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y046z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_4.q[1]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x037y045z2          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.253ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_9.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_9.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y046z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_9.q[0]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1]
reg                 x037y045z2          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[1]
net (fo=2)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0]
reg                 x036y051z2          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_9.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_9.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y042z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_9.q[0]
net (fo=1)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0]
reg                 x036y041z1          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.398ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2]_syn_4.q[0]
net (fo=1)                              0.370          3.419          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x036y046z2          0.095    f     3.514          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.398               

Slack               : 0.435ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y042z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.407          3.456          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1]
reg                 x036y041z1          0.095    f     3.551          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.551               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y041z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y041z1          0.319    r     3.584       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y041z0          0.319    r     3.584       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y042z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x037y041z0          0.319    r     3.584       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=39)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.301ns
Fmax           :     768.640MHz

Statistics:
Max            : SWNS      6.699ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.699ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_728.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_435.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.064ns (cell 0.289ns (27%), net 0.775ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_728.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y042z3          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_728.q[0]
net (fo=1)                              0.775          2.790          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_435.mi[0]
ADDER (reg)         x021y037z2          0.143    r     2.933          net: u_udp_top/u6_tx_fifo/wr_rd_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.933               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_435.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.699               

Slack               : 6.709ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[9]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.054ns (cell 0.289ns (27%), net 0.765ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[9]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[9]_syn_4.q[0]
net (fo=1)                              0.765          2.780          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.mi[0]
reg                 x020y038z2          0.143    r     2.923          net: u_udp_top/u6_tx_fifo/wr_rd_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.923               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.709               

Slack               : 6.835ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.928ns (cell 0.289ns (31%), net 0.639ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y038z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.639          2.654          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1]
reg                 x020y034z3          0.143    r     2.797          net: u_udp_top/u6_tx_fifo/wr_rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.797               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.835               

Slack               : 6.846ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add5_syn_115.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.917ns (cell 0.289ns (31%), net 0.628ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x014y040z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.628          2.643          net: u_udp_top/u6_tx_fifo/rd_txfer_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(135)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add5_syn_115.mi[1]
ADDER (reg)         x015y036z0          0.143    r     2.786          net: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                2.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add5_syn_115.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.846               

Slack               : 6.848ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.915ns (cell 0.289ns (31%), net 0.626ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y037z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.626          2.641          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x020y034z3          0.143    r     2.784          net: u_udp_top/u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.784               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.848               

Slack               : 6.854ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.909ns (cell 0.289ns (31%), net 0.620ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y034z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.q[0]
net (fo=1)                              0.620          2.635          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0]
reg                 x020y035z1          0.143    r     2.778          net: u_udp_top/u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.854               

Slack               : 6.872ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y034z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.q[1]
net (fo=1)                              0.602          2.617          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0]
reg                 x018y035z3          0.143    r     2.760          net: u_udp_top/u6_tx_fifo/wr_rd_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.995ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x017y037z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[1]
net (fo=1)                              0.479          2.494          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x017y034z3          0.143    r     2.637          net: u_udp_top/u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.637               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.998ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x017y037z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.476          2.491          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0]
reg                 x017y034z2          0.143    r     2.634          net: u_udp_top/u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               

Slack               : 6.998ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y036z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[0]
net (fo=1)                              0.476          2.491          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1]
reg                 x020y035z1          0.143    r     2.634          net: u_udp_top/u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/sub1_syn_91.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y054z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.q[0]
net (fo=2)                              0.216          1.659          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(114)
                                                                      pin: u_udp_top/u7_rx_fifo/sub1_syn_91.mi[1]
ADDER (reg)         x030y055z0          0.095    f     1.754          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/sub1_syn_91.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.244ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x021y037z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.mi[0]
reg                 x021y036z1          0.095    f     1.754          net: u_udp_top/u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y036z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.mi[1]
reg                 x021y036z1          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y038z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.322          1.765          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0]
reg                 x020y038z0          0.095    f     1.860          net: u_udp_top/u6_tx_fifo/wr_rd_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.359ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y037z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.331          1.774          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0]
reg                 x017y034z2          0.095    f     1.869          net: u_udp_top/u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.359ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y036z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[0]
net (fo=1)                              0.331          1.774          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1]
reg                 x020y035z1          0.095    f     1.869          net: u_udp_top/u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.360ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y037z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[1]
net (fo=1)                              0.332          1.775          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x017y034z3          0.095    f     1.870          net: u_udp_top/u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.435ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y034z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.q[1]
net (fo=1)                              0.407          1.850          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0]
reg                 x018y035z3          0.095    f     1.945          net: u_udp_top/u6_tx_fifo/wr_rd_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.456ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.632ns (cell 0.204ns (32%), net 0.428ns (68%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y034z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.q[0]
net (fo=1)                              0.428          1.871          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0]
reg                 x020y035z1          0.095    f     1.966          net: u_udp_top/u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.966               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.456               

Slack               : 0.466ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.642ns (cell 0.204ns (31%), net 0.438ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x021y037z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.438          1.881          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x020y034z3          0.095    f     1.976          net: u_udp_top/u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1837)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.466               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     20.178ns
Fmax           :     49.559MHz

Statistics:
Max            : SWNS     -2.696ns, STNS    -12.363ns,         6 Viol Endpoints,         6 Total Endpoints,         3 Paths Analyzed
Min            : HWNS      1.965ns, HTNS      0.000ns,         0 Viol Endpoints,         6 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.696ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.936ns (cell 1.307ns (67%), net 0.629ns (33%))
Clock Skew          : 1.874ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            0.650    f    36.372          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=2)                              0.629         37.001          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.b[0]
LUT5 (reg)          x022y023z1          0.657    f    37.658       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               37.658               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.696               

Slack               : -2.582ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.822ns (cell 1.307ns (71%), net 0.515ns (29%))
Clock Skew          : 1.874ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.650    f    36.372          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.515         36.887          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0]
LUT5 (reg)          x009y024z0          0.657    f    37.544       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_4,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(39)
--------------------------------------------------------------------  ---------------
Arrival                                               37.544               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.582               

Slack               : -2.461ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u1_init_ref/init_done_reg_syn_41.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.701ns (cell 1.307ns (76%), net 0.394ns (24%))
Clock Skew          : 1.874ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.650    f    36.372          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.394         36.766          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_41.b[0]
LUT5 (reg)          x009y019z1          0.657    f    37.423       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_3,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                               37.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_41.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.461               

Slack               : -1.574ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_13.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_5.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.814ns (cell 0.289ns (35%), net 0.525ns (65%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_13.clk
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
clk2q               x003y008z0          0.146    r    35.868          pin: uivtc_inst/O_vtc_vs_reg_syn_13.q[0]
net (fo=10)                             0.525         36.393          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_5.mi[0]
reg                 x003y008z3          0.143    r    36.536          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               36.536               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_5.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.574               

Slack               : -1.525ns
Begin Point         : u_uitpg_3/mux12_syn_190.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_3/mux12_syn_190.clk
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y011z2          0.146    r    35.868          pin: u_uitpg_3/mux12_syn_190.q[0]
net (fo=3)                              0.476         36.344          net: u_four_channel_video_splicer/u_uidown_sample3/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.mi[1]
reg                 x004y008z2          0.143    r    36.487          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               36.487               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.525               

Slack               : -1.525ns
Begin Point         : u_uitpg_3/mux12_syn_190.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            2.276          3.722          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_3/mux12_syn_190.clk
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
clk2q               x004y011z2          0.146    r    35.868          pin: u_uitpg_3/mux12_syn_190.q[0]
net (fo=3)                              0.476         36.344          net: u_four_channel_video_splicer/u_uidown_sample3/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.mi[0]
reg                 x004y008z3          0.143    r    36.487          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               36.487               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.525               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.965ns
Begin Point         : u_uitpg_3/mux12_syn_190.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 1.591ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_3/mux12_syn_190.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y011z2          0.109    f     3.049          pin: u_uitpg_3/mux12_syn_190.q[0]
net (fo=3)                              0.331          3.380          net: u_four_channel_video_splicer/u_uidown_sample3/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.mi[1]
reg                 x004y008z2          0.095    f     3.475          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.965               

Slack               : 1.965ns
Begin Point         : u_uitpg_3/mux12_syn_190.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 1.591ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_uitpg_3/mux12_syn_190.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x004y011z2          0.109    f     3.049          pin: u_uitpg_3/mux12_syn_190.q[0]
net (fo=3)                              0.331          3.380          net: u_four_channel_video_splicer/u_uidown_sample3/I_vid_vs_d,  ../../../../source_code/rtl/uidown_sample/uidown_sample.v(27)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.mi[0]
reg                 x004y008z3          0.095    f     3.475          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r2_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.965               

Slack               : 1.980ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_13.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_5.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.550ns (cell 0.204ns (37%), net 0.346ns (63%))
Clock Skew          : 1.591ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_13.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x003y008z0          0.109    f     3.049          pin: uivtc_inst/O_vtc_vs_reg_syn_13.q[0]
net (fo=10)                             0.346          3.395          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_5.mi[0]
reg                 x003y008z3          0.095    f     3.490          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                3.490               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.980               

Slack               : 2.677ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u1_init_ref/init_done_reg_syn_41.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.247ns (cell 0.987ns (79%), net 0.260ns (21%))
Clock Skew          : 1.591ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.520    f     3.460          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.260          3.720          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_41.b[0]
LUT5 (reg)          x009y019z1          0.467    r     4.187       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_3,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                                4.187               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_41.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  2.677               

Slack               : 2.785ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.355ns (cell 0.987ns (72%), net 0.368ns (28%))
Clock Skew          : 1.591ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.520    f     3.460          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.368          3.828          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.b[0]
LUT5 (reg)          x009y024z0          0.467    r     4.295       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_4,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(39)
--------------------------------------------------------------------  ---------------
Arrival                                                4.295               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  2.785               

Slack               : 2.864ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.434ns (cell 0.987ns (68%), net 0.447ns (32%))
Clock Skew          : 1.591ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=171)                            1.938          2.940          net: u_four_channel_video_splicer/vid_clk4,  ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(30)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y018            0.520    f     3.460          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=2)                              0.447          3.907          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.b[0]
LUT5 (reg)          x022y023z1          0.467    r     4.374       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                4.374               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  2.864               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     4.800ns
Fmax           :     208.333MHz

Statistics:
Max            : SWNS      0.800ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.387ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.800ns
Begin Point         : u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.921ns (cell 0.146ns (15%), net 0.775ns (85%))
Clock Skew          : 0.209ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x029y070z2          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.775          2.790          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     2.790               
--------------------------------------------------------------------  ---------------
Arrival                                                2.790               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          1.493          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     3.493               
--------------------------------------------------------------------  ---------------
recovery                                0.030          3.523               
clock uncertainty                      -0.100          3.423               
clock pessimism                         0.167          3.590               
--------------------------------------------------------------------  ---------------
Required                                               3.590               
--------------------------------------------------------------------  ---------------
Slack                                                  0.800               

Slack               : 1.154ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.476ns (cell 0.146ns (30%), net 0.330ns (70%))
Clock Skew          : 0.209ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z3          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[1]
net (fo=1)                              0.330          2.345          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     2.345          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                2.345               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          1.493          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     3.493               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.432               
clock uncertainty                      -0.100          3.332               
clock pessimism                         0.167          3.499               
--------------------------------------------------------------------  ---------------
Required                                               3.499               
--------------------------------------------------------------------  ---------------
Slack                                                  1.154               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.387ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.334ns (cell 0.109ns (32%), net 0.225ns (68%))
Clock Skew          : 0.150ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z3          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     1.668          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.668               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          1.302          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -4.698               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -4.701               
clock uncertainty                       0.100         -4.601               
clock pessimism                        -0.118         -4.719               
--------------------------------------------------------------------  ---------------
Required                                              -4.719               
--------------------------------------------------------------------  ---------------
Slack                                                  6.387               

Slack               : 6.458ns
Begin Point         : u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 6.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.635ns (cell 0.109ns (17%), net 0.526ns (83%))
Clock Skew          : 0.150ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=196)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y070z2          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.526          1.969          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     1.969               
--------------------------------------------------------------------  ---------------
Arrival                                                1.969               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          1.302          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -4.698               
--------------------------------------------------------------------  ---------------
removal                                 0.227         -4.471               
clock uncertainty                       0.100         -4.371               
clock pessimism                        -0.118         -4.489               
--------------------------------------------------------------------  ---------------
Required                                              -4.489               
--------------------------------------------------------------------  ---------------
Slack                                                  6.458               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     10.878ns
Fmax           :     91.929MHz

Statistics:
Max            : SWNS     -2.106ns, STNS    -61.971ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      3.334ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[31] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.752       1  pin: sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[31],  NOFILE(0)
                                                                      pin: sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[30] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.752       1  pin: sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[30],  NOFILE(0)
                                                                      pin: sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.075ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_49.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[5] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.852ns (cell 8.193ns (92%), net 0.659ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_49.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y056z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_49.q[0]
net (fo=6)                              0.659          2.674          net: u2_ram/u2_wrrd/sdr_t_dup_15,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_49.ts
PAD                 x000y053            3.047    f     5.721       1  pin: sdram_syn_49.bpad
net (fo=0)          x020y036            0.000          5.721          net: dq[5],  NOFILE(0)
                                                                      pin: sdram.dq[5]
--------------------------------------------------------------------  ---------------
Arrival                                                5.721               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.075               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[29] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_29.ts
PAD                 x040y008            3.047    f     5.711       1  pin: sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[29],  NOFILE(0)
                                                                      pin: sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[28] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_30.ts
PAD                 x040y008            3.047    f     5.711       1  pin: sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[28],  NOFILE(0)
                                                                      pin: sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.061ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[26] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.838ns (cell 8.193ns (92%), net 0.645ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y017z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=3)                              0.645          2.660          net: u2_ram/u2_wrrd/sdr_t_dup_8,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_32.ts
PAD                 x040y014            3.047    f     5.707       1  pin: sdram_syn_32.bpad
net (fo=0)          x020y036            0.000          5.707          net: dq[26],  NOFILE(0)
                                                                      pin: sdram.dq[26]
--------------------------------------------------------------------  ---------------
Arrival                                                5.707               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.061               

Slack               : -2.060ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_49.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[4] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.837ns (cell 8.193ns (92%), net 0.644ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_49.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y056z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_49.q[0]
net (fo=6)                              0.644          2.659          net: u2_ram/u2_wrrd/sdr_t_dup_15,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_43.ts
PAD                 x000y053            3.047    f     5.706       1  pin: sdram_syn_43.bpad
net (fo=0)          x020y036            0.000          5.706          net: dq[4],  NOFILE(0)
                                                                      pin: sdram.dq[4]
--------------------------------------------------------------------  ---------------
Arrival                                                5.706               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.060               

Slack               : -2.028ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[27] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.805ns (cell 8.193ns (93%), net 0.612ns (7%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=5)                              0.612          2.627          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_31.ts
PAD                 x040y011            3.047    f     5.674       1  pin: sdram_syn_31.bpad
net (fo=0)          x020y036            0.000          5.674          net: dq[27],  NOFILE(0)
                                                                      pin: sdram.dq[27]
--------------------------------------------------------------------  ---------------
Arrival                                                5.674               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.028               

Slack               : -1.942ns
Begin Point         : u_uitpg_3/mux11_syn_138.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[17] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.719ns (cell 8.193ns (93%), net 0.526ns (7%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uitpg_3/mux11_syn_138.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y007z1          0.146    r     2.015          pin: u_uitpg_3/mux11_syn_138.q[0]
net (fo=4)                              0.526          2.541          net: u2_ram/u2_wrrd/sdr_t_dup_20,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_24.ts
PAD                 x000y005            3.047    f     5.588       1  pin: sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          5.588          net: dq[17],  NOFILE(0)
                                                                      pin: sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                5.588               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.942               

Slack               : -1.942ns
Begin Point         : u_uitpg_3/mux11_syn_138.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[16] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.719ns (cell 8.193ns (93%), net 0.526ns (7%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=672)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uitpg_3/mux11_syn_138.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y007z1          0.146    r     2.015          pin: u_uitpg_3/mux11_syn_138.q[0]
net (fo=4)                              0.526          2.541          net: u2_ram/u2_wrrd/sdr_t_dup_20,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_25.ts
PAD                 x000y005            3.047    f     5.588       1  pin: sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          5.588          net: dq[16],  NOFILE(0)
                                                                      pin: sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                5.588               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.942               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.334ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_6.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.we_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_6.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.766          pin: sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.766          net: we_n,  NOFILE(0)
                                                                      pin: sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_8.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.cas_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_8.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.766          net: cas_n,  NOFILE(0)
                                                                      pin: sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_9.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.ras_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_9.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.766          net: ras_n,  NOFILE(0)
                                                                      pin: sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_11.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_11.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[9],  NOFILE(0)
                                                                      pin: sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_12.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_12.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[8],  NOFILE(0)
                                                                      pin: sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_13.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_13.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.766          pin: sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[7],  NOFILE(0)
                                                                      pin: sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -7.232ns, STNS   -231.424ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      7.763ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -7.232ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[0]
net (fo=0)                              0.000         14.165          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[6]
net (fo=0)                              0.000         14.165          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[7]
net (fo=0)                              0.000         14.165          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[1]
net (fo=0)                              0.000         14.165          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[23]
net (fo=0)                              0.000         14.165          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[22]
net (fo=0)                              0.000         14.165          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[21]
net (fo=0)                              0.000         14.165          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[20]
net (fo=0)                              0.000         14.165          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[19]
net (fo=0)                              0.000         14.165          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[18]
net (fo=0)                              0.000         14.165          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.763ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[0]
net (fo=0)                              0.000          8.230          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[6]
net (fo=0)                              0.000          8.230          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[7]
net (fo=0)                              0.000          8.230          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[1]
net (fo=0)                              0.000          8.230          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[23]
net (fo=0)                              0.000          8.230          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[22]
net (fo=0)                              0.000          8.230          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[21]
net (fo=0)                              0.000          8.230          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[20]
net (fo=0)                              0.000          8.230          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[19]
net (fo=0)                              0.000          8.230          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[18]
net (fo=0)                              0.000          8.230          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=66)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=672)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               




