// Seed: 1363066555
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = id_9;
  wire id_20, id_21;
endmodule
program module_1 (
    input tri1 id_0,
    input wor id_1,
    output wor id_2,
    id_19,
    output logic id_3,
    input wire id_4,
    input tri id_5,
    output wire id_6,
    input wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    input uwire id_11,
    output wire id_12,
    input wor id_13,
    input tri id_14,
    output tri id_15,
    input wand id_16,
    input tri0 id_17
);
  always_latch id_3 <= 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  assign id_2 = -1;
  generate
    assign id_15 = id_11;
  endgenerate
  assign id_6 = id_8;
  id_20(
      -1
  );
endmodule
