### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set top_design ORCA_TOP
# set FCL 0
# set add_ios 0
# set pad_design 0
# set design_size {1000 644}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft  1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../../syn/rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax.tlup_-40
# set fast_metal Cmin.tlup_-40
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
# set sub_lib_type_target "saed32rvt_"
# set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
# if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 8  
        } else { setMultiCpuUsage -localCpu 8 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 8 
}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
######## STARTING INITIALIZE and FLOORPLAN #################
set_default_view -setup func_worst_scenario
#% Begin Load MMMC data ... (date=06/12 00:32:31, mem=1512.9M)
#% End Load MMMC data ... (date=06/12 00:32:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1514.0M, current mem=1514.0M)

Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...

Loading LEF file saed32sram.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32sram.lef at line 197399.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32_PLL.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32_PLL.lef at line 372.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library saed32rvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library saed32rvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120149)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Read 294 cells in library saed32rvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
Read 12 cells in library saed32rvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
Read 294 cells in library saed32lvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library saed32lvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib.
Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
Read 294 cells in library saed32lvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 12 cells in library saed32lvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Message <TECHLIB-313> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library saed32hvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib.
Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib.
Read 12 cells in library saed32hvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib.
Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib.
Read 294 cells in library saed32hvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib.
Read 12 cells in library saed32hvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib.
Read 35 cells in library saed32sram_ss0p95vn40c.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib.
Read 294 cells in library saed32rvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32rvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib.
Read 294 cells in library saed32rvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32rvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib.
Read 294 cells in library saed32lvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32lvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib.
Read 294 cells in library saed32lvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32lvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib.
Read 294 cells in library saed32hvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32hvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib.
Read 294 cells in library saed32hvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32hvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib.
Read 35 cells in library saed32sram_ff1p16vn40c.
Library reading multithread flow ended.
*** End library_loading (cpu=0.53min, real=0.15min, mem=156.0M, fe_cpu=1.34min, fe_real=2.03min, fe_mem=1944.3M) ***
#% Begin Load netlist data ... (date=06/12 00:32:42, mem=1613.6M)
*** Begin netlist parsing (mem=1944.3M) ***
Created 1025 new cells from 44 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/ORCA_TOP.dct.vg'

*** Memory Usage v#2 (Current mem = 1944.316M, initial mem = 820.664M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=1944.3M) ***
#% End Load netlist data ... (date=06/12 00:32:43, total cpu=0:00:00.5, real=0:00:01.0, peak res=1656.0M, current mem=1656.0M)
Set top cell to ORCA_TOP.
Hooked 4138 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ORCA_TOP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 4264 modules.
** info: there are 38947 stdCell insts.
** info: there are 404 insts with no signal pins.
** info: there are 40 macros.

*** Memory Usage v#2 (Current mem = 1991.230M, initial mem = 820.664M) ***
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Extraction setup Started for TopCell ORCA_TOP 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: test_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: test_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Multithreaded Timing Analysis is initialized with 8 threads

Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
Current (total cpu=0:01:26, real=0:02:10, peak res=2222.3M, current mem=2222.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2240.5M, current mem=2239.4M)
Current (total cpu=0:01:26, real=0:02:10, peak res=2240.5M, current mem=2239.4M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
Current (total cpu=0:01:27, real=0:02:10, peak res=2240.5M, current mem=2239.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2262.3M, current mem=2262.3M)
Current (total cpu=0:01:27, real=0:02:10, peak res=2262.3M, current mem=2262.3M)
Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
Current (total cpu=0:01:27, real=0:02:11, peak res=2262.4M, current mem=2262.4M)
**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).

INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2262.8M, current mem=2262.8M)
Current (total cpu=0:01:27, real=0:02:11, peak res=2262.8M, current mem=2262.8M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
Current (total cpu=0:01:27, real=0:02:11, peak res=2262.8M, current mem=2262.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2263.2M, current mem=2263.2M)
Current (total cpu=0:01:27, real=0:02:11, peak res=2263.2M, current mem=2263.2M)
Total number of combinational cells: 375
Total number of sequential cells: 396
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 27
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
ERROR     DMMMC-271            9  The software does not currently support ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
WARNING   TECHLIB-313         72  Property '%s' can not be set on pin '%s'...
WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
*** Message Summary: 378 warning(s), 9 error(s)

Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def', current time is Wed Jun 12 00:32:51 2024 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (982528 593712)
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pad_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[3]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[2]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[1]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[0]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_en' is inconsistent with netlist.
**WARN: (EMS-27):	Message (IMPDF-247) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def' is parsed, current time is Wed Jun 12 00:32:51 2024.
Updating the floorplan ...
Start create_tracks
Generated pitch 2.432 in MRDL is different from previous one 0.228 in unpreferred direction.
Generated pitch 1.216 in M9 is different from previous one 0.152 in unpreferred direction.
Generated pitch 2.432 in M9 is different from previous one 0.228 in preferred direction.
Generated pitch 1.216 in M8 is different from previous one 0.152 in unpreferred direction.
Generated pitch 1.216 in M8 is different from previous one 0.152 in preferred direction.
Generated pitch 0.608 in M7 is different from previous one 0.152 in unpreferred direction.
Generated pitch 1.216 in M7 is different from previous one 0.152 in preferred direction.
Generated pitch 0.608 in M6 is different from previous one 0.152 in unpreferred direction.
Generated pitch 0.608 in M6 is different from previous one 0.152 in preferred direction.
Generated pitch 0.304 in M5 is different from previous one 0.152 in unpreferred direction.
Generated pitch 0.608 in M5 is different from previous one 0.152 in preferred direction.
Generated pitch 0.304 in M4 is different from previous one 0.152 in unpreferred direction.
Generated pitch 0.304 in M4 is different from previous one 0.152 in preferred direction.
Generated pitch 0.304 in M3 is different from previous one 0.152 in preferred direction.
READING SCANDEF
Reading DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def', current time is Wed Jun 12 00:32:52 2024 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def' is parsed, current time is Wed Jun 12 00:32:52 2024.
FINISHED READING SCANDEF
Reading power intent file ../../syn/outputs/ORCA_TOP.dct.upf ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.01 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
Setting boundaryports(3) from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.56 real=0:00:01.00
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.10 real=0:00:00.00
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.05 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.11 real=0:00:00.00
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.48 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
number of pgNets = 3
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.01 real=0:00:00.00
INFO: level_shifter strategy ls_out: added 62 level_shifter insts
INFO: level_shifter strategy ls_in: added 36 level_shifter insts
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.04 real=0:00:01.00
Current (total cpu=0:01:30, real=0:02:14, peak res=2317.3M, current mem=2298.7M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2313.5M, current mem=2313.5M)
Current (total cpu=0:01:31, real=0:02:14, peak res=2317.3M, current mem=2313.5M)
Current (total cpu=0:01:31, real=0:02:15, peak res=2317.3M, current mem=2313.5M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2316.3M, current mem=2316.3M)
Current (total cpu=0:01:31, real=0:02:15, peak res=2317.3M, current mem=2316.3M)
Current (total cpu=0:01:31, real=0:02:15, peak res=2317.3M, current mem=2316.3M)
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2316.9M, current mem=2316.9M)
Current (total cpu=0:01:31, real=0:02:15, peak res=2317.3M, current mem=2316.9M)
Current (total cpu=0:01:31, real=0:02:15, peak res=2317.3M, current mem=2316.9M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2317.4M, current mem=2317.4M)
Current (total cpu=0:01:31, real=0:02:15, peak res=2317.4M, current mem=2317.4M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:01.89 real=0:00:01.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: misc: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: update_pd_libset_by_voltages: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: setDenseRecIsoInstToDB: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 357
Total number of sequential cells: 204
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 30
Total number of retention cells: 180
Total number of physical cells: 27
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
number of pgNets = 3
**WARN: (IMPMSMV-4010):	The '-box' parameter of the 'modifypowerdomainattr' command is obsolete and will be removed in a future release. Use 'setObjFPlanBox Group <domain_name>' instead.
Type 'man IMPMSMV-4010' for more detail.
Power Domain 'PD_RISC_CORE'.
	  Boundary = 10.0320 10.0320 420.0320 185.0320
	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 0
	   rowSpacing = 0.0000
	   rowFlip = first (fplan:auto)
	   site = unit
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
**WARN: (IMPOPT-3593):	The cell DELLN is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
Type 'man IMPOPT-3593' for more detail.
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
Created reg2cgate path group
Effort level <high> specified for reg2cgate path_group
#% Begin save design ... (date=06/12 00:33:00, mem=2355.8M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_floorplan.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_floorplan.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=06/12 00:33:00, mem=2355.8M)
% End Save ccopt configuration ... (date=06/12 00:33:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2357.4M, current mem=2357.4M)
% Begin Save netlist data ... (date=06/12 00:33:00, mem=2357.4M)
Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/12 00:33:00, total cpu=0:00:00.3, real=0:00:00.0, peak res=2358.6M, current mem=2358.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/12 00:33:00, mem=2360.4M)
Saving AAE Data ...
% End Save AAE data ... (date=06/12 00:33:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2384.3M, current mem=2360.5M)
Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving SCANDEF file ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__17_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__16_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed Jun 12 00:33:05 2024)
Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2843.0M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2843.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2843.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/12 00:33:06, mem=2376.0M)
% End Save power constraints data ... (date=06/12 00:33:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=2376.1M, current mem=2376.1M)
Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
#% End save design ... (date=06/12 00:33:12, total cpu=0:00:08.2, real=0:00:12.0, peak res=2406.0M, current mem=2379.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         111  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
*** Message Summary: 118 warning(s), 0 error(s)

######## FINISHED INTIIALIZE and FLOORPLAN #################
Start create_tracks
Design check done.


---
--- Please refer to file pg.rpt for detailed report.
---
*** Message Summary: 0 warning(s), 0 error(s)

#% Begin addRing (date=06/12 00:33:12, mem=2379.4M)


viaInitial starts at Wed Jun 12 00:33:12 2024
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Wed Jun 12 00:33:12 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2649.3M)
The power planner has cut rows, and such rows will be considered to be placement objects.
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=06/12 00:33:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2380.3M, current mem=2380.3M)
#% Begin addStripe (date=06/12 00:33:12, mem=2380.3M)

Initialize fgc environment(mem: 2649.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2649.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 216 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M4   |       216      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/12 00:33:13, total cpu=0:00:00.2, real=0:00:01.0, peak res=2384.1M, current mem=2384.1M)
#% Begin addStripe (date=06/12 00:33:13, mem=2384.1M)

Initialize fgc environment(mem: 2651.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 308 wires.
ViaGen created 1502 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA4  |      1502      |        0       |
|   M5   |       308      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/12 00:33:13, total cpu=0:00:00.3, real=0:00:00.0, peak res=2384.9M, current mem=2384.9M)
#% Begin addStripe (date=06/12 00:33:13, mem=2384.9M)

Initialize fgc environment(mem: 2652.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 185.12) (10.09, 414.35).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 483.97) (10.09, 511.40).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 581.02) (10.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 185.12) (30.09, 405.39).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 486.71) (30.09, 502.45).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 185.12) (50.09, 405.39).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 486.71) (50.09, 502.45).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 185.12) (70.09, 404.75).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 486.71) (70.09, 501.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 486.33) (70.26, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 583.38) (70.26, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (90.03, 185.12) (90.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 185.12) (110.09, 404.75).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 486.71) (110.09, 501.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 185.12) (130.09, 404.49).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 486.71) (130.09, 501.55).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 486.33) (130.31, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 583.38) (130.31, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 185.12) (150.09, 404.75).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 486.71) (150.09, 501.80).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 30.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 50.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 110.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 130.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (500.16, 20.21).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (760.15, 80.12).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (780.25, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (940.16, 10.18).
**WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 97 wires.
ViaGen created 1577 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |      1577      |        0       |
|   M6   |       97       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/12 00:33:13, total cpu=0:00:00.3, real=0:00:00.0, peak res=2385.0M, current mem=2385.0M)
#% Begin addStripe (date=06/12 00:33:13, mem=2385.0M)

Initialize fgc environment(mem: 2652.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (420.12, 10.03) (431.85, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (484.52, 10.03) (501.45, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (554.12, 10.03) (571.06, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (623.73, 10.03) (640.66, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (693.33, 10.03) (709.82, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (762.49, 10.03) (779.87, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (832.54, 10.03) (849.48, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (902.15, 10.03) (919.08, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (971.75, 10.03) (972.50, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (920.52, 10.03) (920.82, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (929.52, 10.03) (929.82, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (928.62, 10.03) (928.92, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (925.02, 10.03) (925.32, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (924.12, 10.03) (924.42, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (947.52, 10.03) (947.82, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (945.72, 10.03) (946.02, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (946.62, 10.03) (946.92, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (944.82, 10.03) (945.12, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (941.22, 10.03) (941.52, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (931.32, 10.03) (931.62, 10.33).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA6 at (480.33, 10.03) (480.38, 10.33).
addStripe created 29 wires.
ViaGen created 3449 vias, deleted 375 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA4  |       756      |       370      |
|  VIA5  |      1113      |        5       |
|  VIA6  |      1580      |        0       |
|   M7   |       29       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/12 00:33:14, total cpu=0:00:00.4, real=0:00:01.0, peak res=2385.5M, current mem=2385.5M)
#% Begin addStripe (date=06/12 00:33:14, mem=2385.5M)

Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 185.12) (10.09, 414.35).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 483.97) (10.09, 511.40).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 581.02) (10.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (10.03, 185.12) (10.15, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 486.33) (13.56, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 486.33) (11.77, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 583.38) (13.56, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 583.38) (11.77, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (90.03, 185.12) (90.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (90.03, 185.12) (90.15, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 486.33) (94.31, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 486.33) (92.51, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 583.38) (94.31, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 583.38) (92.51, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (170.03, 185.12) (170.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (170.03, 185.12) (170.15, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 486.33) (173.25, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 583.38) (173.25, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (250.03, 185.12) (250.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (250.03, 185.12) (250.15, 583.68).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 30.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 50.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 110.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 130.09).
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (814.01, 583.53).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (538.01, 80.12).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 486.48).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 583.53).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (854.04, 583.53).
Type 'man IMPPP-610' for more detail.
addStripe created 24 wires.
ViaGen created 1835 vias, deleted 241 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |       554      |       238      |
|  VIA6  |       554      |        3       |
|  VIA7  |       727      |        0       |
|   M8   |       24       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/12 00:33:14, total cpu=0:00:00.3, real=0:00:00.0, peak res=2387.9M, current mem=2387.9M)
#% Begin sroute (date=06/12 00:33:14, mem=2387.9M)
*** Begin SPECIAL ROUTE on Wed Jun 12 00:33:14 2024 ***
SPECIAL ROUTE ran on directory: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work
SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.114.2.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 448.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY showBlockEdgeNum not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY showBlockEdgeNum not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY showBlockEdgeNum not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
Finished reading floorplan and netlist information.
   A total of 23 warnings.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1054 macros, 114 used
Read in 219 components
  179 core components: 179 unplaced, 0 placed, 0 fixed
  40 block/ring components: 0 unplaced, 0 placed, 40 fixed
Read in 242 physical pins
  242 physical pins: 0 unplaced, 0 placed, 242 fixed
Read in 3 logical pins
Read in 1 blockages
Read in 220 nets
Read in 3 special nets, 2 routed
Read in 681 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDH net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDDH. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-2031):	For net VDDH, no suitable cell can be taken as reference cell for followpin generation at (97.736 10.032) (112.632 11.704). Specify option -corePinLayer to generate followpin on M3 or above layers. Similar warnings suppressed.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (32.235, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (33.603, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (34.971, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (36.339, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (37.707, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (39.075, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (40.443, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (41.811, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (43.179, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (44.547, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (45.915, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.283, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (48.651, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (50.019, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (51.387, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (112.977, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (114.345, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (115.713, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (117.081, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (118.449, 501.570), it will not be connected.
**WARN: (EMS-27):	Message (IMPSR-481) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for VDD FollowPin 1 seconds
CPU time for VDDH FollowPin 0 seconds
CPU time for VSS FollowPin 1 seconds
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (560.08, 560.09) (560.35, 560.10).
  Number of IO ports routed: 0
  Number of Core ports routed: 3662  ignored: 123  open: 475
  Number of Followpin connections: 2486
End power routing: cpu: 0:00:27, real: 0:00:27, peak: 675.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 242 io pins ...
 Updating DB with 36 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Wed Jun 12 00:33:42 2024
The viaGen is rebuilding shadow vias for net VSS.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 473.58) (880.27, 473.69).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 342.40) (880.27, 342.51).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 486.80) (20.27, 486.91).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (100.14, 486.80) (100.27, 486.91).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (180.14, 486.80) (180.27, 486.91).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 501.70) (20.27, 501.81).
sroute post-processing ends at Wed Jun 12 00:33:42 2024

sroute post-processing starts at Wed Jun 12 00:33:42 2024
The viaGen is rebuilding shadow vias for net VDD.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (972.58, 234.12) (972.60, 234.15).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 50.074000, 501.600000 between the M1 and M2 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 50.040000, 501.875000 between the M1 and M4 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 130.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (130.02, 502.00) (130.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 210.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (210.02, 502.00) (210.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 290.130000, 502.121000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (290.03, 501.96) (290.16, 502.07).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 370.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (370.02, 502.00) (370.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 450.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (450.02, 502.00) (450.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 530.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (530.02, 502.00) (530.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 610.092000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.261000 between the M2 and M3 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.331000 between the M1 and M2 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
sroute post-processing ends at Wed Jun 12 00:33:43 2024
sroute created 11109 wires.
ViaGen created 45086 vias, deleted 6 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |      6563      |       NA       |
|  VIA1  |      11678     |        0       |
|   M2   |       308      |       NA       |
|  VIA2  |      11652     |        0       |
|   M3   |       931      |       NA       |
|  VIA3  |      11651     |        0       |
|   M4   |       10       |       NA       |
|  VIA4  |      2709      |        0       |
|   M5   |       115      |       NA       |
|  VIA5  |      2703      |        0       |
|   M6   |       762      |       NA       |
|  VIA6  |      4585      |        5       |
|   M7   |      2420      |       NA       |
|  VIA7  |       108      |        1       |
+--------+----------------+----------------+
#% End sroute (date=06/12 00:33:43, total cpu=0:00:28.9, real=0:00:29.0, peak res=2618.8M, current mem=2410.1M)

Logfile message: writing def file completed ...
######## STARTING PLACE #################
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
# if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    if { ( ! [ info exists fc_rtl ] ) ||  ( ! $fc_rtl ) } {
        echo READING SCANDEF
        read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
        echo FINISHED READING SCANDEF
    }

    # Creating seperate voltage area for core area. 
    remove_voltage_areas *
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode true
  } else { setEcoMode -batchMode true }

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
     if { [ is_common_ui_mode ] } {  eco_update_cell -insts [get_db $i .name ] -cells $vt   
     } else { ecoChangeCell -inst [get_db $i .name ] -cell $vt  }
  }
  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode false
  } else { setEcoMode -batchMode false  }
}
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_35_test_si1', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_34_scan_enable', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_33_Instrn_0_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_32_Instrn_1_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_31_Instrn_2_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_30_Instrn_3_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_29_Instrn_4_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_28_Instrn_5_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_27_Instrn_6_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_26_Instrn_7_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_25_Instrn_8_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_24_Instrn_9_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_23_Instrn_10_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_22_Instrn_11_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_21_Instrn_12_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_20_Instrn_13_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_19_Instrn_14_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_18_Instrn_15_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_17_Instrn_16_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_16_Instrn_17_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
**WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.

#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3030.61 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
[NR-eGR] Started Early Global Route ( Curr Mem: 2.88 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.88 MB )
[NR-eGR] Read 41631 nets ( ignored 41631 )
[NR-eGR] No Net to Route
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] No Net to Route
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0     0 
[NR-eGR]  M2    (2V)             0     0 
[NR-eGR]  M3    (3H)             0     0 
[NR-eGR]  M4    (4V)             0     0 
[NR-eGR]  M5    (5H)             0     0 
[NR-eGR]  M6    (6V)             0     0 
[NR-eGR]  M7    (7H)             0     0 
[NR-eGR]  M8    (8V)             0     0 
[NR-eGR]  M9    (9H)             0     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total            0     0 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 940860um
[NR-eGR] Total length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.86 sec, Real: 0.80 sec, Curr Mem: 2.91 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.87 sec, Real: 0.81 sec, Curr Mem: 2.89 MB )
Extraction called for design 'ORCA_TOP' of instances=39085 and nets=42514 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2995.785M)
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2763.11)
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_36, driver I_RISC_CORE/ls_in_35_test_si1/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI (cell SDFFX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_33, driver I_RISC_CORE/ls_in_32_Instrn_1_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_29, driver I_RISC_CORE/ls_in_28_Instrn_5_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_32, driver I_RISC_CORE/ls_in_31_Instrn_2_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_34, driver I_RISC_CORE/ls_in_33_Instrn_0_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_24, driver I_RISC_CORE/ls_in_23_Instrn_10_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_30, driver I_RISC_CORE/ls_in_29_Instrn_4_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_31, driver I_RISC_CORE/ls_in_30_Instrn_3_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_21, driver I_RISC_CORE/ls_in_20_Instrn_13_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_20, driver I_RISC_CORE/ls_in_19_Instrn_14_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_19, driver I_RISC_CORE/ls_in_18_Instrn_15_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_18, driver I_RISC_CORE/ls_in_17_Instrn_16_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_17, driver I_RISC_CORE/ls_in_16_Instrn_17_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_35, driver I_RISC_CORE/ls_in_34_scan_enable/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U18/A (cell NBUFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_28, driver I_RISC_CORE/ls_in_27_Instrn_6_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_27, driver I_RISC_CORE/ls_in_26_Instrn_7_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_26, driver I_RISC_CORE/ls_in_25_Instrn_8_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_25, driver I_RISC_CORE/ls_in_24_Instrn_9_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_23, driver I_RISC_CORE/ls_in_22_Instrn_11_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_22, driver I_RISC_CORE/ls_in_21_Instrn_12_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 48210
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2813.55 CPU=0:00:24.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2766.51 CPU=0:00:32.8 REAL=0:00:15.0)
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       16
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    41543
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:       88
 +--------------------------------------------------------------
**INFO: Fewer than half of the nets are detail routed, this design is not in postRoute stage
Resize ls_out_61_test_so1 (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_60_STACK_FULL (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_59_OUT_VALID (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_58_RESULT_DATA_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_57_RESULT_DATA_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_56_RESULT_DATA_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_55_RESULT_DATA_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_54_RESULT_DATA_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_53_RESULT_DATA_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_52_RESULT_DATA_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_51_RESULT_DATA_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_50_RESULT_DATA_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_49_RESULT_DATA_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_48_RESULT_DATA_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_47_RESULT_DATA_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_46_RESULT_DATA_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_45_RESULT_DATA_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_44_RESULT_DATA_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_43_RESULT_DATA_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_42_Rd_Instr (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_41_PSW_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_40_PSW_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_39_PSW_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_38_PSW_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_37_PSW_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_36_PSW_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_35_PSW_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_34_PSW_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_33_PSW_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_32_EndOfInstrn (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_31_Xecutng_Instrn_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_30_Xecutng_Instrn_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_29_Xecutng_Instrn_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_28_Xecutng_Instrn_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_27_Xecutng_Instrn_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_26_Xecutng_Instrn_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_25_Xecutng_Instrn_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_24_Xecutng_Instrn_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_23_Xecutng_Instrn_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_22_Xecutng_Instrn_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_21_Xecutng_Instrn_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_20_Xecutng_Instrn_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_19_Xecutng_Instrn_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_18_Xecutng_Instrn_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_17_Xecutng_Instrn_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_16_Xecutng_Instrn_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_15_Xecutng_Instrn_16_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_14_Xecutng_Instrn_17_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_13_Xecutng_Instrn_18_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_12_Xecutng_Instrn_19_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_11_Xecutng_Instrn_20_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_10_Xecutng_Instrn_21_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_9_Xecutng_Instrn_22_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_8_Xecutng_Instrn_23_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_7_Xecutng_Instrn_24_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_6_Xecutng_Instrn_25_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_5_Xecutng_Instrn_26_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_4_Xecutng_Instrn_27_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_3_Xecutng_Instrn_28_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_2_Xecutng_Instrn_29_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_1_Xecutng_Instrn_30_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_0_Xecutng_Instrn_31_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.

*** Starting refinePlace (0:03:07 mem=3396.3M) ***
Total net bbox length = 8.561e+05 (5.116e+05 3.445e+05) (ext = 6.704e+04)
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Total net bbox length = 8.561e+05 (5.116e+05 3.445e+05) (ext = 6.704e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3396.3MB
*** Finished refinePlace (0:03:07 mem=3396.3M) ***
### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
#% Begin place_opt_design (date=06/12 00:34:06, mem=2761.0M)
**INFO: User settings:
setDesignMode -earlyClockFlow                false
setDesignMode -flowEffort                    standard
setDelayCalMode -engine                      aae
setOptMode -opt_enable_podv2_clock_opt_flow  false
setOptMode -opt_skew                         true
setOptMode -opt_skew_ccopt                   standard
setOptMode -opt_skew_post_route              false
setOptMode -opt_skew_pre_cts                 false
setAnalysisMode -analysisType                bcwc

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:03:07.8/0:03:22.1 (0.9), mem = 3438.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>

*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:08.5/0:03:22.5 (0.9), mem = 3437.3M
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__17_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__16_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 10.48% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Warning: Found 48 MSV violating nets before deleteBufferTree
  Will not remove AON buffers because removing them could give unexpected results
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 3434 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:07.3) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 19267 (50.3%) nets
3		: 10980 (28.7%) nets
4     -	14	: 7236 (18.9%) nets
15    -	39	: 760 (2.0%) nets
40    -	79	: 10 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 3 (0.0%) nets
320   -	639	: 14 (0.0%) nets
640   -	1279	: 5 (0.0%) nets
1280  -	2559	: 4 (0.0%) nets
2560  -	5119	: 3 (0.0%) nets
5120+		: 0 (0.0%) nets
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
#std cell=35696 (0 fixed + 35696 movable) #buf cell=32 #inv cell=3802 #block=40 (0 floating + 40 preplaced)
#ioInst=0 #net=38229 #term=149448 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=215, #floatPin=0
stdCell: 35660 single + 36 double + 0 multi
Total standard cell length = 80.6555 (mm), area = 0.1350 (mm^2)

Average module density = 0.566.
Density for module 'CLOCK_GROUP' = 0.570.
       = stdcell_area 2449 sites (622 um^2) / alloc_area 4297 sites (1092 um^2).
Density for module 'PD_RISC_CORE' = 0.473.
       = stdcell_area 22849 sites (5807 um^2) / alloc_area 48331 sites (12283 um^2).
Density for the rest of the design = 0.570.
       = stdcell_area 505834 sites (128555 um^2) / alloc_area 887512 sites (225556 um^2).
Density for the design = 0.565.
       = stdcell_area 531132 sites (134984 um^2) / alloc_area 940140 sites (238931 um^2).
Pin Density = 0.06513.
            = total # of pins 149448 / total area 2294720.
Identified 419 spare or floating instances, with no clusters.




Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.742e+05 (3.96e+05 1.79e+05)
              Est.  stn bbox = 6.315e+05 (4.34e+05 1.97e+05)
              cpu = 0:00:02.3 real = 0:00:01.0 mem = 3480.4M
Iteration  2: Total net bbox = 5.742e+05 (3.96e+05 1.79e+05)
              Est.  stn bbox = 6.315e+05 (4.34e+05 1.97e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3481.4M
*** Finished SKP initialization (cpu=0:00:33.7, real=0:00:12.0)***

Active views After View pruning: 
func_worst_scenario
Iteration  3: Total net bbox = 5.296e+05 (3.82e+05 1.47e+05)
              Est.  stn bbox = 6.353e+05 (4.57e+05 1.78e+05)
              cpu = 0:01:04 real = 0:00:20.0 mem = 4369.4M
Iteration  4: Total net bbox = 4.898e+05 (3.38e+05 1.52e+05)
              Est.  stn bbox = 5.946e+05 (4.09e+05 1.86e+05)
              cpu = 0:01:14 real = 0:00:15.0 mem = 4487.5M
Iteration  5: Total net bbox = 4.898e+05 (3.38e+05 1.52e+05)
              Est.  stn bbox = 5.946e+05 (4.09e+05 1.86e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4487.5M
Iteration  6: Total net bbox = 5.846e+05 (3.74e+05 2.11e+05)
              Est.  stn bbox = 7.073e+05 (4.49e+05 2.58e+05)
              cpu = 0:01:23 real = 0:00:17.0 mem = 4514.6M

Iteration  7: Total net bbox = 6.239e+05 (4.06e+05 2.18e+05)
              Est.  stn bbox = 7.485e+05 (4.83e+05 2.65e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4290.5M
Iteration  8: Total net bbox = 6.239e+05 (4.06e+05 2.18e+05)
              Est.  stn bbox = 7.485e+05 (4.83e+05 2.65e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4290.5M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration  9: Total net bbox = 6.633e+05 (4.22e+05 2.41e+05)
              Est.  stn bbox = 7.993e+05 (5.02e+05 2.97e+05)
              cpu = 0:01:31 real = 0:00:19.0 mem = 4263.7M
Iteration 10: Total net bbox = 6.633e+05 (4.22e+05 2.41e+05)
              Est.  stn bbox = 7.993e+05 (5.02e+05 2.97e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4263.7M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 11: Total net bbox = 6.850e+05 (4.35e+05 2.50e+05)
              Est.  stn bbox = 8.288e+05 (5.20e+05 3.09e+05)
              cpu = 0:01:06 real = 0:00:15.0 mem = 4267.2M
Iteration 12: Total net bbox = 6.850e+05 (4.35e+05 2.50e+05)
              Est.  stn bbox = 8.288e+05 (5.20e+05 3.09e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4267.2M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 13: Total net bbox = 7.159e+05 (4.52e+05 2.64e+05)
              Est.  stn bbox = 8.613e+05 (5.38e+05 3.23e+05)
              cpu = 0:01:18 real = 0:00:17.0 mem = 4256.7M
Iteration 14: Total net bbox = 7.159e+05 (4.52e+05 2.64e+05)
              Est.  stn bbox = 8.613e+05 (5.38e+05 3.23e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4256.7M
Iteration 15: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
              Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
              cpu = 0:01:25 real = 0:00:18.0 mem = 4283.5M
Iteration 16: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
              Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4283.5M
Iteration 17: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
              Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4283.5M
Finished Global Placement (cpu=0:09:05, real=0:02:03, mem=4283.5M)
Keep Tdgp Graph and DB for later use
Info: 15 clock gating cells identified, 15 (on average) moved 120/8
Begin: Reorder Scan Chains
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Found 0 hierarchical instance(s) in the file.
**WARN: (IMPSC-1105):	Unable to skip buffer for scan chain "5".
**WARN: (IMPSC-1105):	Unable to skip buffer for scan chain "6".
*** Scan Skip Mode Summary:
INFO: Unable to skip buffers for 2 scan groups!
Start flexRegrouping ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
SC-INFO: saving current scan group ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
SC-INFO: saving current scan group ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
Start wep ...
**WARN: (IMPSC-1108):	Unable to update netlist with reordered scan chain connections for scan chain "5".
**WARN: (IMPSC-1108):	Unable to update netlist with reordered scan chain connections for scan chain "6".
INFO: Finished netlist update for 3 scan groups.
INFO: Failed to update netlist for 2 scan groups.
**WARN: (EMS-27):	Message (IMPSC-1020) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPSC-1001) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
Finished flexRegrouping
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:   166657.594 (floating:   157757.479)
Final   total scan wire length:    44600.040 (floating:    35699.925)
Improvement:   122057.554   percent 73.24 (floating improvement:   122057.554   percent 77.37)
Initial scan reorder max long connection:      879.532
Final   scan reorder max long connection:      556.087
Improvement:      323.445   percent 36.77
Total net length = 7.453e+05 (4.676e+05 2.777e+05) (ext = 4.914e+04)
*** End of ScanReorder (cpu=0:00:06.1, real=0:00:04.0, mem=4570.1M) ***
End: Reorder Scan Chains

*** Starting refinePlace (0:12:30 mem=4603.5M) ***
Total net bbox length = 7.611e+05 (4.771e+05 2.841e+05) (ext = 4.039e+04)
98 shifters have been successfully placed.
98 shifters were given a new location.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 35594 insts, mean move: 0.86 um, max move: 32.37 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_): (153.38, 369.52) --> (180.73, 364.50)
	Runtime: CPU: 0:00:18.1 REAL: 0:00:08.0 MEM: 4699.5MB
Summary Report:
Instances move: 35692 (out of 35696 movable)
Instances flipped: 3
Mean displacement: 0.97 um
Max displacement: 166.04 um (Instance: ls_out_43_RESULT_DATA_15_) (294.221, 185.594) -> (420.128, 145.464)
	Length: 17 sites, height: 1 rows, site name: unit, cell type: LSDNSSX8_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.190e+05 (4.361e+05 2.829e+05) (ext = 4.038e+04)
Runtime: CPU: 0:00:18.5 REAL: 0:00:09.0 MEM: 4699.5MB
*** Finished refinePlace (0:12:49 mem=4699.5M) ***
*** Finished Initial Placement (cpu=0:09:32, real=0:02:17, mem=4477.1M) ***

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 37.76 % ( 802 / 2124 )
powerDomain PD_RISC_CORE : bins with density > 0.750 = 56.73 % ( 156 / 275 )

*** Start incrementalPlace ***
Active views:
  func_worst_scenario
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 38282 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.31% H + 0.02% V. EstWL: 8.576156e+05um
[NR-eGR] Overflow after Early Global Route 0.28% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.77 sec, Real: 2.86 sec, Curr Mem: 4.30 MB )
Early Global Route congestion estimation runtime: 2.87 seconds, mem = 4510.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Total eGR-routed clock nets wire length: 24845um, number of vias: 11280
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  153565 
[NR-eGR]  M2    (2V)        209680  209088 
[NR-eGR]  M3    (3H)        302996   63003 
[NR-eGR]  M4    (4V)        124961   13751 
[NR-eGR]  M5    (5H)        132859    3726 
[NR-eGR]  M6    (6V)         46601    2021 
[NR-eGR]  M7    (7H)         67375     378 
[NR-eGR]  M8    (8V)          4076     138 
[NR-eGR]  M9    (9H)          9699       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       898246  445670 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 719019um
[NR-eGR] Total length: 898246um, number of vias: 445670
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.58 seconds, mem = 4569.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.4, real=0:00:03.0)***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 10.48% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
***** Total cpu  0:9:49
***** Total real time  0:2:29
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 9:49, real = 0: 2:29, mem = 4113.3M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:09:49.5/0:02:30.1 (3.9), totSession cpu/real = 0:12:58.0/0:05:52.6 (2.2), mem = 4113.3M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2914.2M, totSessionCpu=0:12:58 **
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:58.1/0:05:52.7 (2.2), mem = 4113.3M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
RODC: v2.8s

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=4109.16 CPU=0:00:00.0 REAL=0:00:00.0) 
Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:07, real = 0:00:33, mem = 2810.3M, totSessionCpu=0:13:05 **
#optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.85 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.85 MB )
[NR-eGR] Read rows... (mem=3.9M)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 21736) - (9880, 23408) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 23408) - (9880, 25080) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 25080) - (9880, 26752) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 26752) - (9880, 28424) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 28424) - (9880, 30096) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 30096) - (9880, 31768) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: [NR-eGR] Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[NR-eGR] Done Read rows (cpu=0.000s, mem=3.9M)

[NR-eGR] Read module constraints... (mem=3.9M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.9M)

[NR-eGR] Read 38282 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.02% V. EstWL: 8.658001e+05um
[NR-eGR] Overflow after Early Global Route 0.13% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 25533um, number of vias: 11302
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  153565 
[NR-eGR]  M2    (2V)        215060  210689 
[NR-eGR]  M3    (3H)        313821   62018 
[NR-eGR]  M4    (4V)        125498   13866 
[NR-eGR]  M5    (5H)        131465    3679 
[NR-eGR]  M6    (6V)         44750    2021 
[NR-eGR]  M7    (7H)         63377     371 
[NR-eGR]  M8    (8V)          3003     140 
[NR-eGR]  M9    (9H)         10416       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       907390  446349 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 719019um
[NR-eGR] Total length: 907390um, number of vias: 446349
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.53 sec, Real: 3.68 sec, Curr Mem: 3.96 MB )
[NR-eGR] Finished Early Global Route ( CPU: 8.58 sec, Real: 3.74 sec, Curr Mem: 3.86 MB )
Extraction called for design 'ORCA_TOP' of instances=35736 and nets=39266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 4086.207M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3054.51)
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN61_n169, driver I_RISC_CORE/FE_DBTC61_n169/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1104/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN61_n169, driver I_RISC_CORE/FE_DBTC61_n169/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U307/A2 (cell OR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN54_n835, driver I_RISC_CORE/FE_DBTC54_n835/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U541/A1 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN54_n835, driver I_RISC_CORE/FE_DBTC54_n835/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1053/A3 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN52_n481, driver I_RISC_CORE/FE_DBTC52_n481/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1124/A2 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN52_n481, driver I_RISC_CORE/FE_DBTC52_n481/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U764/A2 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U120/A3 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1010/A1 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U820/A3 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN53_n470, driver I_RISC_CORE/FE_DBTC53_n470/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1281/A2 (cell OR3X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN53_n470, driver I_RISC_CORE/FE_DBTC53_n470/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U764/A1 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN49_n1029, driver I_RISC_CORE/FE_DBTC49_n1029/Y (cell INVX2_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1154/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN49_n1029, driver I_RISC_CORE/FE_DBTC49_n1029/Y (cell INVX2_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1192/S0 (cell MUX21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN56_n303, driver I_RISC_CORE/FE_DBTC56_n303/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U570/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN56_n303, driver I_RISC_CORE/FE_DBTC56_n303/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U599/A3 (cell NOR3X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN48_n1082, driver I_RISC_CORE/FE_DBTC48_n1082/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1222/A2 (cell OR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN50_n1118, driver I_RISC_CORE/FE_DBTC50_n1118/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1220/A2 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN60_n595, driver I_RISC_CORE/FE_DBTC60_n595/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U335/A2 (cell OAI22X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN57_n995, driver I_RISC_CORE/FE_DBTC57_n995/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U431/A1 (cell AND2X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN49_n1029, driver I_RISC_CORE/FE_DBTC49_n1029/Y (cell INVX2_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1188/A2 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN58_n328, driver I_RISC_CORE/FE_DBTC58_n328/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U597/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN55_n304, driver I_RISC_CORE/FE_DBTC55_n304/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U599/A2 (cell NOR3X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN59_n170, driver I_RISC_CORE/FE_DBTC59_n170/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1104/A2 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 44861
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3415.34 CPU=0:00:25.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3280.75 CPU=0:00:34.2 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:53.4 real=0:00:15.0 totSessionCpu=0:14:12 mem=4759.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.340 |
|           TNS (ns):|-815.046 |
|    Violating Paths:|   327   |
|          All Paths:|  9697   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1635 (1635)    |   -8.392   |   1673 (1673)    |
|   max_tran     |   3989 (17044)   |  -52.509   |   3989 (17047)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.298%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:18, real = 0:00:57, mem = 3019.9M, totSessionCpu=0:14:16 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:18.5/0:00:58.0 (1.4), totSession cpu/real = 0:14:16.6/0:06:50.7 (2.1), mem = 4235.9M
** INFO : this run is activating medium effort placeOptDesign flow


*** Starting optimizing excluded clock nets MEM= 4235.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:01.3  MEM= 4235.9M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -aggressiveCongestionMode
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:19.1/0:06:51.8 (2.1), mem = 4235.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.3 (1.8), totSession cpu/real = 0:14:19.7/0:06:52.1 (2.1), mem = 4235.9M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:30.9/0:06:56.4 (2.1), mem = 4497.6M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.



Footprint cell information for calculating maxBufDist
*info: There are 18 candidate always on buffer/inverter cells
*info: There are 23 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 98 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.3/0:00:07.5 (1.0), totSession cpu/real = 0:14:38.1/0:07:03.9 (2.1), mem = 4243.5M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:38.4/0:07:04.2 (2.1), mem = 4243.5M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
**WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   39.40%|        -| -18.340|-815.047|   0:00:00.0| 4633.5M|
**WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
|   41.05%|     2761| -18.340|-10437.566|   0:00:06.0| 5038.1M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:24.1 real=0:00:06.0 mem=5038.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:29.1/0:00:08.4 (3.5), totSession cpu/real = 0:15:07.5/0:07:12.6 (2.1), mem = 4472.8M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:09.5/0:07:13.6 (2.1), mem = 4472.8M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  4544| 15047|   -21.05|  2054|  4108|    -0.58|     0|     0|     0|     0|   -18.34|-10437.57|       0|       0|       0| 41.05%|          |         |
|     5|     5|    -0.04|    31|    62|    -0.00|     0|     0|     0|     0|    -0.46|    -6.55|    1630|     571|     639| 42.87%| 0:00:13.0|  5128.1M|
|     0|     0|     0.00|    10|    20|    -0.00|     0|     0|     0|     0|    -0.46|    -6.55|      11|       0|      19| 42.88%| 0:00:01.0|  5128.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has MSV violation, use  'reportPowerDomain -net <netname> -verbose' to check details.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:01:10 real=0:00:14.0 mem=5128.1M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:01:15.7/0:00:17.8 (4.3), totSession cpu/real = 0:16:25.2/0:07:31.4 (2.2), mem = 4532.8M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:03:27, real = 0:01:38, mem = 3291.0M, totSessionCpu=0:16:25 **

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6050
  Dominating TNS: -1.819

 test_worst_scenario
  Dominating endpoints: 2797
  Dominating TNS: -4.899

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:28.4/0:07:33.3 (2.2), mem = 4813.6M


*info: 88 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 1008 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.457  TNS Slack -6.545 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.457|  -6.545|   42.88%|   0:00:00.0| 4941.9M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.245|  -4.990|   42.89%|   0:00:01.0| 5125.0M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.245|  -4.990|   42.89%|   0:00:00.0| 5129.5M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.245|  -4.990|   42.89%|   0:00:00.0| 5129.5M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5131.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5132.5M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:15.8 real=0:00:05.0 mem=5132.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:15.8 real=0:00:05.0 mem=5132.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.172  TNS Slack -4.652 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:21.6/0:00:09.1 (2.4), totSession cpu/real = 0:16:50.0/0:07:42.4 (2.2), mem = 4578.2M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.172
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:52.7/0:07:44.2 (2.2), mem = 4968.2M
Reclaim Optimization WNS Slack -0.172  TNS Slack -4.652 Density 42.89
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.89%|        -|  -0.172|  -4.652|   0:00:00.0| 4970.2M|
|   42.88%|       51|  -0.172|  -4.652|   0:00:05.0| 5122.8M|
|   42.88%|        1|  -0.172|  -4.652|   0:00:00.0| 5122.8M|
|   42.88%|        0|  -0.172|  -4.652|   0:00:01.0| 5122.8M|
|   42.80%|      127|  -0.172|  -4.652|   0:00:04.0| 5122.8M|
|   42.53%|     1819|  -0.172|  -4.652|   0:00:15.0| 5122.8M|
|   42.52%|       30|  -0.172|  -4.652|   0:00:02.0| 5122.8M|
|   42.52%|        2|  -0.172|  -4.652|   0:00:00.0| 5122.8M|
|   42.52%|        0|  -0.172|  -4.652|   0:00:00.0| 5122.8M|
|   42.52%|        0|  -0.172|  -4.652|   0:00:01.0| 5122.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.172  TNS Slack -4.652 Density 42.52
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:50) (real = 0:00:30.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:49.6/0:00:29.8 (3.7), totSession cpu/real = 0:18:42.3/0:08:13.9 (2.3), mem = 5122.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:50, real=0:00:30, mem=4581.54M, totSessionCpu=0:18:43).

*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:18:43.9/0:08:15.2 (2.3), mem = 4581.5M

*** Start incrementalPlace ***
Active views:
  func_worst_scenario
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.37 MB )
[NR-eGR] Read 43070 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 43070 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.03% V. EstWL: 8.853524e+05um
[NR-eGR] Overflow after Early Global Route 0.14% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.42 sec, Real: 2.65 sec, Curr Mem: 4.41 MB )
Early Global Route congestion estimation runtime: 2.67 seconds, mem = 4621.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start


Identified 419 spare or floating instances, with no clusters.
*** Finished SKP initialization (cpu=0:00:14.4, real=0:00:04.0)***
SKP will use view:
  func_worst_scenario
Iteration  8: Total net bbox = 8.020e+05 (4.86e+05 3.16e+05)
              Est.  stn bbox = 9.346e+05 (5.59e+05 3.75e+05)
              cpu = 0:01:08 real = 0:00:13.0 mem = 5151.9M
Iteration  9: Total net bbox = 8.247e+05 (5.02e+05 3.23e+05)
              Est.  stn bbox = 9.591e+05 (5.77e+05 3.83e+05)
              cpu = 0:01:12 real = 0:00:14.0 mem = 5147.9M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.83 MB )
Iteration 10: Total net bbox = 8.224e+05 (5.01e+05 3.21e+05)
              Est.  stn bbox = 9.555e+05 (5.75e+05 3.80e+05)
              cpu = 0:01:35 real = 0:00:17.0 mem = 5152.0M
Iteration 11: Total net bbox = 8.455e+05 (5.14e+05 3.32e+05)
              Est.  stn bbox = 9.789e+05 (5.88e+05 3.90e+05)
              cpu = 0:02:32 real = 0:00:28.0 mem = 5250.8M
Iteration 12: Total net bbox = 8.403e+05 (5.13e+05 3.27e+05)
              Est.  stn bbox = 9.723e+05 (5.87e+05 3.86e+05)
              cpu = 0:00:27.8 real = 0:00:06.0 mem = 5191.8M
Move report: Timing Driven Placement moves 39967 insts, mean move: 14.59 um, max move: 197.59 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC3094_sd_DQ_in_16): (1.37, 421.34) --> (147.10, 369.49)

Finished Incremental Placement (cpu=0:07:26, real=0:01:28, mem=4934.4M)
Begin: Reorder Scan Chains
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    44406.296 (floating:    34914.776)
Final   total scan wire length:    42360.926 (floating:    32869.406)
Improvement:     2045.370   percent  4.61 (floating improvement:     2045.370   percent  5.86)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      481.214
Total net length = 1.454e+06 (9.211e+05 5.330e+05) (ext = 1.762e+04)
*** End of ScanReorder (cpu=0:00:02.1, real=0:00:01.0, mem=5094.4M) ***
End: Reorder Scan Chains

*** Starting refinePlace (0:26:19 mem=5127.8M) ***
Total net bbox length = 8.712e+05 (5.373e+05 3.340e+05) (ext = 1.258e+04)
98 shifters were already placed.
98 shifters have been successfully placed.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 40065 insts, mean move: 0.41 um, max move: 42.56 um 
	Max move on inst (I_CONTEXT_MEM/icc_clock31): (412.69, 499.92) --> (455.24, 499.93)
	Runtime: CPU: 0:00:15.3 REAL: 0:00:06.0 MEM: 5095.8MB
Summary Report:
Instances move: 40065 (out of 40484 movable)
Instances flipped: 4
Mean displacement: 0.41 um
Max displacement: 42.56 um (Instance: I_CONTEXT_MEM/icc_clock31) (412.686, 499.923) -> (455.24, 499.928)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: TIEH_HVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.269e+05 (4.932e+05 3.338e+05) (ext = 1.273e+04)
Runtime: CPU: 0:00:15.5 REAL: 0:00:07.0 MEM: 5095.8MB
*** Finished refinePlace (0:26:34 mem=5095.8M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 43070 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 43070 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 9.113086e+05um
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.13 sec, Real: 2.49 sec, Curr Mem: 4.60 MB )
Early Global Route congestion estimation runtime: 2.54 seconds, mem = 4871.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[NR-eGR] Total eGR-routed clock nets wire length: 23996um, number of vias: 11195
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163058 
[NR-eGR]  M2    (2V)        228388  219834 
[NR-eGR]  M3    (3H)        337875   67725 
[NR-eGR]  M4    (4V)        138680   15212 
[NR-eGR]  M5    (5H)        140088    3880 
[NR-eGR]  M6    (6V)         43194    2106 
[NR-eGR]  M7    (7H)         60433     351 
[NR-eGR]  M8    (8V)          2511     127 
[NR-eGR]  M9    (9H)          6022       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       957195  472295 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 826941um
[NR-eGR] Total length: 957195um, number of vias: 472295
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.91 seconds, mem = 4907.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:07:59, real=0:01:43)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4588.2M)
Extraction called for design 'ORCA_TOP' of instances=40524 and nets=44123 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 4591.207M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:13:48, real = 0:04:08, mem = 3125.3M, totSessionCpu=0:26:46 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3265.46)
Total number of fetched objects 49649
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3305.84 CPU=0:00:25.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3305.84 CPU=0:00:32.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:44.1 real=0:00:08.0 totSessionCpu=0:27:31 mem=5019.0M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:08:47.2/0:01:55.6 (4.6), totSession cpu/real = 0:27:31.1/0:10:10.9 (2.7), mem = 4572.0M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:27:34.2/0:10:11.8 (2.7), mem = 4596.0M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   162|   168|    -0.54|  1016|  2032|    -0.01|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       0| 42.52%|          |         |
|     0|     0|     0.00|    13|    26|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|     307|      10|     791| 42.85%| 0:00:06.0|  5337.9M|
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       6| 42.86%| 0:00:01.0|  5337.9M|
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       0| 42.86%| 0:00:00.0|  5337.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:38.2 real=0:00:08.0 mem=5337.9M) ***


*** Starting refinePlace (0:28:19 mem=5315.7M) ***
Total net bbox length = 8.295e+05 (4.941e+05 3.355e+05) (ext = 1.196e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 1010 insts, mean move: 0.47 um, max move: 4.26 um 
	Max move on inst (I_RISC_CORE/FE_OFC2915_n_21): (397.18, 180.58) --> (399.76, 178.90)
	Runtime: CPU: 0:00:08.1 REAL: 0:00:02.0 MEM: 5329.2MB
Summary Report:
Instances move: 1010 (out of 40801 movable)
Instances flipped: 0
Mean displacement: 0.47 um
Max displacement: 4.26 um (Instance: I_RISC_CORE/FE_OFC2915_n_21) (397.176, 180.576) -> (399.76, 178.904)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
Runtime: CPU: 0:00:08.3 REAL: 0:00:03.0 MEM: 5329.2MB
*** Finished refinePlace (0:28:28 mem=5329.2M) ***
*** maximum move = 4.26 um ***
*** Finished re-routing un-routed nets (5353.2M) ***


*** Finish Physical Update (cpu=0:00:11.5 real=0:00:05.0 mem=5353.5M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:56.5/0:00:16.4 (3.4), totSession cpu/real = 0:28:30.8/0:10:28.2 (2.7), mem = 4786.2M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     Summary (cpu=0.94min real=0.27min mem=4786.2M)
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.053  |  0.162  |  0.143  |  0.141  |  0.237  | -0.053  |  0.728  |
|           TNS (ns):| -0.857  |  0.000  |  0.000  |  0.000  |  0.000  | -0.857  |  0.000  |
|    Violating Paths:|   26    |    0    |    0    |    0    |    0    |   26    |    0    |
|          All Paths:|  9695   |  9447   |    8    |   126   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.745%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:15:39, real = 0:04:37, mem = 3352.8M, totSessionCpu=0:28:37 **
*** Timing NOT met, worst failing slack is -0.053
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:28:37.4/0:10:30.4 (2.7), mem = 4786.2M


*info: 88 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 1014 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.053 TNS Slack -0.857 Density 42.86
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.053|-0.857|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      | 0.162| 0.000|
|HEPG                         | 0.143| 0.000|
|All Paths                    |-0.053|-0.857|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.053|   -0.053|  -0.857|   -0.857|   42.86%|   0:00:00.0| 5176.2M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
|   0.017|    0.141|   0.000|    0.000|   42.86%|   0:00:00.0| 5287.1M|                 NA|       NA| NA                                                 |
|   0.017|    0.141|   0.000|    0.000|   42.86%|   0:00:00.0| 5287.1M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=5287.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:00.0 mem=5287.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.141|0.000|
|reg2cgate                    |0.143|0.000|
|reg2reg                      |0.162|0.000|
|HEPG                         |0.143|0.000|
|All Paths                    |0.141|0.000|
+-----------------------------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.86

*** Starting refinePlace (0:28:54 mem=5286.9M) ***
Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=5254.9M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:06.2 REAL: 0:00:03.0 MEM: 5265.7MB
Summary Report:
Instances move: 0 (out of 40801 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
Runtime: CPU: 0:00:06.5 REAL: 0:00:03.0 MEM: 5265.7MB
*** Finished refinePlace (0:29:00 mem=5265.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5292.7M) ***


*** Finish Physical Update (cpu=0:00:09.6 real=0:00:05.0 mem=5293.0M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.86
OptDebug: End of Setup Fixing:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.141|0.000|
|reg2cgate                    |0.143|0.000|
|reg2reg                      |0.162|0.000|
|HEPG                         |0.143|0.000|
|All Paths                    |0.141|0.000|
+-----------------------------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:21.5 real=0:00:09.0 mem=5293.0M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:26.2/0:00:11.6 (2.3), totSession cpu/real = 0:29:03.5/0:10:42.0 (2.7), mem = 4806.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:29:05.9/0:10:43.5 (2.7), mem = 5192.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.86%|        -|   0.000|   0.000|   0:00:00.0| 5192.6M|
|   42.86%|        0|   0.000|   0.000|   0:00:01.0| 5192.6M|
|   42.72%|      215|   0.000|   0.000|   0:00:07.0| 5345.3M|
|   42.68%|      209|   0.000|   0.000|   0:00:05.0| 5349.0M|
|   42.68%|        5|   0.000|   0.000|   0:00:01.0| 5349.0M|
|   42.68%|        0|   0.000|   0.000|   0:00:00.0| 5349.0M|
|   42.68%|        0|   0.000|   0.000|   0:00:01.0| 5349.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.68
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 652 skipped = 0, called in commitmove = 214, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:52.2) (real = 0:00:16.0) **

*** Starting refinePlace (0:29:59 mem=5346.8M) ***
Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:06.2 REAL: 0:00:03.0 MEM: 5314.8MB
Summary Report:
Instances move: 0 (out of 40574 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
Runtime: CPU: 0:00:06.4 REAL: 0:00:03.0 MEM: 5314.8MB
*** Finished refinePlace (0:30:05 mem=5314.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5346.8M) ***


*** Finish Physical Update (cpu=0:00:09.3 real=0:00:04.0 mem=5347.0M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:01:01.5/0:00:19.7 (3.1), totSession cpu/real = 0:30:07.3/0:11:03.2 (2.7), mem = 5347.0M
End: Area Reclaim Optimization (cpu=0:01:02, real=0:00:20, mem=4804.74M, totSessionCpu=0:30:08).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:30:08.1/0:11:03.9 (2.7), mem = 4804.7M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     8|    16|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0| 42.68%|          |         |
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       1| 42.68%| 0:00:00.0|  5368.8M|
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0| 42.68%| 0:00:01.0|  5371.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:02.0 mem=5371.8M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:10.9/0:00:04.1 (2.7), totSession cpu/real = 0:30:19.1/0:11:08.0 (2.7), mem = 4803.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true

*** Starting refinePlace (0:30:20 mem=4803.5M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4771.5M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:07.2 REAL: 0:00:03.0 MEM: 4781.0MB
Summary Report:
Instances move: 0 (out of 40574 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:07.4 REAL: 0:00:04.0 MEM: 4781.0MB
*** Finished refinePlace (0:30:27 mem=4781.0M) ***
Register exp ratio and priority group on 0 nets on 43176 nets : 

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6086
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2763
  Dominating TNS: -0.000

Extraction called for design 'ORCA_TOP' of instances=40614 and nets=44220 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 4615.070M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view test_worst_scenario:
* Accumulated skew : count = 0

Skew summary for view func_worst_scenario:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3312.05)
Total number of fetched objects 49739
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3349.14 CPU=0:00:25.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3349.14 CPU=0:00:32.3 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:44.1 real=0:00:08.0 totSessionCpu=0:31:30 mem=5052.7M)
OPTC: user 20.0
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 43160 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 43160 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.02% V. EstWL: 9.109340e+05um
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.85 sec, Real: 2.45 sec, Curr Mem: 4.39 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.87 sec, Real: 2.48 sec, Curr Mem: 4.35 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.79 |          2.36 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.79, normalized total congestion hotspot area = 2.36 (area is in unit of 4 std-cell row bins)
[hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   214.02   401.28   240.77   428.03 |        1.31   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:18:38, real = 0:05:36, mem = 3289.8M, totSessionCpu=0:31:36 **
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.161  |  0.143  |  0.140  |  0.237  |  0.368  |  0.728  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.570%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
| initial_summary         |           |  -18.340 |           |     -815 |       39.30 |            |              | 0:00:16  |        4239 | 3989 | 1635 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4236 |      |      |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        4243 |      |      |
| drv_fixing              |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 |            |              | 0:00:09  |        4473 |      |      |
| drv_fixing_2            |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 |            |              | 0:00:18  |        4533 |    0 |   10 |
| global_opt              |           |   -0.172 |           |       -5 |       42.88 |            |              | 0:00:09  |        4578 |      |      |
| area_reclaiming         |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 |            |              | 0:00:31  |        4582 |      |      |
| incremental_replacement |           |   -0.053 |           |       -1 |             |       0.26 |         0.26 | 0:01:56  |        4622 |      |      |
| drv_fixing_3            |    -0.053 |   -0.053 |        -1 |       -1 |       42.75 |            |              | 0:00:18  |        4786 |    0 |    0 |
| wns_fixing              |     0.143 |    0.000 |         0 |        0 |       42.86 |            |              | 0:00:12  |        5293 |      |      |
| area_reclaiming_2       |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:21  |        4805 |      |      |
| drv_eco_fixing          |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:04  |        4804 |    0 |    7 |
| final_summary           |     0.143 |    0.140 |           |        0 |       42.57 |       0.79 |         2.36 | 0:00:14  |        4648 |    0 |    0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:19:00, real = 0:05:47, mem = 3315.0M, totSessionCpu=0:31:58 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 9 CRR processes is 923.58MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Removing temporary dont_use automatically set for cells with technology sites with no row.
Disable CTE adjustment.
Disable Layer aware incrSKP.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:28:55, real = 0:08:38, mem = 4568.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810      3029  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPSC-1001          24  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1105           2  Unable to skip buffer for scan chain "%s...
WARNING   IMPSC-1138        1170  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1108           2  Unable to update netlist with reordered ...
WARNING   IMPSC-1143           7  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144          22  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1117          12  Skip reordering scan chain "%s" because ...
WARNING   IMPSC-1020          24  Instance's output pin "%s/%s" (Cell "%s"...
WARNING   IMPOPT-3668          7  There are %d nets with MSV violations, t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7330         10  Net %s has fanout exceed delaycal_use_de...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPPSP-1131         20  For techSite %s, row: (%d, %d) - (%d, %d...
WARNING   IMPPSP-1132          1  For techSite %s, have a total of %d rows...
*** Message Summary: 4337 warning(s), 2 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:28:54.7/0:08:38.6 (3.3), totSession cpu/real = 0:32:02.5/0:12:00.7 (2.7), mem = 4568.9M
#% End place_opt_design (date=06/12 00:42:45, total cpu=0:28:55, real=0:08:39, peak res=3654.4M, current mem=3199.5M)
Usage: (24.4%H 10.0%V) = (5.776e+05um 4.875e+05um) = (345438 291560)
Overflow: 285 = 274 (0.13% H) + 12 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.00%	0	 0.00%
 -4:	1	 0.00%	0	 0.00%
 -3:	22	 0.01%	2	 0.00%
 -2:	17	 0.01%	1	 0.00%
 -1:	207	 0.10%	7	 0.00%
--------------------------------------
  0:	5673	 2.72%	15	 0.01%
  1:	32944	15.80%	323	 0.15%
  2:	32278	15.48%	3257	 1.56%
  3:	19741	 9.47%	18960	 9.06%
  4:	8405	 4.03%	28333	13.54%
  5:	109167	52.37%	158430	75.69%
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.79 |          2.36 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.79, normalized total congestion hotspot area = 2.36 (area is in unit of 4 std-cell row bins)
[hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   214.02   401.28   240.77   428.03 |        1.31   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
                       OverCon           OverCon            
                        #Gcell            #Gcell     %Gcell
       Layer             (1-2)             (3-4)    OverCon
---------------------------------------------------------------
     M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
     M2 ( 2)        66( 0.05%)         6( 0.00%)   ( 0.06%) 
     M3 ( 3)      1164( 0.93%)        28( 0.02%)   ( 0.95%) 
     M4 ( 4)        15( 0.01%)         1( 0.00%)   ( 0.01%) 
     M5 ( 5)       277( 0.22%)         3( 0.00%)   ( 0.22%) 
     M6 ( 6)        40( 0.02%)         2( 0.00%)   ( 0.02%) 
     M7 ( 7)       258( 0.13%)        26( 0.01%)   ( 0.14%) 
     M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
     M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
   MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
---------------------------------------------------------------
       Total      1823( 0.14%)        66( 0.01%)   ( 0.14%) 
---------------------------------------------------------------
2D Overflow 0.12% H + 0.00% V
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M2(V)    |              0.26 |              0.26 |   949.70    40.13   976.45    66.88 |
[hotspot] |       M3(H)    |              7.21 |             22.16 |   240.77   147.14   267.52   173.89 |
[hotspot] |       M4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M5(H)    |              0.26 |              0.52 |   227.39   133.76   254.14   160.51 |
[hotspot] |       M6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M7(H)    |              4.59 |             14.03 |   214.02   401.28   240.77   428.03 |
[hotspot] |       M8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MRDL(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |     (M3)     7.21 |     (M3)    22.16 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              1.05 |              4.46 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 1.05/4.46 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   214.02   401.28   240.77   428.03 |        1.57   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   240.77   133.76   267.52   160.51 |        1.05   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   321.02   160.51   347.78   187.26 |        0.52   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
*** timeDesign #1 [begin] () : totSession cpu/real = 0:32:03.7/0:12:01.8 (2.7), mem = 4568.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4568.9M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.161  |  0.143  |  0.140  |  0.237  |  0.368  |  0.728  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario |  0.143  |  0.661  |  0.143  |  0.798  |  0.237  |  0.455  | 14.762  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3508   |  3337   |    8    |   53    |   114   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.140  |  0.161  |   N/A   |  0.140  |  0.237  |  0.368  |  0.728  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|                    |  6550   |  6326   |   N/A   |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.570%
Routing Overflow: 0.13% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 23.49 sec
Total Real time: 12.0 sec
Total Memory Usage: 4571.824219 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:23.3/0:00:11.2 (2.1), totSession cpu/real = 0:32:27.0/0:12:12.9 (2.7), mem = 4571.8M

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 37.38 % ( 794 / 2124 )
bin size: 110 sites by 10 row(s). total 2124 bins ( 59 by 36 )
  density range     #bins    %
  (0.750 - 0.800]     233  10.97
  (0.800 - 0.850]      37   1.74
  (0.850 - 0.900]      37   1.74
  (0.900 - 0.950]      31   1.46
  (0.950 - 1.000]     456  21.47
  total               794  37.38

powerDomain PD_RISC_CORE : bins with density > 0.750 = 56.00 % ( 154 / 275 )
bin size: 110 sites by 10 row(s). total 275 bins ( 25 by 11 )
  density range     #bins    %
  (0.750 - 0.800]       7   2.55
  (0.800 - 0.850]       3   1.09
  (0.850 - 0.900]       8   2.91
  (0.950 - 1.000]     136  49.45
  total               154  56.00

Density distribution unevenness ratio = 19.965%
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt
#% Begin save design ... (date=06/12 00:42:58, mem=3207.3M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_place.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_place.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=06/12 00:42:58, mem=3207.3M)
% End Save ccopt configuration ... (date=06/12 00:42:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=3207.7M, current mem=3207.7M)
% Begin Save netlist data ... (date=06/12 00:42:59, mem=3207.7M)
Writing Binary DB to ORCA_TOP_place.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/12 00:42:59, total cpu=0:00:00.4, real=0:00:00.0, peak res=3207.7M, current mem=3207.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/12 00:42:59, mem=3208.5M)
Saving AAE Data ...
% End Save AAE data ... (date=06/12 00:42:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=3208.5M, current mem=3207.8M)
Saving preference file ORCA_TOP_place.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... 475 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving SCANDEF file ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed Jun 12 00:43:04 2024)
Saving property file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
func_worst_scenario
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.5 real=0:00:01.0 mem=4842.4M) ***
*** Completed savePGFile (cpu=0:00:00.6 real=0:00:01.0 mem=4842.4M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=4826.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
Saving rc congestion map ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/12 00:43:07, mem=3229.8M)
% End Save power constraints data ... (date=06/12 00:43:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=3229.8M, current mem=3229.8M)
Generated self-contained design ORCA_TOP_place.innovus.dat.tmp
#% End save design ... (date=06/12 00:43:13, total cpu=0:00:09.8, real=0:00:15.0, peak res=3231.0M, current mem=3231.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         134  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
*** Message Summary: 141 warning(s), 0 error(s)

######## FINISHED PLACE #################
##  Process: 28            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
setAnalysisMode -usefulSkew already set.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
#WARNING (NRDB-537) Cannot find net CTS
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.cts.tcl' ...
# if {[info exists synopsys_program_name]} {

} else {
  if [is_common_ui_mode ] {
    #set_db [get_pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK ] .cts_pin_insertion_delay 350ps
   set_db cts_use_inverters true
 #   set_db cts_buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ] 
    set_ccopt_property inverter_cells [ get_db [get_lib_cells */IBUF*LVT* ] .base_name ]
  } else {

    #set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
    set_dont_touch [dbGet top.insts.cell.name *NBUFF*]
    set_ccopt_property use_inverters true 
 #   set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
    set_ccopt_property inverter_cells [ get_db [get_lib_cells */IBUF*LVT* ] .base_name ]
  }
}
### End verbose source output for '../scripts/ORCA_TOP.pre.cts.tcl'.
Creating clock tree spec for modes (timing configs): test_worst_mode func_worst_mode test_best_mode func_best_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
Extracting original clock gating for ate_clk...
  clock_tree ate_clk contains 3514 sinks and 22 clock gates.
    Found 32 clock convergence points while defining clock tree.
Extracting original clock gating for ate_clk done.
Extracting original clock gating for SYS_2x_CLK...
  clock_tree SYS_2x_CLK contains 205 sinks and 17 clock gates.
Extracting original clock gating for SYS_2x_CLK done.
Extracting original clock gating for SDRAM_CLK...
  clock_tree SDRAM_CLK contains 2919 sinks and 3 clock gates.
    Found 32 clock convergence points while defining clock tree.
Extracting original clock gating for SDRAM_CLK done.
Extracting original clock gating for PCI_CLK...
  clock_tree PCI_CLK contains 401 sinks and 1 clock gates.
Extracting original clock gating for PCI_CLK done.
Extracting original clock gating for SYS_CLK...
  clock_tree SYS_CLK contains 10 sinks and 1 clock gates.
Extracting original clock gating for SYS_CLK done.
Found 1 generator input for clock tree SYS_CLK.
The skew group PCI_CLK/test_worst_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/test_worst_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/test_worst_mode was created. It contains 214 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/test_worst_mode. Skew group now contains 1 ignore pin.
The skew group SYS_CLK/test_worst_mode was created. It contains 10 sinks and 1 sources.
The skew group ate_clk/test_worst_mode was created. It contains 3482 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group ate_clk/test_worst_mode. Skew group now contains 1 ignore pin.
The skew group PCI_CLK/func_worst_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/func_worst_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/func_worst_mode was created. It contains 214 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/func_worst_mode. Skew group now contains 1 ignore pin.
The skew group SYS_CLK/func_worst_mode was created. It contains 10 sinks and 1 sources.
The skew group PCI_CLK/test_best_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/test_best_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/test_best_mode was created. It contains 214 sinks and 1 sources.
The skew group SYS_CLK/test_best_mode was created. It contains 10 sinks and 1 sources.
The skew group ate_clk/test_best_mode was created. It contains 3482 sinks and 1 sources.
The skew group PCI_CLK/func_best_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/func_best_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/func_best_mode was created. It contains 214 sinks and 1 sources.
The skew group SYS_CLK/func_best_mode was created. It contains 10 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
**WARN: (IMPCCOPT-2415):	The parameter '-no_symmetry_buffers' for command 'create_ccopt_flexible_htree' is deprecated. It still works, but it may be removed in a future release. Instead, use '-omit_symmetry drivers' (see documentation).
**ERROR: (IMPCCOPT-1473):	Invalid symmetry ommision combination: -omit_symmetry cannot be specified in combination with -no_symmetry_buffers.
