
STM32f103c6_SPWM3PHASE_DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a54  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a8  08003b88  08003b88  00013b88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004130  08004130  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  08004130  08004130  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004130  08004130  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004130  08004130  00014130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004134  08004134  00014134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08004138  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  20000034  0800416c  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  0800416c  000200a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002eb9  00000000  00000000  0002005d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000080f  00000000  00000000  00022f16  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000180  00000000  00000000  00023728  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000138  00000000  00000000  000238a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000023cd  00000000  00000000  000239e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001f5a  00000000  00000000  00025dad  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00009f33  00000000  00000000  00027d07  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00031c3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ba4  00000000  00000000  00031cb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000034 	.word	0x20000034
 800014c:	00000000 	.word	0x00000000
 8000150:	08003b6c 	.word	0x08003b6c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000038 	.word	0x20000038
 800016c:	08003b6c 	.word	0x08003b6c

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	; 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ae:	f1a4 0401 	sub.w	r4, r4, #1
 80002b2:	d1e9      	bne.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__gedf2>:
 800090c:	f04f 3cff 	mov.w	ip, #4294967295
 8000910:	e006      	b.n	8000920 <__cmpdf2+0x4>
 8000912:	bf00      	nop

08000914 <__ledf2>:
 8000914:	f04f 0c01 	mov.w	ip, #1
 8000918:	e002      	b.n	8000920 <__cmpdf2+0x4>
 800091a:	bf00      	nop

0800091c <__cmpdf2>:
 800091c:	f04f 0c01 	mov.w	ip, #1
 8000920:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000924:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000928:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800092c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000930:	bf18      	it	ne
 8000932:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000936:	d01b      	beq.n	8000970 <__cmpdf2+0x54>
 8000938:	b001      	add	sp, #4
 800093a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800093e:	bf0c      	ite	eq
 8000940:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000944:	ea91 0f03 	teqne	r1, r3
 8000948:	bf02      	ittt	eq
 800094a:	ea90 0f02 	teqeq	r0, r2
 800094e:	2000      	moveq	r0, #0
 8000950:	4770      	bxeq	lr
 8000952:	f110 0f00 	cmn.w	r0, #0
 8000956:	ea91 0f03 	teq	r1, r3
 800095a:	bf58      	it	pl
 800095c:	4299      	cmppl	r1, r3
 800095e:	bf08      	it	eq
 8000960:	4290      	cmpeq	r0, r2
 8000962:	bf2c      	ite	cs
 8000964:	17d8      	asrcs	r0, r3, #31
 8000966:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096a:	f040 0001 	orr.w	r0, r0, #1
 800096e:	4770      	bx	lr
 8000970:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d102      	bne.n	8000980 <__cmpdf2+0x64>
 800097a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800097e:	d107      	bne.n	8000990 <__cmpdf2+0x74>
 8000980:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d1d6      	bne.n	8000938 <__cmpdf2+0x1c>
 800098a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800098e:	d0d3      	beq.n	8000938 <__cmpdf2+0x1c>
 8000990:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop

08000998 <__aeabi_cdrcmple>:
 8000998:	4684      	mov	ip, r0
 800099a:	4610      	mov	r0, r2
 800099c:	4662      	mov	r2, ip
 800099e:	468c      	mov	ip, r1
 80009a0:	4619      	mov	r1, r3
 80009a2:	4663      	mov	r3, ip
 80009a4:	e000      	b.n	80009a8 <__aeabi_cdcmpeq>
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdcmpeq>:
 80009a8:	b501      	push	{r0, lr}
 80009aa:	f7ff ffb7 	bl	800091c <__cmpdf2>
 80009ae:	2800      	cmp	r0, #0
 80009b0:	bf48      	it	mi
 80009b2:	f110 0f00 	cmnmi.w	r0, #0
 80009b6:	bd01      	pop	{r0, pc}

080009b8 <__aeabi_dcmpeq>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff fff4 	bl	80009a8 <__aeabi_cdcmpeq>
 80009c0:	bf0c      	ite	eq
 80009c2:	2001      	moveq	r0, #1
 80009c4:	2000      	movne	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmplt>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffea 	bl	80009a8 <__aeabi_cdcmpeq>
 80009d4:	bf34      	ite	cc
 80009d6:	2001      	movcc	r0, #1
 80009d8:	2000      	movcs	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmple>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffe0 	bl	80009a8 <__aeabi_cdcmpeq>
 80009e8:	bf94      	ite	ls
 80009ea:	2001      	movls	r0, #1
 80009ec:	2000      	movhi	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmpge>:
 80009f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f8:	f7ff ffce 	bl	8000998 <__aeabi_cdrcmple>
 80009fc:	bf94      	ite	ls
 80009fe:	2001      	movls	r0, #1
 8000a00:	2000      	movhi	r0, #0
 8000a02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a06:	bf00      	nop

08000a08 <__aeabi_dcmpgt>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff ffc4 	bl	8000998 <__aeabi_cdrcmple>
 8000a10:	bf34      	ite	cc
 8000a12:	2001      	movcc	r0, #1
 8000a14:	2000      	movcs	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_frsub>:
 8000a6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a70:	e002      	b.n	8000a78 <__addsf3>
 8000a72:	bf00      	nop

08000a74 <__aeabi_fsub>:
 8000a74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a78 <__addsf3>:
 8000a78:	0042      	lsls	r2, r0, #1
 8000a7a:	bf1f      	itttt	ne
 8000a7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a80:	ea92 0f03 	teqne	r2, r3
 8000a84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8c:	d06a      	beq.n	8000b64 <__addsf3+0xec>
 8000a8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a96:	bfc1      	itttt	gt
 8000a98:	18d2      	addgt	r2, r2, r3
 8000a9a:	4041      	eorgt	r1, r0
 8000a9c:	4048      	eorgt	r0, r1
 8000a9e:	4041      	eorgt	r1, r0
 8000aa0:	bfb8      	it	lt
 8000aa2:	425b      	neglt	r3, r3
 8000aa4:	2b19      	cmp	r3, #25
 8000aa6:	bf88      	it	hi
 8000aa8:	4770      	bxhi	lr
 8000aaa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4240      	negne	r0, r0
 8000aba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000abe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ac2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4249      	negne	r1, r1
 8000aca:	ea92 0f03 	teq	r2, r3
 8000ace:	d03f      	beq.n	8000b50 <__addsf3+0xd8>
 8000ad0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ad4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad8:	eb10 000c 	adds.w	r0, r0, ip
 8000adc:	f1c3 0320 	rsb	r3, r3, #32
 8000ae0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ae4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae8:	d502      	bpl.n	8000af0 <__addsf3+0x78>
 8000aea:	4249      	negs	r1, r1
 8000aec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000af0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000af4:	d313      	bcc.n	8000b1e <__addsf3+0xa6>
 8000af6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000afa:	d306      	bcc.n	8000b0a <__addsf3+0x92>
 8000afc:	0840      	lsrs	r0, r0, #1
 8000afe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b02:	f102 0201 	add.w	r2, r2, #1
 8000b06:	2afe      	cmp	r2, #254	; 0xfe
 8000b08:	d251      	bcs.n	8000bae <__addsf3+0x136>
 8000b0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b12:	bf08      	it	eq
 8000b14:	f020 0001 	biceq.w	r0, r0, #1
 8000b18:	ea40 0003 	orr.w	r0, r0, r3
 8000b1c:	4770      	bx	lr
 8000b1e:	0049      	lsls	r1, r1, #1
 8000b20:	eb40 0000 	adc.w	r0, r0, r0
 8000b24:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b28:	f1a2 0201 	sub.w	r2, r2, #1
 8000b2c:	d1ed      	bne.n	8000b0a <__addsf3+0x92>
 8000b2e:	fab0 fc80 	clz	ip, r0
 8000b32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b36:	ebb2 020c 	subs.w	r2, r2, ip
 8000b3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b3e:	bfaa      	itet	ge
 8000b40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b44:	4252      	neglt	r2, r2
 8000b46:	4318      	orrge	r0, r3
 8000b48:	bfbc      	itt	lt
 8000b4a:	40d0      	lsrlt	r0, r2
 8000b4c:	4318      	orrlt	r0, r3
 8000b4e:	4770      	bx	lr
 8000b50:	f092 0f00 	teq	r2, #0
 8000b54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b58:	bf06      	itte	eq
 8000b5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b5e:	3201      	addeq	r2, #1
 8000b60:	3b01      	subne	r3, #1
 8000b62:	e7b5      	b.n	8000ad0 <__addsf3+0x58>
 8000b64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b6c:	bf18      	it	ne
 8000b6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b72:	d021      	beq.n	8000bb8 <__addsf3+0x140>
 8000b74:	ea92 0f03 	teq	r2, r3
 8000b78:	d004      	beq.n	8000b84 <__addsf3+0x10c>
 8000b7a:	f092 0f00 	teq	r2, #0
 8000b7e:	bf08      	it	eq
 8000b80:	4608      	moveq	r0, r1
 8000b82:	4770      	bx	lr
 8000b84:	ea90 0f01 	teq	r0, r1
 8000b88:	bf1c      	itt	ne
 8000b8a:	2000      	movne	r0, #0
 8000b8c:	4770      	bxne	lr
 8000b8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b92:	d104      	bne.n	8000b9e <__addsf3+0x126>
 8000b94:	0040      	lsls	r0, r0, #1
 8000b96:	bf28      	it	cs
 8000b98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b9c:	4770      	bx	lr
 8000b9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ba2:	bf3c      	itt	cc
 8000ba4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ba8:	4770      	bxcc	lr
 8000baa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bb2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb6:	4770      	bx	lr
 8000bb8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bbc:	bf16      	itet	ne
 8000bbe:	4608      	movne	r0, r1
 8000bc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bc4:	4601      	movne	r1, r0
 8000bc6:	0242      	lsls	r2, r0, #9
 8000bc8:	bf06      	itte	eq
 8000bca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bce:	ea90 0f01 	teqeq	r0, r1
 8000bd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_ui2f>:
 8000bd8:	f04f 0300 	mov.w	r3, #0
 8000bdc:	e004      	b.n	8000be8 <__aeabi_i2f+0x8>
 8000bde:	bf00      	nop

08000be0 <__aeabi_i2f>:
 8000be0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	bf48      	it	mi
 8000be6:	4240      	negmi	r0, r0
 8000be8:	ea5f 0c00 	movs.w	ip, r0
 8000bec:	bf08      	it	eq
 8000bee:	4770      	bxeq	lr
 8000bf0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	e01c      	b.n	8000c36 <__aeabi_l2f+0x2a>

08000bfc <__aeabi_ul2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	e00a      	b.n	8000c20 <__aeabi_l2f+0x14>
 8000c0a:	bf00      	nop

08000c0c <__aeabi_l2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c18:	d502      	bpl.n	8000c20 <__aeabi_l2f+0x14>
 8000c1a:	4240      	negs	r0, r0
 8000c1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c20:	ea5f 0c01 	movs.w	ip, r1
 8000c24:	bf02      	ittt	eq
 8000c26:	4684      	moveq	ip, r0
 8000c28:	4601      	moveq	r1, r0
 8000c2a:	2000      	moveq	r0, #0
 8000c2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c30:	bf08      	it	eq
 8000c32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c3a:	fabc f28c 	clz	r2, ip
 8000c3e:	3a08      	subs	r2, #8
 8000c40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c44:	db10      	blt.n	8000c68 <__aeabi_l2f+0x5c>
 8000c46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c50:	f1c2 0220 	rsb	r2, r2, #32
 8000c54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c58:	fa20 f202 	lsr.w	r2, r0, r2
 8000c5c:	eb43 0002 	adc.w	r0, r3, r2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f102 0220 	add.w	r2, r2, #32
 8000c6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c70:	f1c2 0220 	rsb	r2, r2, #32
 8000c74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c78:	fa21 f202 	lsr.w	r2, r1, r2
 8000c7c:	eb43 0002 	adc.w	r0, r3, r2
 8000c80:	bf08      	it	eq
 8000c82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_fmul>:
 8000c88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c90:	bf1e      	ittt	ne
 8000c92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c96:	ea92 0f0c 	teqne	r2, ip
 8000c9a:	ea93 0f0c 	teqne	r3, ip
 8000c9e:	d06f      	beq.n	8000d80 <__aeabi_fmul+0xf8>
 8000ca0:	441a      	add	r2, r3
 8000ca2:	ea80 0c01 	eor.w	ip, r0, r1
 8000ca6:	0240      	lsls	r0, r0, #9
 8000ca8:	bf18      	it	ne
 8000caa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cae:	d01e      	beq.n	8000cee <__aeabi_fmul+0x66>
 8000cb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cb4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cb8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cbc:	fba0 3101 	umull	r3, r1, r0, r1
 8000cc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cc8:	bf3e      	ittt	cc
 8000cca:	0049      	lslcc	r1, r1, #1
 8000ccc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cd0:	005b      	lslcc	r3, r3, #1
 8000cd2:	ea40 0001 	orr.w	r0, r0, r1
 8000cd6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cda:	2afd      	cmp	r2, #253	; 0xfd
 8000cdc:	d81d      	bhi.n	8000d1a <__aeabi_fmul+0x92>
 8000cde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	4770      	bx	lr
 8000cee:	f090 0f00 	teq	r0, #0
 8000cf2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cf6:	bf08      	it	eq
 8000cf8:	0249      	lsleq	r1, r1, #9
 8000cfa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cfe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d02:	3a7f      	subs	r2, #127	; 0x7f
 8000d04:	bfc2      	ittt	gt
 8000d06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d0e:	4770      	bxgt	lr
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	3a01      	subs	r2, #1
 8000d1a:	dc5d      	bgt.n	8000dd8 <__aeabi_fmul+0x150>
 8000d1c:	f112 0f19 	cmn.w	r2, #25
 8000d20:	bfdc      	itt	le
 8000d22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d26:	4770      	bxle	lr
 8000d28:	f1c2 0200 	rsb	r2, r2, #0
 8000d2c:	0041      	lsls	r1, r0, #1
 8000d2e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d32:	f1c2 0220 	rsb	r2, r2, #32
 8000d36:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d3e:	f140 0000 	adc.w	r0, r0, #0
 8000d42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d46:	bf08      	it	eq
 8000d48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d4c:	4770      	bx	lr
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d56:	bf02      	ittt	eq
 8000d58:	0040      	lsleq	r0, r0, #1
 8000d5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d5e:	3a01      	subeq	r2, #1
 8000d60:	d0f9      	beq.n	8000d56 <__aeabi_fmul+0xce>
 8000d62:	ea40 000c 	orr.w	r0, r0, ip
 8000d66:	f093 0f00 	teq	r3, #0
 8000d6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d6e:	bf02      	ittt	eq
 8000d70:	0049      	lsleq	r1, r1, #1
 8000d72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d76:	3b01      	subeq	r3, #1
 8000d78:	d0f9      	beq.n	8000d6e <__aeabi_fmul+0xe6>
 8000d7a:	ea41 010c 	orr.w	r1, r1, ip
 8000d7e:	e78f      	b.n	8000ca0 <__aeabi_fmul+0x18>
 8000d80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d84:	ea92 0f0c 	teq	r2, ip
 8000d88:	bf18      	it	ne
 8000d8a:	ea93 0f0c 	teqne	r3, ip
 8000d8e:	d00a      	beq.n	8000da6 <__aeabi_fmul+0x11e>
 8000d90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d94:	bf18      	it	ne
 8000d96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d9a:	d1d8      	bne.n	8000d4e <__aeabi_fmul+0xc6>
 8000d9c:	ea80 0001 	eor.w	r0, r0, r1
 8000da0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000da4:	4770      	bx	lr
 8000da6:	f090 0f00 	teq	r0, #0
 8000daa:	bf17      	itett	ne
 8000dac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000db0:	4608      	moveq	r0, r1
 8000db2:	f091 0f00 	teqne	r1, #0
 8000db6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dba:	d014      	beq.n	8000de6 <__aeabi_fmul+0x15e>
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	d101      	bne.n	8000dc6 <__aeabi_fmul+0x13e>
 8000dc2:	0242      	lsls	r2, r0, #9
 8000dc4:	d10f      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dc6:	ea93 0f0c 	teq	r3, ip
 8000dca:	d103      	bne.n	8000dd4 <__aeabi_fmul+0x14c>
 8000dcc:	024b      	lsls	r3, r1, #9
 8000dce:	bf18      	it	ne
 8000dd0:	4608      	movne	r0, r1
 8000dd2:	d108      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dd4:	ea80 0001 	eor.w	r0, r0, r1
 8000dd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ddc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	4770      	bx	lr
 8000de6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dee:	4770      	bx	lr

08000df0 <__aeabi_fdiv>:
 8000df0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df8:	bf1e      	ittt	ne
 8000dfa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dfe:	ea92 0f0c 	teqne	r2, ip
 8000e02:	ea93 0f0c 	teqne	r3, ip
 8000e06:	d069      	beq.n	8000edc <__aeabi_fdiv+0xec>
 8000e08:	eba2 0203 	sub.w	r2, r2, r3
 8000e0c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e10:	0249      	lsls	r1, r1, #9
 8000e12:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e16:	d037      	beq.n	8000e88 <__aeabi_fdiv+0x98>
 8000e18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e1c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e20:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e24:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	bf38      	it	cc
 8000e2c:	005b      	lslcc	r3, r3, #1
 8000e2e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e32:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e36:	428b      	cmp	r3, r1
 8000e38:	bf24      	itt	cs
 8000e3a:	1a5b      	subcs	r3, r3, r1
 8000e3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e40:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e44:	bf24      	itt	cs
 8000e46:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e4a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e4e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e52:	bf24      	itt	cs
 8000e54:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e5c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e66:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	bf18      	it	ne
 8000e6e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e72:	d1e0      	bne.n	8000e36 <__aeabi_fdiv+0x46>
 8000e74:	2afd      	cmp	r2, #253	; 0xfd
 8000e76:	f63f af50 	bhi.w	8000d1a <__aeabi_fmul+0x92>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e80:	bf08      	it	eq
 8000e82:	f020 0001 	biceq.w	r0, r0, #1
 8000e86:	4770      	bx	lr
 8000e88:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e90:	327f      	adds	r2, #127	; 0x7f
 8000e92:	bfc2      	ittt	gt
 8000e94:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e98:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e9c:	4770      	bxgt	lr
 8000e9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea2:	f04f 0300 	mov.w	r3, #0
 8000ea6:	3a01      	subs	r2, #1
 8000ea8:	e737      	b.n	8000d1a <__aeabi_fmul+0x92>
 8000eaa:	f092 0f00 	teq	r2, #0
 8000eae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eb2:	bf02      	ittt	eq
 8000eb4:	0040      	lsleq	r0, r0, #1
 8000eb6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eba:	3a01      	subeq	r2, #1
 8000ebc:	d0f9      	beq.n	8000eb2 <__aeabi_fdiv+0xc2>
 8000ebe:	ea40 000c 	orr.w	r0, r0, ip
 8000ec2:	f093 0f00 	teq	r3, #0
 8000ec6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0049      	lsleq	r1, r1, #1
 8000ece:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ed2:	3b01      	subeq	r3, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fdiv+0xda>
 8000ed6:	ea41 010c 	orr.w	r1, r1, ip
 8000eda:	e795      	b.n	8000e08 <__aeabi_fdiv+0x18>
 8000edc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ee0:	ea92 0f0c 	teq	r2, ip
 8000ee4:	d108      	bne.n	8000ef8 <__aeabi_fdiv+0x108>
 8000ee6:	0242      	lsls	r2, r0, #9
 8000ee8:	f47f af7d 	bne.w	8000de6 <__aeabi_fmul+0x15e>
 8000eec:	ea93 0f0c 	teq	r3, ip
 8000ef0:	f47f af70 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e776      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000ef8:	ea93 0f0c 	teq	r3, ip
 8000efc:	d104      	bne.n	8000f08 <__aeabi_fdiv+0x118>
 8000efe:	024b      	lsls	r3, r1, #9
 8000f00:	f43f af4c 	beq.w	8000d9c <__aeabi_fmul+0x114>
 8000f04:	4608      	mov	r0, r1
 8000f06:	e76e      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f08:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f0c:	bf18      	it	ne
 8000f0e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f12:	d1ca      	bne.n	8000eaa <__aeabi_fdiv+0xba>
 8000f14:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f18:	f47f af5c 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000f1c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f20:	f47f af3c 	bne.w	8000d9c <__aeabi_fmul+0x114>
 8000f24:	e75f      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f26:	bf00      	nop

08000f28 <__gesf2>:
 8000f28:	f04f 3cff 	mov.w	ip, #4294967295
 8000f2c:	e006      	b.n	8000f3c <__cmpsf2+0x4>
 8000f2e:	bf00      	nop

08000f30 <__lesf2>:
 8000f30:	f04f 0c01 	mov.w	ip, #1
 8000f34:	e002      	b.n	8000f3c <__cmpsf2+0x4>
 8000f36:	bf00      	nop

08000f38 <__cmpsf2>:
 8000f38:	f04f 0c01 	mov.w	ip, #1
 8000f3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f4c:	bf18      	it	ne
 8000f4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f52:	d011      	beq.n	8000f78 <__cmpsf2+0x40>
 8000f54:	b001      	add	sp, #4
 8000f56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f5a:	bf18      	it	ne
 8000f5c:	ea90 0f01 	teqne	r0, r1
 8000f60:	bf58      	it	pl
 8000f62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f66:	bf88      	it	hi
 8000f68:	17c8      	asrhi	r0, r1, #31
 8000f6a:	bf38      	it	cc
 8000f6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f70:	bf18      	it	ne
 8000f72:	f040 0001 	orrne.w	r0, r0, #1
 8000f76:	4770      	bx	lr
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	d102      	bne.n	8000f84 <__cmpsf2+0x4c>
 8000f7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f82:	d105      	bne.n	8000f90 <__cmpsf2+0x58>
 8000f84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f88:	d1e4      	bne.n	8000f54 <__cmpsf2+0x1c>
 8000f8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f8e:	d0e1      	beq.n	8000f54 <__cmpsf2+0x1c>
 8000f90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <__aeabi_cfrcmple>:
 8000f98:	4684      	mov	ip, r0
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	4661      	mov	r1, ip
 8000f9e:	e7ff      	b.n	8000fa0 <__aeabi_cfcmpeq>

08000fa0 <__aeabi_cfcmpeq>:
 8000fa0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fa2:	f7ff ffc9 	bl	8000f38 <__cmpsf2>
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	bf48      	it	mi
 8000faa:	f110 0f00 	cmnmi.w	r0, #0
 8000fae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fb0 <__aeabi_fcmpeq>:
 8000fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb4:	f7ff fff4 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fb8:	bf0c      	ite	eq
 8000fba:	2001      	moveq	r0, #1
 8000fbc:	2000      	movne	r0, #0
 8000fbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_fcmplt>:
 8000fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc8:	f7ff ffea 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fcc:	bf34      	ite	cc
 8000fce:	2001      	movcc	r0, #1
 8000fd0:	2000      	movcs	r0, #0
 8000fd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fd6:	bf00      	nop

08000fd8 <__aeabi_fcmple>:
 8000fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fdc:	f7ff ffe0 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fe0:	bf94      	ite	ls
 8000fe2:	2001      	movls	r0, #1
 8000fe4:	2000      	movhi	r0, #0
 8000fe6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fea:	bf00      	nop

08000fec <__aeabi_fcmpge>:
 8000fec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff0:	f7ff ffd2 	bl	8000f98 <__aeabi_cfrcmple>
 8000ff4:	bf94      	ite	ls
 8000ff6:	2001      	movls	r0, #1
 8000ff8:	2000      	movhi	r0, #0
 8000ffa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ffe:	bf00      	nop

08001000 <__aeabi_fcmpgt>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff ffc8 	bl	8000f98 <__aeabi_cfrcmple>
 8001008:	bf34      	ite	cc
 800100a:	2001      	movcc	r0, #1
 800100c:	2000      	movcs	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <__aeabi_f2iz>:
 8001014:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001018:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800101c:	d30f      	bcc.n	800103e <__aeabi_f2iz+0x2a>
 800101e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001022:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001026:	d90d      	bls.n	8001044 <__aeabi_f2iz+0x30>
 8001028:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800102c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001030:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001034:	fa23 f002 	lsr.w	r0, r3, r2
 8001038:	bf18      	it	ne
 800103a:	4240      	negne	r0, r0
 800103c:	4770      	bx	lr
 800103e:	f04f 0000 	mov.w	r0, #0
 8001042:	4770      	bx	lr
 8001044:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001048:	d101      	bne.n	800104e <__aeabi_f2iz+0x3a>
 800104a:	0242      	lsls	r2, r0, #9
 800104c:	d105      	bne.n	800105a <__aeabi_f2iz+0x46>
 800104e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001052:	bf08      	it	eq
 8001054:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001058:	4770      	bx	lr
 800105a:	f04f 0000 	mov.w	r0, #0
 800105e:	4770      	bx	lr

08001060 <getposition>:
#include "STM32f103c6.h"
#include "GPIO_DRIVER.h"
uint8_t getposition(uint16_t pin_num){
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	80fb      	strh	r3, [r7, #6]
	uint8_t rval;
	if(pin_num == pin0){
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d101      	bne.n	8001074 <getposition+0x14>
		rval =0;
 8001070:	2300      	movs	r3, #0
 8001072:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin1){
 8001074:	88fb      	ldrh	r3, [r7, #6]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d101      	bne.n	800107e <getposition+0x1e>
		rval =4;
 800107a:	2304      	movs	r3, #4
 800107c:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin2){
 800107e:	88fb      	ldrh	r3, [r7, #6]
 8001080:	2b02      	cmp	r3, #2
 8001082:	d101      	bne.n	8001088 <getposition+0x28>
		rval =8;
 8001084:	2308      	movs	r3, #8
 8001086:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin3){
 8001088:	88fb      	ldrh	r3, [r7, #6]
 800108a:	2b03      	cmp	r3, #3
 800108c:	d101      	bne.n	8001092 <getposition+0x32>
		rval =12;
 800108e:	230c      	movs	r3, #12
 8001090:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin4){
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	2b04      	cmp	r3, #4
 8001096:	d101      	bne.n	800109c <getposition+0x3c>
		rval =16;
 8001098:	2310      	movs	r3, #16
 800109a:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin5){
 800109c:	88fb      	ldrh	r3, [r7, #6]
 800109e:	2b05      	cmp	r3, #5
 80010a0:	d101      	bne.n	80010a6 <getposition+0x46>
		rval =20;
 80010a2:	2314      	movs	r3, #20
 80010a4:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin6){
 80010a6:	88fb      	ldrh	r3, [r7, #6]
 80010a8:	2b06      	cmp	r3, #6
 80010aa:	d101      	bne.n	80010b0 <getposition+0x50>
		rval =24;
 80010ac:	2318      	movs	r3, #24
 80010ae:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin7){
 80010b0:	88fb      	ldrh	r3, [r7, #6]
 80010b2:	2b07      	cmp	r3, #7
 80010b4:	d101      	bne.n	80010ba <getposition+0x5a>
		rval =28;
 80010b6:	231c      	movs	r3, #28
 80010b8:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin8){
 80010ba:	88fb      	ldrh	r3, [r7, #6]
 80010bc:	2b08      	cmp	r3, #8
 80010be:	d101      	bne.n	80010c4 <getposition+0x64>
		rval =0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin9){
 80010c4:	88fb      	ldrh	r3, [r7, #6]
 80010c6:	2b09      	cmp	r3, #9
 80010c8:	d101      	bne.n	80010ce <getposition+0x6e>
		rval =4;
 80010ca:	2304      	movs	r3, #4
 80010cc:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin10){
 80010ce:	88fb      	ldrh	r3, [r7, #6]
 80010d0:	2b0a      	cmp	r3, #10
 80010d2:	d101      	bne.n	80010d8 <getposition+0x78>
		rval =8;
 80010d4:	2308      	movs	r3, #8
 80010d6:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin11){
 80010d8:	88fb      	ldrh	r3, [r7, #6]
 80010da:	2b0b      	cmp	r3, #11
 80010dc:	d101      	bne.n	80010e2 <getposition+0x82>
		rval =12;
 80010de:	230c      	movs	r3, #12
 80010e0:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin12){
 80010e2:	88fb      	ldrh	r3, [r7, #6]
 80010e4:	2b0c      	cmp	r3, #12
 80010e6:	d101      	bne.n	80010ec <getposition+0x8c>
		rval =16;
 80010e8:	2310      	movs	r3, #16
 80010ea:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin13){
 80010ec:	88fb      	ldrh	r3, [r7, #6]
 80010ee:	2b0d      	cmp	r3, #13
 80010f0:	d101      	bne.n	80010f6 <getposition+0x96>
		rval =20;
 80010f2:	2314      	movs	r3, #20
 80010f4:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin14){
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	2b0e      	cmp	r3, #14
 80010fa:	d101      	bne.n	8001100 <getposition+0xa0>
		rval =24;
 80010fc:	2318      	movs	r3, #24
 80010fe:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin15){
 8001100:	88fb      	ldrh	r3, [r7, #6]
 8001102:	2b0f      	cmp	r3, #15
 8001104:	d101      	bne.n	800110a <getposition+0xaa>
		rval =28;
 8001106:	231c      	movs	r3, #28
 8001108:	73fb      	strb	r3, [r7, #15]
	}
	return rval;
 800110a:	7bfb      	ldrb	r3, [r7, #15]


}
 800110c:	4618      	mov	r0, r3
 800110e:	3714      	adds	r7, #20
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr

08001116 <pinmode>:
// * @param [in] - GPIOx: where x can be (A...E Depending on device used) to select the GPIO Peripheral
// * @param [in] - pin: pin name
// * @param [in] - pinmode:mode of the pin
// * @retval -none
// * Note-
void pinmode(GPIO_typeDef* GPIOx,uint16_t pin,uint32_t pinmode){
 8001116:	b580      	push	{r7, lr}
 8001118:	b084      	sub	sp, #16
 800111a:	af00      	add	r7, sp, #0
 800111c:	60f8      	str	r0, [r7, #12]
 800111e:	460b      	mov	r3, r1
 8001120:	607a      	str	r2, [r7, #4]
 8001122:	817b      	strh	r3, [r7, #10]

	if(pin<8){
 8001124:	897b      	ldrh	r3, [r7, #10]
 8001126:	2b07      	cmp	r3, #7
 8001128:	d856      	bhi.n	80011d8 <pinmode+0xc2>
		GPIOx->GPIOx_CRL &=~(0xf<<(getposition(pin)));
 800112a:	897b      	ldrh	r3, [r7, #10]
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff97 	bl	8001060 <getposition>
 8001132:	4603      	mov	r3, r0
 8001134:	461a      	mov	r2, r3
 8001136:	230f      	movs	r3, #15
 8001138:	4093      	lsls	r3, r2
 800113a:	43da      	mvns	r2, r3
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	401a      	ands	r2, r3
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	601a      	str	r2, [r3, #0]

		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2b08      	cmp	r3, #8
 800114a:	d002      	beq.n	8001152 <pinmode+0x3c>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2b18      	cmp	r3, #24
 8001150:	d133      	bne.n	80011ba <pinmode+0xa4>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b18      	cmp	r3, #24
 8001156:	d117      	bne.n	8001188 <pinmode+0x72>
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 8001158:	897b      	ldrh	r3, [r7, #10]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff80 	bl	8001060 <getposition>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	2308      	movs	r3, #8
 8001166:	fa03 f202 	lsl.w	r2, r3, r2
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	431a      	orrs	r2, r3
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR |= (1<<pin);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	897a      	ldrh	r2, [r7, #10]
 800117a:	2101      	movs	r1, #1
 800117c:	fa01 f202 	lsl.w	r2, r1, r2
 8001180:	431a      	orrs	r2, r3
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 8001186:	e081      	b.n	800128c <pinmode+0x176>
			}
			else{
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 8001188:	897b      	ldrh	r3, [r7, #10]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff68 	bl	8001060 <getposition>
 8001190:	4603      	mov	r3, r0
 8001192:	461a      	mov	r2, r3
 8001194:	2308      	movs	r3, #8
 8001196:	fa03 f202 	lsl.w	r2, r3, r2
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	431a      	orrs	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	897a      	ldrh	r2, [r7, #10]
 80011aa:	2101      	movs	r1, #1
 80011ac:	fa01 f202 	lsl.w	r2, r1, r2
 80011b0:	43d2      	mvns	r2, r2
 80011b2:	401a      	ands	r2, r3
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80011b8:	e068      	b.n	800128c <pinmode+0x176>
			}

		}
		else GPIOx->GPIOx_CRL |=(pinmode<<(getposition(pin)));
 80011ba:	897b      	ldrh	r3, [r7, #10]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff4f 	bl	8001060 <getposition>
 80011c2:	4603      	mov	r3, r0
 80011c4:	461a      	mov	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	fa03 f202 	lsl.w	r2, r3, r2
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	431a      	orrs	r2, r3
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	601a      	str	r2, [r3, #0]

	}



}
 80011d6:	e059      	b.n	800128c <pinmode+0x176>
	else if(pin>7){
 80011d8:	897b      	ldrh	r3, [r7, #10]
 80011da:	2b07      	cmp	r3, #7
 80011dc:	d956      	bls.n	800128c <pinmode+0x176>
		GPIOx->GPIOx_CRH &=~(0xf<<(getposition(pin)));
 80011de:	897b      	ldrh	r3, [r7, #10]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff ff3d 	bl	8001060 <getposition>
 80011e6:	4603      	mov	r3, r0
 80011e8:	461a      	mov	r2, r3
 80011ea:	230f      	movs	r3, #15
 80011ec:	4093      	lsls	r3, r2
 80011ee:	43da      	mvns	r2, r3
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	401a      	ands	r2, r3
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	605a      	str	r2, [r3, #4]
		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b08      	cmp	r3, #8
 80011fe:	d002      	beq.n	8001206 <pinmode+0xf0>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2b18      	cmp	r3, #24
 8001204:	d133      	bne.n	800126e <pinmode+0x158>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b18      	cmp	r3, #24
 800120a:	d117      	bne.n	800123c <pinmode+0x126>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 800120c:	897b      	ldrh	r3, [r7, #10]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff ff26 	bl	8001060 <getposition>
 8001214:	4603      	mov	r3, r0
 8001216:	461a      	mov	r2, r3
 8001218:	2308      	movs	r3, #8
 800121a:	fa03 f202 	lsl.w	r2, r3, r2
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	431a      	orrs	r2, r3
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR |= (1<<pin);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	897a      	ldrh	r2, [r7, #10]
 800122e:	2101      	movs	r1, #1
 8001230:	fa01 f202 	lsl.w	r2, r1, r2
 8001234:	431a      	orrs	r2, r3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 800123a:	e027      	b.n	800128c <pinmode+0x176>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 800123c:	897b      	ldrh	r3, [r7, #10]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ff0e 	bl	8001060 <getposition>
 8001244:	4603      	mov	r3, r0
 8001246:	461a      	mov	r2, r3
 8001248:	2308      	movs	r3, #8
 800124a:	fa03 f202 	lsl.w	r2, r3, r2
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	431a      	orrs	r2, r3
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	897a      	ldrh	r2, [r7, #10]
 800125e:	2101      	movs	r1, #1
 8001260:	fa01 f202 	lsl.w	r2, r1, r2
 8001264:	43d2      	mvns	r2, r2
 8001266:	401a      	ands	r2, r3
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 800126c:	e00e      	b.n	800128c <pinmode+0x176>
		else GPIOx->GPIOx_CRH |=(pinmode<<(getposition(pin)));
 800126e:	897b      	ldrh	r3, [r7, #10]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fef5 	bl	8001060 <getposition>
 8001276:	4603      	mov	r3, r0
 8001278:	461a      	mov	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	fa03 f202 	lsl.w	r2, r3, r2
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	431a      	orrs	r2, r3
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	605a      	str	r2, [r3, #4]
}
 800128a:	e7ff      	b.n	800128c <pinmode+0x176>
 800128c:	bf00      	nop
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}

08001294 <pinwrite>:
 * @param [in] - pin: GPIOx PIN Number
 * @param [in] - status: The desired value to write
 * @retval - None
 * Note-
 */
void pinwrite(GPIO_typeDef* GPIOx,uint16_t pin,uint8_t status){
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	807b      	strh	r3, [r7, #2]
 80012a0:	4613      	mov	r3, r2
 80012a2:	707b      	strb	r3, [r7, #1]
	if(status!=0){
 80012a4:	787b      	ldrb	r3, [r7, #1]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d009      	beq.n	80012be <pinwrite+0x2a>
		GPIOx->GPIOx_ODR |=(1<<pin);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	887a      	ldrh	r2, [r7, #2]
 80012b0:	2101      	movs	r1, #1
 80012b2:	fa01 f202 	lsl.w	r2, r1, r2
 80012b6:	431a      	orrs	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	60da      	str	r2, [r3, #12]
	}
	else GPIOx->GPIOx_ODR &=~(1<<pin);

}
 80012bc:	e009      	b.n	80012d2 <pinwrite+0x3e>
	else GPIOx->GPIOx_ODR &=~(1<<pin);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	68db      	ldr	r3, [r3, #12]
 80012c2:	887a      	ldrh	r2, [r7, #2]
 80012c4:	2101      	movs	r1, #1
 80012c6:	fa01 f202 	lsl.w	r2, r1, r2
 80012ca:	43d2      	mvns	r2, r2
 80012cc:	401a      	ands	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	60da      	str	r2, [r3, #12]
}
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr

080012dc <MCAL_speed_init>:
 *      Author: mo
 */

#include "stm32_speed_DRIVER.h"

void MCAL_speed_init(uint8_t CLK_SORC,uint8_t mood){
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	460a      	mov	r2, r1
 80012e6:	71fb      	strb	r3, [r7, #7]
 80012e8:	4613      	mov	r3, r2
 80012ea:	71bb      	strb	r3, [r7, #6]
	if(CLK_SORC==CLK_SORC_IN_CLK8MHz){
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d138      	bne.n	8001364 <MCAL_speed_init+0x88>
		if(mood==mood_FAST_MOOD_72MHzCORE){
 80012f2:	79bb      	ldrb	r3, [r7, #6]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d135      	bne.n	8001364 <MCAL_speed_init+0x88>
//			0: HSI oscillator clock / 2 selected as PLL input clock
//			1: Clock from PREDIV1 selected as PLL input clock
//			Note: When changing the main PLL’s entry clock source, the original clock source must be switched
//			off only after the selection of the new clock source.

			RCC->RCC_CFGR &=~(1<<16);//0: HSI oscillator clock / 2 selected as PLL input clock
 80012f8:	4b1d      	ldr	r3, [pc, #116]	; (8001370 <MCAL_speed_init+0x94>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	4a1c      	ldr	r2, [pc, #112]	; (8001370 <MCAL_speed_init+0x94>)
 80012fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001302:	6053      	str	r3, [r2, #4]
//			10xx: Reserved
//			1100: Reserved
//			1101: PLL input clock x 6.5
//			111x: Reserved

			RCC->RCC_CFGR &=~(0b1111<<18);
 8001304:	4b1a      	ldr	r3, [pc, #104]	; (8001370 <MCAL_speed_init+0x94>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	4a19      	ldr	r2, [pc, #100]	; (8001370 <MCAL_speed_init+0x94>)
 800130a:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 800130e:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR |=(0b0111<<18);//0111: PLL input clock x 9
 8001310:	4b17      	ldr	r3, [pc, #92]	; (8001370 <MCAL_speed_init+0x94>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	4a16      	ldr	r2, [pc, #88]	; (8001370 <MCAL_speed_init+0x94>)
 8001316:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 800131a:	6053      	str	r3, [r2, #4]
			RCC->RCC_CR |=(1<<24);//pll on
 800131c:	4b14      	ldr	r3, [pc, #80]	; (8001370 <MCAL_speed_init+0x94>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a13      	ldr	r2, [pc, #76]	; (8001370 <MCAL_speed_init+0x94>)
 8001322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001326:	6013      	str	r3, [r2, #0]
			//00: HSI selected as system clock
			//01: HSE selected as system clock
			//10: PLL selected as system clock
			//11: Not allowed

			RCC->RCC_CFGR &=~(0b11<<0);
 8001328:	4b11      	ldr	r3, [pc, #68]	; (8001370 <MCAL_speed_init+0x94>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	4a10      	ldr	r2, [pc, #64]	; (8001370 <MCAL_speed_init+0x94>)
 800132e:	f023 0303 	bic.w	r3, r3, #3
 8001332:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR |=(0b10<<0);//10: PLL selected as system clock
 8001334:	4b0e      	ldr	r3, [pc, #56]	; (8001370 <MCAL_speed_init+0x94>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	4a0d      	ldr	r2, [pc, #52]	; (8001370 <MCAL_speed_init+0x94>)
 800133a:	f043 0302 	orr.w	r3, r3, #2
 800133e:	6053      	str	r3, [r2, #4]
			//			1011: SYSCLK divided by 16
			//			1100: SYSCLK divided by 64
			//			1101: SYSCLK divided by 128
			//			1110: SYSCLK divided by 256
			//			1111: SYSCLK divided by 512
			RCC->RCC_CFGR &=~(0b1111<<4);//0xxx: SYSCLK not divided
 8001340:	4b0b      	ldr	r3, [pc, #44]	; (8001370 <MCAL_speed_init+0x94>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <MCAL_speed_init+0x94>)
 8001346:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800134a:	6053      	str	r3, [r2, #4]
			//			0xx: HCLK not divided
			//			100: HCLK divided by 2
			//			101: HCLK divided by 4
			//			110: HCLK divided by 8
			//			111: HCLK divided by 16
			RCC->RCC_CFGR &=~(0b111<<11);//0xx: HCLK not divided
 800134c:	4b08      	ldr	r3, [pc, #32]	; (8001370 <MCAL_speed_init+0x94>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	4a07      	ldr	r2, [pc, #28]	; (8001370 <MCAL_speed_init+0x94>)
 8001352:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001356:	6053      	str	r3, [r2, #4]
			//			0xx: HCLK not divided
			//			100: HCLK divided by 2
			//			101: HCLK divided by 4
			//			110: HCLK divided by 8
			//			111: HCLK divided by 16
			RCC->RCC_CFGR &=~(0b111<<8);//0xx: HCLK not divided
 8001358:	4b05      	ldr	r3, [pc, #20]	; (8001370 <MCAL_speed_init+0x94>)
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	4a04      	ldr	r2, [pc, #16]	; (8001370 <MCAL_speed_init+0x94>)
 800135e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001362:	6053      	str	r3, [r2, #4]

		}
	}


}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	40021000 	.word	0x40021000

08001374 <EXTI0_IRQHandler>:
	Enable_NVIC(pin);
}



void EXTI0_IRQHandler(void){
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	// clear bit in pending register (EXTI_PR)
	EXIT->EXTI_PR |= (1<<0);
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <EXTI0_IRQHandler+0x1c>)
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	4a04      	ldr	r2, [pc, #16]	; (8001390 <EXTI0_IRQHandler+0x1c>)
 800137e:	f043 0301 	orr.w	r3, r3, #1
 8001382:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[0]();
 8001384:	4b03      	ldr	r3, [pc, #12]	; (8001394 <EXTI0_IRQHandler+0x20>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4798      	blx	r3
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40010400 	.word	0x40010400
 8001394:	2000006c 	.word	0x2000006c

08001398 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<1);
 800139c:	4b05      	ldr	r3, [pc, #20]	; (80013b4 <EXTI1_IRQHandler+0x1c>)
 800139e:	695b      	ldr	r3, [r3, #20]
 80013a0:	4a04      	ldr	r2, [pc, #16]	; (80013b4 <EXTI1_IRQHandler+0x1c>)
 80013a2:	f043 0302 	orr.w	r3, r3, #2
 80013a6:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[1]();
 80013a8:	4b03      	ldr	r3, [pc, #12]	; (80013b8 <EXTI1_IRQHandler+0x20>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	4798      	blx	r3

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40010400 	.word	0x40010400
 80013b8:	2000006c 	.word	0x2000006c

080013bc <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<2);
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <EXTI2_IRQHandler+0x1c>)
 80013c2:	695b      	ldr	r3, [r3, #20]
 80013c4:	4a04      	ldr	r2, [pc, #16]	; (80013d8 <EXTI2_IRQHandler+0x1c>)
 80013c6:	f043 0304 	orr.w	r3, r3, #4
 80013ca:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[2]();
 80013cc:	4b03      	ldr	r3, [pc, #12]	; (80013dc <EXTI2_IRQHandler+0x20>)
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	4798      	blx	r3
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40010400 	.word	0x40010400
 80013dc:	2000006c 	.word	0x2000006c

080013e0 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<3);
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <EXTI3_IRQHandler+0x1c>)
 80013e6:	695b      	ldr	r3, [r3, #20]
 80013e8:	4a04      	ldr	r2, [pc, #16]	; (80013fc <EXTI3_IRQHandler+0x1c>)
 80013ea:	f043 0308 	orr.w	r3, r3, #8
 80013ee:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[3]();
 80013f0:	4b03      	ldr	r3, [pc, #12]	; (8001400 <EXTI3_IRQHandler+0x20>)
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	4798      	blx	r3
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40010400 	.word	0x40010400
 8001400:	2000006c 	.word	0x2000006c

08001404 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<4);
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <EXTI4_IRQHandler+0x1c>)
 800140a:	695b      	ldr	r3, [r3, #20]
 800140c:	4a04      	ldr	r2, [pc, #16]	; (8001420 <EXTI4_IRQHandler+0x1c>)
 800140e:	f043 0310 	orr.w	r3, r3, #16
 8001412:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[4]();
 8001414:	4b03      	ldr	r3, [pc, #12]	; (8001424 <EXTI4_IRQHandler+0x20>)
 8001416:	691b      	ldr	r3, [r3, #16]
 8001418:	4798      	blx	r3
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40010400 	.word	0x40010400
 8001424:	2000006c 	.word	0x2000006c

08001428 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<5)) {EXIT->EXTI_PR |= (1<<5); GP_IRQ_Callback[5]();  }
 800142c:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 800142e:	695b      	ldr	r3, [r3, #20]
 8001430:	f003 0320 	and.w	r3, r3, #32
 8001434:	2b00      	cmp	r3, #0
 8001436:	d008      	beq.n	800144a <EXTI9_5_IRQHandler+0x22>
 8001438:	4b23      	ldr	r3, [pc, #140]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 800143a:	695b      	ldr	r3, [r3, #20]
 800143c:	4a22      	ldr	r2, [pc, #136]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 800143e:	f043 0320 	orr.w	r3, r3, #32
 8001442:	6153      	str	r3, [r2, #20]
 8001444:	4b21      	ldr	r3, [pc, #132]	; (80014cc <EXTI9_5_IRQHandler+0xa4>)
 8001446:	695b      	ldr	r3, [r3, #20]
 8001448:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<6)) {EXIT->EXTI_PR |= (1<<6); GP_IRQ_Callback[6]();  }
 800144a:	4b1f      	ldr	r3, [pc, #124]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001452:	2b00      	cmp	r3, #0
 8001454:	d008      	beq.n	8001468 <EXTI9_5_IRQHandler+0x40>
 8001456:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	4a1b      	ldr	r2, [pc, #108]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 800145c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001460:	6153      	str	r3, [r2, #20]
 8001462:	4b1a      	ldr	r3, [pc, #104]	; (80014cc <EXTI9_5_IRQHandler+0xa4>)
 8001464:	699b      	ldr	r3, [r3, #24]
 8001466:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<7)) {EXIT->EXTI_PR |= (1<<7); GP_IRQ_Callback[7]();  }
 8001468:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 800146a:	695b      	ldr	r3, [r3, #20]
 800146c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001470:	2b00      	cmp	r3, #0
 8001472:	d008      	beq.n	8001486 <EXTI9_5_IRQHandler+0x5e>
 8001474:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 8001476:	695b      	ldr	r3, [r3, #20]
 8001478:	4a13      	ldr	r2, [pc, #76]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 800147a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800147e:	6153      	str	r3, [r2, #20]
 8001480:	4b12      	ldr	r3, [pc, #72]	; (80014cc <EXTI9_5_IRQHandler+0xa4>)
 8001482:	69db      	ldr	r3, [r3, #28]
 8001484:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<8)) {EXIT->EXTI_PR |= (1<<8); GP_IRQ_Callback[8]();  }
 8001486:	4b10      	ldr	r3, [pc, #64]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 8001488:	695b      	ldr	r3, [r3, #20]
 800148a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800148e:	2b00      	cmp	r3, #0
 8001490:	d008      	beq.n	80014a4 <EXTI9_5_IRQHandler+0x7c>
 8001492:	4b0d      	ldr	r3, [pc, #52]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 8001494:	695b      	ldr	r3, [r3, #20]
 8001496:	4a0c      	ldr	r2, [pc, #48]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 8001498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800149c:	6153      	str	r3, [r2, #20]
 800149e:	4b0b      	ldr	r3, [pc, #44]	; (80014cc <EXTI9_5_IRQHandler+0xa4>)
 80014a0:	6a1b      	ldr	r3, [r3, #32]
 80014a2:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<9)) {EXIT->EXTI_PR |= (1<<9); GP_IRQ_Callback[9]();  }
 80014a4:	4b08      	ldr	r3, [pc, #32]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 80014a6:	695b      	ldr	r3, [r3, #20]
 80014a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d008      	beq.n	80014c2 <EXTI9_5_IRQHandler+0x9a>
 80014b0:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 80014b2:	695b      	ldr	r3, [r3, #20]
 80014b4:	4a04      	ldr	r2, [pc, #16]	; (80014c8 <EXTI9_5_IRQHandler+0xa0>)
 80014b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ba:	6153      	str	r3, [r2, #20]
 80014bc:	4b03      	ldr	r3, [pc, #12]	; (80014cc <EXTI9_5_IRQHandler+0xa4>)
 80014be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c0:	4798      	blx	r3
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40010400 	.word	0x40010400
 80014cc:	2000006c 	.word	0x2000006c

080014d0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<10)) {EXIT->EXTI_PR |= (1<<10); GP_IRQ_Callback[10]();  }
 80014d4:	4b2d      	ldr	r3, [pc, #180]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 80014d6:	695b      	ldr	r3, [r3, #20]
 80014d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d008      	beq.n	80014f2 <EXTI15_10_IRQHandler+0x22>
 80014e0:	4b2a      	ldr	r3, [pc, #168]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 80014e2:	695b      	ldr	r3, [r3, #20]
 80014e4:	4a29      	ldr	r2, [pc, #164]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 80014e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014ea:	6153      	str	r3, [r2, #20]
 80014ec:	4b28      	ldr	r3, [pc, #160]	; (8001590 <EXTI15_10_IRQHandler+0xc0>)
 80014ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f0:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<11)) {EXIT->EXTI_PR |= (1<<11); GP_IRQ_Callback[11]();  }
 80014f2:	4b26      	ldr	r3, [pc, #152]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d008      	beq.n	8001510 <EXTI15_10_IRQHandler+0x40>
 80014fe:	4b23      	ldr	r3, [pc, #140]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	4a22      	ldr	r2, [pc, #136]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 8001504:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001508:	6153      	str	r3, [r2, #20]
 800150a:	4b21      	ldr	r3, [pc, #132]	; (8001590 <EXTI15_10_IRQHandler+0xc0>)
 800150c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800150e:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<12)) {EXIT->EXTI_PR |= (1<<12); GP_IRQ_Callback[12]();  }
 8001510:	4b1e      	ldr	r3, [pc, #120]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 8001512:	695b      	ldr	r3, [r3, #20]
 8001514:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001518:	2b00      	cmp	r3, #0
 800151a:	d008      	beq.n	800152e <EXTI15_10_IRQHandler+0x5e>
 800151c:	4b1b      	ldr	r3, [pc, #108]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 800151e:	695b      	ldr	r3, [r3, #20]
 8001520:	4a1a      	ldr	r2, [pc, #104]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 8001522:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001526:	6153      	str	r3, [r2, #20]
 8001528:	4b19      	ldr	r3, [pc, #100]	; (8001590 <EXTI15_10_IRQHandler+0xc0>)
 800152a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152c:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<13)) {EXIT->EXTI_PR |= (1<<13); GP_IRQ_Callback[13]();  }
 800152e:	4b17      	ldr	r3, [pc, #92]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 8001530:	695b      	ldr	r3, [r3, #20]
 8001532:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d008      	beq.n	800154c <EXTI15_10_IRQHandler+0x7c>
 800153a:	4b14      	ldr	r3, [pc, #80]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	4a13      	ldr	r2, [pc, #76]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 8001540:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001544:	6153      	str	r3, [r2, #20]
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <EXTI15_10_IRQHandler+0xc0>)
 8001548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800154a:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<14)) {EXIT->EXTI_PR |= (1<<14); GP_IRQ_Callback[14]();  }
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 800154e:	695b      	ldr	r3, [r3, #20]
 8001550:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001554:	2b00      	cmp	r3, #0
 8001556:	d008      	beq.n	800156a <EXTI15_10_IRQHandler+0x9a>
 8001558:	4b0c      	ldr	r3, [pc, #48]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	4a0b      	ldr	r2, [pc, #44]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 800155e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001562:	6153      	str	r3, [r2, #20]
 8001564:	4b0a      	ldr	r3, [pc, #40]	; (8001590 <EXTI15_10_IRQHandler+0xc0>)
 8001566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001568:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<15)) {EXIT->EXTI_PR |= (1<<15); GP_IRQ_Callback[15]();  }
 800156a:	4b08      	ldr	r3, [pc, #32]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 800156c:	695b      	ldr	r3, [r3, #20]
 800156e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d008      	beq.n	8001588 <EXTI15_10_IRQHandler+0xb8>
 8001576:	4b05      	ldr	r3, [pc, #20]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 8001578:	695b      	ldr	r3, [r3, #20]
 800157a:	4a04      	ldr	r2, [pc, #16]	; (800158c <EXTI15_10_IRQHandler+0xbc>)
 800157c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001580:	6153      	str	r3, [r2, #20]
 8001582:	4b03      	ldr	r3, [pc, #12]	; (8001590 <EXTI15_10_IRQHandler+0xc0>)
 8001584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001586:	4798      	blx	r3

}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40010400 	.word	0x40010400
 8001590:	2000006c 	.word	0x2000006c

08001594 <timer_INIT_CH2>:
long user_top=1;
char user_flage=1;

//===========================================================================
//###########################################################################
void timer_INIT_CH2(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ){
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
	//	(LOCK bits in TIMx_BDTR register) and CC1S=’00’ (the channel is configured in
	//	output).
	//	2: The PWM mode can be used without validating the preload register only in one
	//	pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.

	pwm->TIMx_CCMR1 |=(1<<11);
 80015a0:	4b24      	ldr	r3, [pc, #144]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	699a      	ldr	r2, [r3, #24]
 80015a6:	4b23      	ldr	r3, [pc, #140]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015ae:	619a      	str	r2, [r3, #24]

	pwm->TIMx_CCER |=(1<<4);
 80015b0:	4b20      	ldr	r3, [pc, #128]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6a1a      	ldr	r2, [r3, #32]
 80015b6:	4b1f      	ldr	r3, [pc, #124]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f042 0210 	orr.w	r2, r2, #16
 80015be:	621a      	str	r2, [r3, #32]
	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered

	pwm->TIMx_CR1 |=(1<<7);
 80015c0:	4b1c      	ldr	r3, [pc, #112]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	4b1b      	ldr	r3, [pc, #108]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015ce:	601a      	str	r2, [r3, #0]


	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
	pwm->TIMx_CCMR1 |=(0b110<<12);
 80015d0:	4b18      	ldr	r3, [pc, #96]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	699a      	ldr	r2, [r3, #24]
 80015d6:	4b17      	ldr	r3, [pc, #92]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80015de:	619a      	str	r2, [r3, #24]

	pwm->TIMx_ARR=peak;//frec peak value
 80015e0:	4b14      	ldr	r3, [pc, #80]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR2=(duty_cycle);//duty cycle
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68ba      	ldr	r2, [r7, #8]
 80015ee:	639a      	str	r2, [r3, #56]	; 0x38
	pwm->TIMx_PSC=pre;//prescaller
 80015f0:	4b10      	ldr	r3, [pc, #64]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	68fa      	ldr	r2, [r7, #12]
 80015f6:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	pwm->TIMx_BDTR |=(1<<15);
 80015f8:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <timer_INIT_CH2+0xa0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015fe:	4b0d      	ldr	r3, [pc, #52]	; (8001634 <timer_INIT_CH2+0xa0>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001606:	645a      	str	r2, [r3, #68]	; 0x44
	//	0: CC1 interrupt disabled
	//	1: CC1 interrupt enabled
	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	pwm->TIMx_DIER |=(0b101<<0);
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <timer_INIT_CH2+0xa0>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68da      	ldr	r2, [r3, #12]
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <timer_INIT_CH2+0xa0>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f042 0205 	orr.w	r2, r2, #5
 8001616:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	pwm->TIMx_EGR |=(1<<0);
 8001618:	4b06      	ldr	r3, [pc, #24]	; (8001634 <timer_INIT_CH2+0xa0>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	695a      	ldr	r2, [r3, #20]
 800161e:	4b05      	ldr	r3, [pc, #20]	; (8001634 <timer_INIT_CH2+0xa0>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f042 0201 	orr.w	r2, r2, #1
 8001626:	615a      	str	r2, [r3, #20]

	//pwm->TIMx_CR1 |=(1<<0);//enable the timer


}
 8001628:	bf00      	nop
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	bc80      	pop	{r7}
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	20000000 	.word	0x20000000

08001638 <timer_INIT_CH1>:
//===========================================================================
//###########################################################################
void timer_INIT_CH1(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ){
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
	//	Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed
	//	(LOCK bits in TIMx_BDTR register) and CC1S=’00’ (the channel is configured in
	//	output).
	//	2: The PWM mode can be used without validating the preload register only in one
	//	pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
	pwm->TIMx_CCMR1 |=(1<<3);
 8001644:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <timer_INIT_CH1+0xa0>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	699a      	ldr	r2, [r3, #24]
 800164a:	4b23      	ldr	r3, [pc, #140]	; (80016d8 <timer_INIT_CH1+0xa0>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f042 0208 	orr.w	r2, r2, #8
 8001652:	619a      	str	r2, [r3, #24]
	//	CC1 channel configured as input:
	//	This bit determines if a capture of the counter value can actually be done into the input
	//	capture/compare register 1 (TIMx_CCR1) or not.
	//	0: Capture disabled.
	//	1: Capture enabled.
	pwm->TIMx_CCER |=(1<<0);
 8001654:	4b20      	ldr	r3, [pc, #128]	; (80016d8 <timer_INIT_CH1+0xa0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6a1a      	ldr	r2, [r3, #32]
 800165a:	4b1f      	ldr	r3, [pc, #124]	; (80016d8 <timer_INIT_CH1+0xa0>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f042 0201 	orr.w	r2, r2, #1
 8001662:	621a      	str	r2, [r3, #32]


	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	pwm->TIMx_CR1 |=(1<<7);
 8001664:	4b1c      	ldr	r3, [pc, #112]	; (80016d8 <timer_INIT_CH1+0xa0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	4b1b      	ldr	r3, [pc, #108]	; (80016d8 <timer_INIT_CH1+0xa0>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001672:	601a      	str	r2, [r3, #0]


	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
	pwm->TIMx_CCMR1 |=(0b110<<4);
 8001674:	4b18      	ldr	r3, [pc, #96]	; (80016d8 <timer_INIT_CH1+0xa0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	699a      	ldr	r2, [r3, #24]
 800167a:	4b17      	ldr	r3, [pc, #92]	; (80016d8 <timer_INIT_CH1+0xa0>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001682:	619a      	str	r2, [r3, #24]

	pwm->TIMx_ARR=peak;//frec peak value
 8001684:	4b14      	ldr	r3, [pc, #80]	; (80016d8 <timer_INIT_CH1+0xa0>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR1=(duty_cycle);//duty cycle
 800168c:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <timer_INIT_CH1+0xa0>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	635a      	str	r2, [r3, #52]	; 0x34
	pwm->TIMx_PSC=pre;//prescaller
 8001694:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <timer_INIT_CH1+0xa0>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	68fa      	ldr	r2, [r7, #12]
 800169a:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	pwm->TIMx_BDTR |=(1<<15);
 800169c:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <timer_INIT_CH1+0xa0>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016a2:	4b0d      	ldr	r3, [pc, #52]	; (80016d8 <timer_INIT_CH1+0xa0>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80016aa:	645a      	str	r2, [r3, #68]	; 0x44
	//	0: CC1 interrupt disabled
	//	1: CC1 interrupt enabled
	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	pwm->TIMx_DIER |=(0b111<<0);
 80016ac:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <timer_INIT_CH1+0xa0>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	68da      	ldr	r2, [r3, #12]
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <timer_INIT_CH1+0xa0>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f042 0207 	orr.w	r2, r2, #7
 80016ba:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	pwm->TIMx_EGR |=(1<<0);
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <timer_INIT_CH1+0xa0>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	695a      	ldr	r2, [r3, #20]
 80016c2:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <timer_INIT_CH1+0xa0>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f042 0201 	orr.w	r2, r2, #1
 80016ca:	615a      	str	r2, [r3, #20]

	//pwm->TIMx_CR1 |=(1<<0);//enable the timer


}
 80016cc:	bf00      	nop
 80016ce:	3714      	adds	r7, #20
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	20000000 	.word	0x20000000

080016dc <timer_INIT_CH3>:

//===========================================================================
//###########################################################################
void timer_INIT_CH3(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ){
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
	//	Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed
	//	(LOCK bits in TIMx_BDTR register) and CC1S=’00’ (the channel is configured in
	//	output).
	//	2: The PWM mode can be used without validating the preload register only in one
	//	pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
	pwm->TIMx_CCMR2 |=(1<<3);
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <timer_INIT_CH3+0xb0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	69da      	ldr	r2, [r3, #28]
 80016ee:	4b27      	ldr	r3, [pc, #156]	; (800178c <timer_INIT_CH3+0xb0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f042 0208 	orr.w	r2, r2, #8
 80016f6:	61da      	str	r2, [r3, #28]
	//	CC1 channel configured as input:
	//	This bit determines if a capture of the counter value can actually be done into the input
	//	capture/compare register 1 (TIMx_CCR1) or not.
	//	0: Capture disabled.
	//	1: Capture enabled.
	pwm->TIMx_CCER |=(1<<8);
 80016f8:	4b24      	ldr	r3, [pc, #144]	; (800178c <timer_INIT_CH3+0xb0>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	6a1a      	ldr	r2, [r3, #32]
 80016fe:	4b23      	ldr	r3, [pc, #140]	; (800178c <timer_INIT_CH3+0xb0>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001706:	621a      	str	r2, [r3, #32]


	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	pwm->TIMx_CR1 |=(1<<7);
 8001708:	4b20      	ldr	r3, [pc, #128]	; (800178c <timer_INIT_CH3+0xb0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	4b1f      	ldr	r3, [pc, #124]	; (800178c <timer_INIT_CH3+0xb0>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001716:	601a      	str	r2, [r3, #0]


	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
	pwm->TIMx_CCMR2 |=(0b110<<4);
 8001718:	4b1c      	ldr	r3, [pc, #112]	; (800178c <timer_INIT_CH3+0xb0>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	69da      	ldr	r2, [r3, #28]
 800171e:	4b1b      	ldr	r3, [pc, #108]	; (800178c <timer_INIT_CH3+0xb0>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001726:	61da      	str	r2, [r3, #28]

	pwm->TIMx_ARR=peak;//frec peak value
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <timer_INIT_CH3+0xb0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR3=(duty_cycle);//duty cycle
 8001730:	4b16      	ldr	r3, [pc, #88]	; (800178c <timer_INIT_CH3+0xb0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	68ba      	ldr	r2, [r7, #8]
 8001736:	63da      	str	r2, [r3, #60]	; 0x3c
	pwm->TIMx_PSC=pre;//prescaller
 8001738:	4b14      	ldr	r3, [pc, #80]	; (800178c <timer_INIT_CH3+0xb0>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	pwm->TIMx_BDTR |=(1<<15);
 8001740:	4b12      	ldr	r3, [pc, #72]	; (800178c <timer_INIT_CH3+0xb0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001746:	4b11      	ldr	r3, [pc, #68]	; (800178c <timer_INIT_CH3+0xb0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800174e:	645a      	str	r2, [r3, #68]	; 0x44
	//	0: CC1 interrupt disabled
	//	1: CC1 interrupt enabled
	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	pwm->TIMx_DIER |=(0b1111<<0);
 8001750:	4b0e      	ldr	r3, [pc, #56]	; (800178c <timer_INIT_CH3+0xb0>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	68da      	ldr	r2, [r3, #12]
 8001756:	4b0d      	ldr	r3, [pc, #52]	; (800178c <timer_INIT_CH3+0xb0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f042 020f 	orr.w	r2, r2, #15
 800175e:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	pwm->TIMx_EGR |=(1<<0);
 8001760:	4b0a      	ldr	r3, [pc, #40]	; (800178c <timer_INIT_CH3+0xb0>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	695a      	ldr	r2, [r3, #20]
 8001766:	4b09      	ldr	r3, [pc, #36]	; (800178c <timer_INIT_CH3+0xb0>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f042 0201 	orr.w	r2, r2, #1
 800176e:	615a      	str	r2, [r3, #20]

	pwm->TIMx_CR1 |=(1<<0);//enable the timer
 8001770:	4b06      	ldr	r3, [pc, #24]	; (800178c <timer_INIT_CH3+0xb0>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	4b05      	ldr	r3, [pc, #20]	; (800178c <timer_INIT_CH3+0xb0>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f042 0201 	orr.w	r2, r2, #1
 800177e:	601a      	str	r2, [r3, #0]


}
 8001780:	bf00      	nop
 8001782:	3714      	adds	r7, #20
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	20000000 	.word	0x20000000

08001790 <timer2_INIT_CH1>:

//===========================================================================
//###########################################################################

void timer2_INIT_CH1(uint32_t pre , uint32_t peak ){
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]

	SPWM3PHASE->TIMx_CR1  |=(1<<2);
 800179a:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <timer2_INIT_CH1+0x64>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <timer2_INIT_CH1+0x64>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f042 0204 	orr.w	r2, r2, #4
 80017a8:	601a      	str	r2, [r3, #0]
	SPWM3PHASE->TIMx_DIER |=(1<<0);
 80017aa:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <timer2_INIT_CH1+0x64>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68da      	ldr	r2, [r3, #12]
 80017b0:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <timer2_INIT_CH1+0x64>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f042 0201 	orr.w	r2, r2, #1
 80017b8:	60da      	str	r2, [r3, #12]



	SPWM3PHASE->TIMx_ARR=peak;//frec peak value
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <timer2_INIT_CH1+0x64>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	683a      	ldr	r2, [r7, #0]
 80017c0:	62da      	str	r2, [r3, #44]	; 0x2c

	SPWM3PHASE->TIMx_PSC=pre;//prescaller
 80017c2:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <timer2_INIT_CH1+0x64>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	629a      	str	r2, [r3, #40]	; 0x28

	SPWM3PHASE->TIMx_EGR |=(1<<0);
 80017ca:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <timer2_INIT_CH1+0x64>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	695a      	ldr	r2, [r3, #20]
 80017d0:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <timer2_INIT_CH1+0x64>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f042 0201 	orr.w	r2, r2, #1
 80017d8:	615a      	str	r2, [r3, #20]
	SPWM3PHASE->TIMx_CR1 |=(1<<0);//enable the timer
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <timer2_INIT_CH1+0x64>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	4b04      	ldr	r3, [pc, #16]	; (80017f4 <timer2_INIT_CH1+0x64>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f042 0201 	orr.w	r2, r2, #1
 80017e8:	601a      	str	r2, [r3, #0]




}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr
 80017f4:	20000004 	.word	0x20000004

080017f8 <timer3_INIT_CH2>:
//===========================================================================
//###########################################################################
//===========================================================================
//###########################################################################
void timer3_INIT_CH2(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ){
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
	//	(LOCK bits in TIMx_BDTR register) and CC1S=’00’ (the channel is configured in
	//	output).
	//	2: The PWM mode can be used without validating the preload register only in one
	//	pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.

	half_wave->TIMx_CCMR1 |=(1<<11);
 8001804:	4b24      	ldr	r3, [pc, #144]	; (8001898 <timer3_INIT_CH2+0xa0>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	699a      	ldr	r2, [r3, #24]
 800180a:	4b23      	ldr	r3, [pc, #140]	; (8001898 <timer3_INIT_CH2+0xa0>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001812:	619a      	str	r2, [r3, #24]

	half_wave->TIMx_CCER |=(1<<4);
 8001814:	4b20      	ldr	r3, [pc, #128]	; (8001898 <timer3_INIT_CH2+0xa0>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6a1a      	ldr	r2, [r3, #32]
 800181a:	4b1f      	ldr	r3, [pc, #124]	; (8001898 <timer3_INIT_CH2+0xa0>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f042 0210 	orr.w	r2, r2, #16
 8001822:	621a      	str	r2, [r3, #32]
	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered

	half_wave->TIMx_CR1 |=(1<<7);
 8001824:	4b1c      	ldr	r3, [pc, #112]	; (8001898 <timer3_INIT_CH2+0xa0>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <timer3_INIT_CH2+0xa0>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001832:	601a      	str	r2, [r3, #0]


	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
	half_wave->TIMx_CCMR1 |=(0b110<<12);
 8001834:	4b18      	ldr	r3, [pc, #96]	; (8001898 <timer3_INIT_CH2+0xa0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	699a      	ldr	r2, [r3, #24]
 800183a:	4b17      	ldr	r3, [pc, #92]	; (8001898 <timer3_INIT_CH2+0xa0>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8001842:	619a      	str	r2, [r3, #24]

	half_wave->TIMx_ARR=peak;//frec peak value
 8001844:	4b14      	ldr	r3, [pc, #80]	; (8001898 <timer3_INIT_CH2+0xa0>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	62da      	str	r2, [r3, #44]	; 0x2c
	half_wave->TIMx_CCR2=(duty_cycle);//duty cycle
 800184c:	4b12      	ldr	r3, [pc, #72]	; (8001898 <timer3_INIT_CH2+0xa0>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	68ba      	ldr	r2, [r7, #8]
 8001852:	639a      	str	r2, [r3, #56]	; 0x38
	half_wave->TIMx_PSC=pre;//prescaller
 8001854:	4b10      	ldr	r3, [pc, #64]	; (8001898 <timer3_INIT_CH2+0xa0>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	half_wave->TIMx_BDTR |=(1<<15);
 800185c:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <timer3_INIT_CH2+0xa0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001862:	4b0d      	ldr	r3, [pc, #52]	; (8001898 <timer3_INIT_CH2+0xa0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800186a:	645a      	str	r2, [r3, #68]	; 0x44
	//	0: CC1 interrupt disabled
	//	1: CC1 interrupt enabled
	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	half_wave->TIMx_DIER |=(0b101<<0);
 800186c:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <timer3_INIT_CH2+0xa0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	68da      	ldr	r2, [r3, #12]
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <timer3_INIT_CH2+0xa0>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f042 0205 	orr.w	r2, r2, #5
 800187a:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	half_wave->TIMx_EGR |=(1<<0);
 800187c:	4b06      	ldr	r3, [pc, #24]	; (8001898 <timer3_INIT_CH2+0xa0>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	695a      	ldr	r2, [r3, #20]
 8001882:	4b05      	ldr	r3, [pc, #20]	; (8001898 <timer3_INIT_CH2+0xa0>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f042 0201 	orr.w	r2, r2, #1
 800188a:	615a      	str	r2, [r3, #20]

	//half_wave->TIMx_CR1 |=(1<<0);//enable the timer


}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	20000008 	.word	0x20000008

0800189c <timer3_INIT_CH1>:
//===========================================================================
//###########################################################################
void timer3_INIT_CH1(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ){
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
	//	Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed
	//	(LOCK bits in TIMx_BDTR register) and CC1S=’00’ (the channel is configured in
	//	output).
	//	2: The PWM mode can be used without validating the preload register only in one
	//	pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
	half_wave->TIMx_CCMR1 |=(1<<3);
 80018a8:	4b24      	ldr	r3, [pc, #144]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	699a      	ldr	r2, [r3, #24]
 80018ae:	4b23      	ldr	r3, [pc, #140]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f042 0208 	orr.w	r2, r2, #8
 80018b6:	619a      	str	r2, [r3, #24]
	//	CC1 channel configured as input:
	//	This bit determines if a capture of the counter value can actually be done into the input
	//	capture/compare register 1 (TIMx_CCR1) or not.
	//	0: Capture disabled.
	//	1: Capture enabled.
	half_wave->TIMx_CCER |=(1<<0);
 80018b8:	4b20      	ldr	r3, [pc, #128]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6a1a      	ldr	r2, [r3, #32]
 80018be:	4b1f      	ldr	r3, [pc, #124]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f042 0201 	orr.w	r2, r2, #1
 80018c6:	621a      	str	r2, [r3, #32]


	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	half_wave->TIMx_CR1 |=(1<<7);
 80018c8:	4b1c      	ldr	r3, [pc, #112]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	4b1b      	ldr	r3, [pc, #108]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80018d6:	601a      	str	r2, [r3, #0]


	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
	half_wave->TIMx_CCMR1 |=(0b110<<4);
 80018d8:	4b18      	ldr	r3, [pc, #96]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	699a      	ldr	r2, [r3, #24]
 80018de:	4b17      	ldr	r3, [pc, #92]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80018e6:	619a      	str	r2, [r3, #24]

	half_wave->TIMx_ARR=peak;//frec peak value
 80018e8:	4b14      	ldr	r3, [pc, #80]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	62da      	str	r2, [r3, #44]	; 0x2c
	half_wave->TIMx_CCR1=(duty_cycle);//duty cycle
 80018f0:	4b12      	ldr	r3, [pc, #72]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	68ba      	ldr	r2, [r7, #8]
 80018f6:	635a      	str	r2, [r3, #52]	; 0x34
	half_wave->TIMx_PSC=pre;//prescaller
 80018f8:	4b10      	ldr	r3, [pc, #64]	; (800193c <timer3_INIT_CH1+0xa0>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	half_wave->TIMx_BDTR |=(1<<15);
 8001900:	4b0e      	ldr	r3, [pc, #56]	; (800193c <timer3_INIT_CH1+0xa0>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001906:	4b0d      	ldr	r3, [pc, #52]	; (800193c <timer3_INIT_CH1+0xa0>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800190e:	645a      	str	r2, [r3, #68]	; 0x44
	//	0: CC1 interrupt disabled
	//	1: CC1 interrupt enabled
	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	half_wave->TIMx_DIER |=(0b111<<0);
 8001910:	4b0a      	ldr	r3, [pc, #40]	; (800193c <timer3_INIT_CH1+0xa0>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	68da      	ldr	r2, [r3, #12]
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <timer3_INIT_CH1+0xa0>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f042 0207 	orr.w	r2, r2, #7
 800191e:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	half_wave->TIMx_EGR |=(1<<0);
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <timer3_INIT_CH1+0xa0>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	695a      	ldr	r2, [r3, #20]
 8001926:	4b05      	ldr	r3, [pc, #20]	; (800193c <timer3_INIT_CH1+0xa0>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f042 0201 	orr.w	r2, r2, #1
 800192e:	615a      	str	r2, [r3, #20]

	//half_wave->TIMx_CR1 |=(1<<0);//enable the timer


}
 8001930:	bf00      	nop
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	20000008 	.word	0x20000008

08001940 <timer3_INIT_CH3>:

//===========================================================================
//###########################################################################
void timer3_INIT_CH3(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ){
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
	//	Note: 1: These bits can not be modified as long as LOCK level 3 has been programmed
	//	(LOCK bits in TIMx_BDTR register) and CC1S=’00’ (the channel is configured in
	//	output).
	//	2: The PWM mode can be used without validating the preload register only in one
	//	pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
	half_wave->TIMx_CCMR2 |=(1<<3);
 800194c:	4b28      	ldr	r3, [pc, #160]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	69da      	ldr	r2, [r3, #28]
 8001952:	4b27      	ldr	r3, [pc, #156]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f042 0208 	orr.w	r2, r2, #8
 800195a:	61da      	str	r2, [r3, #28]
	//	CC1 channel configured as input:
	//	This bit determines if a capture of the counter value can actually be done into the input
	//	capture/compare register 1 (TIMx_CCR1) or not.
	//	0: Capture disabled.
	//	1: Capture enabled.
	half_wave->TIMx_CCER |=(1<<8);
 800195c:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6a1a      	ldr	r2, [r3, #32]
 8001962:	4b23      	ldr	r3, [pc, #140]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800196a:	621a      	str	r2, [r3, #32]


	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	half_wave->TIMx_CR1 |=(1<<7);
 800196c:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	4b1f      	ldr	r3, [pc, #124]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800197a:	601a      	str	r2, [r3, #0]


	//	110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
	half_wave->TIMx_CCMR2 |=(0b110<<4);
 800197c:	4b1c      	ldr	r3, [pc, #112]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	69da      	ldr	r2, [r3, #28]
 8001982:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800198a:	61da      	str	r2, [r3, #28]

	half_wave->TIMx_ARR=peak;//frec peak value
 800198c:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	62da      	str	r2, [r3, #44]	; 0x2c
	half_wave->TIMx_CCR3=(duty_cycle);//duty cycle
 8001994:	4b16      	ldr	r3, [pc, #88]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	68ba      	ldr	r2, [r7, #8]
 800199a:	63da      	str	r2, [r3, #60]	; 0x3c
	half_wave->TIMx_PSC=pre;//prescaller
 800199c:	4b14      	ldr	r3, [pc, #80]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	68fa      	ldr	r2, [r7, #12]
 80019a2:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	half_wave->TIMx_BDTR |=(1<<15);
 80019a4:	4b12      	ldr	r3, [pc, #72]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019aa:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80019b2:	645a      	str	r2, [r3, #68]	; 0x44
	//	0: CC1 interrupt disabled
	//	1: CC1 interrupt enabled
	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	half_wave->TIMx_DIER |=(0b1111<<0);
 80019b4:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	68da      	ldr	r2, [r3, #12]
 80019ba:	4b0d      	ldr	r3, [pc, #52]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f042 020f 	orr.w	r2, r2, #15
 80019c2:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	half_wave->TIMx_EGR |=(1<<0);
 80019c4:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	695a      	ldr	r2, [r3, #20]
 80019ca:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f042 0201 	orr.w	r2, r2, #1
 80019d2:	615a      	str	r2, [r3, #20]

	half_wave->TIMx_CR1 |=(1<<0);//enable the timer
 80019d4:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <timer3_INIT_CH3+0xb0>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f042 0201 	orr.w	r2, r2, #1
 80019e2:	601a      	str	r2, [r3, #0]


}
 80019e4:	bf00      	nop
 80019e6:	3714      	adds	r7, #20
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	20000008 	.word	0x20000008

080019f4 <pwm_INIT>:
//===========================================================================
//###########################################################################
//===========================================================================
//###########################################################################

void pwm_INIT(){
 80019f4:	b598      	push	{r3, r4, r7, lr}
 80019f6:	af00      	add	r7, sp, #0
	MCAL_speed_init(CLK_SORC_IN_CLK8MHz, mood_FAST_MOOD_72MHzCORE);//speed of all 36MHz
 80019f8:	2100      	movs	r1, #0
 80019fa:	2000      	movs	r0, #0
 80019fc:	f7ff fc6e 	bl	80012dc <MCAL_speed_init>
	GPIOA_Clock_Enable();//enable porta clock
 8001a00:	4b7f      	ldr	r3, [pc, #508]	; (8001c00 <pwm_INIT+0x20c>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	4a7e      	ldr	r2, [pc, #504]	; (8001c00 <pwm_INIT+0x20c>)
 8001a06:	f043 0304 	orr.w	r3, r3, #4
 8001a0a:	6193      	str	r3, [r2, #24]
	GPIOB_Clock_Enable();//enable portb clock
 8001a0c:	4b7c      	ldr	r3, [pc, #496]	; (8001c00 <pwm_INIT+0x20c>)
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	4a7b      	ldr	r2, [pc, #492]	; (8001c00 <pwm_INIT+0x20c>)
 8001a12:	f043 0308 	orr.w	r3, r3, #8
 8001a16:	6193      	str	r3, [r2, #24]
	TIMER1_CLOCK_Enable();//enable timer1 clock
 8001a18:	4b79      	ldr	r3, [pc, #484]	; (8001c00 <pwm_INIT+0x20c>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	4a78      	ldr	r2, [pc, #480]	; (8001c00 <pwm_INIT+0x20c>)
 8001a1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a22:	6193      	str	r3, [r2, #24]
	TIMER2_CLOCK_Enable();//enable timer2 clock
 8001a24:	4b76      	ldr	r3, [pc, #472]	; (8001c00 <pwm_INIT+0x20c>)
 8001a26:	69db      	ldr	r3, [r3, #28]
 8001a28:	4a75      	ldr	r2, [pc, #468]	; (8001c00 <pwm_INIT+0x20c>)
 8001a2a:	f043 0301 	orr.w	r3, r3, #1
 8001a2e:	61d3      	str	r3, [r2, #28]
	TIMER3_CLOCK_Enable();//enable timer3 clock
 8001a30:	4b73      	ldr	r3, [pc, #460]	; (8001c00 <pwm_INIT+0x20c>)
 8001a32:	69db      	ldr	r3, [r3, #28]
 8001a34:	4a72      	ldr	r2, [pc, #456]	; (8001c00 <pwm_INIT+0x20c>)
 8001a36:	f043 0302 	orr.w	r3, r3, #2
 8001a3a:	61d3      	str	r3, [r2, #28]
	AFIO_Clock_Enable();//enable AF io clock
 8001a3c:	4b70      	ldr	r3, [pc, #448]	; (8001c00 <pwm_INIT+0x20c>)
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	4a6f      	ldr	r2, [pc, #444]	; (8001c00 <pwm_INIT+0x20c>)
 8001a42:	f043 0301 	orr.w	r3, r3, #1
 8001a46:	6193      	str	r3, [r2, #24]
	//NVIC_TIM1_UP_Enable;
	//NVIC_TIM1_CC_Enable;//enable capture compare nvic
	NVIC_TIM2_global_interrupt_Enable;
 8001a48:	4b6e      	ldr	r3, [pc, #440]	; (8001c04 <pwm_INIT+0x210>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a6d      	ldr	r2, [pc, #436]	; (8001c04 <pwm_INIT+0x210>)
 8001a4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a52:	6013      	str	r3, [r2, #0]
	//=====================pins mode============================
	pinmode(GPIOA, pin8, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001a54:	220b      	movs	r2, #11
 8001a56:	2108      	movs	r1, #8
 8001a58:	486b      	ldr	r0, [pc, #428]	; (8001c08 <pwm_INIT+0x214>)
 8001a5a:	f7ff fb5c 	bl	8001116 <pinmode>
	pinmode(GPIOA, pin9, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001a5e:	220b      	movs	r2, #11
 8001a60:	2109      	movs	r1, #9
 8001a62:	4869      	ldr	r0, [pc, #420]	; (8001c08 <pwm_INIT+0x214>)
 8001a64:	f7ff fb57 	bl	8001116 <pinmode>
	pinmode(GPIOA, pin10,GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001a68:	220b      	movs	r2, #11
 8001a6a:	210a      	movs	r1, #10
 8001a6c:	4866      	ldr	r0, [pc, #408]	; (8001c08 <pwm_INIT+0x214>)
 8001a6e:	f7ff fb52 	bl	8001116 <pinmode>

	pinmode(GPIOA, pin6, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001a72:	220b      	movs	r2, #11
 8001a74:	2106      	movs	r1, #6
 8001a76:	4864      	ldr	r0, [pc, #400]	; (8001c08 <pwm_INIT+0x214>)
 8001a78:	f7ff fb4d 	bl	8001116 <pinmode>
	pinmode(GPIOA, pin7, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001a7c:	220b      	movs	r2, #11
 8001a7e:	2107      	movs	r1, #7
 8001a80:	4861      	ldr	r0, [pc, #388]	; (8001c08 <pwm_INIT+0x214>)
 8001a82:	f7ff fb48 	bl	8001116 <pinmode>
	pinmode(GPIOB, pin0,GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001a86:	220b      	movs	r2, #11
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4860      	ldr	r0, [pc, #384]	; (8001c0c <pwm_INIT+0x218>)
 8001a8c:	f7ff fb43 	bl	8001116 <pinmode>

	var4 = 126 * sin(A + Phase1);
 8001a90:	4b5f      	ldr	r3, [pc, #380]	; (8001c10 <pwm_INIT+0x21c>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	4b5f      	ldr	r3, [pc, #380]	; (8001c14 <pwm_INIT+0x220>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	f7fe ffec 	bl	8000a78 <__addsf3>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fcc8 	bl	8000438 <__aeabi_f2d>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	460c      	mov	r4, r1
 8001aac:	4618      	mov	r0, r3
 8001aae:	4621      	mov	r1, r4
 8001ab0:	f000 fab8 	bl	8002024 <sin>
 8001ab4:	f04f 0200 	mov.w	r2, #0
 8001ab8:	4b57      	ldr	r3, [pc, #348]	; (8001c18 <pwm_INIT+0x224>)
 8001aba:	f7fe fd15 	bl	80004e8 <__aeabi_dmul>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	460c      	mov	r4, r1
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	4621      	mov	r1, r4
 8001ac6:	f7fe ffa9 	bl	8000a1c <__aeabi_d2iz>
 8001aca:	4602      	mov	r2, r0
 8001acc:	4b53      	ldr	r3, [pc, #332]	; (8001c1c <pwm_INIT+0x228>)
 8001ace:	601a      	str	r2, [r3, #0]
	var1 = var4 + 128;
 8001ad0:	4b52      	ldr	r3, [pc, #328]	; (8001c1c <pwm_INIT+0x228>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	3380      	adds	r3, #128	; 0x80
 8001ad6:	4a52      	ldr	r2, [pc, #328]	; (8001c20 <pwm_INIT+0x22c>)
 8001ad8:	6013      	str	r3, [r2, #0]
	var5 = 126 * sin(A + Phase2);
 8001ada:	4b4d      	ldr	r3, [pc, #308]	; (8001c10 <pwm_INIT+0x21c>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4b51      	ldr	r3, [pc, #324]	; (8001c24 <pwm_INIT+0x230>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4610      	mov	r0, r2
 8001ae6:	f7fe ffc7 	bl	8000a78 <__addsf3>
 8001aea:	4603      	mov	r3, r0
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7fe fca3 	bl	8000438 <__aeabi_f2d>
 8001af2:	4603      	mov	r3, r0
 8001af4:	460c      	mov	r4, r1
 8001af6:	4618      	mov	r0, r3
 8001af8:	4621      	mov	r1, r4
 8001afa:	f000 fa93 	bl	8002024 <sin>
 8001afe:	f04f 0200 	mov.w	r2, #0
 8001b02:	4b45      	ldr	r3, [pc, #276]	; (8001c18 <pwm_INIT+0x224>)
 8001b04:	f7fe fcf0 	bl	80004e8 <__aeabi_dmul>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	460c      	mov	r4, r1
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	4621      	mov	r1, r4
 8001b10:	f7fe ff84 	bl	8000a1c <__aeabi_d2iz>
 8001b14:	4602      	mov	r2, r0
 8001b16:	4b44      	ldr	r3, [pc, #272]	; (8001c28 <pwm_INIT+0x234>)
 8001b18:	601a      	str	r2, [r3, #0]
	var2 = var5 + 128;
 8001b1a:	4b43      	ldr	r3, [pc, #268]	; (8001c28 <pwm_INIT+0x234>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	3380      	adds	r3, #128	; 0x80
 8001b20:	4a42      	ldr	r2, [pc, #264]	; (8001c2c <pwm_INIT+0x238>)
 8001b22:	6013      	str	r3, [r2, #0]
	var6 = 126 * sin(A + Phase3);
 8001b24:	4b3a      	ldr	r3, [pc, #232]	; (8001c10 <pwm_INIT+0x21c>)
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	4b41      	ldr	r3, [pc, #260]	; (8001c30 <pwm_INIT+0x23c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4610      	mov	r0, r2
 8001b30:	f7fe ffa2 	bl	8000a78 <__addsf3>
 8001b34:	4603      	mov	r3, r0
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7fe fc7e 	bl	8000438 <__aeabi_f2d>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	460c      	mov	r4, r1
 8001b40:	4618      	mov	r0, r3
 8001b42:	4621      	mov	r1, r4
 8001b44:	f000 fa6e 	bl	8002024 <sin>
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	4b32      	ldr	r3, [pc, #200]	; (8001c18 <pwm_INIT+0x224>)
 8001b4e:	f7fe fccb 	bl	80004e8 <__aeabi_dmul>
 8001b52:	4603      	mov	r3, r0
 8001b54:	460c      	mov	r4, r1
 8001b56:	4618      	mov	r0, r3
 8001b58:	4621      	mov	r1, r4
 8001b5a:	f7fe ff5f 	bl	8000a1c <__aeabi_d2iz>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	4b34      	ldr	r3, [pc, #208]	; (8001c34 <pwm_INIT+0x240>)
 8001b62:	601a      	str	r2, [r3, #0]
	var3 = var6 + 128;
 8001b64:	4b33      	ldr	r3, [pc, #204]	; (8001c34 <pwm_INIT+0x240>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	3380      	adds	r3, #128	; 0x80
 8001b6a:	4a33      	ldr	r2, [pc, #204]	; (8001c38 <pwm_INIT+0x244>)
 8001b6c:	6013      	str	r3, [r2, #0]
	timer_INIT_CH1(presc,var1,top);
 8001b6e:	4b33      	ldr	r3, [pc, #204]	; (8001c3c <pwm_INIT+0x248>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	4b2a      	ldr	r3, [pc, #168]	; (8001c20 <pwm_INIT+0x22c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4b31      	ldr	r3, [pc, #196]	; (8001c40 <pwm_INIT+0x24c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	461a      	mov	r2, r3
 8001b80:	f7ff fd5a 	bl	8001638 <timer_INIT_CH1>
	timer_INIT_CH2(presc,var2,top);
 8001b84:	4b2d      	ldr	r3, [pc, #180]	; (8001c3c <pwm_INIT+0x248>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	4b28      	ldr	r3, [pc, #160]	; (8001c2c <pwm_INIT+0x238>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4b2b      	ldr	r3, [pc, #172]	; (8001c40 <pwm_INIT+0x24c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	461a      	mov	r2, r3
 8001b96:	f7ff fcfd 	bl	8001594 <timer_INIT_CH2>
	timer_INIT_CH3(presc, var3, top);
 8001b9a:	4b28      	ldr	r3, [pc, #160]	; (8001c3c <pwm_INIT+0x248>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	4b25      	ldr	r3, [pc, #148]	; (8001c38 <pwm_INIT+0x244>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4b26      	ldr	r3, [pc, #152]	; (8001c40 <pwm_INIT+0x24c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	461a      	mov	r2, r3
 8001bac:	f7ff fd96 	bl	80016dc <timer_INIT_CH3>

	timer3_INIT_CH1(presc,var1,top);
 8001bb0:	4b22      	ldr	r3, [pc, #136]	; (8001c3c <pwm_INIT+0x248>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	4b1a      	ldr	r3, [pc, #104]	; (8001c20 <pwm_INIT+0x22c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4b20      	ldr	r3, [pc, #128]	; (8001c40 <pwm_INIT+0x24c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	f7ff fe6b 	bl	800189c <timer3_INIT_CH1>
	timer3_INIT_CH2(presc,var2,top);
 8001bc6:	4b1d      	ldr	r3, [pc, #116]	; (8001c3c <pwm_INIT+0x248>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	4b17      	ldr	r3, [pc, #92]	; (8001c2c <pwm_INIT+0x238>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4b1b      	ldr	r3, [pc, #108]	; (8001c40 <pwm_INIT+0x24c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	f7ff fe0e 	bl	80017f8 <timer3_INIT_CH2>
	timer3_INIT_CH3(presc, var3, top);
 8001bdc:	4b17      	ldr	r3, [pc, #92]	; (8001c3c <pwm_INIT+0x248>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <pwm_INIT+0x244>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4619      	mov	r1, r3
 8001be8:	4b15      	ldr	r3, [pc, #84]	; (8001c40 <pwm_INIT+0x24c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	461a      	mov	r2, r3
 8001bee:	f7ff fea7 	bl	8001940 <timer3_INIT_CH3>
	pinmode(GPIOB, pin1,GPIO_MODE_OUTPUT_push_pull_Speed10);
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	4805      	ldr	r0, [pc, #20]	; (8001c0c <pwm_INIT+0x218>)
 8001bf8:	f7ff fa8d 	bl	8001116 <pinmode>
	//    pinmode(GPIOA, pin4,GPIO_MODE_OUTPUT_push_pull_Speed50);
	//pinmode(GPIOA, pin5,GPIO_MODE_OUTPUT_push_pull_Speed2);
}
 8001bfc:	bf00      	nop
 8001bfe:	bd98      	pop	{r3, r4, r7, pc}
 8001c00:	40021000 	.word	0x40021000
 8001c04:	e000e100 	.word	0xe000e100
 8001c08:	40010800 	.word	0x40010800
 8001c0c:	40010c00 	.word	0x40010c00
 8001c10:	20000068 	.word	0x20000068
 8001c14:	20000014 	.word	0x20000014
 8001c18:	405f8000 	.word	0x405f8000
 8001c1c:	2000005c 	.word	0x2000005c
 8001c20:	20000050 	.word	0x20000050
 8001c24:	20000018 	.word	0x20000018
 8001c28:	20000060 	.word	0x20000060
 8001c2c:	20000054 	.word	0x20000054
 8001c30:	2000001c 	.word	0x2000001c
 8001c34:	20000064 	.word	0x20000064
 8001c38:	20000058 	.word	0x20000058
 8001c3c:	20000010 	.word	0x20000010
 8001c40:	2000000c 	.word	0x2000000c

08001c44 <main>:

//============================================================
//########################### main ##########################
//============================================================
int main(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
	//	EXTI(GPIOB,pin10,EXTI_Trigger_Falling,frec_controle);
	//	EXTI(GPIOB,pin11,EXTI_Trigger_Falling,frec_controle_decrease);
	//==================$$$$$$$$$$$$$$$$$$==================
	pwm_INIT();
 8001c48:	f7ff fed4 	bl	80019f4 <pwm_INIT>
	//	//max top=32000
	//	//to calculate an accurate frequency
	//	//you must use this formula
	//	//inputs frequency and prescaler and the output is top"counterstics"
	//	//top=1/(f*(1\36*10^6) *13 * prescaler )
	user_freq=20;
 8001c4c:	4b19      	ldr	r3, [pc, #100]	; (8001cb4 <main+0x70>)
 8001c4e:	2214      	movs	r2, #20
 8001c50:	601a      	str	r2, [r3, #0]
	while(user_flage==1){
 8001c52:	e01d      	b.n	8001c90 <main+0x4c>
		user_top = (36000000)/(user_freq *13 * user_pre );
 8001c54:	4b17      	ldr	r3, [pc, #92]	; (8001cb4 <main+0x70>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	4a15      	ldr	r2, [pc, #84]	; (8001cb8 <main+0x74>)
 8001c64:	6812      	ldr	r2, [r2, #0]
 8001c66:	fb02 f303 	mul.w	r3, r2, r3
 8001c6a:	4a14      	ldr	r2, [pc, #80]	; (8001cbc <main+0x78>)
 8001c6c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c70:	4a13      	ldr	r2, [pc, #76]	; (8001cc0 <main+0x7c>)
 8001c72:	6013      	str	r3, [r2, #0]
		if(user_top>=32000){
 8001c74:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <main+0x7c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001c7c:	db05      	blt.n	8001c8a <main+0x46>
			user_pre+=2;
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <main+0x74>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	3302      	adds	r3, #2
 8001c84:	4a0c      	ldr	r2, [pc, #48]	; (8001cb8 <main+0x74>)
 8001c86:	6013      	str	r3, [r2, #0]
 8001c88:	e002      	b.n	8001c90 <main+0x4c>
		}
		else{
			user_flage=0;
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <main+0x80>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
	while(user_flage==1){
 8001c90:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <main+0x80>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d0dd      	beq.n	8001c54 <main+0x10>
		}
	}

	timer2_INIT_CH1(user_pre-1,user_top);
 8001c98:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <main+0x74>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <main+0x7c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4610      	mov	r0, r2
 8001ca8:	f7ff fd72 	bl	8001790 <timer2_INIT_CH1>
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000024 	.word	0x20000024
 8001cb8:	20000028 	.word	0x20000028
 8001cbc:	02255100 	.word	0x02255100
 8001cc0:	2000002c 	.word	0x2000002c
 8001cc4:	20000030 	.word	0x20000030

08001cc8 <TIM2_IRQHandler>:
//============================================================
//####################### interrupt ##########################
//============================================================
void TIM2_IRQHandler(){
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0

	pinwrite(GPIOB, pin1 ,HIGH);
 8001ccc:	2201      	movs	r2, #1
 8001cce:	2101      	movs	r1, #1
 8001cd0:	489d      	ldr	r0, [pc, #628]	; (8001f48 <TIM2_IRQHandler+0x280>)
 8001cd2:	f7ff fadf 	bl	8001294 <pinwrite>
	SPWM3PHASE->TIMx_SR &=~(1<<0);
 8001cd6:	4b9d      	ldr	r3, [pc, #628]	; (8001f4c <TIM2_IRQHandler+0x284>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	691a      	ldr	r2, [r3, #16]
 8001cdc:	4b9b      	ldr	r3, [pc, #620]	; (8001f4c <TIM2_IRQHandler+0x284>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0201 	bic.w	r2, r2, #1
 8001ce4:	611a      	str	r2, [r3, #16]
	A += B;
 8001ce6:	4b9a      	ldr	r3, [pc, #616]	; (8001f50 <TIM2_IRQHandler+0x288>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	4b9a      	ldr	r3, [pc, #616]	; (8001f54 <TIM2_IRQHandler+0x28c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	f7fe fec1 	bl	8000a78 <__addsf3>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	4b95      	ldr	r3, [pc, #596]	; (8001f50 <TIM2_IRQHandler+0x288>)
 8001cfc:	601a      	str	r2, [r3, #0]
	if (A >=2* M_PI)
 8001cfe:	4b94      	ldr	r3, [pc, #592]	; (8001f50 <TIM2_IRQHandler+0x288>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7fe fb98 	bl	8000438 <__aeabi_f2d>
 8001d08:	a38d      	add	r3, pc, #564	; (adr r3, 8001f40 <TIM2_IRQHandler+0x278>)
 8001d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0e:	f7fe fe71 	bl	80009f4 <__aeabi_dcmpge>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d003      	beq.n	8001d20 <TIM2_IRQHandler+0x58>
	{
		A = 0;
 8001d18:	4b8d      	ldr	r3, [pc, #564]	; (8001f50 <TIM2_IRQHandler+0x288>)
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
	}

	//==================================================
	var1 = (126 * sinf(A + Phase1) + 128);
 8001d20:	4b8b      	ldr	r3, [pc, #556]	; (8001f50 <TIM2_IRQHandler+0x288>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <TIM2_IRQHandler+0x290>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4610      	mov	r0, r2
 8001d2c:	f7fe fea4 	bl	8000a78 <__addsf3>
 8001d30:	4603      	mov	r3, r0
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 f9b0 	bl	8002098 <sinf>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	4988      	ldr	r1, [pc, #544]	; (8001f5c <TIM2_IRQHandler+0x294>)
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7fe ffa3 	bl	8000c88 <__aeabi_fmul>
 8001d42:	4603      	mov	r3, r0
 8001d44:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe fe95 	bl	8000a78 <__addsf3>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff f95f 	bl	8001014 <__aeabi_f2iz>
 8001d56:	4602      	mov	r2, r0
 8001d58:	4b81      	ldr	r3, [pc, #516]	; (8001f60 <TIM2_IRQHandler+0x298>)
 8001d5a:	601a      	str	r2, [r3, #0]
	var2 = (126 * sinf(A + Phase2) + 128);
 8001d5c:	4b7c      	ldr	r3, [pc, #496]	; (8001f50 <TIM2_IRQHandler+0x288>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4b80      	ldr	r3, [pc, #512]	; (8001f64 <TIM2_IRQHandler+0x29c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4619      	mov	r1, r3
 8001d66:	4610      	mov	r0, r2
 8001d68:	f7fe fe86 	bl	8000a78 <__addsf3>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 f992 	bl	8002098 <sinf>
 8001d74:	4603      	mov	r3, r0
 8001d76:	4979      	ldr	r1, [pc, #484]	; (8001f5c <TIM2_IRQHandler+0x294>)
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe ff85 	bl	8000c88 <__aeabi_fmul>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7fe fe77 	bl	8000a78 <__addsf3>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff f941 	bl	8001014 <__aeabi_f2iz>
 8001d92:	4602      	mov	r2, r0
 8001d94:	4b74      	ldr	r3, [pc, #464]	; (8001f68 <TIM2_IRQHandler+0x2a0>)
 8001d96:	601a      	str	r2, [r3, #0]
	var3 = (126 * sinf(A + Phase3) + 128);
 8001d98:	4b6d      	ldr	r3, [pc, #436]	; (8001f50 <TIM2_IRQHandler+0x288>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	4b73      	ldr	r3, [pc, #460]	; (8001f6c <TIM2_IRQHandler+0x2a4>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4619      	mov	r1, r3
 8001da2:	4610      	mov	r0, r2
 8001da4:	f7fe fe68 	bl	8000a78 <__addsf3>
 8001da8:	4603      	mov	r3, r0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f000 f974 	bl	8002098 <sinf>
 8001db0:	4603      	mov	r3, r0
 8001db2:	496a      	ldr	r1, [pc, #424]	; (8001f5c <TIM2_IRQHandler+0x294>)
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7fe ff67 	bl	8000c88 <__aeabi_fmul>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fe59 	bl	8000a78 <__addsf3>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff f923 	bl	8001014 <__aeabi_f2iz>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	4b67      	ldr	r3, [pc, #412]	; (8001f70 <TIM2_IRQHandler+0x2a8>)
 8001dd2:	601a      	str	r2, [r3, #0]
	//==================================================
	pwm->TIMx_ARR=top;//frec peak value
 8001dd4:	4b67      	ldr	r3, [pc, #412]	; (8001f74 <TIM2_IRQHandler+0x2ac>)
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	4b67      	ldr	r3, [pc, #412]	; (8001f78 <TIM2_IRQHandler+0x2b0>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	62da      	str	r2, [r3, #44]	; 0x2c
	half_wave->TIMx_ARR=top;//frec peak value
 8001dde:	4b65      	ldr	r3, [pc, #404]	; (8001f74 <TIM2_IRQHandler+0x2ac>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	4b66      	ldr	r3, [pc, #408]	; (8001f7c <TIM2_IRQHandler+0x2b4>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	62da      	str	r2, [r3, #44]	; 0x2c

	if(var1>=(top/2)){
 8001de8:	4b62      	ldr	r3, [pc, #392]	; (8001f74 <TIM2_IRQHandler+0x2ac>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	0fda      	lsrs	r2, r3, #31
 8001dee:	4413      	add	r3, r2
 8001df0:	105b      	asrs	r3, r3, #1
 8001df2:	461a      	mov	r2, r3
 8001df4:	4b5a      	ldr	r3, [pc, #360]	; (8001f60 <TIM2_IRQHandler+0x298>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	dc0f      	bgt.n	8001e1c <TIM2_IRQHandler+0x154>
		//pwm->TIMx_CCR1=(0);//duty cycle
		pinmode(GPIOA, pin8, GPIO_MODE_INTPUT_AF);
 8001dfc:	2204      	movs	r2, #4
 8001dfe:	2108      	movs	r1, #8
 8001e00:	485f      	ldr	r0, [pc, #380]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001e02:	f7ff f988 	bl	8001116 <pinmode>
		pinmode(GPIOA, pin6, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001e06:	220b      	movs	r2, #11
 8001e08:	2106      	movs	r1, #6
 8001e0a:	485d      	ldr	r0, [pc, #372]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001e0c:	f7ff f983 	bl	8001116 <pinmode>
		half_wave->TIMx_CCR1=(var1);//duty cycle
 8001e10:	4b53      	ldr	r3, [pc, #332]	; (8001f60 <TIM2_IRQHandler+0x298>)
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	4b59      	ldr	r3, [pc, #356]	; (8001f7c <TIM2_IRQHandler+0x2b4>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	635a      	str	r2, [r3, #52]	; 0x34
 8001e1a:	e00e      	b.n	8001e3a <TIM2_IRQHandler+0x172>
	}
	else{
		pinmode(GPIOA, pin6, GPIO_MODE_INTPUT_AF);
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	2106      	movs	r1, #6
 8001e20:	4857      	ldr	r0, [pc, #348]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001e22:	f7ff f978 	bl	8001116 <pinmode>
		pinmode(GPIOA, pin8, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001e26:	220b      	movs	r2, #11
 8001e28:	2108      	movs	r1, #8
 8001e2a:	4855      	ldr	r0, [pc, #340]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001e2c:	f7ff f973 	bl	8001116 <pinmode>
		pwm->TIMx_CCR1=(var1);//duty cycle
 8001e30:	4b4b      	ldr	r3, [pc, #300]	; (8001f60 <TIM2_IRQHandler+0x298>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4b50      	ldr	r3, [pc, #320]	; (8001f78 <TIM2_IRQHandler+0x2b0>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	635a      	str	r2, [r3, #52]	; 0x34
	}

	if(var2>=(top/2)){
 8001e3a:	4b4e      	ldr	r3, [pc, #312]	; (8001f74 <TIM2_IRQHandler+0x2ac>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	0fda      	lsrs	r2, r3, #31
 8001e40:	4413      	add	r3, r2
 8001e42:	105b      	asrs	r3, r3, #1
 8001e44:	461a      	mov	r2, r3
 8001e46:	4b48      	ldr	r3, [pc, #288]	; (8001f68 <TIM2_IRQHandler+0x2a0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	dc0f      	bgt.n	8001e6e <TIM2_IRQHandler+0x1a6>
		//pwm->TIMx_CCR2=(0);//duty cycle
		pinmode(GPIOA, pin9, GPIO_MODE_INTPUT_AF);
 8001e4e:	2204      	movs	r2, #4
 8001e50:	2109      	movs	r1, #9
 8001e52:	484b      	ldr	r0, [pc, #300]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001e54:	f7ff f95f 	bl	8001116 <pinmode>
		pinmode(GPIOA, pin7, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001e58:	220b      	movs	r2, #11
 8001e5a:	2107      	movs	r1, #7
 8001e5c:	4848      	ldr	r0, [pc, #288]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001e5e:	f7ff f95a 	bl	8001116 <pinmode>
		half_wave->TIMx_CCR2=(var2);//duty cycle
 8001e62:	4b41      	ldr	r3, [pc, #260]	; (8001f68 <TIM2_IRQHandler+0x2a0>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	4b45      	ldr	r3, [pc, #276]	; (8001f7c <TIM2_IRQHandler+0x2b4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	639a      	str	r2, [r3, #56]	; 0x38
 8001e6c:	e00e      	b.n	8001e8c <TIM2_IRQHandler+0x1c4>
	}
	else
	{
		pinmode(GPIOA, pin7, GPIO_MODE_INTPUT_AF);
 8001e6e:	2204      	movs	r2, #4
 8001e70:	2107      	movs	r1, #7
 8001e72:	4843      	ldr	r0, [pc, #268]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001e74:	f7ff f94f 	bl	8001116 <pinmode>
		pinmode(GPIOA, pin9, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001e78:	220b      	movs	r2, #11
 8001e7a:	2109      	movs	r1, #9
 8001e7c:	4840      	ldr	r0, [pc, #256]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001e7e:	f7ff f94a 	bl	8001116 <pinmode>
		pwm->TIMx_CCR2=(var2);//duty cycle
 8001e82:	4b39      	ldr	r3, [pc, #228]	; (8001f68 <TIM2_IRQHandler+0x2a0>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	4b3c      	ldr	r3, [pc, #240]	; (8001f78 <TIM2_IRQHandler+0x2b0>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	639a      	str	r2, [r3, #56]	; 0x38
	}

	if(var3>=(top/2)){
 8001e8c:	4b39      	ldr	r3, [pc, #228]	; (8001f74 <TIM2_IRQHandler+0x2ac>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	0fda      	lsrs	r2, r3, #31
 8001e92:	4413      	add	r3, r2
 8001e94:	105b      	asrs	r3, r3, #1
 8001e96:	461a      	mov	r2, r3
 8001e98:	4b35      	ldr	r3, [pc, #212]	; (8001f70 <TIM2_IRQHandler+0x2a8>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	dc0f      	bgt.n	8001ec0 <TIM2_IRQHandler+0x1f8>
		//pwm->TIMx_CCR3=(0);//duty cycle
		pinmode(GPIOA, pin10,GPIO_MODE_INTPUT_AF);
 8001ea0:	2204      	movs	r2, #4
 8001ea2:	210a      	movs	r1, #10
 8001ea4:	4836      	ldr	r0, [pc, #216]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001ea6:	f7ff f936 	bl	8001116 <pinmode>
		pinmode(GPIOB, pin0, GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001eaa:	220b      	movs	r2, #11
 8001eac:	2100      	movs	r1, #0
 8001eae:	4826      	ldr	r0, [pc, #152]	; (8001f48 <TIM2_IRQHandler+0x280>)
 8001eb0:	f7ff f931 	bl	8001116 <pinmode>
		half_wave->TIMx_CCR3=(var3);//duty cycle
 8001eb4:	4b2e      	ldr	r3, [pc, #184]	; (8001f70 <TIM2_IRQHandler+0x2a8>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4b30      	ldr	r3, [pc, #192]	; (8001f7c <TIM2_IRQHandler+0x2b4>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ebe:	e00e      	b.n	8001ede <TIM2_IRQHandler+0x216>
	}
	else{
		pinmode(GPIOB, pin0, GPIO_MODE_INTPUT_AF);
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	4820      	ldr	r0, [pc, #128]	; (8001f48 <TIM2_IRQHandler+0x280>)
 8001ec6:	f7ff f926 	bl	8001116 <pinmode>
		pinmode(GPIOA, pin10,GPIO_MODE_OUTPUT_AF_push_pull_Speed50);
 8001eca:	220b      	movs	r2, #11
 8001ecc:	210a      	movs	r1, #10
 8001ece:	482c      	ldr	r0, [pc, #176]	; (8001f80 <TIM2_IRQHandler+0x2b8>)
 8001ed0:	f7ff f921 	bl	8001116 <pinmode>
		pwm->TIMx_CCR3=(var3);//duty cycle
 8001ed4:	4b26      	ldr	r3, [pc, #152]	; (8001f70 <TIM2_IRQHandler+0x2a8>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	4b27      	ldr	r3, [pc, #156]	; (8001f78 <TIM2_IRQHandler+0x2b0>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	pwm->TIMx_PSC=presc;//prescaller
 8001ede:	4b29      	ldr	r3, [pc, #164]	; (8001f84 <TIM2_IRQHandler+0x2bc>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	4b25      	ldr	r3, [pc, #148]	; (8001f78 <TIM2_IRQHandler+0x2b0>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	629a      	str	r2, [r3, #40]	; 0x28
	half_wave->TIMx_PSC=presc;//prescaller
 8001ee8:	4b26      	ldr	r3, [pc, #152]	; (8001f84 <TIM2_IRQHandler+0x2bc>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4b23      	ldr	r3, [pc, #140]	; (8001f7c <TIM2_IRQHandler+0x2b4>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	629a      	str	r2, [r3, #40]	; 0x28
	pwm->TIMx_EGR |=(1<<0);
 8001ef2:	4b21      	ldr	r3, [pc, #132]	; (8001f78 <TIM2_IRQHandler+0x2b0>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	695a      	ldr	r2, [r3, #20]
 8001ef8:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <TIM2_IRQHandler+0x2b0>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f042 0201 	orr.w	r2, r2, #1
 8001f00:	615a      	str	r2, [r3, #20]
	half_wave->TIMx_EGR |=(1<<0);
 8001f02:	4b1e      	ldr	r3, [pc, #120]	; (8001f7c <TIM2_IRQHandler+0x2b4>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	695a      	ldr	r2, [r3, #20]
 8001f08:	4b1c      	ldr	r3, [pc, #112]	; (8001f7c <TIM2_IRQHandler+0x2b4>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f042 0201 	orr.w	r2, r2, #1
 8001f10:	615a      	str	r2, [r3, #20]
	pwm->TIMx_CR1 |=(1<<0);//enable the timer
 8001f12:	4b19      	ldr	r3, [pc, #100]	; (8001f78 <TIM2_IRQHandler+0x2b0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <TIM2_IRQHandler+0x2b0>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f042 0201 	orr.w	r2, r2, #1
 8001f20:	601a      	str	r2, [r3, #0]
	half_wave->TIMx_CR1 |=(1<<0);//enable the timer
 8001f22:	4b16      	ldr	r3, [pc, #88]	; (8001f7c <TIM2_IRQHandler+0x2b4>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b14      	ldr	r3, [pc, #80]	; (8001f7c <TIM2_IRQHandler+0x2b4>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f042 0201 	orr.w	r2, r2, #1
 8001f30:	601a      	str	r2, [r3, #0]
	pinwrite(GPIOB, pin1 ,LOW);
 8001f32:	2200      	movs	r2, #0
 8001f34:	2101      	movs	r1, #1
 8001f36:	4804      	ldr	r0, [pc, #16]	; (8001f48 <TIM2_IRQHandler+0x280>)
 8001f38:	f7ff f9ac 	bl	8001294 <pinwrite>
}
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	54442d18 	.word	0x54442d18
 8001f44:	401921fb 	.word	0x401921fb
 8001f48:	40010c00 	.word	0x40010c00
 8001f4c:	20000004 	.word	0x20000004
 8001f50:	20000068 	.word	0x20000068
 8001f54:	20000020 	.word	0x20000020
 8001f58:	20000014 	.word	0x20000014
 8001f5c:	42fc0000 	.word	0x42fc0000
 8001f60:	20000050 	.word	0x20000050
 8001f64:	20000018 	.word	0x20000018
 8001f68:	20000054 	.word	0x20000054
 8001f6c:	2000001c 	.word	0x2000001c
 8001f70:	20000058 	.word	0x20000058
 8001f74:	2000000c 	.word	0x2000000c
 8001f78:	20000000 	.word	0x20000000
 8001f7c:	20000008 	.word	0x20000008
 8001f80:	40010800 	.word	0x40010800
 8001f84:	20000010 	.word	0x20000010

08001f88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f88:	480d      	ldr	r0, [pc, #52]	; (8001fc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f8a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001f8c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f90:	480c      	ldr	r0, [pc, #48]	; (8001fc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f92:	490d      	ldr	r1, [pc, #52]	; (8001fc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f94:	4a0d      	ldr	r2, [pc, #52]	; (8001fcc <LoopForever+0xe>)
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f98:	e002      	b.n	8001fa0 <LoopCopyDataInit>

08001f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f9e:	3304      	adds	r3, #4

08001fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa4:	d3f9      	bcc.n	8001f9a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	; (8001fd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fa8:	4c0a      	ldr	r4, [pc, #40]	; (8001fd4 <LoopForever+0x16>)
  movs r3, #0
 8001faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fac:	e001      	b.n	8001fb2 <LoopFillZerobss>

08001fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb0:	3204      	adds	r2, #4

08001fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb4:	d3fb      	bcc.n	8001fae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001fb6:	f000 f811 	bl	8001fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fba:	f7ff fe43 	bl	8001c44 <main>

08001fbe <LoopForever>:

LoopForever:
    b LoopForever
 8001fbe:	e7fe      	b.n	8001fbe <LoopForever>
  ldr   r0, =_estack
 8001fc0:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8001fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fc8:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001fcc:	08004138 	.word	0x08004138
  ldr r2, =_sbss
 8001fd0:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001fd4:	200000a8 	.word	0x200000a8

08001fd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fd8:	e7fe      	b.n	8001fd8 <ADC1_2_IRQHandler>
	...

08001fdc <__libc_init_array>:
 8001fdc:	b570      	push	{r4, r5, r6, lr}
 8001fde:	2500      	movs	r5, #0
 8001fe0:	4e0c      	ldr	r6, [pc, #48]	; (8002014 <__libc_init_array+0x38>)
 8001fe2:	4c0d      	ldr	r4, [pc, #52]	; (8002018 <__libc_init_array+0x3c>)
 8001fe4:	1ba4      	subs	r4, r4, r6
 8001fe6:	10a4      	asrs	r4, r4, #2
 8001fe8:	42a5      	cmp	r5, r4
 8001fea:	d109      	bne.n	8002000 <__libc_init_array+0x24>
 8001fec:	f001 fdbe 	bl	8003b6c <_init>
 8001ff0:	2500      	movs	r5, #0
 8001ff2:	4e0a      	ldr	r6, [pc, #40]	; (800201c <__libc_init_array+0x40>)
 8001ff4:	4c0a      	ldr	r4, [pc, #40]	; (8002020 <__libc_init_array+0x44>)
 8001ff6:	1ba4      	subs	r4, r4, r6
 8001ff8:	10a4      	asrs	r4, r4, #2
 8001ffa:	42a5      	cmp	r5, r4
 8001ffc:	d105      	bne.n	800200a <__libc_init_array+0x2e>
 8001ffe:	bd70      	pop	{r4, r5, r6, pc}
 8002000:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002004:	4798      	blx	r3
 8002006:	3501      	adds	r5, #1
 8002008:	e7ee      	b.n	8001fe8 <__libc_init_array+0xc>
 800200a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800200e:	4798      	blx	r3
 8002010:	3501      	adds	r5, #1
 8002012:	e7f2      	b.n	8001ffa <__libc_init_array+0x1e>
 8002014:	08004130 	.word	0x08004130
 8002018:	08004130 	.word	0x08004130
 800201c:	08004130 	.word	0x08004130
 8002020:	08004134 	.word	0x08004134

08002024 <sin>:
 8002024:	b530      	push	{r4, r5, lr}
 8002026:	4a1a      	ldr	r2, [pc, #104]	; (8002090 <sin+0x6c>)
 8002028:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800202c:	4293      	cmp	r3, r2
 800202e:	b087      	sub	sp, #28
 8002030:	dc06      	bgt.n	8002040 <sin+0x1c>
 8002032:	2300      	movs	r3, #0
 8002034:	2200      	movs	r2, #0
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	2300      	movs	r3, #0
 800203a:	f000 ffb5 	bl	8002fa8 <__kernel_sin>
 800203e:	e006      	b.n	800204e <sin+0x2a>
 8002040:	4a14      	ldr	r2, [pc, #80]	; (8002094 <sin+0x70>)
 8002042:	4293      	cmp	r3, r2
 8002044:	dd05      	ble.n	8002052 <sin+0x2e>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	f7fe f895 	bl	8000178 <__aeabi_dsub>
 800204e:	b007      	add	sp, #28
 8002050:	bd30      	pop	{r4, r5, pc}
 8002052:	aa02      	add	r2, sp, #8
 8002054:	f000 f858 	bl	8002108 <__ieee754_rem_pio2>
 8002058:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800205c:	f000 0403 	and.w	r4, r0, #3
 8002060:	2c01      	cmp	r4, #1
 8002062:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002066:	d005      	beq.n	8002074 <sin+0x50>
 8002068:	2c02      	cmp	r4, #2
 800206a:	d006      	beq.n	800207a <sin+0x56>
 800206c:	b964      	cbnz	r4, 8002088 <sin+0x64>
 800206e:	2401      	movs	r4, #1
 8002070:	9400      	str	r4, [sp, #0]
 8002072:	e7e2      	b.n	800203a <sin+0x16>
 8002074:	f000 fb90 	bl	8002798 <__kernel_cos>
 8002078:	e7e9      	b.n	800204e <sin+0x2a>
 800207a:	2401      	movs	r4, #1
 800207c:	9400      	str	r4, [sp, #0]
 800207e:	f000 ff93 	bl	8002fa8 <__kernel_sin>
 8002082:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8002086:	e7e2      	b.n	800204e <sin+0x2a>
 8002088:	f000 fb86 	bl	8002798 <__kernel_cos>
 800208c:	e7f9      	b.n	8002082 <sin+0x5e>
 800208e:	bf00      	nop
 8002090:	3fe921fb 	.word	0x3fe921fb
 8002094:	7fefffff 	.word	0x7fefffff

08002098 <sinf>:
 8002098:	b507      	push	{r0, r1, r2, lr}
 800209a:	4a19      	ldr	r2, [pc, #100]	; (8002100 <sinf+0x68>)
 800209c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80020a0:	4293      	cmp	r3, r2
 80020a2:	4601      	mov	r1, r0
 80020a4:	dc04      	bgt.n	80020b0 <sinf+0x18>
 80020a6:	2200      	movs	r2, #0
 80020a8:	2100      	movs	r1, #0
 80020aa:	f001 fb51 	bl	8003750 <__kernel_sinf>
 80020ae:	e004      	b.n	80020ba <sinf+0x22>
 80020b0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80020b4:	db04      	blt.n	80020c0 <sinf+0x28>
 80020b6:	f7fe fcdd 	bl	8000a74 <__aeabi_fsub>
 80020ba:	b003      	add	sp, #12
 80020bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80020c0:	4669      	mov	r1, sp
 80020c2:	f000 fa11 	bl	80024e8 <__ieee754_rem_pio2f>
 80020c6:	f000 0003 	and.w	r0, r0, #3
 80020ca:	2801      	cmp	r0, #1
 80020cc:	d006      	beq.n	80020dc <sinf+0x44>
 80020ce:	2802      	cmp	r0, #2
 80020d0:	d009      	beq.n	80020e6 <sinf+0x4e>
 80020d2:	b980      	cbnz	r0, 80020f6 <sinf+0x5e>
 80020d4:	2201      	movs	r2, #1
 80020d6:	9901      	ldr	r1, [sp, #4]
 80020d8:	9800      	ldr	r0, [sp, #0]
 80020da:	e7e6      	b.n	80020aa <sinf+0x12>
 80020dc:	9901      	ldr	r1, [sp, #4]
 80020de:	9800      	ldr	r0, [sp, #0]
 80020e0:	f001 f818 	bl	8003114 <__kernel_cosf>
 80020e4:	e7e9      	b.n	80020ba <sinf+0x22>
 80020e6:	2201      	movs	r2, #1
 80020e8:	9901      	ldr	r1, [sp, #4]
 80020ea:	9800      	ldr	r0, [sp, #0]
 80020ec:	f001 fb30 	bl	8003750 <__kernel_sinf>
 80020f0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80020f4:	e7e1      	b.n	80020ba <sinf+0x22>
 80020f6:	9901      	ldr	r1, [sp, #4]
 80020f8:	9800      	ldr	r0, [sp, #0]
 80020fa:	f001 f80b 	bl	8003114 <__kernel_cosf>
 80020fe:	e7f7      	b.n	80020f0 <sinf+0x58>
 8002100:	3f490fd8 	.word	0x3f490fd8
 8002104:	00000000 	.word	0x00000000

08002108 <__ieee754_rem_pio2>:
 8002108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800210c:	4614      	mov	r4, r2
 800210e:	4ac2      	ldr	r2, [pc, #776]	; (8002418 <__ieee754_rem_pio2+0x310>)
 8002110:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8002114:	4592      	cmp	sl, r2
 8002116:	b08d      	sub	sp, #52	; 0x34
 8002118:	468b      	mov	fp, r1
 800211a:	dc07      	bgt.n	800212c <__ieee754_rem_pio2+0x24>
 800211c:	2200      	movs	r2, #0
 800211e:	2300      	movs	r3, #0
 8002120:	e9c4 0100 	strd	r0, r1, [r4]
 8002124:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8002128:	2500      	movs	r5, #0
 800212a:	e023      	b.n	8002174 <__ieee754_rem_pio2+0x6c>
 800212c:	4abb      	ldr	r2, [pc, #748]	; (800241c <__ieee754_rem_pio2+0x314>)
 800212e:	4592      	cmp	sl, r2
 8002130:	dc71      	bgt.n	8002216 <__ieee754_rem_pio2+0x10e>
 8002132:	a3ab      	add	r3, pc, #684	; (adr r3, 80023e0 <__ieee754_rem_pio2+0x2d8>)
 8002134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002138:	2900      	cmp	r1, #0
 800213a:	4db9      	ldr	r5, [pc, #740]	; (8002420 <__ieee754_rem_pio2+0x318>)
 800213c:	dd36      	ble.n	80021ac <__ieee754_rem_pio2+0xa4>
 800213e:	f7fe f81b 	bl	8000178 <__aeabi_dsub>
 8002142:	45aa      	cmp	sl, r5
 8002144:	4606      	mov	r6, r0
 8002146:	460f      	mov	r7, r1
 8002148:	d018      	beq.n	800217c <__ieee754_rem_pio2+0x74>
 800214a:	a3a7      	add	r3, pc, #668	; (adr r3, 80023e8 <__ieee754_rem_pio2+0x2e0>)
 800214c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002150:	f7fe f812 	bl	8000178 <__aeabi_dsub>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4630      	mov	r0, r6
 800215a:	e9c4 2300 	strd	r2, r3, [r4]
 800215e:	4639      	mov	r1, r7
 8002160:	f7fe f80a 	bl	8000178 <__aeabi_dsub>
 8002164:	a3a0      	add	r3, pc, #640	; (adr r3, 80023e8 <__ieee754_rem_pio2+0x2e0>)
 8002166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216a:	f7fe f805 	bl	8000178 <__aeabi_dsub>
 800216e:	2501      	movs	r5, #1
 8002170:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002174:	4628      	mov	r0, r5
 8002176:	b00d      	add	sp, #52	; 0x34
 8002178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800217c:	a39c      	add	r3, pc, #624	; (adr r3, 80023f0 <__ieee754_rem_pio2+0x2e8>)
 800217e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002182:	f7fd fff9 	bl	8000178 <__aeabi_dsub>
 8002186:	a39c      	add	r3, pc, #624	; (adr r3, 80023f8 <__ieee754_rem_pio2+0x2f0>)
 8002188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800218c:	4606      	mov	r6, r0
 800218e:	460f      	mov	r7, r1
 8002190:	f7fd fff2 	bl	8000178 <__aeabi_dsub>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4630      	mov	r0, r6
 800219a:	e9c4 2300 	strd	r2, r3, [r4]
 800219e:	4639      	mov	r1, r7
 80021a0:	f7fd ffea 	bl	8000178 <__aeabi_dsub>
 80021a4:	a394      	add	r3, pc, #592	; (adr r3, 80023f8 <__ieee754_rem_pio2+0x2f0>)
 80021a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021aa:	e7de      	b.n	800216a <__ieee754_rem_pio2+0x62>
 80021ac:	f7fd ffe6 	bl	800017c <__adddf3>
 80021b0:	45aa      	cmp	sl, r5
 80021b2:	4606      	mov	r6, r0
 80021b4:	460f      	mov	r7, r1
 80021b6:	d016      	beq.n	80021e6 <__ieee754_rem_pio2+0xde>
 80021b8:	a38b      	add	r3, pc, #556	; (adr r3, 80023e8 <__ieee754_rem_pio2+0x2e0>)
 80021ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021be:	f7fd ffdd 	bl	800017c <__adddf3>
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	4630      	mov	r0, r6
 80021c8:	e9c4 2300 	strd	r2, r3, [r4]
 80021cc:	4639      	mov	r1, r7
 80021ce:	f7fd ffd3 	bl	8000178 <__aeabi_dsub>
 80021d2:	a385      	add	r3, pc, #532	; (adr r3, 80023e8 <__ieee754_rem_pio2+0x2e0>)
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	f7fd ffd0 	bl	800017c <__adddf3>
 80021dc:	f04f 35ff 	mov.w	r5, #4294967295
 80021e0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80021e4:	e7c6      	b.n	8002174 <__ieee754_rem_pio2+0x6c>
 80021e6:	a382      	add	r3, pc, #520	; (adr r3, 80023f0 <__ieee754_rem_pio2+0x2e8>)
 80021e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ec:	f7fd ffc6 	bl	800017c <__adddf3>
 80021f0:	a381      	add	r3, pc, #516	; (adr r3, 80023f8 <__ieee754_rem_pio2+0x2f0>)
 80021f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f6:	4606      	mov	r6, r0
 80021f8:	460f      	mov	r7, r1
 80021fa:	f7fd ffbf 	bl	800017c <__adddf3>
 80021fe:	4602      	mov	r2, r0
 8002200:	460b      	mov	r3, r1
 8002202:	4630      	mov	r0, r6
 8002204:	e9c4 2300 	strd	r2, r3, [r4]
 8002208:	4639      	mov	r1, r7
 800220a:	f7fd ffb5 	bl	8000178 <__aeabi_dsub>
 800220e:	a37a      	add	r3, pc, #488	; (adr r3, 80023f8 <__ieee754_rem_pio2+0x2f0>)
 8002210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002214:	e7e0      	b.n	80021d8 <__ieee754_rem_pio2+0xd0>
 8002216:	4a83      	ldr	r2, [pc, #524]	; (8002424 <__ieee754_rem_pio2+0x31c>)
 8002218:	4592      	cmp	sl, r2
 800221a:	f300 80d2 	bgt.w	80023c2 <__ieee754_rem_pio2+0x2ba>
 800221e:	f001 fb0d 	bl	800383c <fabs>
 8002222:	a377      	add	r3, pc, #476	; (adr r3, 8002400 <__ieee754_rem_pio2+0x2f8>)
 8002224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002228:	4606      	mov	r6, r0
 800222a:	460f      	mov	r7, r1
 800222c:	f7fe f95c 	bl	80004e8 <__aeabi_dmul>
 8002230:	2200      	movs	r2, #0
 8002232:	4b7d      	ldr	r3, [pc, #500]	; (8002428 <__ieee754_rem_pio2+0x320>)
 8002234:	f7fd ffa2 	bl	800017c <__adddf3>
 8002238:	f7fe fbf0 	bl	8000a1c <__aeabi_d2iz>
 800223c:	4605      	mov	r5, r0
 800223e:	f7fe f8e9 	bl	8000414 <__aeabi_i2d>
 8002242:	a367      	add	r3, pc, #412	; (adr r3, 80023e0 <__ieee754_rem_pio2+0x2d8>)
 8002244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002248:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800224c:	f7fe f94c 	bl	80004e8 <__aeabi_dmul>
 8002250:	4602      	mov	r2, r0
 8002252:	460b      	mov	r3, r1
 8002254:	4630      	mov	r0, r6
 8002256:	4639      	mov	r1, r7
 8002258:	f7fd ff8e 	bl	8000178 <__aeabi_dsub>
 800225c:	a362      	add	r3, pc, #392	; (adr r3, 80023e8 <__ieee754_rem_pio2+0x2e0>)
 800225e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002262:	4606      	mov	r6, r0
 8002264:	460f      	mov	r7, r1
 8002266:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800226a:	f7fe f93d 	bl	80004e8 <__aeabi_dmul>
 800226e:	2d1f      	cmp	r5, #31
 8002270:	4680      	mov	r8, r0
 8002272:	4689      	mov	r9, r1
 8002274:	dc0e      	bgt.n	8002294 <__ieee754_rem_pio2+0x18c>
 8002276:	4b6d      	ldr	r3, [pc, #436]	; (800242c <__ieee754_rem_pio2+0x324>)
 8002278:	1e6a      	subs	r2, r5, #1
 800227a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800227e:	4553      	cmp	r3, sl
 8002280:	d008      	beq.n	8002294 <__ieee754_rem_pio2+0x18c>
 8002282:	4642      	mov	r2, r8
 8002284:	464b      	mov	r3, r9
 8002286:	4630      	mov	r0, r6
 8002288:	4639      	mov	r1, r7
 800228a:	f7fd ff75 	bl	8000178 <__aeabi_dsub>
 800228e:	e9c4 0100 	strd	r0, r1, [r4]
 8002292:	e011      	b.n	80022b8 <__ieee754_rem_pio2+0x1b0>
 8002294:	464b      	mov	r3, r9
 8002296:	4642      	mov	r2, r8
 8002298:	4630      	mov	r0, r6
 800229a:	4639      	mov	r1, r7
 800229c:	f7fd ff6c 	bl	8000178 <__aeabi_dsub>
 80022a0:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80022a4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80022a8:	ebaa 0303 	sub.w	r3, sl, r3
 80022ac:	2b10      	cmp	r3, #16
 80022ae:	dc1f      	bgt.n	80022f0 <__ieee754_rem_pio2+0x1e8>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	e9c4 2300 	strd	r2, r3, [r4]
 80022b8:	e9d4 2a00 	ldrd	r2, sl, [r4]
 80022bc:	4630      	mov	r0, r6
 80022be:	4653      	mov	r3, sl
 80022c0:	4639      	mov	r1, r7
 80022c2:	f7fd ff59 	bl	8000178 <__aeabi_dsub>
 80022c6:	4642      	mov	r2, r8
 80022c8:	464b      	mov	r3, r9
 80022ca:	f7fd ff55 	bl	8000178 <__aeabi_dsub>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	f1bb 0f00 	cmp.w	fp, #0
 80022d6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80022da:	f6bf af4b 	bge.w	8002174 <__ieee754_rem_pio2+0x6c>
 80022de:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 80022e2:	e9c4 3001 	strd	r3, r0, [r4, #4]
 80022e6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80022ea:	60e1      	str	r1, [r4, #12]
 80022ec:	426d      	negs	r5, r5
 80022ee:	e741      	b.n	8002174 <__ieee754_rem_pio2+0x6c>
 80022f0:	a33f      	add	r3, pc, #252	; (adr r3, 80023f0 <__ieee754_rem_pio2+0x2e8>)
 80022f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80022fa:	f7fe f8f5 	bl	80004e8 <__aeabi_dmul>
 80022fe:	4680      	mov	r8, r0
 8002300:	4689      	mov	r9, r1
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4630      	mov	r0, r6
 8002308:	4639      	mov	r1, r7
 800230a:	f7fd ff35 	bl	8000178 <__aeabi_dsub>
 800230e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002312:	4602      	mov	r2, r0
 8002314:	460b      	mov	r3, r1
 8002316:	4630      	mov	r0, r6
 8002318:	4639      	mov	r1, r7
 800231a:	f7fd ff2d 	bl	8000178 <__aeabi_dsub>
 800231e:	4642      	mov	r2, r8
 8002320:	464b      	mov	r3, r9
 8002322:	f7fd ff29 	bl	8000178 <__aeabi_dsub>
 8002326:	a334      	add	r3, pc, #208	; (adr r3, 80023f8 <__ieee754_rem_pio2+0x2f0>)
 8002328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232c:	4606      	mov	r6, r0
 800232e:	460f      	mov	r7, r1
 8002330:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002334:	f7fe f8d8 	bl	80004e8 <__aeabi_dmul>
 8002338:	4632      	mov	r2, r6
 800233a:	463b      	mov	r3, r7
 800233c:	f7fd ff1c 	bl	8000178 <__aeabi_dsub>
 8002340:	460b      	mov	r3, r1
 8002342:	4602      	mov	r2, r0
 8002344:	4680      	mov	r8, r0
 8002346:	4689      	mov	r9, r1
 8002348:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800234c:	f7fd ff14 	bl	8000178 <__aeabi_dsub>
 8002350:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002354:	ebaa 0a03 	sub.w	sl, sl, r3
 8002358:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800235c:	dc06      	bgt.n	800236c <__ieee754_rem_pio2+0x264>
 800235e:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	e9c4 2300 	strd	r2, r3, [r4]
 800236a:	e7a5      	b.n	80022b8 <__ieee754_rem_pio2+0x1b0>
 800236c:	a326      	add	r3, pc, #152	; (adr r3, 8002408 <__ieee754_rem_pio2+0x300>)
 800236e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002372:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002376:	f7fe f8b7 	bl	80004e8 <__aeabi_dmul>
 800237a:	4680      	mov	r8, r0
 800237c:	4689      	mov	r9, r1
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002386:	f7fd fef7 	bl	8000178 <__aeabi_dsub>
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	4606      	mov	r6, r0
 8002390:	460f      	mov	r7, r1
 8002392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002396:	f7fd feef 	bl	8000178 <__aeabi_dsub>
 800239a:	4642      	mov	r2, r8
 800239c:	464b      	mov	r3, r9
 800239e:	f7fd feeb 	bl	8000178 <__aeabi_dsub>
 80023a2:	a31b      	add	r3, pc, #108	; (adr r3, 8002410 <__ieee754_rem_pio2+0x308>)
 80023a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a8:	4680      	mov	r8, r0
 80023aa:	4689      	mov	r9, r1
 80023ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80023b0:	f7fe f89a 	bl	80004e8 <__aeabi_dmul>
 80023b4:	4642      	mov	r2, r8
 80023b6:	464b      	mov	r3, r9
 80023b8:	f7fd fede 	bl	8000178 <__aeabi_dsub>
 80023bc:	4680      	mov	r8, r0
 80023be:	4689      	mov	r9, r1
 80023c0:	e75f      	b.n	8002282 <__ieee754_rem_pio2+0x17a>
 80023c2:	4a1b      	ldr	r2, [pc, #108]	; (8002430 <__ieee754_rem_pio2+0x328>)
 80023c4:	4592      	cmp	sl, r2
 80023c6:	dd35      	ble.n	8002434 <__ieee754_rem_pio2+0x32c>
 80023c8:	4602      	mov	r2, r0
 80023ca:	460b      	mov	r3, r1
 80023cc:	f7fd fed4 	bl	8000178 <__aeabi_dsub>
 80023d0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80023d4:	e9c4 0100 	strd	r0, r1, [r4]
 80023d8:	e6a6      	b.n	8002128 <__ieee754_rem_pio2+0x20>
 80023da:	bf00      	nop
 80023dc:	f3af 8000 	nop.w
 80023e0:	54400000 	.word	0x54400000
 80023e4:	3ff921fb 	.word	0x3ff921fb
 80023e8:	1a626331 	.word	0x1a626331
 80023ec:	3dd0b461 	.word	0x3dd0b461
 80023f0:	1a600000 	.word	0x1a600000
 80023f4:	3dd0b461 	.word	0x3dd0b461
 80023f8:	2e037073 	.word	0x2e037073
 80023fc:	3ba3198a 	.word	0x3ba3198a
 8002400:	6dc9c883 	.word	0x6dc9c883
 8002404:	3fe45f30 	.word	0x3fe45f30
 8002408:	2e000000 	.word	0x2e000000
 800240c:	3ba3198a 	.word	0x3ba3198a
 8002410:	252049c1 	.word	0x252049c1
 8002414:	397b839a 	.word	0x397b839a
 8002418:	3fe921fb 	.word	0x3fe921fb
 800241c:	4002d97b 	.word	0x4002d97b
 8002420:	3ff921fb 	.word	0x3ff921fb
 8002424:	413921fb 	.word	0x413921fb
 8002428:	3fe00000 	.word	0x3fe00000
 800242c:	08003b88 	.word	0x08003b88
 8002430:	7fefffff 	.word	0x7fefffff
 8002434:	ea4f 552a 	mov.w	r5, sl, asr #20
 8002438:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800243c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8002440:	460f      	mov	r7, r1
 8002442:	4606      	mov	r6, r0
 8002444:	f7fe faea 	bl	8000a1c <__aeabi_d2iz>
 8002448:	f7fd ffe4 	bl	8000414 <__aeabi_i2d>
 800244c:	4602      	mov	r2, r0
 800244e:	460b      	mov	r3, r1
 8002450:	4630      	mov	r0, r6
 8002452:	4639      	mov	r1, r7
 8002454:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002458:	f7fd fe8e 	bl	8000178 <__aeabi_dsub>
 800245c:	2200      	movs	r2, #0
 800245e:	4b20      	ldr	r3, [pc, #128]	; (80024e0 <__ieee754_rem_pio2+0x3d8>)
 8002460:	f7fe f842 	bl	80004e8 <__aeabi_dmul>
 8002464:	460f      	mov	r7, r1
 8002466:	4606      	mov	r6, r0
 8002468:	f7fe fad8 	bl	8000a1c <__aeabi_d2iz>
 800246c:	f7fd ffd2 	bl	8000414 <__aeabi_i2d>
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	4630      	mov	r0, r6
 8002476:	4639      	mov	r1, r7
 8002478:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800247c:	f7fd fe7c 	bl	8000178 <__aeabi_dsub>
 8002480:	2200      	movs	r2, #0
 8002482:	4b17      	ldr	r3, [pc, #92]	; (80024e0 <__ieee754_rem_pio2+0x3d8>)
 8002484:	f7fe f830 	bl	80004e8 <__aeabi_dmul>
 8002488:	f04f 0803 	mov.w	r8, #3
 800248c:	2600      	movs	r6, #0
 800248e:	2700      	movs	r7, #0
 8002490:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002494:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8002498:	4632      	mov	r2, r6
 800249a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800249e:	463b      	mov	r3, r7
 80024a0:	f108 3aff 	add.w	sl, r8, #4294967295
 80024a4:	f7fe fa88 	bl	80009b8 <__aeabi_dcmpeq>
 80024a8:	b9b8      	cbnz	r0, 80024da <__ieee754_rem_pio2+0x3d2>
 80024aa:	4b0e      	ldr	r3, [pc, #56]	; (80024e4 <__ieee754_rem_pio2+0x3dc>)
 80024ac:	462a      	mov	r2, r5
 80024ae:	9301      	str	r3, [sp, #4]
 80024b0:	2302      	movs	r3, #2
 80024b2:	4621      	mov	r1, r4
 80024b4:	9300      	str	r3, [sp, #0]
 80024b6:	a806      	add	r0, sp, #24
 80024b8:	4643      	mov	r3, r8
 80024ba:	f000 fa2b 	bl	8002914 <__kernel_rem_pio2>
 80024be:	f1bb 0f00 	cmp.w	fp, #0
 80024c2:	4605      	mov	r5, r0
 80024c4:	f6bf ae56 	bge.w	8002174 <__ieee754_rem_pio2+0x6c>
 80024c8:	6863      	ldr	r3, [r4, #4]
 80024ca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80024ce:	6063      	str	r3, [r4, #4]
 80024d0:	68e3      	ldr	r3, [r4, #12]
 80024d2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80024d6:	60e3      	str	r3, [r4, #12]
 80024d8:	e708      	b.n	80022ec <__ieee754_rem_pio2+0x1e4>
 80024da:	46d0      	mov	r8, sl
 80024dc:	e7dc      	b.n	8002498 <__ieee754_rem_pio2+0x390>
 80024de:	bf00      	nop
 80024e0:	41700000 	.word	0x41700000
 80024e4:	08003c08 	.word	0x08003c08

080024e8 <__ieee754_rem_pio2f>:
 80024e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024ec:	4a9d      	ldr	r2, [pc, #628]	; (8002764 <__ieee754_rem_pio2f+0x27c>)
 80024ee:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 80024f2:	4295      	cmp	r5, r2
 80024f4:	b087      	sub	sp, #28
 80024f6:	460c      	mov	r4, r1
 80024f8:	4607      	mov	r7, r0
 80024fa:	dc04      	bgt.n	8002506 <__ieee754_rem_pio2f+0x1e>
 80024fc:	2300      	movs	r3, #0
 80024fe:	6020      	str	r0, [r4, #0]
 8002500:	604b      	str	r3, [r1, #4]
 8002502:	2600      	movs	r6, #0
 8002504:	e01a      	b.n	800253c <__ieee754_rem_pio2f+0x54>
 8002506:	4a98      	ldr	r2, [pc, #608]	; (8002768 <__ieee754_rem_pio2f+0x280>)
 8002508:	4295      	cmp	r5, r2
 800250a:	dc4b      	bgt.n	80025a4 <__ieee754_rem_pio2f+0xbc>
 800250c:	2800      	cmp	r0, #0
 800250e:	f025 050f 	bic.w	r5, r5, #15
 8002512:	4996      	ldr	r1, [pc, #600]	; (800276c <__ieee754_rem_pio2f+0x284>)
 8002514:	4e96      	ldr	r6, [pc, #600]	; (8002770 <__ieee754_rem_pio2f+0x288>)
 8002516:	dd23      	ble.n	8002560 <__ieee754_rem_pio2f+0x78>
 8002518:	f7fe faac 	bl	8000a74 <__aeabi_fsub>
 800251c:	42b5      	cmp	r5, r6
 800251e:	4607      	mov	r7, r0
 8002520:	d010      	beq.n	8002544 <__ieee754_rem_pio2f+0x5c>
 8002522:	4994      	ldr	r1, [pc, #592]	; (8002774 <__ieee754_rem_pio2f+0x28c>)
 8002524:	f7fe faa6 	bl	8000a74 <__aeabi_fsub>
 8002528:	4601      	mov	r1, r0
 800252a:	6020      	str	r0, [r4, #0]
 800252c:	4638      	mov	r0, r7
 800252e:	f7fe faa1 	bl	8000a74 <__aeabi_fsub>
 8002532:	4990      	ldr	r1, [pc, #576]	; (8002774 <__ieee754_rem_pio2f+0x28c>)
 8002534:	f7fe fa9e 	bl	8000a74 <__aeabi_fsub>
 8002538:	2601      	movs	r6, #1
 800253a:	6060      	str	r0, [r4, #4]
 800253c:	4630      	mov	r0, r6
 800253e:	b007      	add	sp, #28
 8002540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002544:	498c      	ldr	r1, [pc, #560]	; (8002778 <__ieee754_rem_pio2f+0x290>)
 8002546:	f7fe fa95 	bl	8000a74 <__aeabi_fsub>
 800254a:	498c      	ldr	r1, [pc, #560]	; (800277c <__ieee754_rem_pio2f+0x294>)
 800254c:	4605      	mov	r5, r0
 800254e:	f7fe fa91 	bl	8000a74 <__aeabi_fsub>
 8002552:	4601      	mov	r1, r0
 8002554:	6020      	str	r0, [r4, #0]
 8002556:	4628      	mov	r0, r5
 8002558:	f7fe fa8c 	bl	8000a74 <__aeabi_fsub>
 800255c:	4987      	ldr	r1, [pc, #540]	; (800277c <__ieee754_rem_pio2f+0x294>)
 800255e:	e7e9      	b.n	8002534 <__ieee754_rem_pio2f+0x4c>
 8002560:	f7fe fa8a 	bl	8000a78 <__addsf3>
 8002564:	42b5      	cmp	r5, r6
 8002566:	4607      	mov	r7, r0
 8002568:	d00e      	beq.n	8002588 <__ieee754_rem_pio2f+0xa0>
 800256a:	4982      	ldr	r1, [pc, #520]	; (8002774 <__ieee754_rem_pio2f+0x28c>)
 800256c:	f7fe fa84 	bl	8000a78 <__addsf3>
 8002570:	4601      	mov	r1, r0
 8002572:	6020      	str	r0, [r4, #0]
 8002574:	4638      	mov	r0, r7
 8002576:	f7fe fa7d 	bl	8000a74 <__aeabi_fsub>
 800257a:	497e      	ldr	r1, [pc, #504]	; (8002774 <__ieee754_rem_pio2f+0x28c>)
 800257c:	f7fe fa7c 	bl	8000a78 <__addsf3>
 8002580:	f04f 36ff 	mov.w	r6, #4294967295
 8002584:	6060      	str	r0, [r4, #4]
 8002586:	e7d9      	b.n	800253c <__ieee754_rem_pio2f+0x54>
 8002588:	497b      	ldr	r1, [pc, #492]	; (8002778 <__ieee754_rem_pio2f+0x290>)
 800258a:	f7fe fa75 	bl	8000a78 <__addsf3>
 800258e:	497b      	ldr	r1, [pc, #492]	; (800277c <__ieee754_rem_pio2f+0x294>)
 8002590:	4605      	mov	r5, r0
 8002592:	f7fe fa71 	bl	8000a78 <__addsf3>
 8002596:	4601      	mov	r1, r0
 8002598:	6020      	str	r0, [r4, #0]
 800259a:	4628      	mov	r0, r5
 800259c:	f7fe fa6a 	bl	8000a74 <__aeabi_fsub>
 80025a0:	4976      	ldr	r1, [pc, #472]	; (800277c <__ieee754_rem_pio2f+0x294>)
 80025a2:	e7eb      	b.n	800257c <__ieee754_rem_pio2f+0x94>
 80025a4:	4a76      	ldr	r2, [pc, #472]	; (8002780 <__ieee754_rem_pio2f+0x298>)
 80025a6:	4295      	cmp	r5, r2
 80025a8:	f300 808c 	bgt.w	80026c4 <__ieee754_rem_pio2f+0x1dc>
 80025ac:	f001 fa3e 	bl	8003a2c <fabsf>
 80025b0:	4974      	ldr	r1, [pc, #464]	; (8002784 <__ieee754_rem_pio2f+0x29c>)
 80025b2:	4680      	mov	r8, r0
 80025b4:	f7fe fb68 	bl	8000c88 <__aeabi_fmul>
 80025b8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80025bc:	f7fe fa5c 	bl	8000a78 <__addsf3>
 80025c0:	f7fe fd28 	bl	8001014 <__aeabi_f2iz>
 80025c4:	4606      	mov	r6, r0
 80025c6:	f7fe fb0b 	bl	8000be0 <__aeabi_i2f>
 80025ca:	4968      	ldr	r1, [pc, #416]	; (800276c <__ieee754_rem_pio2f+0x284>)
 80025cc:	4682      	mov	sl, r0
 80025ce:	f7fe fb5b 	bl	8000c88 <__aeabi_fmul>
 80025d2:	4601      	mov	r1, r0
 80025d4:	4640      	mov	r0, r8
 80025d6:	f7fe fa4d 	bl	8000a74 <__aeabi_fsub>
 80025da:	4966      	ldr	r1, [pc, #408]	; (8002774 <__ieee754_rem_pio2f+0x28c>)
 80025dc:	4680      	mov	r8, r0
 80025de:	4650      	mov	r0, sl
 80025e0:	f7fe fb52 	bl	8000c88 <__aeabi_fmul>
 80025e4:	2e1f      	cmp	r6, #31
 80025e6:	4681      	mov	r9, r0
 80025e8:	dc0c      	bgt.n	8002604 <__ieee754_rem_pio2f+0x11c>
 80025ea:	4a67      	ldr	r2, [pc, #412]	; (8002788 <__ieee754_rem_pio2f+0x2a0>)
 80025ec:	1e71      	subs	r1, r6, #1
 80025ee:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80025f2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d004      	beq.n	8002604 <__ieee754_rem_pio2f+0x11c>
 80025fa:	4649      	mov	r1, r9
 80025fc:	4640      	mov	r0, r8
 80025fe:	f7fe fa39 	bl	8000a74 <__aeabi_fsub>
 8002602:	e009      	b.n	8002618 <__ieee754_rem_pio2f+0x130>
 8002604:	4649      	mov	r1, r9
 8002606:	4640      	mov	r0, r8
 8002608:	f7fe fa34 	bl	8000a74 <__aeabi_fsub>
 800260c:	15ed      	asrs	r5, r5, #23
 800260e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8002612:	1aeb      	subs	r3, r5, r3
 8002614:	2b08      	cmp	r3, #8
 8002616:	dc01      	bgt.n	800261c <__ieee754_rem_pio2f+0x134>
 8002618:	6020      	str	r0, [r4, #0]
 800261a:	e024      	b.n	8002666 <__ieee754_rem_pio2f+0x17e>
 800261c:	4956      	ldr	r1, [pc, #344]	; (8002778 <__ieee754_rem_pio2f+0x290>)
 800261e:	4650      	mov	r0, sl
 8002620:	f7fe fb32 	bl	8000c88 <__aeabi_fmul>
 8002624:	4681      	mov	r9, r0
 8002626:	4601      	mov	r1, r0
 8002628:	4640      	mov	r0, r8
 800262a:	f7fe fa23 	bl	8000a74 <__aeabi_fsub>
 800262e:	4601      	mov	r1, r0
 8002630:	4683      	mov	fp, r0
 8002632:	4640      	mov	r0, r8
 8002634:	f7fe fa1e 	bl	8000a74 <__aeabi_fsub>
 8002638:	4649      	mov	r1, r9
 800263a:	f7fe fa1b 	bl	8000a74 <__aeabi_fsub>
 800263e:	4680      	mov	r8, r0
 8002640:	494e      	ldr	r1, [pc, #312]	; (800277c <__ieee754_rem_pio2f+0x294>)
 8002642:	4650      	mov	r0, sl
 8002644:	f7fe fb20 	bl	8000c88 <__aeabi_fmul>
 8002648:	4641      	mov	r1, r8
 800264a:	f7fe fa13 	bl	8000a74 <__aeabi_fsub>
 800264e:	4601      	mov	r1, r0
 8002650:	4681      	mov	r9, r0
 8002652:	4658      	mov	r0, fp
 8002654:	f7fe fa0e 	bl	8000a74 <__aeabi_fsub>
 8002658:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800265c:	1aed      	subs	r5, r5, r3
 800265e:	2d19      	cmp	r5, #25
 8002660:	dc15      	bgt.n	800268e <__ieee754_rem_pio2f+0x1a6>
 8002662:	46d8      	mov	r8, fp
 8002664:	6020      	str	r0, [r4, #0]
 8002666:	6825      	ldr	r5, [r4, #0]
 8002668:	4640      	mov	r0, r8
 800266a:	4629      	mov	r1, r5
 800266c:	f7fe fa02 	bl	8000a74 <__aeabi_fsub>
 8002670:	4649      	mov	r1, r9
 8002672:	f7fe f9ff 	bl	8000a74 <__aeabi_fsub>
 8002676:	2f00      	cmp	r7, #0
 8002678:	6060      	str	r0, [r4, #4]
 800267a:	f6bf af5f 	bge.w	800253c <__ieee754_rem_pio2f+0x54>
 800267e:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8002682:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8002686:	6025      	str	r5, [r4, #0]
 8002688:	6060      	str	r0, [r4, #4]
 800268a:	4276      	negs	r6, r6
 800268c:	e756      	b.n	800253c <__ieee754_rem_pio2f+0x54>
 800268e:	493f      	ldr	r1, [pc, #252]	; (800278c <__ieee754_rem_pio2f+0x2a4>)
 8002690:	4650      	mov	r0, sl
 8002692:	f7fe faf9 	bl	8000c88 <__aeabi_fmul>
 8002696:	4605      	mov	r5, r0
 8002698:	4601      	mov	r1, r0
 800269a:	4658      	mov	r0, fp
 800269c:	f7fe f9ea 	bl	8000a74 <__aeabi_fsub>
 80026a0:	4601      	mov	r1, r0
 80026a2:	4680      	mov	r8, r0
 80026a4:	4658      	mov	r0, fp
 80026a6:	f7fe f9e5 	bl	8000a74 <__aeabi_fsub>
 80026aa:	4629      	mov	r1, r5
 80026ac:	f7fe f9e2 	bl	8000a74 <__aeabi_fsub>
 80026b0:	4605      	mov	r5, r0
 80026b2:	4937      	ldr	r1, [pc, #220]	; (8002790 <__ieee754_rem_pio2f+0x2a8>)
 80026b4:	4650      	mov	r0, sl
 80026b6:	f7fe fae7 	bl	8000c88 <__aeabi_fmul>
 80026ba:	4629      	mov	r1, r5
 80026bc:	f7fe f9da 	bl	8000a74 <__aeabi_fsub>
 80026c0:	4681      	mov	r9, r0
 80026c2:	e79a      	b.n	80025fa <__ieee754_rem_pio2f+0x112>
 80026c4:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80026c8:	db05      	blt.n	80026d6 <__ieee754_rem_pio2f+0x1ee>
 80026ca:	4601      	mov	r1, r0
 80026cc:	f7fe f9d2 	bl	8000a74 <__aeabi_fsub>
 80026d0:	6060      	str	r0, [r4, #4]
 80026d2:	6020      	str	r0, [r4, #0]
 80026d4:	e715      	b.n	8002502 <__ieee754_rem_pio2f+0x1a>
 80026d6:	15ee      	asrs	r6, r5, #23
 80026d8:	3e86      	subs	r6, #134	; 0x86
 80026da:	eba5 55c6 	sub.w	r5, r5, r6, lsl #23
 80026de:	4628      	mov	r0, r5
 80026e0:	f7fe fc98 	bl	8001014 <__aeabi_f2iz>
 80026e4:	f7fe fa7c 	bl	8000be0 <__aeabi_i2f>
 80026e8:	4601      	mov	r1, r0
 80026ea:	9003      	str	r0, [sp, #12]
 80026ec:	4628      	mov	r0, r5
 80026ee:	f7fe f9c1 	bl	8000a74 <__aeabi_fsub>
 80026f2:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80026f6:	f7fe fac7 	bl	8000c88 <__aeabi_fmul>
 80026fa:	4680      	mov	r8, r0
 80026fc:	f7fe fc8a 	bl	8001014 <__aeabi_f2iz>
 8002700:	f7fe fa6e 	bl	8000be0 <__aeabi_i2f>
 8002704:	4601      	mov	r1, r0
 8002706:	9004      	str	r0, [sp, #16]
 8002708:	4605      	mov	r5, r0
 800270a:	4640      	mov	r0, r8
 800270c:	f7fe f9b2 	bl	8000a74 <__aeabi_fsub>
 8002710:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8002714:	f7fe fab8 	bl	8000c88 <__aeabi_fmul>
 8002718:	2100      	movs	r1, #0
 800271a:	9005      	str	r0, [sp, #20]
 800271c:	f7fe fc48 	bl	8000fb0 <__aeabi_fcmpeq>
 8002720:	b1e8      	cbz	r0, 800275e <__ieee754_rem_pio2f+0x276>
 8002722:	2100      	movs	r1, #0
 8002724:	4628      	mov	r0, r5
 8002726:	f7fe fc43 	bl	8000fb0 <__aeabi_fcmpeq>
 800272a:	2800      	cmp	r0, #0
 800272c:	bf14      	ite	ne
 800272e:	2301      	movne	r3, #1
 8002730:	2302      	moveq	r3, #2
 8002732:	4a18      	ldr	r2, [pc, #96]	; (8002794 <__ieee754_rem_pio2f+0x2ac>)
 8002734:	4621      	mov	r1, r4
 8002736:	9201      	str	r2, [sp, #4]
 8002738:	2202      	movs	r2, #2
 800273a:	a803      	add	r0, sp, #12
 800273c:	9200      	str	r2, [sp, #0]
 800273e:	4632      	mov	r2, r6
 8002740:	f000 fd68 	bl	8003214 <__kernel_rem_pio2f>
 8002744:	2f00      	cmp	r7, #0
 8002746:	4606      	mov	r6, r0
 8002748:	f6bf aef8 	bge.w	800253c <__ieee754_rem_pio2f+0x54>
 800274c:	6823      	ldr	r3, [r4, #0]
 800274e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002752:	6023      	str	r3, [r4, #0]
 8002754:	6863      	ldr	r3, [r4, #4]
 8002756:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800275a:	6063      	str	r3, [r4, #4]
 800275c:	e795      	b.n	800268a <__ieee754_rem_pio2f+0x1a2>
 800275e:	2303      	movs	r3, #3
 8002760:	e7e7      	b.n	8002732 <__ieee754_rem_pio2f+0x24a>
 8002762:	bf00      	nop
 8002764:	3f490fd8 	.word	0x3f490fd8
 8002768:	4016cbe3 	.word	0x4016cbe3
 800276c:	3fc90f80 	.word	0x3fc90f80
 8002770:	3fc90fd0 	.word	0x3fc90fd0
 8002774:	37354443 	.word	0x37354443
 8002778:	37354400 	.word	0x37354400
 800277c:	2e85a308 	.word	0x2e85a308
 8002780:	43490f80 	.word	0x43490f80
 8002784:	3f22f984 	.word	0x3f22f984
 8002788:	08003d10 	.word	0x08003d10
 800278c:	2e85a300 	.word	0x2e85a300
 8002790:	248d3132 	.word	0x248d3132
 8002794:	08003d90 	.word	0x08003d90

08002798 <__kernel_cos>:
 8002798:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800279c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80027a0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80027a4:	4680      	mov	r8, r0
 80027a6:	460f      	mov	r7, r1
 80027a8:	e9cd 2300 	strd	r2, r3, [sp]
 80027ac:	da04      	bge.n	80027b8 <__kernel_cos+0x20>
 80027ae:	f7fe f935 	bl	8000a1c <__aeabi_d2iz>
 80027b2:	2800      	cmp	r0, #0
 80027b4:	f000 8086 	beq.w	80028c4 <__kernel_cos+0x12c>
 80027b8:	4642      	mov	r2, r8
 80027ba:	463b      	mov	r3, r7
 80027bc:	4640      	mov	r0, r8
 80027be:	4639      	mov	r1, r7
 80027c0:	f7fd fe92 	bl	80004e8 <__aeabi_dmul>
 80027c4:	2200      	movs	r2, #0
 80027c6:	4b4e      	ldr	r3, [pc, #312]	; (8002900 <__kernel_cos+0x168>)
 80027c8:	4604      	mov	r4, r0
 80027ca:	460d      	mov	r5, r1
 80027cc:	f7fd fe8c 	bl	80004e8 <__aeabi_dmul>
 80027d0:	a33f      	add	r3, pc, #252	; (adr r3, 80028d0 <__kernel_cos+0x138>)
 80027d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d6:	4682      	mov	sl, r0
 80027d8:	468b      	mov	fp, r1
 80027da:	4620      	mov	r0, r4
 80027dc:	4629      	mov	r1, r5
 80027de:	f7fd fe83 	bl	80004e8 <__aeabi_dmul>
 80027e2:	a33d      	add	r3, pc, #244	; (adr r3, 80028d8 <__kernel_cos+0x140>)
 80027e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e8:	f7fd fcc8 	bl	800017c <__adddf3>
 80027ec:	4622      	mov	r2, r4
 80027ee:	462b      	mov	r3, r5
 80027f0:	f7fd fe7a 	bl	80004e8 <__aeabi_dmul>
 80027f4:	a33a      	add	r3, pc, #232	; (adr r3, 80028e0 <__kernel_cos+0x148>)
 80027f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fa:	f7fd fcbd 	bl	8000178 <__aeabi_dsub>
 80027fe:	4622      	mov	r2, r4
 8002800:	462b      	mov	r3, r5
 8002802:	f7fd fe71 	bl	80004e8 <__aeabi_dmul>
 8002806:	a338      	add	r3, pc, #224	; (adr r3, 80028e8 <__kernel_cos+0x150>)
 8002808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280c:	f7fd fcb6 	bl	800017c <__adddf3>
 8002810:	4622      	mov	r2, r4
 8002812:	462b      	mov	r3, r5
 8002814:	f7fd fe68 	bl	80004e8 <__aeabi_dmul>
 8002818:	a335      	add	r3, pc, #212	; (adr r3, 80028f0 <__kernel_cos+0x158>)
 800281a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281e:	f7fd fcab 	bl	8000178 <__aeabi_dsub>
 8002822:	4622      	mov	r2, r4
 8002824:	462b      	mov	r3, r5
 8002826:	f7fd fe5f 	bl	80004e8 <__aeabi_dmul>
 800282a:	a333      	add	r3, pc, #204	; (adr r3, 80028f8 <__kernel_cos+0x160>)
 800282c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002830:	f7fd fca4 	bl	800017c <__adddf3>
 8002834:	4622      	mov	r2, r4
 8002836:	462b      	mov	r3, r5
 8002838:	f7fd fe56 	bl	80004e8 <__aeabi_dmul>
 800283c:	4622      	mov	r2, r4
 800283e:	462b      	mov	r3, r5
 8002840:	f7fd fe52 	bl	80004e8 <__aeabi_dmul>
 8002844:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002848:	4604      	mov	r4, r0
 800284a:	460d      	mov	r5, r1
 800284c:	4640      	mov	r0, r8
 800284e:	4639      	mov	r1, r7
 8002850:	f7fd fe4a 	bl	80004e8 <__aeabi_dmul>
 8002854:	460b      	mov	r3, r1
 8002856:	4602      	mov	r2, r0
 8002858:	4629      	mov	r1, r5
 800285a:	4620      	mov	r0, r4
 800285c:	f7fd fc8c 	bl	8000178 <__aeabi_dsub>
 8002860:	4b28      	ldr	r3, [pc, #160]	; (8002904 <__kernel_cos+0x16c>)
 8002862:	4680      	mov	r8, r0
 8002864:	429e      	cmp	r6, r3
 8002866:	4689      	mov	r9, r1
 8002868:	dc0e      	bgt.n	8002888 <__kernel_cos+0xf0>
 800286a:	4602      	mov	r2, r0
 800286c:	460b      	mov	r3, r1
 800286e:	4650      	mov	r0, sl
 8002870:	4659      	mov	r1, fp
 8002872:	f7fd fc81 	bl	8000178 <__aeabi_dsub>
 8002876:	4602      	mov	r2, r0
 8002878:	2000      	movs	r0, #0
 800287a:	460b      	mov	r3, r1
 800287c:	4922      	ldr	r1, [pc, #136]	; (8002908 <__kernel_cos+0x170>)
 800287e:	f7fd fc7b 	bl	8000178 <__aeabi_dsub>
 8002882:	b003      	add	sp, #12
 8002884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002888:	2400      	movs	r4, #0
 800288a:	4b20      	ldr	r3, [pc, #128]	; (800290c <__kernel_cos+0x174>)
 800288c:	4622      	mov	r2, r4
 800288e:	429e      	cmp	r6, r3
 8002890:	bfcc      	ite	gt
 8002892:	4d1f      	ldrgt	r5, [pc, #124]	; (8002910 <__kernel_cos+0x178>)
 8002894:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8002898:	462b      	mov	r3, r5
 800289a:	2000      	movs	r0, #0
 800289c:	491a      	ldr	r1, [pc, #104]	; (8002908 <__kernel_cos+0x170>)
 800289e:	f7fd fc6b 	bl	8000178 <__aeabi_dsub>
 80028a2:	4622      	mov	r2, r4
 80028a4:	4606      	mov	r6, r0
 80028a6:	460f      	mov	r7, r1
 80028a8:	462b      	mov	r3, r5
 80028aa:	4650      	mov	r0, sl
 80028ac:	4659      	mov	r1, fp
 80028ae:	f7fd fc63 	bl	8000178 <__aeabi_dsub>
 80028b2:	4642      	mov	r2, r8
 80028b4:	464b      	mov	r3, r9
 80028b6:	f7fd fc5f 	bl	8000178 <__aeabi_dsub>
 80028ba:	4602      	mov	r2, r0
 80028bc:	460b      	mov	r3, r1
 80028be:	4630      	mov	r0, r6
 80028c0:	4639      	mov	r1, r7
 80028c2:	e7dc      	b.n	800287e <__kernel_cos+0xe6>
 80028c4:	2000      	movs	r0, #0
 80028c6:	4910      	ldr	r1, [pc, #64]	; (8002908 <__kernel_cos+0x170>)
 80028c8:	e7db      	b.n	8002882 <__kernel_cos+0xea>
 80028ca:	bf00      	nop
 80028cc:	f3af 8000 	nop.w
 80028d0:	be8838d4 	.word	0xbe8838d4
 80028d4:	bda8fae9 	.word	0xbda8fae9
 80028d8:	bdb4b1c4 	.word	0xbdb4b1c4
 80028dc:	3e21ee9e 	.word	0x3e21ee9e
 80028e0:	809c52ad 	.word	0x809c52ad
 80028e4:	3e927e4f 	.word	0x3e927e4f
 80028e8:	19cb1590 	.word	0x19cb1590
 80028ec:	3efa01a0 	.word	0x3efa01a0
 80028f0:	16c15177 	.word	0x16c15177
 80028f4:	3f56c16c 	.word	0x3f56c16c
 80028f8:	5555554c 	.word	0x5555554c
 80028fc:	3fa55555 	.word	0x3fa55555
 8002900:	3fe00000 	.word	0x3fe00000
 8002904:	3fd33332 	.word	0x3fd33332
 8002908:	3ff00000 	.word	0x3ff00000
 800290c:	3fe90000 	.word	0x3fe90000
 8002910:	3fd20000 	.word	0x3fd20000

08002914 <__kernel_rem_pio2>:
 8002914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002918:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800291c:	9307      	str	r3, [sp, #28]
 800291e:	9104      	str	r1, [sp, #16]
 8002920:	4bbf      	ldr	r3, [pc, #764]	; (8002c20 <__kernel_rem_pio2+0x30c>)
 8002922:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8002924:	1ed4      	subs	r4, r2, #3
 8002926:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800292a:	2500      	movs	r5, #0
 800292c:	9302      	str	r3, [sp, #8]
 800292e:	9b07      	ldr	r3, [sp, #28]
 8002930:	9008      	str	r0, [sp, #32]
 8002932:	3b01      	subs	r3, #1
 8002934:	9306      	str	r3, [sp, #24]
 8002936:	2318      	movs	r3, #24
 8002938:	fb94 f4f3 	sdiv	r4, r4, r3
 800293c:	f06f 0317 	mvn.w	r3, #23
 8002940:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8002944:	fb04 3303 	mla	r3, r4, r3, r3
 8002948:	eb03 0a02 	add.w	sl, r3, r2
 800294c:	9a06      	ldr	r2, [sp, #24]
 800294e:	9b02      	ldr	r3, [sp, #8]
 8002950:	1aa7      	subs	r7, r4, r2
 8002952:	eb03 0802 	add.w	r8, r3, r2
 8002956:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8002958:	2200      	movs	r2, #0
 800295a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800295e:	2300      	movs	r3, #0
 8002960:	ae1e      	add	r6, sp, #120	; 0x78
 8002962:	4545      	cmp	r5, r8
 8002964:	dd14      	ble.n	8002990 <__kernel_rem_pio2+0x7c>
 8002966:	2600      	movs	r6, #0
 8002968:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 800296c:	9b02      	ldr	r3, [sp, #8]
 800296e:	429e      	cmp	r6, r3
 8002970:	dc39      	bgt.n	80029e6 <__kernel_rem_pio2+0xd2>
 8002972:	9b08      	ldr	r3, [sp, #32]
 8002974:	f04f 0800 	mov.w	r8, #0
 8002978:	3b08      	subs	r3, #8
 800297a:	9300      	str	r3, [sp, #0]
 800297c:	9b07      	ldr	r3, [sp, #28]
 800297e:	f04f 0900 	mov.w	r9, #0
 8002982:	199d      	adds	r5, r3, r6
 8002984:	ab20      	add	r3, sp, #128	; 0x80
 8002986:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800298a:	9305      	str	r3, [sp, #20]
 800298c:	2700      	movs	r7, #0
 800298e:	e023      	b.n	80029d8 <__kernel_rem_pio2+0xc4>
 8002990:	42ef      	cmn	r7, r5
 8002992:	d40b      	bmi.n	80029ac <__kernel_rem_pio2+0x98>
 8002994:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8002998:	e9cd 2300 	strd	r2, r3, [sp]
 800299c:	f7fd fd3a 	bl	8000414 <__aeabi_i2d>
 80029a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80029a4:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 80029a8:	3501      	adds	r5, #1
 80029aa:	e7da      	b.n	8002962 <__kernel_rem_pio2+0x4e>
 80029ac:	4610      	mov	r0, r2
 80029ae:	4619      	mov	r1, r3
 80029b0:	e7f8      	b.n	80029a4 <__kernel_rem_pio2+0x90>
 80029b2:	9905      	ldr	r1, [sp, #20]
 80029b4:	9d00      	ldr	r5, [sp, #0]
 80029b6:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80029ba:	9105      	str	r1, [sp, #20]
 80029bc:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 80029c0:	9500      	str	r5, [sp, #0]
 80029c2:	f7fd fd91 	bl	80004e8 <__aeabi_dmul>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
 80029ca:	4640      	mov	r0, r8
 80029cc:	4649      	mov	r1, r9
 80029ce:	f7fd fbd5 	bl	800017c <__adddf3>
 80029d2:	4680      	mov	r8, r0
 80029d4:	4689      	mov	r9, r1
 80029d6:	3701      	adds	r7, #1
 80029d8:	9b06      	ldr	r3, [sp, #24]
 80029da:	429f      	cmp	r7, r3
 80029dc:	dde9      	ble.n	80029b2 <__kernel_rem_pio2+0x9e>
 80029de:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 80029e2:	3601      	adds	r6, #1
 80029e4:	e7c2      	b.n	800296c <__kernel_rem_pio2+0x58>
 80029e6:	9b02      	ldr	r3, [sp, #8]
 80029e8:	aa0c      	add	r2, sp, #48	; 0x30
 80029ea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80029ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80029f0:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80029f2:	9f02      	ldr	r7, [sp, #8]
 80029f4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80029f8:	930a      	str	r3, [sp, #40]	; 0x28
 80029fa:	2600      	movs	r6, #0
 80029fc:	ab98      	add	r3, sp, #608	; 0x260
 80029fe:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8002a02:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002a06:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002a0a:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8002a0e:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8002a12:	ab98      	add	r3, sp, #608	; 0x260
 8002a14:	445b      	add	r3, fp
 8002a16:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 8002a1a:	1bbb      	subs	r3, r7, r6
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	dc71      	bgt.n	8002b04 <__kernel_rem_pio2+0x1f0>
 8002a20:	4652      	mov	r2, sl
 8002a22:	4640      	mov	r0, r8
 8002a24:	4649      	mov	r1, r9
 8002a26:	f000 ff93 	bl	8003950 <scalbn>
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002a30:	4604      	mov	r4, r0
 8002a32:	460d      	mov	r5, r1
 8002a34:	f7fd fd58 	bl	80004e8 <__aeabi_dmul>
 8002a38:	f000 ff06 	bl	8003848 <floor>
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4b79      	ldr	r3, [pc, #484]	; (8002c24 <__kernel_rem_pio2+0x310>)
 8002a40:	f7fd fd52 	bl	80004e8 <__aeabi_dmul>
 8002a44:	4602      	mov	r2, r0
 8002a46:	460b      	mov	r3, r1
 8002a48:	4620      	mov	r0, r4
 8002a4a:	4629      	mov	r1, r5
 8002a4c:	f7fd fb94 	bl	8000178 <__aeabi_dsub>
 8002a50:	460d      	mov	r5, r1
 8002a52:	4604      	mov	r4, r0
 8002a54:	f7fd ffe2 	bl	8000a1c <__aeabi_d2iz>
 8002a58:	9005      	str	r0, [sp, #20]
 8002a5a:	f7fd fcdb 	bl	8000414 <__aeabi_i2d>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	460b      	mov	r3, r1
 8002a62:	4620      	mov	r0, r4
 8002a64:	4629      	mov	r1, r5
 8002a66:	f7fd fb87 	bl	8000178 <__aeabi_dsub>
 8002a6a:	f1ba 0f00 	cmp.w	sl, #0
 8002a6e:	4680      	mov	r8, r0
 8002a70:	4689      	mov	r9, r1
 8002a72:	dd6c      	ble.n	8002b4e <__kernel_rem_pio2+0x23a>
 8002a74:	1e7a      	subs	r2, r7, #1
 8002a76:	ab0c      	add	r3, sp, #48	; 0x30
 8002a78:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002a7c:	f1ca 0118 	rsb	r1, sl, #24
 8002a80:	9c05      	ldr	r4, [sp, #20]
 8002a82:	fa40 f301 	asr.w	r3, r0, r1
 8002a86:	441c      	add	r4, r3
 8002a88:	408b      	lsls	r3, r1
 8002a8a:	1ac0      	subs	r0, r0, r3
 8002a8c:	ab0c      	add	r3, sp, #48	; 0x30
 8002a8e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8002a92:	f1ca 0317 	rsb	r3, sl, #23
 8002a96:	9405      	str	r4, [sp, #20]
 8002a98:	fa40 f303 	asr.w	r3, r0, r3
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	9b00      	ldr	r3, [sp, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	dd62      	ble.n	8002b6a <__kernel_rem_pio2+0x256>
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8002aaa:	4614      	mov	r4, r2
 8002aac:	9b05      	ldr	r3, [sp, #20]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	9305      	str	r3, [sp, #20]
 8002ab2:	4297      	cmp	r7, r2
 8002ab4:	f300 809f 	bgt.w	8002bf6 <__kernel_rem_pio2+0x2e2>
 8002ab8:	f1ba 0f00 	cmp.w	sl, #0
 8002abc:	dd07      	ble.n	8002ace <__kernel_rem_pio2+0x1ba>
 8002abe:	f1ba 0f01 	cmp.w	sl, #1
 8002ac2:	f000 80bb 	beq.w	8002c3c <__kernel_rem_pio2+0x328>
 8002ac6:	f1ba 0f02 	cmp.w	sl, #2
 8002aca:	f000 80c1 	beq.w	8002c50 <__kernel_rem_pio2+0x33c>
 8002ace:	9b00      	ldr	r3, [sp, #0]
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d14a      	bne.n	8002b6a <__kernel_rem_pio2+0x256>
 8002ad4:	4642      	mov	r2, r8
 8002ad6:	464b      	mov	r3, r9
 8002ad8:	2000      	movs	r0, #0
 8002ada:	4953      	ldr	r1, [pc, #332]	; (8002c28 <__kernel_rem_pio2+0x314>)
 8002adc:	f7fd fb4c 	bl	8000178 <__aeabi_dsub>
 8002ae0:	4680      	mov	r8, r0
 8002ae2:	4689      	mov	r9, r1
 8002ae4:	2c00      	cmp	r4, #0
 8002ae6:	d040      	beq.n	8002b6a <__kernel_rem_pio2+0x256>
 8002ae8:	4652      	mov	r2, sl
 8002aea:	2000      	movs	r0, #0
 8002aec:	494e      	ldr	r1, [pc, #312]	; (8002c28 <__kernel_rem_pio2+0x314>)
 8002aee:	f000 ff2f 	bl	8003950 <scalbn>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	4640      	mov	r0, r8
 8002af8:	4649      	mov	r1, r9
 8002afa:	f7fd fb3d 	bl	8000178 <__aeabi_dsub>
 8002afe:	4680      	mov	r8, r0
 8002b00:	4689      	mov	r9, r1
 8002b02:	e032      	b.n	8002b6a <__kernel_rem_pio2+0x256>
 8002b04:	2200      	movs	r2, #0
 8002b06:	4b49      	ldr	r3, [pc, #292]	; (8002c2c <__kernel_rem_pio2+0x318>)
 8002b08:	4640      	mov	r0, r8
 8002b0a:	4649      	mov	r1, r9
 8002b0c:	f7fd fcec 	bl	80004e8 <__aeabi_dmul>
 8002b10:	f7fd ff84 	bl	8000a1c <__aeabi_d2iz>
 8002b14:	f7fd fc7e 	bl	8000414 <__aeabi_i2d>
 8002b18:	2200      	movs	r2, #0
 8002b1a:	4b45      	ldr	r3, [pc, #276]	; (8002c30 <__kernel_rem_pio2+0x31c>)
 8002b1c:	e9cd 0100 	strd	r0, r1, [sp]
 8002b20:	f7fd fce2 	bl	80004e8 <__aeabi_dmul>
 8002b24:	4602      	mov	r2, r0
 8002b26:	460b      	mov	r3, r1
 8002b28:	4640      	mov	r0, r8
 8002b2a:	4649      	mov	r1, r9
 8002b2c:	f7fd fb24 	bl	8000178 <__aeabi_dsub>
 8002b30:	f7fd ff74 	bl	8000a1c <__aeabi_d2iz>
 8002b34:	ab0c      	add	r3, sp, #48	; 0x30
 8002b36:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8002b3a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8002b3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002b42:	f7fd fb1b 	bl	800017c <__adddf3>
 8002b46:	3601      	adds	r6, #1
 8002b48:	4680      	mov	r8, r0
 8002b4a:	4689      	mov	r9, r1
 8002b4c:	e765      	b.n	8002a1a <__kernel_rem_pio2+0x106>
 8002b4e:	d105      	bne.n	8002b5c <__kernel_rem_pio2+0x248>
 8002b50:	1e7b      	subs	r3, r7, #1
 8002b52:	aa0c      	add	r2, sp, #48	; 0x30
 8002b54:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002b58:	15c3      	asrs	r3, r0, #23
 8002b5a:	e79f      	b.n	8002a9c <__kernel_rem_pio2+0x188>
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	4b35      	ldr	r3, [pc, #212]	; (8002c34 <__kernel_rem_pio2+0x320>)
 8002b60:	f7fd ff48 	bl	80009f4 <__aeabi_dcmpge>
 8002b64:	2800      	cmp	r0, #0
 8002b66:	d143      	bne.n	8002bf0 <__kernel_rem_pio2+0x2dc>
 8002b68:	9000      	str	r0, [sp, #0]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	4640      	mov	r0, r8
 8002b70:	4649      	mov	r1, r9
 8002b72:	f7fd ff21 	bl	80009b8 <__aeabi_dcmpeq>
 8002b76:	2800      	cmp	r0, #0
 8002b78:	f000 80c3 	beq.w	8002d02 <__kernel_rem_pio2+0x3ee>
 8002b7c:	1e7c      	subs	r4, r7, #1
 8002b7e:	4623      	mov	r3, r4
 8002b80:	2200      	movs	r2, #0
 8002b82:	9902      	ldr	r1, [sp, #8]
 8002b84:	428b      	cmp	r3, r1
 8002b86:	da6a      	bge.n	8002c5e <__kernel_rem_pio2+0x34a>
 8002b88:	2a00      	cmp	r2, #0
 8002b8a:	f000 8084 	beq.w	8002c96 <__kernel_rem_pio2+0x382>
 8002b8e:	ab0c      	add	r3, sp, #48	; 0x30
 8002b90:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002b94:	f1aa 0a18 	sub.w	sl, sl, #24
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 80b0 	beq.w	8002cfe <__kernel_rem_pio2+0x3ea>
 8002b9e:	4652      	mov	r2, sl
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	4921      	ldr	r1, [pc, #132]	; (8002c28 <__kernel_rem_pio2+0x314>)
 8002ba4:	f000 fed4 	bl	8003950 <scalbn>
 8002ba8:	4625      	mov	r5, r4
 8002baa:	4606      	mov	r6, r0
 8002bac:	460f      	mov	r7, r1
 8002bae:	f04f 0a00 	mov.w	sl, #0
 8002bb2:	00e3      	lsls	r3, r4, #3
 8002bb4:	aa98      	add	r2, sp, #608	; 0x260
 8002bb6:	eb02 0803 	add.w	r8, r2, r3
 8002bba:	f8df b070 	ldr.w	fp, [pc, #112]	; 8002c2c <__kernel_rem_pio2+0x318>
 8002bbe:	9306      	str	r3, [sp, #24]
 8002bc0:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 8002bc4:	2d00      	cmp	r5, #0
 8002bc6:	f280 80d2 	bge.w	8002d6e <__kernel_rem_pio2+0x45a>
 8002bca:	2500      	movs	r5, #0
 8002bcc:	9a06      	ldr	r2, [sp, #24]
 8002bce:	ab98      	add	r3, sp, #608	; 0x260
 8002bd0:	189e      	adds	r6, r3, r2
 8002bd2:	3ea8      	subs	r6, #168	; 0xa8
 8002bd4:	1b63      	subs	r3, r4, r5
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	f2c0 80f9 	blt.w	8002dce <__kernel_rem_pio2+0x4ba>
 8002bdc:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8002c38 <__kernel_rem_pio2+0x324>
 8002be0:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 8002be4:	f04f 0a00 	mov.w	sl, #0
 8002be8:	f04f 0b00 	mov.w	fp, #0
 8002bec:	2700      	movs	r7, #0
 8002bee:	e0e2      	b.n	8002db6 <__kernel_rem_pio2+0x4a2>
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	9300      	str	r3, [sp, #0]
 8002bf4:	e756      	b.n	8002aa4 <__kernel_rem_pio2+0x190>
 8002bf6:	ab0c      	add	r3, sp, #48	; 0x30
 8002bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bfc:	b94c      	cbnz	r4, 8002c12 <__kernel_rem_pio2+0x2fe>
 8002bfe:	b12b      	cbz	r3, 8002c0c <__kernel_rem_pio2+0x2f8>
 8002c00:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8002c04:	a80c      	add	r0, sp, #48	; 0x30
 8002c06:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	3201      	adds	r2, #1
 8002c0e:	461c      	mov	r4, r3
 8002c10:	e74f      	b.n	8002ab2 <__kernel_rem_pio2+0x19e>
 8002c12:	1acb      	subs	r3, r1, r3
 8002c14:	a80c      	add	r0, sp, #48	; 0x30
 8002c16:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8002c1a:	4623      	mov	r3, r4
 8002c1c:	e7f6      	b.n	8002c0c <__kernel_rem_pio2+0x2f8>
 8002c1e:	bf00      	nop
 8002c20:	080040e8 	.word	0x080040e8
 8002c24:	40200000 	.word	0x40200000
 8002c28:	3ff00000 	.word	0x3ff00000
 8002c2c:	3e700000 	.word	0x3e700000
 8002c30:	41700000 	.word	0x41700000
 8002c34:	3fe00000 	.word	0x3fe00000
 8002c38:	080040a0 	.word	0x080040a0
 8002c3c:	1e7a      	subs	r2, r7, #1
 8002c3e:	ab0c      	add	r3, sp, #48	; 0x30
 8002c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c44:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002c48:	a90c      	add	r1, sp, #48	; 0x30
 8002c4a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8002c4e:	e73e      	b.n	8002ace <__kernel_rem_pio2+0x1ba>
 8002c50:	1e7a      	subs	r2, r7, #1
 8002c52:	ab0c      	add	r3, sp, #48	; 0x30
 8002c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c58:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002c5c:	e7f4      	b.n	8002c48 <__kernel_rem_pio2+0x334>
 8002c5e:	a90c      	add	r1, sp, #48	; 0x30
 8002c60:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8002c64:	3b01      	subs	r3, #1
 8002c66:	430a      	orrs	r2, r1
 8002c68:	e78b      	b.n	8002b82 <__kernel_rem_pio2+0x26e>
 8002c6a:	3401      	adds	r4, #1
 8002c6c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8002c70:	2a00      	cmp	r2, #0
 8002c72:	d0fa      	beq.n	8002c6a <__kernel_rem_pio2+0x356>
 8002c74:	ab98      	add	r3, sp, #608	; 0x260
 8002c76:	449b      	add	fp, r3
 8002c78:	9b07      	ldr	r3, [sp, #28]
 8002c7a:	1c7e      	adds	r6, r7, #1
 8002c7c:	19dd      	adds	r5, r3, r7
 8002c7e:	ab98      	add	r3, sp, #608	; 0x260
 8002c80:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8002c84:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 8002c88:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 8002c8c:	443c      	add	r4, r7
 8002c8e:	42b4      	cmp	r4, r6
 8002c90:	da04      	bge.n	8002c9c <__kernel_rem_pio2+0x388>
 8002c92:	4627      	mov	r7, r4
 8002c94:	e6b1      	b.n	80029fa <__kernel_rem_pio2+0xe6>
 8002c96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002c98:	2401      	movs	r4, #1
 8002c9a:	e7e7      	b.n	8002c6c <__kernel_rem_pio2+0x358>
 8002c9c:	f105 0308 	add.w	r3, r5, #8
 8002ca0:	9309      	str	r3, [sp, #36]	; 0x24
 8002ca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ca4:	2700      	movs	r7, #0
 8002ca6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8002caa:	f7fd fbb3 	bl	8000414 <__aeabi_i2d>
 8002cae:	f04f 0800 	mov.w	r8, #0
 8002cb2:	f04f 0900 	mov.w	r9, #0
 8002cb6:	9b08      	ldr	r3, [sp, #32]
 8002cb8:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8002cbc:	3b08      	subs	r3, #8
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	f105 0310 	add.w	r3, r5, #16
 8002cc4:	9305      	str	r3, [sp, #20]
 8002cc6:	9b06      	ldr	r3, [sp, #24]
 8002cc8:	429f      	cmp	r7, r3
 8002cca:	dd04      	ble.n	8002cd6 <__kernel_rem_pio2+0x3c2>
 8002ccc:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8002cd0:	3601      	adds	r6, #1
 8002cd2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8002cd4:	e7db      	b.n	8002c8e <__kernel_rem_pio2+0x37a>
 8002cd6:	9905      	ldr	r1, [sp, #20]
 8002cd8:	9d00      	ldr	r5, [sp, #0]
 8002cda:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8002cde:	9105      	str	r1, [sp, #20]
 8002ce0:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8002ce4:	9500      	str	r5, [sp, #0]
 8002ce6:	f7fd fbff 	bl	80004e8 <__aeabi_dmul>
 8002cea:	4602      	mov	r2, r0
 8002cec:	460b      	mov	r3, r1
 8002cee:	4640      	mov	r0, r8
 8002cf0:	4649      	mov	r1, r9
 8002cf2:	f7fd fa43 	bl	800017c <__adddf3>
 8002cf6:	3701      	adds	r7, #1
 8002cf8:	4680      	mov	r8, r0
 8002cfa:	4689      	mov	r9, r1
 8002cfc:	e7e3      	b.n	8002cc6 <__kernel_rem_pio2+0x3b2>
 8002cfe:	3c01      	subs	r4, #1
 8002d00:	e745      	b.n	8002b8e <__kernel_rem_pio2+0x27a>
 8002d02:	f1ca 0200 	rsb	r2, sl, #0
 8002d06:	4640      	mov	r0, r8
 8002d08:	4649      	mov	r1, r9
 8002d0a:	f000 fe21 	bl	8003950 <scalbn>
 8002d0e:	2200      	movs	r2, #0
 8002d10:	4ba3      	ldr	r3, [pc, #652]	; (8002fa0 <__kernel_rem_pio2+0x68c>)
 8002d12:	4604      	mov	r4, r0
 8002d14:	460d      	mov	r5, r1
 8002d16:	f7fd fe6d 	bl	80009f4 <__aeabi_dcmpge>
 8002d1a:	b1f8      	cbz	r0, 8002d5c <__kernel_rem_pio2+0x448>
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	4ba1      	ldr	r3, [pc, #644]	; (8002fa4 <__kernel_rem_pio2+0x690>)
 8002d20:	4620      	mov	r0, r4
 8002d22:	4629      	mov	r1, r5
 8002d24:	f7fd fbe0 	bl	80004e8 <__aeabi_dmul>
 8002d28:	f7fd fe78 	bl	8000a1c <__aeabi_d2iz>
 8002d2c:	4606      	mov	r6, r0
 8002d2e:	f7fd fb71 	bl	8000414 <__aeabi_i2d>
 8002d32:	2200      	movs	r2, #0
 8002d34:	4b9a      	ldr	r3, [pc, #616]	; (8002fa0 <__kernel_rem_pio2+0x68c>)
 8002d36:	f7fd fbd7 	bl	80004e8 <__aeabi_dmul>
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	4629      	mov	r1, r5
 8002d40:	4620      	mov	r0, r4
 8002d42:	f7fd fa19 	bl	8000178 <__aeabi_dsub>
 8002d46:	f7fd fe69 	bl	8000a1c <__aeabi_d2iz>
 8002d4a:	1c7c      	adds	r4, r7, #1
 8002d4c:	ab0c      	add	r3, sp, #48	; 0x30
 8002d4e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8002d52:	f10a 0a18 	add.w	sl, sl, #24
 8002d56:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8002d5a:	e720      	b.n	8002b9e <__kernel_rem_pio2+0x28a>
 8002d5c:	4620      	mov	r0, r4
 8002d5e:	4629      	mov	r1, r5
 8002d60:	f7fd fe5c 	bl	8000a1c <__aeabi_d2iz>
 8002d64:	ab0c      	add	r3, sp, #48	; 0x30
 8002d66:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8002d6a:	463c      	mov	r4, r7
 8002d6c:	e717      	b.n	8002b9e <__kernel_rem_pio2+0x28a>
 8002d6e:	ab0c      	add	r3, sp, #48	; 0x30
 8002d70:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002d74:	f7fd fb4e 	bl	8000414 <__aeabi_i2d>
 8002d78:	4632      	mov	r2, r6
 8002d7a:	463b      	mov	r3, r7
 8002d7c:	f7fd fbb4 	bl	80004e8 <__aeabi_dmul>
 8002d80:	4652      	mov	r2, sl
 8002d82:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8002d86:	465b      	mov	r3, fp
 8002d88:	4630      	mov	r0, r6
 8002d8a:	4639      	mov	r1, r7
 8002d8c:	f7fd fbac 	bl	80004e8 <__aeabi_dmul>
 8002d90:	3d01      	subs	r5, #1
 8002d92:	4606      	mov	r6, r0
 8002d94:	460f      	mov	r7, r1
 8002d96:	e715      	b.n	8002bc4 <__kernel_rem_pio2+0x2b0>
 8002d98:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 8002d9c:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8002da0:	f7fd fba2 	bl	80004e8 <__aeabi_dmul>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	4650      	mov	r0, sl
 8002daa:	4659      	mov	r1, fp
 8002dac:	f7fd f9e6 	bl	800017c <__adddf3>
 8002db0:	4682      	mov	sl, r0
 8002db2:	468b      	mov	fp, r1
 8002db4:	3701      	adds	r7, #1
 8002db6:	9b02      	ldr	r3, [sp, #8]
 8002db8:	429f      	cmp	r7, r3
 8002dba:	dc01      	bgt.n	8002dc0 <__kernel_rem_pio2+0x4ac>
 8002dbc:	42bd      	cmp	r5, r7
 8002dbe:	daeb      	bge.n	8002d98 <__kernel_rem_pio2+0x484>
 8002dc0:	ab48      	add	r3, sp, #288	; 0x120
 8002dc2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002dc6:	e9c3 ab00 	strd	sl, fp, [r3]
 8002dca:	3501      	adds	r5, #1
 8002dcc:	e702      	b.n	8002bd4 <__kernel_rem_pio2+0x2c0>
 8002dce:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8002dd0:	2b03      	cmp	r3, #3
 8002dd2:	d86c      	bhi.n	8002eae <__kernel_rem_pio2+0x59a>
 8002dd4:	e8df f003 	tbb	[pc, r3]
 8002dd8:	022f2f59 	.word	0x022f2f59
 8002ddc:	9a06      	ldr	r2, [sp, #24]
 8002dde:	ab48      	add	r3, sp, #288	; 0x120
 8002de0:	189d      	adds	r5, r3, r2
 8002de2:	46aa      	mov	sl, r5
 8002de4:	46a3      	mov	fp, r4
 8002de6:	f1bb 0f00 	cmp.w	fp, #0
 8002dea:	f300 8087 	bgt.w	8002efc <__kernel_rem_pio2+0x5e8>
 8002dee:	46a2      	mov	sl, r4
 8002df0:	f1ba 0f01 	cmp.w	sl, #1
 8002df4:	f300 809f 	bgt.w	8002f36 <__kernel_rem_pio2+0x622>
 8002df8:	2700      	movs	r7, #0
 8002dfa:	463e      	mov	r6, r7
 8002dfc:	9d06      	ldr	r5, [sp, #24]
 8002dfe:	ab48      	add	r3, sp, #288	; 0x120
 8002e00:	3508      	adds	r5, #8
 8002e02:	441d      	add	r5, r3
 8002e04:	2c01      	cmp	r4, #1
 8002e06:	f300 80b3 	bgt.w	8002f70 <__kernel_rem_pio2+0x65c>
 8002e0a:	9b00      	ldr	r3, [sp, #0]
 8002e0c:	9d48      	ldr	r5, [sp, #288]	; 0x120
 8002e0e:	9849      	ldr	r0, [sp, #292]	; 0x124
 8002e10:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 8002e12:	994b      	ldr	r1, [sp, #300]	; 0x12c
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f040 80b5 	bne.w	8002f84 <__kernel_rem_pio2+0x670>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	462a      	mov	r2, r5
 8002e1e:	9804      	ldr	r0, [sp, #16]
 8002e20:	e9c0 2300 	strd	r2, r3, [r0]
 8002e24:	4622      	mov	r2, r4
 8002e26:	460b      	mov	r3, r1
 8002e28:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8002e2c:	463a      	mov	r2, r7
 8002e2e:	4633      	mov	r3, r6
 8002e30:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8002e34:	e03b      	b.n	8002eae <__kernel_rem_pio2+0x59a>
 8002e36:	f04f 0c00 	mov.w	ip, #0
 8002e3a:	4626      	mov	r6, r4
 8002e3c:	4667      	mov	r7, ip
 8002e3e:	9d06      	ldr	r5, [sp, #24]
 8002e40:	ab48      	add	r3, sp, #288	; 0x120
 8002e42:	3508      	adds	r5, #8
 8002e44:	441d      	add	r5, r3
 8002e46:	2e00      	cmp	r6, #0
 8002e48:	da42      	bge.n	8002ed0 <__kernel_rem_pio2+0x5bc>
 8002e4a:	9b00      	ldr	r3, [sp, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d049      	beq.n	8002ee4 <__kernel_rem_pio2+0x5d0>
 8002e50:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 8002e54:	4662      	mov	r2, ip
 8002e56:	460b      	mov	r3, r1
 8002e58:	9904      	ldr	r1, [sp, #16]
 8002e5a:	2601      	movs	r6, #1
 8002e5c:	e9c1 2300 	strd	r2, r3, [r1]
 8002e60:	a948      	add	r1, sp, #288	; 0x120
 8002e62:	463b      	mov	r3, r7
 8002e64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002e68:	f7fd f986 	bl	8000178 <__aeabi_dsub>
 8002e6c:	4684      	mov	ip, r0
 8002e6e:	460f      	mov	r7, r1
 8002e70:	ad48      	add	r5, sp, #288	; 0x120
 8002e72:	42b4      	cmp	r4, r6
 8002e74:	da38      	bge.n	8002ee8 <__kernel_rem_pio2+0x5d4>
 8002e76:	9b00      	ldr	r3, [sp, #0]
 8002e78:	b10b      	cbz	r3, 8002e7e <__kernel_rem_pio2+0x56a>
 8002e7a:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8002e7e:	4662      	mov	r2, ip
 8002e80:	463b      	mov	r3, r7
 8002e82:	9904      	ldr	r1, [sp, #16]
 8002e84:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8002e88:	e011      	b.n	8002eae <__kernel_rem_pio2+0x59a>
 8002e8a:	2700      	movs	r7, #0
 8002e8c:	463d      	mov	r5, r7
 8002e8e:	9b06      	ldr	r3, [sp, #24]
 8002e90:	aa98      	add	r2, sp, #608	; 0x260
 8002e92:	4413      	add	r3, r2
 8002e94:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 8002e98:	2c00      	cmp	r4, #0
 8002e9a:	da0f      	bge.n	8002ebc <__kernel_rem_pio2+0x5a8>
 8002e9c:	9b00      	ldr	r3, [sp, #0]
 8002e9e:	b10b      	cbz	r3, 8002ea4 <__kernel_rem_pio2+0x590>
 8002ea0:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8002ea4:	463a      	mov	r2, r7
 8002ea6:	462b      	mov	r3, r5
 8002ea8:	9904      	ldr	r1, [sp, #16]
 8002eaa:	e9c1 2300 	strd	r2, r3, [r1]
 8002eae:	9b05      	ldr	r3, [sp, #20]
 8002eb0:	f003 0007 	and.w	r0, r3, #7
 8002eb4:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8002eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ebc:	4638      	mov	r0, r7
 8002ebe:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8002ec2:	4629      	mov	r1, r5
 8002ec4:	f7fd f95a 	bl	800017c <__adddf3>
 8002ec8:	3c01      	subs	r4, #1
 8002eca:	4607      	mov	r7, r0
 8002ecc:	460d      	mov	r5, r1
 8002ece:	e7e3      	b.n	8002e98 <__kernel_rem_pio2+0x584>
 8002ed0:	4660      	mov	r0, ip
 8002ed2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8002ed6:	4639      	mov	r1, r7
 8002ed8:	f7fd f950 	bl	800017c <__adddf3>
 8002edc:	3e01      	subs	r6, #1
 8002ede:	4684      	mov	ip, r0
 8002ee0:	460f      	mov	r7, r1
 8002ee2:	e7b0      	b.n	8002e46 <__kernel_rem_pio2+0x532>
 8002ee4:	4639      	mov	r1, r7
 8002ee6:	e7b5      	b.n	8002e54 <__kernel_rem_pio2+0x540>
 8002ee8:	4660      	mov	r0, ip
 8002eea:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8002eee:	4639      	mov	r1, r7
 8002ef0:	f7fd f944 	bl	800017c <__adddf3>
 8002ef4:	3601      	adds	r6, #1
 8002ef6:	4684      	mov	ip, r0
 8002ef8:	460f      	mov	r7, r1
 8002efa:	e7ba      	b.n	8002e72 <__kernel_rem_pio2+0x55e>
 8002efc:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 8002f00:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 8002f04:	4640      	mov	r0, r8
 8002f06:	4649      	mov	r1, r9
 8002f08:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002f0c:	f7fd f936 	bl	800017c <__adddf3>
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4606      	mov	r6, r0
 8002f16:	460f      	mov	r7, r1
 8002f18:	4640      	mov	r0, r8
 8002f1a:	4649      	mov	r1, r9
 8002f1c:	f7fd f92c 	bl	8000178 <__aeabi_dsub>
 8002f20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002f24:	f7fd f92a 	bl	800017c <__adddf3>
 8002f28:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002f2c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8002f30:	e9ca 6700 	strd	r6, r7, [sl]
 8002f34:	e757      	b.n	8002de6 <__kernel_rem_pio2+0x4d2>
 8002f36:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 8002f3a:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8002f3e:	4630      	mov	r0, r6
 8002f40:	4639      	mov	r1, r7
 8002f42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002f46:	f7fd f919 	bl	800017c <__adddf3>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	4680      	mov	r8, r0
 8002f50:	4689      	mov	r9, r1
 8002f52:	4630      	mov	r0, r6
 8002f54:	4639      	mov	r1, r7
 8002f56:	f7fd f90f 	bl	8000178 <__aeabi_dsub>
 8002f5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002f5e:	f7fd f90d 	bl	800017c <__adddf3>
 8002f62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002f66:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8002f6a:	e9c5 8900 	strd	r8, r9, [r5]
 8002f6e:	e73f      	b.n	8002df0 <__kernel_rem_pio2+0x4dc>
 8002f70:	4638      	mov	r0, r7
 8002f72:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8002f76:	4631      	mov	r1, r6
 8002f78:	f7fd f900 	bl	800017c <__adddf3>
 8002f7c:	3c01      	subs	r4, #1
 8002f7e:	4607      	mov	r7, r0
 8002f80:	460e      	mov	r6, r1
 8002f82:	e73f      	b.n	8002e04 <__kernel_rem_pio2+0x4f0>
 8002f84:	9b04      	ldr	r3, [sp, #16]
 8002f86:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8002f8a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8002f8e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8002f92:	601d      	str	r5, [r3, #0]
 8002f94:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8002f98:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8002f9c:	615e      	str	r6, [r3, #20]
 8002f9e:	e786      	b.n	8002eae <__kernel_rem_pio2+0x59a>
 8002fa0:	41700000 	.word	0x41700000
 8002fa4:	3e700000 	.word	0x3e700000

08002fa8 <__kernel_sin>:
 8002fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fac:	b086      	sub	sp, #24
 8002fae:	e9cd 2300 	strd	r2, r3, [sp]
 8002fb2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002fb6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8002fba:	4682      	mov	sl, r0
 8002fbc:	460c      	mov	r4, r1
 8002fbe:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8002fc0:	da03      	bge.n	8002fca <__kernel_sin+0x22>
 8002fc2:	f7fd fd2b 	bl	8000a1c <__aeabi_d2iz>
 8002fc6:	2800      	cmp	r0, #0
 8002fc8:	d050      	beq.n	800306c <__kernel_sin+0xc4>
 8002fca:	4652      	mov	r2, sl
 8002fcc:	4623      	mov	r3, r4
 8002fce:	4650      	mov	r0, sl
 8002fd0:	4621      	mov	r1, r4
 8002fd2:	f7fd fa89 	bl	80004e8 <__aeabi_dmul>
 8002fd6:	4606      	mov	r6, r0
 8002fd8:	460f      	mov	r7, r1
 8002fda:	4602      	mov	r2, r0
 8002fdc:	460b      	mov	r3, r1
 8002fde:	4650      	mov	r0, sl
 8002fe0:	4621      	mov	r1, r4
 8002fe2:	f7fd fa81 	bl	80004e8 <__aeabi_dmul>
 8002fe6:	a33e      	add	r3, pc, #248	; (adr r3, 80030e0 <__kernel_sin+0x138>)
 8002fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fec:	4680      	mov	r8, r0
 8002fee:	4689      	mov	r9, r1
 8002ff0:	4630      	mov	r0, r6
 8002ff2:	4639      	mov	r1, r7
 8002ff4:	f7fd fa78 	bl	80004e8 <__aeabi_dmul>
 8002ff8:	a33b      	add	r3, pc, #236	; (adr r3, 80030e8 <__kernel_sin+0x140>)
 8002ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ffe:	f7fd f8bb 	bl	8000178 <__aeabi_dsub>
 8003002:	4632      	mov	r2, r6
 8003004:	463b      	mov	r3, r7
 8003006:	f7fd fa6f 	bl	80004e8 <__aeabi_dmul>
 800300a:	a339      	add	r3, pc, #228	; (adr r3, 80030f0 <__kernel_sin+0x148>)
 800300c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003010:	f7fd f8b4 	bl	800017c <__adddf3>
 8003014:	4632      	mov	r2, r6
 8003016:	463b      	mov	r3, r7
 8003018:	f7fd fa66 	bl	80004e8 <__aeabi_dmul>
 800301c:	a336      	add	r3, pc, #216	; (adr r3, 80030f8 <__kernel_sin+0x150>)
 800301e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003022:	f7fd f8a9 	bl	8000178 <__aeabi_dsub>
 8003026:	4632      	mov	r2, r6
 8003028:	463b      	mov	r3, r7
 800302a:	f7fd fa5d 	bl	80004e8 <__aeabi_dmul>
 800302e:	a334      	add	r3, pc, #208	; (adr r3, 8003100 <__kernel_sin+0x158>)
 8003030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003034:	f7fd f8a2 	bl	800017c <__adddf3>
 8003038:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800303c:	b9dd      	cbnz	r5, 8003076 <__kernel_sin+0xce>
 800303e:	4602      	mov	r2, r0
 8003040:	460b      	mov	r3, r1
 8003042:	4630      	mov	r0, r6
 8003044:	4639      	mov	r1, r7
 8003046:	f7fd fa4f 	bl	80004e8 <__aeabi_dmul>
 800304a:	a32f      	add	r3, pc, #188	; (adr r3, 8003108 <__kernel_sin+0x160>)
 800304c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003050:	f7fd f892 	bl	8000178 <__aeabi_dsub>
 8003054:	4642      	mov	r2, r8
 8003056:	464b      	mov	r3, r9
 8003058:	f7fd fa46 	bl	80004e8 <__aeabi_dmul>
 800305c:	4602      	mov	r2, r0
 800305e:	460b      	mov	r3, r1
 8003060:	4650      	mov	r0, sl
 8003062:	4621      	mov	r1, r4
 8003064:	f7fd f88a 	bl	800017c <__adddf3>
 8003068:	4682      	mov	sl, r0
 800306a:	460c      	mov	r4, r1
 800306c:	4650      	mov	r0, sl
 800306e:	4621      	mov	r1, r4
 8003070:	b006      	add	sp, #24
 8003072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003076:	2200      	movs	r2, #0
 8003078:	e9dd 0100 	ldrd	r0, r1, [sp]
 800307c:	4b24      	ldr	r3, [pc, #144]	; (8003110 <__kernel_sin+0x168>)
 800307e:	f7fd fa33 	bl	80004e8 <__aeabi_dmul>
 8003082:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003086:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800308a:	4640      	mov	r0, r8
 800308c:	4649      	mov	r1, r9
 800308e:	f7fd fa2b 	bl	80004e8 <__aeabi_dmul>
 8003092:	4602      	mov	r2, r0
 8003094:	460b      	mov	r3, r1
 8003096:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800309a:	f7fd f86d 	bl	8000178 <__aeabi_dsub>
 800309e:	4632      	mov	r2, r6
 80030a0:	463b      	mov	r3, r7
 80030a2:	f7fd fa21 	bl	80004e8 <__aeabi_dmul>
 80030a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80030aa:	f7fd f865 	bl	8000178 <__aeabi_dsub>
 80030ae:	a316      	add	r3, pc, #88	; (adr r3, 8003108 <__kernel_sin+0x160>)
 80030b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b4:	4606      	mov	r6, r0
 80030b6:	460f      	mov	r7, r1
 80030b8:	4640      	mov	r0, r8
 80030ba:	4649      	mov	r1, r9
 80030bc:	f7fd fa14 	bl	80004e8 <__aeabi_dmul>
 80030c0:	4602      	mov	r2, r0
 80030c2:	460b      	mov	r3, r1
 80030c4:	4630      	mov	r0, r6
 80030c6:	4639      	mov	r1, r7
 80030c8:	f7fd f858 	bl	800017c <__adddf3>
 80030cc:	4602      	mov	r2, r0
 80030ce:	460b      	mov	r3, r1
 80030d0:	4650      	mov	r0, sl
 80030d2:	4621      	mov	r1, r4
 80030d4:	f7fd f850 	bl	8000178 <__aeabi_dsub>
 80030d8:	e7c6      	b.n	8003068 <__kernel_sin+0xc0>
 80030da:	bf00      	nop
 80030dc:	f3af 8000 	nop.w
 80030e0:	5acfd57c 	.word	0x5acfd57c
 80030e4:	3de5d93a 	.word	0x3de5d93a
 80030e8:	8a2b9ceb 	.word	0x8a2b9ceb
 80030ec:	3e5ae5e6 	.word	0x3e5ae5e6
 80030f0:	57b1fe7d 	.word	0x57b1fe7d
 80030f4:	3ec71de3 	.word	0x3ec71de3
 80030f8:	19c161d5 	.word	0x19c161d5
 80030fc:	3f2a01a0 	.word	0x3f2a01a0
 8003100:	1110f8a6 	.word	0x1110f8a6
 8003104:	3f811111 	.word	0x3f811111
 8003108:	55555549 	.word	0x55555549
 800310c:	3fc55555 	.word	0x3fc55555
 8003110:	3fe00000 	.word	0x3fe00000

08003114 <__kernel_cosf>:
 8003114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003118:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800311c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8003120:	4606      	mov	r6, r0
 8003122:	4688      	mov	r8, r1
 8003124:	da03      	bge.n	800312e <__kernel_cosf+0x1a>
 8003126:	f7fd ff75 	bl	8001014 <__aeabi_f2iz>
 800312a:	2800      	cmp	r0, #0
 800312c:	d05c      	beq.n	80031e8 <__kernel_cosf+0xd4>
 800312e:	4631      	mov	r1, r6
 8003130:	4630      	mov	r0, r6
 8003132:	f7fd fda9 	bl	8000c88 <__aeabi_fmul>
 8003136:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800313a:	4605      	mov	r5, r0
 800313c:	f7fd fda4 	bl	8000c88 <__aeabi_fmul>
 8003140:	492b      	ldr	r1, [pc, #172]	; (80031f0 <__kernel_cosf+0xdc>)
 8003142:	4607      	mov	r7, r0
 8003144:	4628      	mov	r0, r5
 8003146:	f7fd fd9f 	bl	8000c88 <__aeabi_fmul>
 800314a:	492a      	ldr	r1, [pc, #168]	; (80031f4 <__kernel_cosf+0xe0>)
 800314c:	f7fd fc94 	bl	8000a78 <__addsf3>
 8003150:	4629      	mov	r1, r5
 8003152:	f7fd fd99 	bl	8000c88 <__aeabi_fmul>
 8003156:	4928      	ldr	r1, [pc, #160]	; (80031f8 <__kernel_cosf+0xe4>)
 8003158:	f7fd fc8c 	bl	8000a74 <__aeabi_fsub>
 800315c:	4629      	mov	r1, r5
 800315e:	f7fd fd93 	bl	8000c88 <__aeabi_fmul>
 8003162:	4926      	ldr	r1, [pc, #152]	; (80031fc <__kernel_cosf+0xe8>)
 8003164:	f7fd fc88 	bl	8000a78 <__addsf3>
 8003168:	4629      	mov	r1, r5
 800316a:	f7fd fd8d 	bl	8000c88 <__aeabi_fmul>
 800316e:	4924      	ldr	r1, [pc, #144]	; (8003200 <__kernel_cosf+0xec>)
 8003170:	f7fd fc80 	bl	8000a74 <__aeabi_fsub>
 8003174:	4629      	mov	r1, r5
 8003176:	f7fd fd87 	bl	8000c88 <__aeabi_fmul>
 800317a:	4922      	ldr	r1, [pc, #136]	; (8003204 <__kernel_cosf+0xf0>)
 800317c:	f7fd fc7c 	bl	8000a78 <__addsf3>
 8003180:	4629      	mov	r1, r5
 8003182:	f7fd fd81 	bl	8000c88 <__aeabi_fmul>
 8003186:	4629      	mov	r1, r5
 8003188:	f7fd fd7e 	bl	8000c88 <__aeabi_fmul>
 800318c:	4641      	mov	r1, r8
 800318e:	4605      	mov	r5, r0
 8003190:	4630      	mov	r0, r6
 8003192:	f7fd fd79 	bl	8000c88 <__aeabi_fmul>
 8003196:	4601      	mov	r1, r0
 8003198:	4628      	mov	r0, r5
 800319a:	f7fd fc6b 	bl	8000a74 <__aeabi_fsub>
 800319e:	4b1a      	ldr	r3, [pc, #104]	; (8003208 <__kernel_cosf+0xf4>)
 80031a0:	4605      	mov	r5, r0
 80031a2:	429c      	cmp	r4, r3
 80031a4:	dc0a      	bgt.n	80031bc <__kernel_cosf+0xa8>
 80031a6:	4601      	mov	r1, r0
 80031a8:	4638      	mov	r0, r7
 80031aa:	f7fd fc63 	bl	8000a74 <__aeabi_fsub>
 80031ae:	4601      	mov	r1, r0
 80031b0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80031b4:	f7fd fc5e 	bl	8000a74 <__aeabi_fsub>
 80031b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031bc:	4b13      	ldr	r3, [pc, #76]	; (800320c <__kernel_cosf+0xf8>)
 80031be:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80031c2:	429c      	cmp	r4, r3
 80031c4:	bfcc      	ite	gt
 80031c6:	4c12      	ldrgt	r4, [pc, #72]	; (8003210 <__kernel_cosf+0xfc>)
 80031c8:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 80031cc:	4621      	mov	r1, r4
 80031ce:	f7fd fc51 	bl	8000a74 <__aeabi_fsub>
 80031d2:	4621      	mov	r1, r4
 80031d4:	4606      	mov	r6, r0
 80031d6:	4638      	mov	r0, r7
 80031d8:	f7fd fc4c 	bl	8000a74 <__aeabi_fsub>
 80031dc:	4629      	mov	r1, r5
 80031de:	f7fd fc49 	bl	8000a74 <__aeabi_fsub>
 80031e2:	4601      	mov	r1, r0
 80031e4:	4630      	mov	r0, r6
 80031e6:	e7e5      	b.n	80031b4 <__kernel_cosf+0xa0>
 80031e8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80031ec:	e7e4      	b.n	80031b8 <__kernel_cosf+0xa4>
 80031ee:	bf00      	nop
 80031f0:	ad47d74e 	.word	0xad47d74e
 80031f4:	310f74f6 	.word	0x310f74f6
 80031f8:	3493f27c 	.word	0x3493f27c
 80031fc:	37d00d01 	.word	0x37d00d01
 8003200:	3ab60b61 	.word	0x3ab60b61
 8003204:	3d2aaaab 	.word	0x3d2aaaab
 8003208:	3e999999 	.word	0x3e999999
 800320c:	3f480000 	.word	0x3f480000
 8003210:	3e900000 	.word	0x3e900000

08003214 <__kernel_rem_pio2f>:
 8003214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003218:	b0d9      	sub	sp, #356	; 0x164
 800321a:	9304      	str	r3, [sp, #16]
 800321c:	9101      	str	r1, [sp, #4]
 800321e:	4bc3      	ldr	r3, [pc, #780]	; (800352c <__kernel_rem_pio2f+0x318>)
 8003220:	9962      	ldr	r1, [sp, #392]	; 0x188
 8003222:	1ed4      	subs	r4, r2, #3
 8003224:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003228:	2500      	movs	r5, #0
 800322a:	9302      	str	r3, [sp, #8]
 800322c:	9b04      	ldr	r3, [sp, #16]
 800322e:	f04f 0a00 	mov.w	sl, #0
 8003232:	3b01      	subs	r3, #1
 8003234:	9303      	str	r3, [sp, #12]
 8003236:	2308      	movs	r3, #8
 8003238:	fb94 f4f3 	sdiv	r4, r4, r3
 800323c:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8003240:	1c66      	adds	r6, r4, #1
 8003242:	eba2 06c6 	sub.w	r6, r2, r6, lsl #3
 8003246:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800324a:	eb03 0802 	add.w	r8, r3, r2
 800324e:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8003250:	1aa7      	subs	r7, r4, r2
 8003252:	9005      	str	r0, [sp, #20]
 8003254:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003258:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
 800325c:	4545      	cmp	r5, r8
 800325e:	dd7f      	ble.n	8003360 <__kernel_rem_pio2f+0x14c>
 8003260:	f04f 0800 	mov.w	r8, #0
 8003264:	f04f 0a00 	mov.w	sl, #0
 8003268:	f06f 0b03 	mvn.w	fp, #3
 800326c:	9b04      	ldr	r3, [sp, #16]
 800326e:	aa1c      	add	r2, sp, #112	; 0x70
 8003270:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8003274:	ab44      	add	r3, sp, #272	; 0x110
 8003276:	9a02      	ldr	r2, [sp, #8]
 8003278:	4590      	cmp	r8, r2
 800327a:	f340 8097 	ble.w	80033ac <__kernel_rem_pio2f+0x198>
 800327e:	4613      	mov	r3, r2
 8003280:	aa08      	add	r2, sp, #32
 8003282:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003286:	9307      	str	r3, [sp, #28]
 8003288:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 800328a:	9f02      	ldr	r7, [sp, #8]
 800328c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003290:	9306      	str	r3, [sp, #24]
 8003292:	46ba      	mov	sl, r7
 8003294:	f04f 4887 	mov.w	r8, #1132462080	; 0x43800000
 8003298:	ab58      	add	r3, sp, #352	; 0x160
 800329a:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800329e:	f853 4c50 	ldr.w	r4, [r3, #-80]
 80032a2:	ad07      	add	r5, sp, #28
 80032a4:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 80032a8:	f1ba 0f00 	cmp.w	sl, #0
 80032ac:	f300 8081 	bgt.w	80033b2 <__kernel_rem_pio2f+0x19e>
 80032b0:	4631      	mov	r1, r6
 80032b2:	4620      	mov	r0, r4
 80032b4:	f000 fbfe 	bl	8003ab4 <scalbnf>
 80032b8:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 80032bc:	4604      	mov	r4, r0
 80032be:	f7fd fce3 	bl	8000c88 <__aeabi_fmul>
 80032c2:	f000 fbb7 	bl	8003a34 <floorf>
 80032c6:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80032ca:	f7fd fcdd 	bl	8000c88 <__aeabi_fmul>
 80032ce:	4601      	mov	r1, r0
 80032d0:	4620      	mov	r0, r4
 80032d2:	f7fd fbcf 	bl	8000a74 <__aeabi_fsub>
 80032d6:	4604      	mov	r4, r0
 80032d8:	f7fd fe9c 	bl	8001014 <__aeabi_f2iz>
 80032dc:	4681      	mov	r9, r0
 80032de:	f7fd fc7f 	bl	8000be0 <__aeabi_i2f>
 80032e2:	4601      	mov	r1, r0
 80032e4:	4620      	mov	r0, r4
 80032e6:	f7fd fbc5 	bl	8000a74 <__aeabi_fsub>
 80032ea:	2e00      	cmp	r6, #0
 80032ec:	4604      	mov	r4, r0
 80032ee:	dd7e      	ble.n	80033ee <__kernel_rem_pio2f+0x1da>
 80032f0:	1e7b      	subs	r3, r7, #1
 80032f2:	aa08      	add	r2, sp, #32
 80032f4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80032f8:	f1c6 0208 	rsb	r2, r6, #8
 80032fc:	fa45 f002 	asr.w	r0, r5, r2
 8003300:	4481      	add	r9, r0
 8003302:	4090      	lsls	r0, r2
 8003304:	1a2d      	subs	r5, r5, r0
 8003306:	aa08      	add	r2, sp, #32
 8003308:	f1c6 0007 	rsb	r0, r6, #7
 800330c:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 8003310:	4105      	asrs	r5, r0
 8003312:	2d00      	cmp	r5, #0
 8003314:	dd79      	ble.n	800340a <__kernel_rem_pio2f+0x1f6>
 8003316:	2200      	movs	r2, #0
 8003318:	4690      	mov	r8, r2
 800331a:	f109 0901 	add.w	r9, r9, #1
 800331e:	4297      	cmp	r7, r2
 8003320:	f300 80ae 	bgt.w	8003480 <__kernel_rem_pio2f+0x26c>
 8003324:	2e00      	cmp	r6, #0
 8003326:	dd05      	ble.n	8003334 <__kernel_rem_pio2f+0x120>
 8003328:	2e01      	cmp	r6, #1
 800332a:	f000 80c0 	beq.w	80034ae <__kernel_rem_pio2f+0x29a>
 800332e:	2e02      	cmp	r6, #2
 8003330:	f000 80c7 	beq.w	80034c2 <__kernel_rem_pio2f+0x2ae>
 8003334:	2d02      	cmp	r5, #2
 8003336:	d168      	bne.n	800340a <__kernel_rem_pio2f+0x1f6>
 8003338:	4621      	mov	r1, r4
 800333a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800333e:	f7fd fb99 	bl	8000a74 <__aeabi_fsub>
 8003342:	4604      	mov	r4, r0
 8003344:	f1b8 0f00 	cmp.w	r8, #0
 8003348:	d05f      	beq.n	800340a <__kernel_rem_pio2f+0x1f6>
 800334a:	4631      	mov	r1, r6
 800334c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003350:	f000 fbb0 	bl	8003ab4 <scalbnf>
 8003354:	4601      	mov	r1, r0
 8003356:	4620      	mov	r0, r4
 8003358:	f7fd fb8c 	bl	8000a74 <__aeabi_fsub>
 800335c:	4604      	mov	r4, r0
 800335e:	e054      	b.n	800340a <__kernel_rem_pio2f+0x1f6>
 8003360:	42ef      	cmn	r7, r5
 8003362:	d407      	bmi.n	8003374 <__kernel_rem_pio2f+0x160>
 8003364:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003368:	f7fd fc3a 	bl	8000be0 <__aeabi_i2f>
 800336c:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8003370:	3501      	adds	r5, #1
 8003372:	e773      	b.n	800325c <__kernel_rem_pio2f+0x48>
 8003374:	4650      	mov	r0, sl
 8003376:	e7f9      	b.n	800336c <__kernel_rem_pio2f+0x158>
 8003378:	fb0b 5207 	mla	r2, fp, r7, r5
 800337c:	9306      	str	r3, [sp, #24]
 800337e:	9b05      	ldr	r3, [sp, #20]
 8003380:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8003384:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 8003388:	f7fd fc7e 	bl	8000c88 <__aeabi_fmul>
 800338c:	4601      	mov	r1, r0
 800338e:	4648      	mov	r0, r9
 8003390:	f7fd fb72 	bl	8000a78 <__addsf3>
 8003394:	4681      	mov	r9, r0
 8003396:	9b06      	ldr	r3, [sp, #24]
 8003398:	3701      	adds	r7, #1
 800339a:	9a03      	ldr	r2, [sp, #12]
 800339c:	4297      	cmp	r7, r2
 800339e:	ddeb      	ble.n	8003378 <__kernel_rem_pio2f+0x164>
 80033a0:	f843 9028 	str.w	r9, [r3, r8, lsl #2]
 80033a4:	3504      	adds	r5, #4
 80033a6:	f108 0801 	add.w	r8, r8, #1
 80033aa:	e764      	b.n	8003276 <__kernel_rem_pio2f+0x62>
 80033ac:	46d1      	mov	r9, sl
 80033ae:	2700      	movs	r7, #0
 80033b0:	e7f3      	b.n	800339a <__kernel_rem_pio2f+0x186>
 80033b2:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80033b6:	4620      	mov	r0, r4
 80033b8:	f7fd fc66 	bl	8000c88 <__aeabi_fmul>
 80033bc:	f7fd fe2a 	bl	8001014 <__aeabi_f2iz>
 80033c0:	f7fd fc0e 	bl	8000be0 <__aeabi_i2f>
 80033c4:	4641      	mov	r1, r8
 80033c6:	4683      	mov	fp, r0
 80033c8:	f7fd fc5e 	bl	8000c88 <__aeabi_fmul>
 80033cc:	4601      	mov	r1, r0
 80033ce:	4620      	mov	r0, r4
 80033d0:	f7fd fb50 	bl	8000a74 <__aeabi_fsub>
 80033d4:	f7fd fe1e 	bl	8001014 <__aeabi_f2iz>
 80033d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80033dc:	f845 0f04 	str.w	r0, [r5, #4]!
 80033e0:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
 80033e4:	4658      	mov	r0, fp
 80033e6:	f7fd fb47 	bl	8000a78 <__addsf3>
 80033ea:	4604      	mov	r4, r0
 80033ec:	e75c      	b.n	80032a8 <__kernel_rem_pio2f+0x94>
 80033ee:	d105      	bne.n	80033fc <__kernel_rem_pio2f+0x1e8>
 80033f0:	1e7b      	subs	r3, r7, #1
 80033f2:	aa08      	add	r2, sp, #32
 80033f4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80033f8:	122d      	asrs	r5, r5, #8
 80033fa:	e78a      	b.n	8003312 <__kernel_rem_pio2f+0xfe>
 80033fc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003400:	f7fd fdf4 	bl	8000fec <__aeabi_fcmpge>
 8003404:	2800      	cmp	r0, #0
 8003406:	d139      	bne.n	800347c <__kernel_rem_pio2f+0x268>
 8003408:	4605      	mov	r5, r0
 800340a:	2100      	movs	r1, #0
 800340c:	4620      	mov	r0, r4
 800340e:	f7fd fdcf 	bl	8000fb0 <__aeabi_fcmpeq>
 8003412:	2800      	cmp	r0, #0
 8003414:	f000 80a0 	beq.w	8003558 <__kernel_rem_pio2f+0x344>
 8003418:	1e7c      	subs	r4, r7, #1
 800341a:	4623      	mov	r3, r4
 800341c:	2200      	movs	r2, #0
 800341e:	9902      	ldr	r1, [sp, #8]
 8003420:	428b      	cmp	r3, r1
 8003422:	da55      	bge.n	80034d0 <__kernel_rem_pio2f+0x2bc>
 8003424:	2a00      	cmp	r2, #0
 8003426:	d07e      	beq.n	8003526 <__kernel_rem_pio2f+0x312>
 8003428:	ab08      	add	r3, sp, #32
 800342a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800342e:	3e08      	subs	r6, #8
 8003430:	2b00      	cmp	r3, #0
 8003432:	f000 808f 	beq.w	8003554 <__kernel_rem_pio2f+0x340>
 8003436:	4631      	mov	r1, r6
 8003438:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800343c:	f000 fb3a 	bl	8003ab4 <scalbnf>
 8003440:	46a0      	mov	r8, r4
 8003442:	4682      	mov	sl, r0
 8003444:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
 8003448:	af44      	add	r7, sp, #272	; 0x110
 800344a:	f1b8 0f00 	cmp.w	r8, #0
 800344e:	f280 80b5 	bge.w	80035bc <__kernel_rem_pio2f+0x3a8>
 8003452:	f04f 0a00 	mov.w	sl, #0
 8003456:	2300      	movs	r3, #0
 8003458:	00a6      	lsls	r6, r4, #2
 800345a:	4a35      	ldr	r2, [pc, #212]	; (8003530 <__kernel_rem_pio2f+0x31c>)
 800345c:	4437      	add	r7, r6
 800345e:	eba4 010a 	sub.w	r1, r4, sl
 8003462:	2900      	cmp	r1, #0
 8003464:	f280 80db 	bge.w	800361e <__kernel_rem_pio2f+0x40a>
 8003468:	9b62      	ldr	r3, [sp, #392]	; 0x188
 800346a:	2b03      	cmp	r3, #3
 800346c:	f200 80ff 	bhi.w	800366e <__kernel_rem_pio2f+0x45a>
 8003470:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003474:	01200102 	.word	0x01200102
 8003478:	00d90120 	.word	0x00d90120
 800347c:	2502      	movs	r5, #2
 800347e:	e74a      	b.n	8003316 <__kernel_rem_pio2f+0x102>
 8003480:	ab08      	add	r3, sp, #32
 8003482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003486:	f1b8 0f00 	cmp.w	r8, #0
 800348a:	d109      	bne.n	80034a0 <__kernel_rem_pio2f+0x28c>
 800348c:	b12b      	cbz	r3, 800349a <__kernel_rem_pio2f+0x286>
 800348e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8003492:	a908      	add	r1, sp, #32
 8003494:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003498:	2301      	movs	r3, #1
 800349a:	3201      	adds	r2, #1
 800349c:	4698      	mov	r8, r3
 800349e:	e73e      	b.n	800331e <__kernel_rem_pio2f+0x10a>
 80034a0:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80034a4:	a908      	add	r1, sp, #32
 80034a6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80034aa:	4643      	mov	r3, r8
 80034ac:	e7f5      	b.n	800349a <__kernel_rem_pio2f+0x286>
 80034ae:	1e7a      	subs	r2, r7, #1
 80034b0:	ab08      	add	r3, sp, #32
 80034b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034ba:	a908      	add	r1, sp, #32
 80034bc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80034c0:	e738      	b.n	8003334 <__kernel_rem_pio2f+0x120>
 80034c2:	1e7a      	subs	r2, r7, #1
 80034c4:	ab08      	add	r3, sp, #32
 80034c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034ce:	e7f4      	b.n	80034ba <__kernel_rem_pio2f+0x2a6>
 80034d0:	a908      	add	r1, sp, #32
 80034d2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	430a      	orrs	r2, r1
 80034da:	e7a0      	b.n	800341e <__kernel_rem_pio2f+0x20a>
 80034dc:	3301      	adds	r3, #1
 80034de:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80034e2:	2900      	cmp	r1, #0
 80034e4:	d0fa      	beq.n	80034dc <__kernel_rem_pio2f+0x2c8>
 80034e6:	f06f 0803 	mvn.w	r8, #3
 80034ea:	9a04      	ldr	r2, [sp, #16]
 80034ec:	1c7d      	adds	r5, r7, #1
 80034ee:	18bc      	adds	r4, r7, r2
 80034f0:	aa1c      	add	r2, sp, #112	; 0x70
 80034f2:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80034f6:	441f      	add	r7, r3
 80034f8:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 80034fc:	42af      	cmp	r7, r5
 80034fe:	f6ff aec8 	blt.w	8003292 <__kernel_rem_pio2f+0x7e>
 8003502:	9b06      	ldr	r3, [sp, #24]
 8003504:	f04f 0a00 	mov.w	sl, #0
 8003508:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800350c:	f7fd fb68 	bl	8000be0 <__aeabi_i2f>
 8003510:	f04f 0b00 	mov.w	fp, #0
 8003514:	6020      	str	r0, [r4, #0]
 8003516:	9b03      	ldr	r3, [sp, #12]
 8003518:	459a      	cmp	sl, r3
 800351a:	dd0b      	ble.n	8003534 <__kernel_rem_pio2f+0x320>
 800351c:	f849 b025 	str.w	fp, [r9, r5, lsl #2]
 8003520:	3404      	adds	r4, #4
 8003522:	3501      	adds	r5, #1
 8003524:	e7ea      	b.n	80034fc <__kernel_rem_pio2f+0x2e8>
 8003526:	9a07      	ldr	r2, [sp, #28]
 8003528:	2301      	movs	r3, #1
 800352a:	e7d8      	b.n	80034de <__kernel_rem_pio2f+0x2ca>
 800352c:	08004124 	.word	0x08004124
 8003530:	080040f8 	.word	0x080040f8
 8003534:	fb08 f30a 	mul.w	r3, r8, sl
 8003538:	9a05      	ldr	r2, [sp, #20]
 800353a:	58e0      	ldr	r0, [r4, r3]
 800353c:	f852 102a 	ldr.w	r1, [r2, sl, lsl #2]
 8003540:	f7fd fba2 	bl	8000c88 <__aeabi_fmul>
 8003544:	4601      	mov	r1, r0
 8003546:	4658      	mov	r0, fp
 8003548:	f7fd fa96 	bl	8000a78 <__addsf3>
 800354c:	f10a 0a01 	add.w	sl, sl, #1
 8003550:	4683      	mov	fp, r0
 8003552:	e7e0      	b.n	8003516 <__kernel_rem_pio2f+0x302>
 8003554:	3c01      	subs	r4, #1
 8003556:	e767      	b.n	8003428 <__kernel_rem_pio2f+0x214>
 8003558:	4271      	negs	r1, r6
 800355a:	4620      	mov	r0, r4
 800355c:	f000 faaa 	bl	8003ab4 <scalbnf>
 8003560:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8003564:	4604      	mov	r4, r0
 8003566:	f7fd fd41 	bl	8000fec <__aeabi_fcmpge>
 800356a:	b1f8      	cbz	r0, 80035ac <__kernel_rem_pio2f+0x398>
 800356c:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8003570:	4620      	mov	r0, r4
 8003572:	f7fd fb89 	bl	8000c88 <__aeabi_fmul>
 8003576:	f7fd fd4d 	bl	8001014 <__aeabi_f2iz>
 800357a:	f7fd fb31 	bl	8000be0 <__aeabi_i2f>
 800357e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8003582:	4680      	mov	r8, r0
 8003584:	f7fd fb80 	bl	8000c88 <__aeabi_fmul>
 8003588:	4601      	mov	r1, r0
 800358a:	4620      	mov	r0, r4
 800358c:	f7fd fa72 	bl	8000a74 <__aeabi_fsub>
 8003590:	f7fd fd40 	bl	8001014 <__aeabi_f2iz>
 8003594:	ab08      	add	r3, sp, #32
 8003596:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800359a:	4640      	mov	r0, r8
 800359c:	f7fd fd3a 	bl	8001014 <__aeabi_f2iz>
 80035a0:	1c7c      	adds	r4, r7, #1
 80035a2:	ab08      	add	r3, sp, #32
 80035a4:	3608      	adds	r6, #8
 80035a6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80035aa:	e744      	b.n	8003436 <__kernel_rem_pio2f+0x222>
 80035ac:	4620      	mov	r0, r4
 80035ae:	f7fd fd31 	bl	8001014 <__aeabi_f2iz>
 80035b2:	ab08      	add	r3, sp, #32
 80035b4:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80035b8:	463c      	mov	r4, r7
 80035ba:	e73c      	b.n	8003436 <__kernel_rem_pio2f+0x222>
 80035bc:	ab08      	add	r3, sp, #32
 80035be:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80035c2:	f7fd fb0d 	bl	8000be0 <__aeabi_i2f>
 80035c6:	4651      	mov	r1, sl
 80035c8:	f7fd fb5e 	bl	8000c88 <__aeabi_fmul>
 80035cc:	4631      	mov	r1, r6
 80035ce:	f847 0028 	str.w	r0, [r7, r8, lsl #2]
 80035d2:	4650      	mov	r0, sl
 80035d4:	f7fd fb58 	bl	8000c88 <__aeabi_fmul>
 80035d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80035dc:	4682      	mov	sl, r0
 80035de:	e734      	b.n	800344a <__kernel_rem_pio2f+0x236>
 80035e0:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 80035e4:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 80035e8:	9304      	str	r3, [sp, #16]
 80035ea:	9203      	str	r2, [sp, #12]
 80035ec:	f7fd fb4c 	bl	8000c88 <__aeabi_fmul>
 80035f0:	4601      	mov	r1, r0
 80035f2:	4658      	mov	r0, fp
 80035f4:	f7fd fa40 	bl	8000a78 <__addsf3>
 80035f8:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 80035fc:	4683      	mov	fp, r0
 80035fe:	f108 0801 	add.w	r8, r8, #1
 8003602:	9902      	ldr	r1, [sp, #8]
 8003604:	4588      	cmp	r8, r1
 8003606:	dc01      	bgt.n	800360c <__kernel_rem_pio2f+0x3f8>
 8003608:	45c2      	cmp	sl, r8
 800360a:	dae9      	bge.n	80035e0 <__kernel_rem_pio2f+0x3cc>
 800360c:	a958      	add	r1, sp, #352	; 0x160
 800360e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003612:	f841 bca0 	str.w	fp, [r1, #-160]
 8003616:	f10a 0a01 	add.w	sl, sl, #1
 800361a:	3f04      	subs	r7, #4
 800361c:	e71f      	b.n	800345e <__kernel_rem_pio2f+0x24a>
 800361e:	469b      	mov	fp, r3
 8003620:	f04f 0800 	mov.w	r8, #0
 8003624:	e7ed      	b.n	8003602 <__kernel_rem_pio2f+0x3ee>
 8003626:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
 800362a:	4456      	add	r6, sl
 800362c:	4637      	mov	r7, r6
 800362e:	46a0      	mov	r8, r4
 8003630:	f1b8 0f00 	cmp.w	r8, #0
 8003634:	dc4a      	bgt.n	80036cc <__kernel_rem_pio2f+0x4b8>
 8003636:	4627      	mov	r7, r4
 8003638:	2f01      	cmp	r7, #1
 800363a:	dc60      	bgt.n	80036fe <__kernel_rem_pio2f+0x4ea>
 800363c:	2000      	movs	r0, #0
 800363e:	2c01      	cmp	r4, #1
 8003640:	dc74      	bgt.n	800372c <__kernel_rem_pio2f+0x518>
 8003642:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 8003644:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8003646:	2d00      	cmp	r5, #0
 8003648:	d176      	bne.n	8003738 <__kernel_rem_pio2f+0x524>
 800364a:	9901      	ldr	r1, [sp, #4]
 800364c:	600a      	str	r2, [r1, #0]
 800364e:	460a      	mov	r2, r1
 8003650:	604b      	str	r3, [r1, #4]
 8003652:	6090      	str	r0, [r2, #8]
 8003654:	e00b      	b.n	800366e <__kernel_rem_pio2f+0x45a>
 8003656:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 800365a:	f7fd fa0d 	bl	8000a78 <__addsf3>
 800365e:	3c01      	subs	r4, #1
 8003660:	2c00      	cmp	r4, #0
 8003662:	daf8      	bge.n	8003656 <__kernel_rem_pio2f+0x442>
 8003664:	b10d      	cbz	r5, 800366a <__kernel_rem_pio2f+0x456>
 8003666:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800366a:	9b01      	ldr	r3, [sp, #4]
 800366c:	6018      	str	r0, [r3, #0]
 800366e:	f009 0007 	and.w	r0, r9, #7
 8003672:	b059      	add	sp, #356	; 0x164
 8003674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003678:	2000      	movs	r0, #0
 800367a:	ae30      	add	r6, sp, #192	; 0xc0
 800367c:	e7f0      	b.n	8003660 <__kernel_rem_pio2f+0x44c>
 800367e:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8003682:	f7fd f9f9 	bl	8000a78 <__addsf3>
 8003686:	3e01      	subs	r6, #1
 8003688:	2e00      	cmp	r6, #0
 800368a:	daf8      	bge.n	800367e <__kernel_rem_pio2f+0x46a>
 800368c:	b1b5      	cbz	r5, 80036bc <__kernel_rem_pio2f+0x4a8>
 800368e:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8003692:	9a01      	ldr	r2, [sp, #4]
 8003694:	af58      	add	r7, sp, #352	; 0x160
 8003696:	4601      	mov	r1, r0
 8003698:	6013      	str	r3, [r2, #0]
 800369a:	f857 0da0 	ldr.w	r0, [r7, #-160]!
 800369e:	f7fd f9e9 	bl	8000a74 <__aeabi_fsub>
 80036a2:	2601      	movs	r6, #1
 80036a4:	42b4      	cmp	r4, r6
 80036a6:	da0b      	bge.n	80036c0 <__kernel_rem_pio2f+0x4ac>
 80036a8:	b10d      	cbz	r5, 80036ae <__kernel_rem_pio2f+0x49a>
 80036aa:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80036ae:	9b01      	ldr	r3, [sp, #4]
 80036b0:	6058      	str	r0, [r3, #4]
 80036b2:	e7dc      	b.n	800366e <__kernel_rem_pio2f+0x45a>
 80036b4:	4626      	mov	r6, r4
 80036b6:	2000      	movs	r0, #0
 80036b8:	af30      	add	r7, sp, #192	; 0xc0
 80036ba:	e7e5      	b.n	8003688 <__kernel_rem_pio2f+0x474>
 80036bc:	4603      	mov	r3, r0
 80036be:	e7e8      	b.n	8003692 <__kernel_rem_pio2f+0x47e>
 80036c0:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 80036c4:	f7fd f9d8 	bl	8000a78 <__addsf3>
 80036c8:	3601      	adds	r6, #1
 80036ca:	e7eb      	b.n	80036a4 <__kernel_rem_pio2f+0x490>
 80036cc:	f857 2d04 	ldr.w	r2, [r7, #-4]!
 80036d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4610      	mov	r0, r2
 80036d8:	4619      	mov	r1, r3
 80036da:	9303      	str	r3, [sp, #12]
 80036dc:	9202      	str	r2, [sp, #8]
 80036de:	f7fd f9cb 	bl	8000a78 <__addsf3>
 80036e2:	9a02      	ldr	r2, [sp, #8]
 80036e4:	4601      	mov	r1, r0
 80036e6:	4683      	mov	fp, r0
 80036e8:	4610      	mov	r0, r2
 80036ea:	f7fd f9c3 	bl	8000a74 <__aeabi_fsub>
 80036ee:	9b03      	ldr	r3, [sp, #12]
 80036f0:	4619      	mov	r1, r3
 80036f2:	f7fd f9c1 	bl	8000a78 <__addsf3>
 80036f6:	f8c7 b000 	str.w	fp, [r7]
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	e798      	b.n	8003630 <__kernel_rem_pio2f+0x41c>
 80036fe:	f856 3d04 	ldr.w	r3, [r6, #-4]!
 8003702:	3f01      	subs	r7, #1
 8003704:	f8d6 b004 	ldr.w	fp, [r6, #4]
 8003708:	4618      	mov	r0, r3
 800370a:	4659      	mov	r1, fp
 800370c:	9302      	str	r3, [sp, #8]
 800370e:	f7fd f9b3 	bl	8000a78 <__addsf3>
 8003712:	9b02      	ldr	r3, [sp, #8]
 8003714:	4601      	mov	r1, r0
 8003716:	4680      	mov	r8, r0
 8003718:	4618      	mov	r0, r3
 800371a:	f7fd f9ab 	bl	8000a74 <__aeabi_fsub>
 800371e:	4659      	mov	r1, fp
 8003720:	f7fd f9aa 	bl	8000a78 <__addsf3>
 8003724:	f8c6 8000 	str.w	r8, [r6]
 8003728:	6070      	str	r0, [r6, #4]
 800372a:	e785      	b.n	8003638 <__kernel_rem_pio2f+0x424>
 800372c:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8003730:	f7fd f9a2 	bl	8000a78 <__addsf3>
 8003734:	3c01      	subs	r4, #1
 8003736:	e782      	b.n	800363e <__kernel_rem_pio2f+0x42a>
 8003738:	9901      	ldr	r1, [sp, #4]
 800373a:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800373e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003742:	600a      	str	r2, [r1, #0]
 8003744:	604b      	str	r3, [r1, #4]
 8003746:	460a      	mov	r2, r1
 8003748:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800374c:	e781      	b.n	8003652 <__kernel_rem_pio2f+0x43e>
 800374e:	bf00      	nop

08003750 <__kernel_sinf>:
 8003750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003754:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8003758:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800375c:	4604      	mov	r4, r0
 800375e:	460f      	mov	r7, r1
 8003760:	4691      	mov	r9, r2
 8003762:	da03      	bge.n	800376c <__kernel_sinf+0x1c>
 8003764:	f7fd fc56 	bl	8001014 <__aeabi_f2iz>
 8003768:	2800      	cmp	r0, #0
 800376a:	d035      	beq.n	80037d8 <__kernel_sinf+0x88>
 800376c:	4621      	mov	r1, r4
 800376e:	4620      	mov	r0, r4
 8003770:	f7fd fa8a 	bl	8000c88 <__aeabi_fmul>
 8003774:	4605      	mov	r5, r0
 8003776:	4601      	mov	r1, r0
 8003778:	4620      	mov	r0, r4
 800377a:	f7fd fa85 	bl	8000c88 <__aeabi_fmul>
 800377e:	4929      	ldr	r1, [pc, #164]	; (8003824 <__kernel_sinf+0xd4>)
 8003780:	4606      	mov	r6, r0
 8003782:	4628      	mov	r0, r5
 8003784:	f7fd fa80 	bl	8000c88 <__aeabi_fmul>
 8003788:	4927      	ldr	r1, [pc, #156]	; (8003828 <__kernel_sinf+0xd8>)
 800378a:	f7fd f973 	bl	8000a74 <__aeabi_fsub>
 800378e:	4629      	mov	r1, r5
 8003790:	f7fd fa7a 	bl	8000c88 <__aeabi_fmul>
 8003794:	4925      	ldr	r1, [pc, #148]	; (800382c <__kernel_sinf+0xdc>)
 8003796:	f7fd f96f 	bl	8000a78 <__addsf3>
 800379a:	4629      	mov	r1, r5
 800379c:	f7fd fa74 	bl	8000c88 <__aeabi_fmul>
 80037a0:	4923      	ldr	r1, [pc, #140]	; (8003830 <__kernel_sinf+0xe0>)
 80037a2:	f7fd f967 	bl	8000a74 <__aeabi_fsub>
 80037a6:	4629      	mov	r1, r5
 80037a8:	f7fd fa6e 	bl	8000c88 <__aeabi_fmul>
 80037ac:	4921      	ldr	r1, [pc, #132]	; (8003834 <__kernel_sinf+0xe4>)
 80037ae:	f7fd f963 	bl	8000a78 <__addsf3>
 80037b2:	4680      	mov	r8, r0
 80037b4:	f1b9 0f00 	cmp.w	r9, #0
 80037b8:	d111      	bne.n	80037de <__kernel_sinf+0x8e>
 80037ba:	4601      	mov	r1, r0
 80037bc:	4628      	mov	r0, r5
 80037be:	f7fd fa63 	bl	8000c88 <__aeabi_fmul>
 80037c2:	491d      	ldr	r1, [pc, #116]	; (8003838 <__kernel_sinf+0xe8>)
 80037c4:	f7fd f956 	bl	8000a74 <__aeabi_fsub>
 80037c8:	4631      	mov	r1, r6
 80037ca:	f7fd fa5d 	bl	8000c88 <__aeabi_fmul>
 80037ce:	4601      	mov	r1, r0
 80037d0:	4620      	mov	r0, r4
 80037d2:	f7fd f951 	bl	8000a78 <__addsf3>
 80037d6:	4604      	mov	r4, r0
 80037d8:	4620      	mov	r0, r4
 80037da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037de:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80037e2:	4638      	mov	r0, r7
 80037e4:	f7fd fa50 	bl	8000c88 <__aeabi_fmul>
 80037e8:	4641      	mov	r1, r8
 80037ea:	4681      	mov	r9, r0
 80037ec:	4630      	mov	r0, r6
 80037ee:	f7fd fa4b 	bl	8000c88 <__aeabi_fmul>
 80037f2:	4601      	mov	r1, r0
 80037f4:	4648      	mov	r0, r9
 80037f6:	f7fd f93d 	bl	8000a74 <__aeabi_fsub>
 80037fa:	4629      	mov	r1, r5
 80037fc:	f7fd fa44 	bl	8000c88 <__aeabi_fmul>
 8003800:	4639      	mov	r1, r7
 8003802:	f7fd f937 	bl	8000a74 <__aeabi_fsub>
 8003806:	490c      	ldr	r1, [pc, #48]	; (8003838 <__kernel_sinf+0xe8>)
 8003808:	4605      	mov	r5, r0
 800380a:	4630      	mov	r0, r6
 800380c:	f7fd fa3c 	bl	8000c88 <__aeabi_fmul>
 8003810:	4601      	mov	r1, r0
 8003812:	4628      	mov	r0, r5
 8003814:	f7fd f930 	bl	8000a78 <__addsf3>
 8003818:	4601      	mov	r1, r0
 800381a:	4620      	mov	r0, r4
 800381c:	f7fd f92a 	bl	8000a74 <__aeabi_fsub>
 8003820:	e7d9      	b.n	80037d6 <__kernel_sinf+0x86>
 8003822:	bf00      	nop
 8003824:	2f2ec9d3 	.word	0x2f2ec9d3
 8003828:	32d72f34 	.word	0x32d72f34
 800382c:	3638ef1b 	.word	0x3638ef1b
 8003830:	39500d01 	.word	0x39500d01
 8003834:	3c088889 	.word	0x3c088889
 8003838:	3e2aaaab 	.word	0x3e2aaaab

0800383c <fabs>:
 800383c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003840:	4619      	mov	r1, r3
 8003842:	4770      	bx	lr
 8003844:	0000      	movs	r0, r0
	...

08003848 <floor>:
 8003848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800384c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8003850:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8003854:	2e13      	cmp	r6, #19
 8003856:	4607      	mov	r7, r0
 8003858:	460b      	mov	r3, r1
 800385a:	460c      	mov	r4, r1
 800385c:	4605      	mov	r5, r0
 800385e:	dc35      	bgt.n	80038cc <floor+0x84>
 8003860:	2e00      	cmp	r6, #0
 8003862:	da16      	bge.n	8003892 <floor+0x4a>
 8003864:	a336      	add	r3, pc, #216	; (adr r3, 8003940 <floor+0xf8>)
 8003866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386a:	f7fc fc87 	bl	800017c <__adddf3>
 800386e:	2200      	movs	r2, #0
 8003870:	2300      	movs	r3, #0
 8003872:	f7fd f8c9 	bl	8000a08 <__aeabi_dcmpgt>
 8003876:	b148      	cbz	r0, 800388c <floor+0x44>
 8003878:	2c00      	cmp	r4, #0
 800387a:	da5b      	bge.n	8003934 <floor+0xec>
 800387c:	2500      	movs	r5, #0
 800387e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8003882:	4a31      	ldr	r2, [pc, #196]	; (8003948 <floor+0x100>)
 8003884:	433b      	orrs	r3, r7
 8003886:	42ab      	cmp	r3, r5
 8003888:	bf18      	it	ne
 800388a:	4614      	movne	r4, r2
 800388c:	4623      	mov	r3, r4
 800388e:	462f      	mov	r7, r5
 8003890:	e026      	b.n	80038e0 <floor+0x98>
 8003892:	4a2e      	ldr	r2, [pc, #184]	; (800394c <floor+0x104>)
 8003894:	fa42 f806 	asr.w	r8, r2, r6
 8003898:	ea01 0208 	and.w	r2, r1, r8
 800389c:	4302      	orrs	r2, r0
 800389e:	d01f      	beq.n	80038e0 <floor+0x98>
 80038a0:	a327      	add	r3, pc, #156	; (adr r3, 8003940 <floor+0xf8>)
 80038a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a6:	f7fc fc69 	bl	800017c <__adddf3>
 80038aa:	2200      	movs	r2, #0
 80038ac:	2300      	movs	r3, #0
 80038ae:	f7fd f8ab 	bl	8000a08 <__aeabi_dcmpgt>
 80038b2:	2800      	cmp	r0, #0
 80038b4:	d0ea      	beq.n	800388c <floor+0x44>
 80038b6:	2c00      	cmp	r4, #0
 80038b8:	bfbe      	ittt	lt
 80038ba:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80038be:	fa43 f606 	asrlt.w	r6, r3, r6
 80038c2:	19a4      	addlt	r4, r4, r6
 80038c4:	ea24 0408 	bic.w	r4, r4, r8
 80038c8:	2500      	movs	r5, #0
 80038ca:	e7df      	b.n	800388c <floor+0x44>
 80038cc:	2e33      	cmp	r6, #51	; 0x33
 80038ce:	dd0b      	ble.n	80038e8 <floor+0xa0>
 80038d0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80038d4:	d104      	bne.n	80038e0 <floor+0x98>
 80038d6:	4602      	mov	r2, r0
 80038d8:	f7fc fc50 	bl	800017c <__adddf3>
 80038dc:	4607      	mov	r7, r0
 80038de:	460b      	mov	r3, r1
 80038e0:	4638      	mov	r0, r7
 80038e2:	4619      	mov	r1, r3
 80038e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038e8:	f04f 32ff 	mov.w	r2, #4294967295
 80038ec:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80038f0:	fa22 f808 	lsr.w	r8, r2, r8
 80038f4:	ea18 0f00 	tst.w	r8, r0
 80038f8:	d0f2      	beq.n	80038e0 <floor+0x98>
 80038fa:	a311      	add	r3, pc, #68	; (adr r3, 8003940 <floor+0xf8>)
 80038fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003900:	f7fc fc3c 	bl	800017c <__adddf3>
 8003904:	2200      	movs	r2, #0
 8003906:	2300      	movs	r3, #0
 8003908:	f7fd f87e 	bl	8000a08 <__aeabi_dcmpgt>
 800390c:	2800      	cmp	r0, #0
 800390e:	d0bd      	beq.n	800388c <floor+0x44>
 8003910:	2c00      	cmp	r4, #0
 8003912:	da02      	bge.n	800391a <floor+0xd2>
 8003914:	2e14      	cmp	r6, #20
 8003916:	d103      	bne.n	8003920 <floor+0xd8>
 8003918:	3401      	adds	r4, #1
 800391a:	ea25 0508 	bic.w	r5, r5, r8
 800391e:	e7b5      	b.n	800388c <floor+0x44>
 8003920:	2301      	movs	r3, #1
 8003922:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8003926:	fa03 f606 	lsl.w	r6, r3, r6
 800392a:	4435      	add	r5, r6
 800392c:	42bd      	cmp	r5, r7
 800392e:	bf38      	it	cc
 8003930:	18e4      	addcc	r4, r4, r3
 8003932:	e7f2      	b.n	800391a <floor+0xd2>
 8003934:	2500      	movs	r5, #0
 8003936:	462c      	mov	r4, r5
 8003938:	e7a8      	b.n	800388c <floor+0x44>
 800393a:	bf00      	nop
 800393c:	f3af 8000 	nop.w
 8003940:	8800759c 	.word	0x8800759c
 8003944:	7e37e43c 	.word	0x7e37e43c
 8003948:	bff00000 	.word	0xbff00000
 800394c:	000fffff 	.word	0x000fffff

08003950 <scalbn>:
 8003950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003952:	4616      	mov	r6, r2
 8003954:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003958:	4604      	mov	r4, r0
 800395a:	460d      	mov	r5, r1
 800395c:	460b      	mov	r3, r1
 800395e:	b982      	cbnz	r2, 8003982 <scalbn+0x32>
 8003960:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003964:	4303      	orrs	r3, r0
 8003966:	d034      	beq.n	80039d2 <scalbn+0x82>
 8003968:	4b2d      	ldr	r3, [pc, #180]	; (8003a20 <scalbn+0xd0>)
 800396a:	2200      	movs	r2, #0
 800396c:	f7fc fdbc 	bl	80004e8 <__aeabi_dmul>
 8003970:	4b2c      	ldr	r3, [pc, #176]	; (8003a24 <scalbn+0xd4>)
 8003972:	4604      	mov	r4, r0
 8003974:	429e      	cmp	r6, r3
 8003976:	460d      	mov	r5, r1
 8003978:	da0d      	bge.n	8003996 <scalbn+0x46>
 800397a:	a325      	add	r3, pc, #148	; (adr r3, 8003a10 <scalbn+0xc0>)
 800397c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003980:	e01c      	b.n	80039bc <scalbn+0x6c>
 8003982:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8003986:	42ba      	cmp	r2, r7
 8003988:	d109      	bne.n	800399e <scalbn+0x4e>
 800398a:	4602      	mov	r2, r0
 800398c:	f7fc fbf6 	bl	800017c <__adddf3>
 8003990:	4604      	mov	r4, r0
 8003992:	460d      	mov	r5, r1
 8003994:	e01d      	b.n	80039d2 <scalbn+0x82>
 8003996:	460b      	mov	r3, r1
 8003998:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800399c:	3a36      	subs	r2, #54	; 0x36
 800399e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80039a2:	4432      	add	r2, r6
 80039a4:	428a      	cmp	r2, r1
 80039a6:	dd0c      	ble.n	80039c2 <scalbn+0x72>
 80039a8:	4622      	mov	r2, r4
 80039aa:	462b      	mov	r3, r5
 80039ac:	a11a      	add	r1, pc, #104	; (adr r1, 8003a18 <scalbn+0xc8>)
 80039ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80039b2:	f000 f8cb 	bl	8003b4c <copysign>
 80039b6:	a318      	add	r3, pc, #96	; (adr r3, 8003a18 <scalbn+0xc8>)
 80039b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039bc:	f7fc fd94 	bl	80004e8 <__aeabi_dmul>
 80039c0:	e7e6      	b.n	8003990 <scalbn+0x40>
 80039c2:	2a00      	cmp	r2, #0
 80039c4:	dd08      	ble.n	80039d8 <scalbn+0x88>
 80039c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80039ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80039ce:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80039d2:	4620      	mov	r0, r4
 80039d4:	4629      	mov	r1, r5
 80039d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039d8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80039dc:	da0b      	bge.n	80039f6 <scalbn+0xa6>
 80039de:	f24c 3350 	movw	r3, #50000	; 0xc350
 80039e2:	429e      	cmp	r6, r3
 80039e4:	4622      	mov	r2, r4
 80039e6:	462b      	mov	r3, r5
 80039e8:	dce0      	bgt.n	80039ac <scalbn+0x5c>
 80039ea:	a109      	add	r1, pc, #36	; (adr r1, 8003a10 <scalbn+0xc0>)
 80039ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80039f0:	f000 f8ac 	bl	8003b4c <copysign>
 80039f4:	e7c1      	b.n	800397a <scalbn+0x2a>
 80039f6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80039fa:	3236      	adds	r2, #54	; 0x36
 80039fc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003a00:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003a04:	4620      	mov	r0, r4
 8003a06:	4629      	mov	r1, r5
 8003a08:	2200      	movs	r2, #0
 8003a0a:	4b07      	ldr	r3, [pc, #28]	; (8003a28 <scalbn+0xd8>)
 8003a0c:	e7d6      	b.n	80039bc <scalbn+0x6c>
 8003a0e:	bf00      	nop
 8003a10:	c2f8f359 	.word	0xc2f8f359
 8003a14:	01a56e1f 	.word	0x01a56e1f
 8003a18:	8800759c 	.word	0x8800759c
 8003a1c:	7e37e43c 	.word	0x7e37e43c
 8003a20:	43500000 	.word	0x43500000
 8003a24:	ffff3cb0 	.word	0xffff3cb0
 8003a28:	3c900000 	.word	0x3c900000

08003a2c <fabsf>:
 8003a2c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003a30:	4770      	bx	lr
	...

08003a34 <floorf>:
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8003a3a:	0df5      	lsrs	r5, r6, #23
 8003a3c:	3d7f      	subs	r5, #127	; 0x7f
 8003a3e:	2d16      	cmp	r5, #22
 8003a40:	4601      	mov	r1, r0
 8003a42:	4604      	mov	r4, r0
 8003a44:	dc26      	bgt.n	8003a94 <floorf+0x60>
 8003a46:	2d00      	cmp	r5, #0
 8003a48:	da0e      	bge.n	8003a68 <floorf+0x34>
 8003a4a:	4917      	ldr	r1, [pc, #92]	; (8003aa8 <floorf+0x74>)
 8003a4c:	f7fd f814 	bl	8000a78 <__addsf3>
 8003a50:	2100      	movs	r1, #0
 8003a52:	f7fd fad5 	bl	8001000 <__aeabi_fcmpgt>
 8003a56:	b128      	cbz	r0, 8003a64 <floorf+0x30>
 8003a58:	2c00      	cmp	r4, #0
 8003a5a:	da23      	bge.n	8003aa4 <floorf+0x70>
 8003a5c:	4b13      	ldr	r3, [pc, #76]	; (8003aac <floorf+0x78>)
 8003a5e:	2e00      	cmp	r6, #0
 8003a60:	bf18      	it	ne
 8003a62:	461c      	movne	r4, r3
 8003a64:	4621      	mov	r1, r4
 8003a66:	e01b      	b.n	8003aa0 <floorf+0x6c>
 8003a68:	4e11      	ldr	r6, [pc, #68]	; (8003ab0 <floorf+0x7c>)
 8003a6a:	412e      	asrs	r6, r5
 8003a6c:	4230      	tst	r0, r6
 8003a6e:	d017      	beq.n	8003aa0 <floorf+0x6c>
 8003a70:	490d      	ldr	r1, [pc, #52]	; (8003aa8 <floorf+0x74>)
 8003a72:	f7fd f801 	bl	8000a78 <__addsf3>
 8003a76:	2100      	movs	r1, #0
 8003a78:	f7fd fac2 	bl	8001000 <__aeabi_fcmpgt>
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	d0f1      	beq.n	8003a64 <floorf+0x30>
 8003a80:	2c00      	cmp	r4, #0
 8003a82:	bfbe      	ittt	lt
 8003a84:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8003a88:	fa43 f505 	asrlt.w	r5, r3, r5
 8003a8c:	1964      	addlt	r4, r4, r5
 8003a8e:	ea24 0406 	bic.w	r4, r4, r6
 8003a92:	e7e7      	b.n	8003a64 <floorf+0x30>
 8003a94:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8003a98:	d302      	bcc.n	8003aa0 <floorf+0x6c>
 8003a9a:	f7fc ffed 	bl	8000a78 <__addsf3>
 8003a9e:	4601      	mov	r1, r0
 8003aa0:	4608      	mov	r0, r1
 8003aa2:	bd70      	pop	{r4, r5, r6, pc}
 8003aa4:	2400      	movs	r4, #0
 8003aa6:	e7dd      	b.n	8003a64 <floorf+0x30>
 8003aa8:	7149f2ca 	.word	0x7149f2ca
 8003aac:	bf800000 	.word	0xbf800000
 8003ab0:	007fffff 	.word	0x007fffff

08003ab4 <scalbnf>:
 8003ab4:	f030 4300 	bics.w	r3, r0, #2147483648	; 0x80000000
 8003ab8:	b510      	push	{r4, lr}
 8003aba:	4602      	mov	r2, r0
 8003abc:	460c      	mov	r4, r1
 8003abe:	4601      	mov	r1, r0
 8003ac0:	d027      	beq.n	8003b12 <scalbnf+0x5e>
 8003ac2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003ac6:	d303      	bcc.n	8003ad0 <scalbnf+0x1c>
 8003ac8:	f7fc ffd6 	bl	8000a78 <__addsf3>
 8003acc:	4602      	mov	r2, r0
 8003ace:	e020      	b.n	8003b12 <scalbnf+0x5e>
 8003ad0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ad4:	d215      	bcs.n	8003b02 <scalbnf+0x4e>
 8003ad6:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8003ada:	f7fd f8d5 	bl	8000c88 <__aeabi_fmul>
 8003ade:	4b18      	ldr	r3, [pc, #96]	; (8003b40 <scalbnf+0x8c>)
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	429c      	cmp	r4, r3
 8003ae4:	db22      	blt.n	8003b2c <scalbnf+0x78>
 8003ae6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003aea:	3b19      	subs	r3, #25
 8003aec:	4423      	add	r3, r4
 8003aee:	2bfe      	cmp	r3, #254	; 0xfe
 8003af0:	dd09      	ble.n	8003b06 <scalbnf+0x52>
 8003af2:	4611      	mov	r1, r2
 8003af4:	4813      	ldr	r0, [pc, #76]	; (8003b44 <scalbnf+0x90>)
 8003af6:	f000 f832 	bl	8003b5e <copysignf>
 8003afa:	4912      	ldr	r1, [pc, #72]	; (8003b44 <scalbnf+0x90>)
 8003afc:	f7fd f8c4 	bl	8000c88 <__aeabi_fmul>
 8003b00:	e7e4      	b.n	8003acc <scalbnf+0x18>
 8003b02:	0ddb      	lsrs	r3, r3, #23
 8003b04:	e7f2      	b.n	8003aec <scalbnf+0x38>
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	dd05      	ble.n	8003b16 <scalbnf+0x62>
 8003b0a:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8003b0e:	ea40 52c3 	orr.w	r2, r0, r3, lsl #23
 8003b12:	4610      	mov	r0, r2
 8003b14:	bd10      	pop	{r4, pc}
 8003b16:	f113 0f16 	cmn.w	r3, #22
 8003b1a:	da09      	bge.n	8003b30 <scalbnf+0x7c>
 8003b1c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003b20:	429c      	cmp	r4, r3
 8003b22:	4611      	mov	r1, r2
 8003b24:	dce6      	bgt.n	8003af4 <scalbnf+0x40>
 8003b26:	4808      	ldr	r0, [pc, #32]	; (8003b48 <scalbnf+0x94>)
 8003b28:	f000 f819 	bl	8003b5e <copysignf>
 8003b2c:	4906      	ldr	r1, [pc, #24]	; (8003b48 <scalbnf+0x94>)
 8003b2e:	e7e5      	b.n	8003afc <scalbnf+0x48>
 8003b30:	3319      	adds	r3, #25
 8003b32:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8003b36:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8003b3a:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8003b3e:	e7dd      	b.n	8003afc <scalbnf+0x48>
 8003b40:	ffff3cb0 	.word	0xffff3cb0
 8003b44:	7149f2ca 	.word	0x7149f2ca
 8003b48:	0da24260 	.word	0x0da24260

08003b4c <copysign>:
 8003b4c:	b530      	push	{r4, r5, lr}
 8003b4e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8003b52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b56:	ea42 0503 	orr.w	r5, r2, r3
 8003b5a:	4629      	mov	r1, r5
 8003b5c:	bd30      	pop	{r4, r5, pc}

08003b5e <copysignf>:
 8003b5e:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003b62:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003b66:	4308      	orrs	r0, r1
 8003b68:	4770      	bx	lr
	...

08003b6c <_init>:
 8003b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b6e:	bf00      	nop
 8003b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b72:	bc08      	pop	{r3}
 8003b74:	469e      	mov	lr, r3
 8003b76:	4770      	bx	lr

08003b78 <_fini>:
 8003b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b7a:	bf00      	nop
 8003b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b7e:	bc08      	pop	{r3}
 8003b80:	469e      	mov	lr, r3
 8003b82:	4770      	bx	lr
