[{"judul":"altera cyclone v soc board","link":"http:\/\/rocketboards.org\/foswiki\/pub\/Documentation\/AlteraSoCDevelopmentBoard\/c5sx_board_block_diagram.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.3jj5MFMwG018qAimbaKhEwHaFu&pid=Api&P=0&w=300&h=300"},{"judul":"github  cyclonevsoc","link":"https:\/\/raw.githubusercontent.com\/UviDTE-FPSoC\/CycloneVSoC-time-measurements\/master\/figures\/CycloneVSoC.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.nCZ_aRScJ0bQW1DAk1lvSgHaHb&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v fpgas","link":"https:\/\/www.mouser.com\/images\/microsites\/Altera_DK-DEV-5CSXC6N-ES_block.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.3gZnbJ3n__d9IxRpvHeAzQHaFf&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v soc fpga design  lessons learned","link":"https:\/\/www.nuvation.com\/sites\/default\/files\/blog\/Cyclone%20V%20SOC%20FPGA%20Design%20Lessons%20Learned\/cyclonev_soc_dev_schem.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.2mN_8s6iRssY5J_kdwYTGAHaGH&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v gt fpga development kit","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/images\/products\/devkits\/altera\/images\/cv_gt_diagram.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.IYshrbYffFnPKb4GqgCbOgHaFS&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v soc industrial iot 8-channel adc board","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/96\/blockdiagram-us-dsnbk-96-2602431008868-block-diagram.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.X2ufXSup_yzOxXleafz9_QHaEK&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone v soc development platform","link":"https:\/\/rocketboards.org\/foswiki\/pub\/Documentation\/IWRainboWG17DAlteraCycloneVSoCDevelopmentPlatform\/Block_Diagram_FPGA.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.H4XO5_30txVgeRX4q8MDXQHaE3&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v soc hard processor system","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/images\/devices\/fpga\/cyclone-v-fpgas\/images\/soc_cyclonev.gif","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.Uf1Hha6JPjo7HLKtWEKxRgHaEB&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v soc module","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/96\/blockdiagram-us-dsnbk-96-5305491012018-novsomcvl-block-diagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.3Hby7a7mrLGTWxqPt2lcaQHaEt&pid=Api&P=0&w=300&h=300"},{"judul":"terasic cyclone v soc starter kit  de10","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/42\/blockdiagram-us-dsnbk-42-4302081511597-de10-nanoc-blackdiagram-sm.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.Z0Z1ogl7bWc7iO7tctTwSAHaFW&pid=Api&P=0&w=300&h=300"},{"judul":"arrow chameleon96 board to feature intel altera cyclone v","link":"http:\/\/www.cnx-software.com\/wp-content\/uploads\/2017\/03\/Chameleon96-Block-Diagram.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.zXA6tq4XQhwWDJ9YQbAJLgHaEV&pid=Api&P=0&w=300&h=300"},{"judul":"nitro cyclone v gx i  o expansion base board","link":"https:\/\/www.mouser.com\/images\/nitroblockdiagram.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.7o-wrqRKcnSU7RHcTBLtwQHaEr&pid=Api&P=0&w=300&h=300"},{"judul":"terasic - all fpga main boards - cyclone v","link":"https:\/\/www.terasic.com.tw\/attachment\/archive\/742\/image\/c5ediagram.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.UomeDgRHDZtzItGKsSlX2QHaHQ&pid=Api&P=0&w=300&h=300"},{"judul":"critical link","link":"https:\/\/www.criticallink.com\/wp-content\/uploads\/MitySOM-5CSX-DSC-block-diagram.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.AAcTVruBlv6A5Bd7lDbfzQHaGL&pid=Api&P=0&w=300&h=300"},{"judul":"terasic de2i","link":"http:\/\/www.analog.com\/-\/media\/analog\/en\/circuit-collections-images\/ltc\/terasic-de2i-150-cyclone-iv-block-diagram.png?la=en","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.rab9RKOJHgbq9QB6L1tV-AHaEi&pid=Api&P=0&w=300&h=300"},{"judul":"mitysom-5csx","link":"https:\/\/www.criticallink.com\/wp-content\/uploads\/MitySOM-5CSx_block-diagram.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.cn-y_XxUf8PpVyAATjjssgHaFH&pid=Api&P=0&w=300&h=300"},{"judul":"armadeus systems apf6 sp som combines freescale i mx6","link":"https:\/\/www.cnx-software.com\/wp-content\/uploads\/2015\/04\/APF6_SP_Block_Diagram.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.fnItlKB_F4oclYAn3ANChgHaF9&pid=Api&P=0&w=300&h=300"},{"judul":"de0","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/42\/blockdiagram-us-dsnbk-42-1504012210-image-71-thumb.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.8Q0e_nh3abDkNR1LoQH6AQHaEk&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone iii fpga development kit","link":"https:\/\/www.terasic.com.tw\/attachment\/archive\/756\/image\/C3H_diagram.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.w0m0sg4VWP7Vp95kKim0nwHaFu&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v soc helio board","link":"http:\/\/www.cytech.com\/sites\/default\/files\/images\/products\/helio-block-diagram.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.KXKlRocTyKraeEH_c1Mq3gHaFD&pid=Api&P=0&w=300&h=300"},{"judul":"cyclonevsoc linux dma pl330 lkm basic at","link":"https:\/\/raw.githubusercontent.com\/robertofem\/CycloneVSoC-examples\/master\/Linux-modules\/DMA_PL330_LKM_basic\/Four-examples.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.k6y6o3AkjkYBjWg3LjpfvgHaH9&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone v soc development platform","link":"https:\/\/rocketboards.org\/foswiki\/pub\/Documentation\/IWRainboWG17DAlteraCycloneVSoCDevelopmentPlatform\/Block_Diagram_Dev_Kit.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.dk31niVnoNnwJjKjseKfbwHaFh&pid=Api&P=0&w=300&h=300"},{"judul":"terasic -  u505c u7522 u7522 u54c1 -  u6bcd u677f","link":"https:\/\/www.terasic.com.tw\/attachment\/archive\/741\/image\/C5GFP_diagram.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.QMjAPDxMY5rMtkR1Acyr0QHaGN&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone u00ae iv gx fpga development kit   intel","link":"https:\/\/www.mouser.com\/images\/marketingid\/2019\/microsites\/174632097\/Development%20Board%20Block%20Diagram.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.6jVfVBcQxVjlQLMDvZvT1QHaEQ&pid=Api&P=0&w=300&h=300"},{"judul":"aries embedded","link":"https:\/\/rocketboards.org\/foswiki\/pub\/Documentation\/MCVSoM\/MCV-BD-small_1.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.fxXO-nNft3NA-skuNvY1FgHaHa&pid=Api&P=0&w=300&h=300"},{"judul":"diagram  cyclone v block diagram full version hd quality","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/156\/blockdiagram-us-dsnip-156-5105323111986-ethernet-big.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.H5PuoILv5zOmVdWoPfZ_JgHaDs&pid=Api&P=0&w=300&h=300"},{"judul":"lark board powered by altera cyclone v sx arm cortex a9","link":"http:\/\/www.cnx-software.com\/wp-content\/uploads\/2014\/10\/Lark_Board_Block_Diagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.mLw5rQ8lVic8hdlg0WARmAHaFL&pid=Api&P=0&w=300&h=300"},{"judul":"fm577 cyclone iii pmc","link":"http:\/\/www.4dsp.com\/Pictures\/block_diagram_FM577.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.dSHhfFzP3ZEM5i8f0XwW_AHaIm&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v gx starter kit","link":"http:\/\/www.mouser.com\/images\/microsites\/P0150-bd.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.RGSz68LNVhYgh32_y-uKTwHaEx&pid=Api&P=0&w=300&h=300"},{"judul":"terasic - all fpga main boards - cyclone iv","link":"https:\/\/www.terasic.com.tw\/attachment\/archive\/745\/image\/C4GFP_diagram.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Kn1era6QzKRYE4hFcMzfOwHaFH&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v soc module","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/165\/blockdiagram-us-dsnbk-165-4104142212-us02-schematic-block.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.iETX0F5D9V-tWDUFDJ2IWwEtDP&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone iii fpgas in automotive applications","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/images\/devices\/fpga\/cyclone3\/images\/cyc3-low-cost-graphics.gif","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.3b9XwQibbRgkYV8ReIr8PAHaDs&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone u00ae v fpga features","link":"https:\/\/www.intel.com.br\/content\/dam\/www\/public\/us\/en\/images\/programmable\/16x9\/cycv-trans-pma-pcs-diagram-16x9.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.RwmVw4CI6zdyeeCG6xnwigHaEK&pid=Api&P=0&w=300&h=300"},{"judul":"diagram  cyclone v block diagram full version hd quality","link":"http:\/\/www.radiantcompany.com\/wp-content\/uploads\/Pro1000.gif","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.b7YCAr2q-80WkPtm5uENjQHaJr&pid=Api&P=0&w=300&h=300"},{"judul":"altera soc triple speed ethernet design example","link":"https:\/\/rocketboards.org\/foswiki\/pub\/Projects\/AlteraSoCTripleSpeedEthernetDesignExample\/igp_65fa783d9c7a0e810d151d4bde0b6883_block_diagram_2.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.hOKZyIK-kPOtU7oZ6ULM4wHaKN&pid=Api&P=0&w=300&h=300"},{"judul":"mms8010 on cyclone v gx","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/36\/blockdiagram-us-dsnbk-36-1506541109852-mms8010-block-diagram.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.F8QBgtqlQ-rWpgxMJZ4vGwHaFB&pid=Api&P=0&w=300&h=300"},{"judul":"altera stratix iv e fpga development kit circuit","link":"https:\/\/www.analog.com\/-\/media\/analog\/en\/circuit-collections-images\/ltc\/block-diagram.png?la=en","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.cmJCd0e5cmsuyWF8cQfiJwHaF1&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone v gx development kit  discontinued  circuit","link":"https:\/\/www.analog.com\/-\/media\/analog\/en\/circuit-collections-images\/ltc\/dk-dev-5cgxc7nes-block-diagram.png?w=900","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.XBzlJNQS6UrZto49gRwyGAHaFS&pid=Api&P=0&w=300&h=300"},{"judul":"terasic fpga dev kits for altera cyclone ii  iii   u0026 iv","link":"https:\/\/www.mouser.com\/images\/microsites\/Terasic_DE2_block.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.PPNFRe0qRGZTbPQPXbp5HQHaHE&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone iv device family","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/42\/blockdiagram-us-dsnbk-42-4104582208-udpsdr-hf1-block.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.JBBFMBX0Ir6Uf7BgEkRnOQHaF6&pid=Api&P=0&w=300&h=300"},{"judul":"fpga   integrated adc","link":"http:\/\/www.missinglinkelectronics.com\/devzone\/images\/MLE-TB20110419\/fig10.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Wt6TvsHv17cjCVKT15_tkAHaF0&pid=Api&P=0&w=300&h=300"},{"judul":"terasic cyclone v soc development kit with hsmc connector","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/42\/blockdiagram-us-dsnbk-42-5505271707235-de10-standard-blackdiagramsm.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.HJr5i7RH6n0g0FeN3RpD5AHaG3&pid=Api&P=0&w=300&h=300"}]