

================================================================
== Vitis HLS Report for 'mmult_accel'
================================================================
* Date:           Fri Jul  5 10:10:41 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mmult_accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1_VITIS_LOOP_23_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_26_3                 |        ?|        ?|        14|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 28 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 27 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 13 
27 --> 4 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../mm.cpp:18]   --->   Operation 33 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../mm.cpp:18]   --->   Operation 34 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 35 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [../mm.cpp:4]   --->   Operation 36 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [../mm.cpp:4]   --->   Operation 37 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [../mm.cpp:4]   --->   Operation 38 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [../mm.cpp:4]   --->   Operation 39 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.88ns)   --->   "%icmp_ln22 = icmp_sgt  i32 %dim_read, i32 0" [../mm.cpp:22]   --->   Operation 40 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [../mm.cpp:22]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i62 %trunc_ln" [../mm.cpp:22]   --->   Operation 42 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln22" [../mm.cpp:22]   --->   Operation 43 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln18 = store i31 0, i31 %i" [../mm.cpp:18]   --->   Operation 45 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln18 = store i32 0, i32 %j" [../mm.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i32 %dim_read" [../mm.cpp:22]   --->   Operation 47 'zext' 'zext_ln22_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.17ns)   --->   "%mul_ln22 = mul i62 %zext_ln22_1, i62 %zext_ln22_1" [../mm.cpp:22]   --->   Operation 48 'mul' 'mul_ln22' <Predicate = (icmp_ln22)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.37ns)   --->   "%empty = select i1 %icmp_ln22, i62 %mul_ln22, i62 0" [../mm.cpp:22]   --->   Operation 49 'select' 'empty' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [../mm.cpp:3]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%dim_cast3 = sext i32 %dim_read" [../mm.cpp:4]   --->   Operation 67 'sext' 'dim_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%wide_trip_count = zext i32 %dim_read" [../mm.cpp:4]   --->   Operation 68 'zext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i32 %dim_read" [../mm.cpp:22]   --->   Operation 69 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i62 %empty" [../mm.cpp:22]   --->   Operation 70 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i64 %zext_ln22_2" [../mm.cpp:22]   --->   Operation 71 'writereq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 72 [1/1] (3.17ns)   --->   "%mul_ln3 = mul i64 %wide_trip_count, i64 %wide_trip_count" [../mm.cpp:3]   --->   Operation 72 'mul' 'mul_ln3' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_26_3" [../mm.cpp:22]   --->   Operation 73 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.44>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [../mm.cpp:22]   --->   Operation 74 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.14ns)   --->   "%icmp_ln22_1 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln3" [../mm.cpp:22]   --->   Operation 75 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.14ns)   --->   "%add_ln22 = add i64 %indvar_flatten_load, i64 1" [../mm.cpp:22]   --->   Operation 76 'add' 'add_ln22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %for.inc21, void %for.end23.loopexit" [../mm.cpp:22]   --->   Operation 77 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [../mm.cpp:23]   --->   Operation 78 'load' 'j_load' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [../mm.cpp:22]   --->   Operation 79 'load' 'i_load' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.88ns)   --->   "%icmp_ln23 = icmp_eq  i32 %j_load, i32 %dim_read" [../mm.cpp:23]   --->   Operation 80 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22_1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.22ns)   --->   "%select_ln22 = select i1 %icmp_ln23, i32 0, i32 %j_load" [../mm.cpp:22]   --->   Operation 81 'select' 'select_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.87ns)   --->   "%add_ln22_2 = add i31 %i_load, i31 1" [../mm.cpp:22]   --->   Operation 82 'add' 'add_ln22_2' <Predicate = (!icmp_ln22_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.25ns)   --->   "%select_ln22_1 = select i1 %icmp_ln23, i31 %add_ln22_2, i31 %i_load" [../mm.cpp:22]   --->   Operation 83 'select' 'select_ln22_1' <Predicate = (!icmp_ln22_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i31 %select_ln22_1" [../mm.cpp:22]   --->   Operation 84 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.17ns)   --->   "%mul_ln22_1 = mul i63 %zext_ln22_3, i63 %zext_ln22" [../mm.cpp:22]   --->   Operation 85 'mul' 'mul_ln22_1' <Predicate = (!icmp_ln22_1)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i63 %mul_ln22_1" [../mm.cpp:22]   --->   Operation 86 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.14ns)   --->   "%add_ln22_1 = add i64 %zext_ln22_4, i64 %a_read" [../mm.cpp:22]   --->   Operation 87 'add' 'add_ln22_1' <Predicate = (!icmp_ln22_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %add_ln22_1" [../mm.cpp:22]   --->   Operation 88 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 89 [8/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 89 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 90 [7/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 90 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 91 [6/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 91 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 92 [5/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 92 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 93 [4/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 93 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 94 [3/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 94 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 95 [2/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 95 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_22_1_VITIS_LOOP_23_2_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %select_ln22" [../mm.cpp:23]   --->   Operation 97 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../mm.cpp:24]   --->   Operation 98 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 %wide_trip_count" [../mm.cpp:26]   --->   Operation 99 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 100 [1/1] (0.38ns)   --->   "%br_ln26 = br void %for.inc" [../mm.cpp:26]   --->   Operation 100 'br' 'br_ln26' <Predicate = true> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.26>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %for.inc21, i32 %add_ln26, void %for.inc.split" [../mm.cpp:26]   --->   Operation 101 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%sum = phi i32 0, void %for.inc21, i32 %sum_1, void %for.inc.split"   --->   Operation 102 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%phi_mul = phi i63 0, void %for.inc21, i63 %add_ln27_2, void %for.inc.split" [../mm.cpp:27]   --->   Operation 103 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.88ns)   --->   "%icmp_ln26 = icmp_eq  i32 %k, i32 %dim_read" [../mm.cpp:26]   --->   Operation 104 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.88ns)   --->   "%add_ln26 = add i32 %k, i32 1" [../mm.cpp:26]   --->   Operation 105 'add' 'add_ln26' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc.split, void %for.inc18" [../mm.cpp:26]   --->   Operation 106 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (1.13ns)   --->   "%add_ln27_2 = add i63 %phi_mul, i63 %dim_cast3" [../mm.cpp:27]   --->   Operation 107 'add' 'add_ln27_2' <Predicate = (!icmp_ln26)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i63 %phi_mul" [../mm.cpp:27]   --->   Operation 108 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27 = add i64 %zext_ln27_1, i64 %b_read" [../mm.cpp:27]   --->   Operation 109 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 110 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln27_1 = add i64 %add_ln27, i64 %zext_ln23" [../mm.cpp:27]   --->   Operation 110 'add' 'add_ln27_1' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln27_1" [../mm.cpp:27]   --->   Operation 111 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.88ns)   --->   "%add_ln23 = add i32 %select_ln22, i32 1" [../mm.cpp:23]   --->   Operation 112 'add' 'add_ln23' <Predicate = (icmp_ln26)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln22 = store i64 %add_ln22, i64 %indvar_flatten" [../mm.cpp:22]   --->   Operation 113 'store' 'store_ln22' <Predicate = (icmp_ln26)> <Delay = 0.38>
ST_13 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln18 = store i31 %select_ln22_1, i31 %i" [../mm.cpp:18]   --->   Operation 114 'store' 'store_ln18' <Predicate = (icmp_ln26)> <Delay = 0.38>
ST_13 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln18 = store i32 %add_ln23, i32 %j" [../mm.cpp:18]   --->   Operation 115 'store' 'store_ln18' <Predicate = (icmp_ln26)> <Delay = 0.38>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 116 [8/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 116 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 117 [7/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 117 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 118 [6/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 118 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 119 [5/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 119 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 120 [4/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 120 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 121 [3/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 121 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 122 [2/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 122 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 123 [1/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i64 1" [../mm.cpp:27]   --->   Operation 123 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 124 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [../mm.cpp:27]   --->   Operation 124 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 125 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_addr" [../mm.cpp:27]   --->   Operation 125 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 0.99>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i8 %gmem0_addr_read" [../mm.cpp:27]   --->   Operation 126 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i8 %gmem1_addr_read" [../mm.cpp:27]   --->   Operation 127 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 128 [3/3] (0.99ns) (grouped into DSP with root node sum_1)   --->   "%mul_ln27 = mul i16 %zext_ln27_2, i16 %zext_ln27" [../mm.cpp:27]   --->   Operation 128 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 0.99>
ST_24 : Operation 129 [2/3] (0.99ns) (grouped into DSP with root node sum_1)   --->   "%mul_ln27 = mul i16 %zext_ln27_2, i16 %zext_ln27" [../mm.cpp:27]   --->   Operation 129 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 0.64>
ST_25 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node sum_1)   --->   "%mul_ln27 = mul i16 %zext_ln27_2, i16 %zext_ln27" [../mm.cpp:27]   --->   Operation 130 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 131 [1/1] (0.00ns) (grouped into DSP with root node sum_1)   --->   "%zext_ln27_3 = zext i16 %mul_ln27" [../mm.cpp:27]   --->   Operation 131 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [2/2] (0.64ns) (root node of the DSP)   --->   "%sum_1 = add i32 %zext_ln27_3, i32 %sum" [../mm.cpp:27]   --->   Operation 132 'add' 'sum_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 0.64>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../mm.cpp:26]   --->   Operation 133 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/2] (0.64ns) (root node of the DSP)   --->   "%sum_1 = add i32 %zext_ln27_3, i32 %sum" [../mm.cpp:27]   --->   Operation 134 'add' 'sum_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [../mm.cpp:26]   --->   Operation 135 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 27 <SV = 13> <Delay = 7.30>
ST_27 : Operation 136 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %sum, i4 15" [../mm.cpp:29]   --->   Operation 136 'write' 'write_ln29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_26_3" [../mm.cpp:23]   --->   Operation 137 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 28 <SV = 4> <Delay = 7.30>
ST_28 : Operation 138 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 138 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 5> <Delay = 7.30>
ST_29 : Operation 139 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 139 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 6> <Delay = 7.30>
ST_30 : Operation 140 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 140 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 7> <Delay = 7.30>
ST_31 : Operation 141 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 141 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 8> <Delay = 7.30>
ST_32 : Operation 142 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [../mm.cpp:32]   --->   Operation 142 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [../mm.cpp:32]   --->   Operation 143 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca       ) [ 011111111111111111111111111100000]
i                   (alloca       ) [ 011111111111111111111111111100000]
indvar_flatten      (alloca       ) [ 011111111111111111111111111100000]
dim_read            (read         ) [ 001111111111111111111111111100000]
c_read              (read         ) [ 000000000000000000000000000000000]
b_read              (read         ) [ 001111111111111111111111111100000]
a_read              (read         ) [ 001111111111111111111111111100000]
icmp_ln22           (icmp         ) [ 001000000000000000000000000000000]
trunc_ln            (partselect   ) [ 000000000000000000000000000000000]
sext_ln22           (sext         ) [ 000000000000000000000000000000000]
gmem2_addr          (getelementptr) [ 001111111111111111111111111111111]
store_ln0           (store        ) [ 000000000000000000000000000000000]
store_ln18          (store        ) [ 000000000000000000000000000000000]
store_ln18          (store        ) [ 000000000000000000000000000000000]
zext_ln22_1         (zext         ) [ 000000000000000000000000000000000]
mul_ln22            (mul          ) [ 000000000000000000000000000000000]
empty               (select       ) [ 000100000000000000000000000000000]
spectopmodule_ln3   (spectopmodule) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000]
dim_cast3           (sext         ) [ 000011111111111111111111111100000]
wide_trip_count     (zext         ) [ 000011111111111111111111111100000]
zext_ln22           (zext         ) [ 000011111111111111111111111100000]
zext_ln22_2         (zext         ) [ 000000000000000000000000000000000]
empty_21            (writereq     ) [ 000000000000000000000000000000000]
mul_ln3             (mul          ) [ 000011111111111111111111111100000]
br_ln22             (br           ) [ 000000000000000000000000000000000]
indvar_flatten_load (load         ) [ 000000000000000000000000000000000]
icmp_ln22_1         (icmp         ) [ 000011111111111111111111111100000]
add_ln22            (add          ) [ 000001111111111111111111111000000]
br_ln22             (br           ) [ 000000000000000000000000000000000]
j_load              (load         ) [ 000000000000000000000000000000000]
i_load              (load         ) [ 000000000000000000000000000000000]
icmp_ln23           (icmp         ) [ 000000000000000000000000000000000]
select_ln22         (select       ) [ 000001111111111111111111111000000]
add_ln22_2          (add          ) [ 000000000000000000000000000000000]
select_ln22_1       (select       ) [ 000001111111111111111111111000000]
zext_ln22_3         (zext         ) [ 000000000000000000000000000000000]
mul_ln22_1          (mul          ) [ 000000000000000000000000000000000]
zext_ln22_4         (zext         ) [ 000000000000000000000000000000000]
add_ln22_1          (add          ) [ 000000000000000000000000000000000]
gmem0_addr          (getelementptr) [ 000001111111111111111111111000000]
specloopname_ln0    (specloopname ) [ 000000000000000000000000000000000]
zext_ln23           (zext         ) [ 000000000000011111111111111000000]
specpipeline_ln24   (specpipeline ) [ 000000000000000000000000000000000]
empty_22            (readreq      ) [ 000000000000000000000000000000000]
br_ln26             (br           ) [ 000011111111111111111111111100000]
k                   (phi          ) [ 000000000000010000000000000000000]
sum                 (phi          ) [ 000000000000011111111111111100000]
phi_mul             (phi          ) [ 000000000000010000000000000000000]
icmp_ln26           (icmp         ) [ 000011111111111111111111111100000]
add_ln26            (add          ) [ 000011111111111111111111111100000]
br_ln26             (br           ) [ 000000000000000000000000000000000]
add_ln27_2          (add          ) [ 000011111111111111111111111100000]
zext_ln27_1         (zext         ) [ 000000000000000000000000000000000]
add_ln27            (add          ) [ 000000000000000000000000000000000]
add_ln27_1          (add          ) [ 000000000000000000000000000000000]
gmem1_addr          (getelementptr) [ 000000000000001111111110000000000]
add_ln23            (add          ) [ 000000000000000000000000000000000]
store_ln22          (store        ) [ 000000000000000000000000000000000]
store_ln18          (store        ) [ 000000000000000000000000000000000]
store_ln18          (store        ) [ 000000000000000000000000000000000]
gmem1_load_req      (readreq      ) [ 000000000000000000000000000000000]
gmem0_addr_read     (read         ) [ 000000000000000000000001000000000]
gmem1_addr_read     (read         ) [ 000000000000000000000001000000000]
zext_ln27           (zext         ) [ 000000000000000000000000110000000]
zext_ln27_2         (zext         ) [ 000000000000000000000000110000000]
mul_ln27            (mul          ) [ 000000000000000000000000000000000]
zext_ln27_3         (zext         ) [ 000000000000000000000000001000000]
specloopname_ln26   (specloopname ) [ 000000000000000000000000000000000]
sum_1               (add          ) [ 000011111111111111111111111100000]
br_ln26             (br           ) [ 000011111111111111111111111100000]
write_ln29          (write        ) [ 000000000000000000000000000000000]
br_ln23             (br           ) [ 000000000000000000000000000000000]
empty_23            (writeresp    ) [ 000000000000000000000000000000000]
ret_ln32            (ret          ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dim">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_22_1_VITIS_LOOP_23_2_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="j_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dim_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="a_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_writeresp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2"/>
<pin id="147" dir="0" index="2" bw="62" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_21/3 empty_23/28 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_readreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="1"/>
<pin id="153" dir="0" index="2" bw="32" slack="2"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_22/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_readreq_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="1"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_req/14 "/>
</bind>
</comp>

<comp id="163" class="1004" name="gmem0_addr_read_read_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="18"/>
<pin id="166" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/22 "/>
</bind>
</comp>

<comp id="168" class="1004" name="gmem1_addr_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="9"/>
<pin id="171" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/22 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln29_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="13"/>
<pin id="176" dir="0" index="2" bw="32" slack="1"/>
<pin id="177" dir="0" index="3" bw="1" slack="0"/>
<pin id="178" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/27 "/>
</bind>
</comp>

<comp id="182" class="1005" name="k_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="k_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/13 "/>
</bind>
</comp>

<comp id="193" class="1005" name="sum_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="sum_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/13 "/>
</bind>
</comp>

<comp id="206" class="1005" name="phi_mul_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="63" slack="1"/>
<pin id="208" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="phi_mul_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="63" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/13 "/>
</bind>
</comp>

<comp id="217" class="1004" name="mul_ln22_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="mul_ln22_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="mul_ln3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln22_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="62" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln22_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="62" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="gmem2_addr_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="62" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln18_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="31" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln18_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln22_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="62" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="dim_cast3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="1" index="1" bw="63" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="dim_cast3/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="wide_trip_count_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wide_trip_count/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln22_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2"/>
<pin id="292" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln22_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="62" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="indvar_flatten_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="3"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln22_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="1"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln22_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="j_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="3"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="31" slack="3"/>
<pin id="316" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln23_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="3"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln22_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln22_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln22_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="31" slack="0"/>
<pin id="339" dir="0" index="2" bw="31" slack="0"/>
<pin id="340" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln22_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="31" slack="0"/>
<pin id="346" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_3/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln22_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="63" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_4/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln22_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="63" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="3"/>
<pin id="356" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="gmem0_addr_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln23_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="8"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln26_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="12"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/13 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln26_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/13 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln27_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="63" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="10"/>
<pin id="381" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/13 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln27_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="63" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/13 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln27_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="63" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="12"/>
<pin id="390" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln27_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/13 "/>
</bind>
</comp>

<comp id="397" class="1004" name="gmem1_addr_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/13 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln23_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="9"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/13 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln22_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="9"/>
<pin id="410" dir="0" index="1" bw="64" slack="12"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/13 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln18_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="31" slack="9"/>
<pin id="414" dir="0" index="1" bw="31" slack="12"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/13 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln18_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="12"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/13 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln27_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/23 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln27_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="1"/>
<pin id="426" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/23 "/>
</bind>
</comp>

<comp id="427" class="1007" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="12"/>
<pin id="431" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln27/23 zext_ln27_3/25 sum_1/25 "/>
</bind>
</comp>

<comp id="435" class="1005" name="j_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="442" class="1005" name="i_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="31" slack="0"/>
<pin id="444" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="449" class="1005" name="indvar_flatten_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="456" class="1005" name="dim_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="b_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="12"/>
<pin id="468" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="a_read_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="3"/>
<pin id="473" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln22_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="481" class="1005" name="gmem2_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2"/>
<pin id="483" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="empty_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="62" slack="1"/>
<pin id="489" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="492" class="1005" name="dim_cast3_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="63" slack="10"/>
<pin id="494" dir="1" index="1" bw="63" slack="10"/>
</pin_list>
<bind>
<opset="dim_cast3 "/>
</bind>
</comp>

<comp id="497" class="1005" name="wide_trip_count_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="2"/>
<pin id="499" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="wide_trip_count "/>
</bind>
</comp>

<comp id="502" class="1005" name="zext_ln22_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="63" slack="1"/>
<pin id="504" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="507" class="1005" name="mul_ln3_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln3 "/>
</bind>
</comp>

<comp id="515" class="1005" name="add_ln22_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="9"/>
<pin id="517" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="520" class="1005" name="select_ln22_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="8"/>
<pin id="522" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="526" class="1005" name="select_ln22_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="31" slack="9"/>
<pin id="528" dir="1" index="1" bw="31" slack="9"/>
</pin_list>
<bind>
<opset="select_ln22_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="gmem0_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="zext_ln23_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_ln26_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln27_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="63" slack="0"/>
<pin id="552" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="gmem1_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="1"/>
<pin id="557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="gmem0_addr_read_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="gmem1_addr_read_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="571" class="1005" name="zext_ln27_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="576" class="1005" name="zext_ln27_2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_2 "/>
</bind>
</comp>

<comp id="581" class="1005" name="sum_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="78" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="84" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="94" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="80" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="98" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="102" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="104" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="181"><net_src comp="106" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="204"><net_src comp="193" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="209"><net_src comp="92" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="233"><net_src comp="120" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="126" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="235" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="280"><net_src comp="221" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="297" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="80" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="311" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="314" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="82" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="317" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="314" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="352"><net_src comp="217" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="0" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="371"><net_src comp="186" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="186" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="14" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="210" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="210" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="2" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="14" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="420"><net_src comp="403" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="193" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="108" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="445"><net_src comp="112" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="452"><net_src comp="116" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="459"><net_src comp="120" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="465"><net_src comp="456" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="469"><net_src comp="132" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="474"><net_src comp="138" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="479"><net_src comp="229" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="484"><net_src comp="249" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="490"><net_src comp="275" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="495"><net_src comp="282" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="500"><net_src comp="285" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="505"><net_src comp="290" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="510"><net_src comp="225" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="518"><net_src comp="305" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="523"><net_src comp="322" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="529"><net_src comp="336" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="534"><net_src comp="358" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="540"><net_src comp="364" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="548"><net_src comp="372" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="553"><net_src comp="378" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="558"><net_src comp="397" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="564"><net_src comp="163" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="569"><net_src comp="168" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="574"><net_src comp="421" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="579"><net_src comp="424" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="584"><net_src comp="427" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="198" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 27 28 29 30 31 32 }
 - Input state : 
	Port: mmult_accel : gmem0 | {5 6 7 8 9 10 11 12 22 }
	Port: mmult_accel : gmem1 | {14 15 16 17 18 19 20 21 22 }
	Port: mmult_accel : a | {1 }
	Port: mmult_accel : b | {1 }
	Port: mmult_accel : c | {1 }
	Port: mmult_accel : dim | {1 }
  - Chain level:
	State 1
		sext_ln22 : 1
		gmem2_addr : 2
		store_ln0 : 1
		store_ln18 : 1
		store_ln18 : 1
	State 2
		mul_ln22 : 1
		empty : 2
	State 3
		empty_21 : 1
		mul_ln3 : 1
	State 4
		icmp_ln22_1 : 1
		add_ln22 : 1
		br_ln22 : 2
		icmp_ln23 : 1
		select_ln22 : 2
		add_ln22_2 : 1
		select_ln22_1 : 2
		zext_ln22_3 : 3
		mul_ln22_1 : 4
		zext_ln22_4 : 5
		add_ln22_1 : 6
		gmem0_addr : 7
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln26 : 1
		add_ln26 : 1
		br_ln26 : 2
		add_ln27_2 : 1
		zext_ln27_1 : 1
		add_ln27 : 2
		add_ln27_1 : 3
		gmem1_addr : 4
		store_ln18 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		mul_ln27 : 1
	State 24
	State 25
		zext_ln27_3 : 1
		sum_1 : 2
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln22_fu_305       |    0    |    0    |    71   |
|          |      add_ln22_2_fu_330      |    0    |    0    |    38   |
|          |      add_ln22_1_fu_353      |    0    |    0    |    71   |
|    add   |       add_ln26_fu_372       |    0    |    0    |    39   |
|          |      add_ln27_2_fu_378      |    0    |    0    |    70   |
|          |       add_ln27_fu_387       |    0    |    0    |    64   |
|          |      add_ln27_1_fu_392      |    0    |    0    |    64   |
|          |       add_ln23_fu_403       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln22_fu_229      |    0    |    0    |    39   |
|   icmp   |      icmp_ln22_1_fu_300     |    0    |    0    |    71   |
|          |       icmp_ln23_fu_317      |    0    |    0    |    39   |
|          |       icmp_ln26_fu_367      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |         empty_fu_275        |    0    |    0    |    61   |
|  select  |      select_ln22_fu_322     |    0    |    0    |    32   |
|          |     select_ln22_1_fu_336    |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|          |      mul_ln22_1_fu_217      |    4    |    0    |    20   |
|    mul   |       mul_ln22_fu_221       |    4    |    0    |    20   |
|          |        mul_ln3_fu_225       |    4    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_427         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     dim_read_read_fu_120    |    0    |    0    |    0    |
|          |      c_read_read_fu_126     |    0    |    0    |    0    |
|   read   |      b_read_read_fu_132     |    0    |    0    |    0    |
|          |      a_read_read_fu_138     |    0    |    0    |    0    |
|          | gmem0_addr_read_read_fu_163 |    0    |    0    |    0    |
|          | gmem1_addr_read_read_fu_168 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_144    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_150     |    0    |    0    |    0    |
|          |      grp_readreq_fu_156     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln29_write_fu_173   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_235       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln22_fu_245      |    0    |    0    |    0    |
|          |       dim_cast3_fu_282      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln22_1_fu_270     |    0    |    0    |    0    |
|          |    wide_trip_count_fu_285   |    0    |    0    |    0    |
|          |       zext_ln22_fu_290      |    0    |    0    |    0    |
|          |      zext_ln22_2_fu_293     |    0    |    0    |    0    |
|   zext   |      zext_ln22_3_fu_344     |    0    |    0    |    0    |
|          |      zext_ln22_4_fu_349     |    0    |    0    |    0    |
|          |       zext_ln23_fu_364      |    0    |    0    |    0    |
|          |      zext_ln27_1_fu_383     |    0    |    0    |    0    |
|          |       zext_ln27_fu_421      |    0    |    0    |    0    |
|          |      zext_ln27_2_fu_424     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    13   |    0    |   828   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_read_reg_471    |   64   |
|    add_ln22_reg_515   |   64   |
|    add_ln26_reg_545   |   32   |
|   add_ln27_2_reg_550  |   63   |
|     b_read_reg_466    |   64   |
|   dim_cast3_reg_492   |   63   |
|    dim_read_reg_456   |   32   |
|     empty_reg_487     |   62   |
|gmem0_addr_read_reg_561|    8   |
|   gmem0_addr_reg_531  |    8   |
|gmem1_addr_read_reg_566|    8   |
|   gmem1_addr_reg_555  |    8   |
|   gmem2_addr_reg_481  |   32   |
|       i_reg_442       |   31   |
|   icmp_ln22_reg_476   |    1   |
| indvar_flatten_reg_449|   64   |
|       j_reg_435       |   32   |
|       k_reg_182       |   32   |
|    mul_ln3_reg_507    |   64   |
|    phi_mul_reg_206    |   63   |
| select_ln22_1_reg_526 |   31   |
|  select_ln22_reg_520  |   32   |
|     sum_1_reg_581     |   32   |
|      sum_reg_193      |   32   |
|wide_trip_count_reg_497|   64   |
|   zext_ln22_reg_502   |   63   |
|   zext_ln23_reg_537   |   64   |
|  zext_ln27_2_reg_576  |   16   |
|   zext_ln27_reg_571   |   16   |
+-----------------------+--------+
|         Total         |  1145  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_144 |  p0  |   2  |   1  |    2   |
|      sum_reg_193     |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|      grp_fu_427      |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|      grp_fu_427      |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   98   ||  1.548  ||    0    ||    27   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |    0   |   828  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   27   |
|  Register |    -   |    -   |  1145  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    1   |  1145  |   855  |
+-----------+--------+--------+--------+--------+
