{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564003721690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564003721710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 14:28:41 2019 " "Processing started: Wed Jul 24 14:28:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564003721710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003721710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003721710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564003723249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564003723249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_to_bus " "Found entity 1: wire_to_bus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003735013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003735013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v" { { "Info" "ISGN_ENTITY_NAME" "1 realbustowire " "Found entity 1: realbustowire" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003735033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003735033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v" { { "Info" "ISGN_ENTITY_NAME" "1 realwiretobus " "Found entity 1: realwiretobus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003735043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003735043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab7/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab7/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/conv.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003735053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003735053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab7/3bcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab7/3bcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003735073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003735073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong4.v 1 1 " "Found 1 design units, including 1 entities, in source file pong4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong4 " "Found entity 1: pong4" {  } { { "pong4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003735293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003735293 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" pong_controller1.v(44) " "Verilog HDL syntax error at pong_controller1.v(44) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1564003735303 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pong_controller1 pong_controller1.v(1) " "Ignored design unit \"pong_controller1\" at pong_controller1.v(1) due to previous errors" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1564003735303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_controller1.v 0 0 " "Found 0 design units, including 0 entities, in source file pong_controller1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003735303 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new isolate.v(3) " "Verilog HDL Declaration warning at isolate.v(3): \"new\" is SystemVerilog-2005 keyword" {  } { { "isolate.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1564003735313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolate.v 1 1 " "Found 1 design units, including 1 entities, in source file isolate.v" { { "Info" "ISGN_ENTITY_NAME" "1 isolate " "Found entity 1: isolate" {  } { { "isolate.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003735323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003735323 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564003737012 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 24 14:28:57 2019 " "Processing ended: Wed Jul 24 14:28:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564003737012 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564003737012 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564003737012 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003737012 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003740221 ""}
