# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/simulation/top_level_tb/modelsim/ms3test.mpf
# Loading project ms3test
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:31 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 12:20:32 on May 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:32 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 12:20:32 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:32 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 12:20:33 on May 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:33 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 12:20:33 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:33 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 12:20:33 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:33 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 12:20:34 on May 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:34 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 12:20:34 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:34 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 12:20:34 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:34 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_decoder
# -- Compiling architecture rtl of i2s_decoder
# End time: 12:20:34 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:35 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity i2s_master
# -- Compiling architecture rtl of i2s_master
# End time: 12:20:35 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:35 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 12:20:35 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:35 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 12:20:35 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:35 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity path_control
# -- Compiling architecture rtl of path_control
# End time: 12:20:36 on May 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:36 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 12:20:36 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:36 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_p2s_i2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_p2s_i2s
# -- Compiling architecture rtl of shiftreg_p2s_i2s
# End time: 12:20:36 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:36 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_s2p_i2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_s2p_i2s
# -- Compiling architecture rtl of shiftreg_s2p_i2s
# End time: 12:20:36 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:36 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 12:20:37 on May 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:37 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize_single.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize_single
# -- Compiling architecture rtl of synchronize_single
# End time: 12:20:37 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:37 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 12:20:37 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:37 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 12:20:37 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:38 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 12:20:38 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:38 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity DDS
# -- Compiling architecture rtl of DDS
# End time: 12:20:38 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:38 on May 10,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_generator
# -- Compiling architecture struct of tone_generator
# End time: 12:20:38 on May 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 12:20:40 on May 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.tone_gen_pkg
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(rtl)
# Loading work.i2s_decoder(rtl)
# Loading work.shiftreg_p2s_i2s(rtl)
# Loading work.shiftreg_s2p_i2s(rtl)
# Loading work.path_control(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tone_generator(struct)
# ** Fatal: (vsim-3817) Port "tone_on_i" of entity "tone_generator" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1 File: ../../../source/tone_generator.vhd Line: 45
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../compile.do PAUSED at line 35
# End time: 12:21:21 on May 10,2019, Elapsed time: 0:00:41
# Errors: 1, Warnings: 0
