

================================================================
== Vivado HLS Report for 'counter_stream_unusual_s2mm_hls'
================================================================
* Date:           Fri Sep  9 14:52:56 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        unusual_s2mm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + DELAY_LOOP  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	8  / (tmp_4)
	2  / (!tmp_4)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %resolution), !map !7

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %numIteration), !map !13

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %delay), !map !17

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter_V_data), !map !21

ST_1: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %counter_V_last_V), !map !25

ST_1: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([32 x i8]* @counter_stream_unusual_s2mm_hl) nounwind

ST_1: delay_read [1/1] 1.00ns
:6  %delay_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %delay)

ST_1: numIteration_read [1/1] 1.00ns
:7  %numIteration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %numIteration)

ST_1: resolution_read [1/1] 1.00ns
:8  %resolution_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %resolution)

ST_1: acc [1/1] 0.00ns
:9  %acc = alloca i32, align 4

ST_1: stg_19 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %counter_V_data, i1* %counter_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_20 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_21 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %numIteration, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_22 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %resolution, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_23 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %delay, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_24 [1/1] 1.57ns
:15  br label %1


 <State 2>: 6.08ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i32 [ 1, %0 ], [ %i_1, %5 ]

ST_2: tmp [1/1] 2.52ns
:1  %tmp = icmp sgt i32 %i, %numIteration_read

ST_2: stg_27 [1/1] 0.00ns
:2  br i1 %tmp, label %6, label %2

ST_2: tmp_data [6/6] 6.08ns
:2  %tmp_data = mul nsw i32 %i, %resolution_read

ST_2: tmp_last_V [1/1] 2.52ns
:3  %tmp_last_V = icmp eq i32 %i, %numIteration_read

ST_2: stg_30 [1/1] 0.00ns
:0  ret void


 <State 3>: 6.08ns
ST_3: tmp_data [5/6] 6.08ns
:2  %tmp_data = mul nsw i32 %i, %resolution_read


 <State 4>: 6.08ns
ST_4: tmp_data [4/6] 6.08ns
:2  %tmp_data = mul nsw i32 %i, %resolution_read


 <State 5>: 6.08ns
ST_5: tmp_data [3/6] 6.08ns
:2  %tmp_data = mul nsw i32 %i, %resolution_read


 <State 6>: 6.08ns
ST_6: tmp_data [2/6] 6.08ns
:2  %tmp_data = mul nsw i32 %i, %resolution_read


 <State 7>: 6.08ns
ST_7: stg_35 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

ST_7: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)

ST_7: tmp_data [1/6] 6.08ns
:2  %tmp_data = mul nsw i32 %i, %resolution_read

ST_7: stg_38 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %counter_V_data, i1* %counter_V_last_V, i32 %tmp_data, i1 %tmp_last_V)

ST_7: stg_39 [1/1] 1.57ns
:5  br label %3


 <State 8>: 2.52ns
ST_8: j [1/1] 0.00ns
:0  %j = phi i31 [ 0, %2 ], [ %j_1, %4 ]

ST_8: j_cast [1/1] 0.00ns
:1  %j_cast = zext i31 %j to i32

ST_8: tmp_4 [1/1] 2.52ns
:2  %tmp_4 = icmp slt i32 %j_cast, %delay_read

ST_8: j_1 [1/1] 2.44ns
:3  %j_1 = add i31 %j, 1

ST_8: stg_44 [1/1] 0.00ns
:4  br i1 %tmp_4, label %4, label %5

ST_8: stg_45 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_8: acc_load [1/1] 0.00ns
:1  %acc_load = load volatile i32* %acc, align 4

ST_8: acc_1 [1/1] 2.44ns
:2  %acc_1 = add nsw i32 %acc_load, %j_cast

ST_8: stg_48 [1/1] 0.00ns
:3  store volatile i32 %acc_1, i32* %acc, align 4

ST_8: stg_49 [1/1] 0.00ns
:4  br label %3

ST_8: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_3)

ST_8: i_1 [1/1] 2.44ns
:1  %i_1 = add nsw i32 %i, 1

ST_8: stg_52 [1/1] 0.00ns
:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
