// Seed: 3084087823
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input reg id_6,
    output logic id_7,
    input id_8,
    input id_9,
    input id_10,
    output logic id_11,
    input id_12,
    output id_13,
    output logic id_14
);
  logic id_15 = 1'h0 == 1;
  always @(posedge {id_10, 1}) {id_6, 1} <= 1'h0;
  logic id_16, id_17, id_18, id_19;
  logic id_20;
  assign id_20 = id_4;
  logic id_21;
  timeunit 1ps;
endmodule
