<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Uart_ETH_DMA_Send_0_16_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_16_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_15_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_15_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_14_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_14_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_12_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_12_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_11_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_11_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_10_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_10_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_9_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_8_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_7_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_6_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_5_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_4_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_3_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_2_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Uart_ETH_DMA_Send_0_16_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_15_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_14_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_12_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_11_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_10_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_9_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_8_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_7_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_6_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_5_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_4_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_3_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_2_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970222-UART16550_FIFO_Rx_16_Tx_16_Port/UART2ETH.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_16_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_15_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_14_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_12_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_11_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_10_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_9_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_8_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_7_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_6_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_5_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_4_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_3_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_2_synth_1"/>
	</Run>
</Runs>

