<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="userdma.cpp:128:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="userdma.cpp:128:23" LoopName="VITIS_LOOP_128_1" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 7ul, 0ul, 0ul, (unsigned char)56, false&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="userdma.cpp:21:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem0" VarName="out_memory" LoopLoc="userdma.cpp:21:20" LoopName="VITIS_LOOP_21_2" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)" Length="variable" Direction="write" AccessID="scevgepseq" OrigID="for.inc.store.13" OrigAccess-DebugLoc="userdma.cpp:24:18" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="userdma.cpp:18:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="userdma.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="userdma.cpp:100:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem1" VarName="in_memory" LoopLoc="userdma.cpp:100:21" LoopName="VITIS_LOOP_100_2" ParentFunc="paralleltostreamwithburst(ap_uint&lt;32&gt;*, ap_uint&lt;1&gt;, int, hls::stream&lt;data, 0&gt;&amp;, bool)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.body.load.5" OrigAccess-DebugLoc="userdma.cpp:103:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="userdma.cpp:93:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="userdma.cpp:93:19" LoopName="VITIS_LOOP_93_1" ParentFunc="paralleltostreamwithburst(ap_uint&lt;32&gt;*, ap_uint&lt;1&gt;, int, hls::stream&lt;data, 0&gt;&amp;, bool)"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="userdma.cpp:21:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_memory" LoopLoc="userdma.cpp:21:20" LoopName="VITIS_LOOP_21_2" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="userdma.cpp:21:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="userdma.cpp:100:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="in_memory" LoopLoc="userdma.cpp:100:21" LoopName="VITIS_LOOP_100_2" ParentFunc="paralleltostreamwithburst(ap_uint&lt;32&gt;*, ap_uint&lt;1&gt;, int, hls::stream&lt;data, 0&gt;&amp;, bool)" OrigID="scevgepseq" OrigAccess-DebugLoc="userdma.cpp:100:21" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="userdma.cpp:21:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_21_2' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="userdma.cpp:21:20" LoopName="VITIS_LOOP_21_2" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="userdma.cpp:100:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_100_2' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="userdma.cpp:100:21" LoopName="VITIS_LOOP_100_2" Length="variable" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

