18:28:43 INFO  : Platform repository initialization has completed.
18:28:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc16_int_unconcat\Vitis\temp_xsdb_launch_script.tcl
18:28:43 INFO  : Registering command handlers for Vitis TCF services
18:28:46 INFO  : XSCT server has started successfully.
18:28:48 INFO  : Successfully done setting XSCT server connection channel  
18:28:48 INFO  : plnx-install-location is set to ''
18:28:48 INFO  : Successfully done query RDI_DATADIR 
18:28:48 INFO  : Successfully done setting workspace for the tool. 
18:30:25 INFO  : Result from executing command 'getProjects': euc16_int_unconcat
18:30:25 INFO  : Result from executing command 'getPlatforms': 
18:30:25 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:30:26 INFO  : Platform 'euc16_int_unconcat' is added to custom repositories.
18:30:36 INFO  : Platform 'euc16_int_unconcat' is added to custom repositories.
18:56:31 INFO  : Result from executing command 'getProjects': euc16_int_unconcat
18:56:31 INFO  : Result from executing command 'getPlatforms': euc16_int_unconcat|C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/euc16_int_unconcat.xpfm
18:56:32 INFO  : Checking for BSP changes to sync application flags for project 'euc16_int'...
18:57:19 INFO  : Checking for BSP changes to sync application flags for project 'euc16_int'...
18:58:19 INFO  : Checking for BSP changes to sync application flags for project 'euc16_int'...
18:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
18:59:00 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit"
18:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:09 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
18:59:09 INFO  : 'jtag frequency' command is executed.
18:59:09 INFO  : Context for 'APU' is selected.
18:59:09 INFO  : System reset is completed.
18:59:12 INFO  : 'after 3000' command is executed.
18:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
18:59:13 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit"
18:59:13 INFO  : Context for 'APU' is selected.
18:59:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa'.
18:59:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:14 INFO  : Context for 'APU' is selected.
18:59:14 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl' is done.
18:59:14 INFO  : 'ps7_init' command is executed.
18:59:14 INFO  : 'ps7_post_config' command is executed.
18:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:14 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:15 INFO  : 'con' command is executed.
18:59:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:15 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc16_int_unconcat\Vitis\euc16_int_system\_ide\scripts\debugger_euc16_int-default.tcl'
19:03:36 INFO  : Checking for BSP changes to sync application flags for project 'euc16_int'...
19:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
19:03:58 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit"
19:04:02 INFO  : Checking for BSP changes to sync application flags for project 'euc16_int'...
19:04:07 INFO  : Disconnected from the channel tcfchan#2.
19:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:09 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
19:04:09 INFO  : 'jtag frequency' command is executed.
19:04:09 INFO  : Context for 'APU' is selected.
19:04:09 INFO  : System reset is completed.
19:04:12 INFO  : 'after 3000' command is executed.
19:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
19:04:13 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit"
19:04:13 INFO  : Context for 'APU' is selected.
19:04:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa'.
19:04:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:13 INFO  : Context for 'APU' is selected.
19:04:13 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl' is done.
19:04:14 INFO  : 'ps7_init' command is executed.
19:04:14 INFO  : 'ps7_post_config' command is executed.
19:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:14 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:14 INFO  : 'con' command is executed.
19:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:14 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc16_int_unconcat\Vitis\euc16_int_system\_ide\scripts\debugger_euc16_int-default.tcl'
19:16:47 INFO  : Checking for BSP changes to sync application flags for project 'euc16_int'...
19:17:18 INFO  : Disconnected from the channel tcfchan#3.
19:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:19 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
19:17:19 INFO  : 'jtag frequency' command is executed.
19:17:19 INFO  : Context for 'APU' is selected.
19:17:20 INFO  : System reset is completed.
19:17:23 INFO  : 'after 3000' command is executed.
19:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
19:17:24 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit"
19:17:24 INFO  : Context for 'APU' is selected.
19:17:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa'.
19:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:24 INFO  : Context for 'APU' is selected.
19:17:24 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl' is done.
19:17:24 INFO  : 'ps7_init' command is executed.
19:17:24 INFO  : 'ps7_post_config' command is executed.
19:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:25 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:25 INFO  : 'con' command is executed.
19:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:25 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc16_int_unconcat\Vitis\euc16_int_system\_ide\scripts\debugger_euc16_int-default.tcl'
19:18:12 INFO  : Checking for BSP changes to sync application flags for project 'euc16_int'...
19:18:20 INFO  : Disconnected from the channel tcfchan#4.
19:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:18:23 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:43 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
19:20:43 INFO  : 'jtag frequency' command is executed.
19:20:43 INFO  : Context for 'APU' is selected.
19:20:43 INFO  : System reset is completed.
19:20:46 INFO  : 'after 3000' command is executed.
19:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
19:20:47 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit"
19:20:47 INFO  : Context for 'APU' is selected.
19:20:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa'.
19:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:47 INFO  : Context for 'APU' is selected.
19:20:47 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl' is done.
19:20:47 INFO  : 'ps7_init' command is executed.
19:20:47 INFO  : 'ps7_post_config' command is executed.
19:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:48 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:48 INFO  : 'con' command is executed.
19:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:48 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc16_int_unconcat\Vitis\euc16_int_system\_ide\scripts\debugger_euc16_int-default.tcl'
19:29:03 INFO  : Checking for BSP changes to sync application flags for project 'euc16_int'...
19:29:17 INFO  : Disconnected from the channel tcfchan#5.
19:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:19 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
19:29:19 INFO  : 'jtag frequency' command is executed.
19:29:19 INFO  : Context for 'APU' is selected.
19:29:19 INFO  : System reset is completed.
19:29:22 INFO  : 'after 3000' command is executed.
19:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
19:29:23 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit"
19:29:23 INFO  : Context for 'APU' is selected.
19:29:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa'.
19:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:23 INFO  : Context for 'APU' is selected.
19:29:23 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl' is done.
19:29:23 INFO  : 'ps7_init' command is executed.
19:29:23 INFO  : 'ps7_post_config' command is executed.
19:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:24 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/bitstream/euc16_int_unconcat.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int_unconcat/export/euc16_int_unconcat/hw/euc16_int_unconcat.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_int_unconcat/Vitis/euc16_int/Debug/euc16_int.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:24 INFO  : 'con' command is executed.
19:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:29:24 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc16_int_unconcat\Vitis\euc16_int_system\_ide\scripts\debugger_euc16_int-default.tcl'
19:31:54 INFO  : Disconnected from the channel tcfchan#6.
