{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 09:27:19 2006 " "Info: Processing started: Fri Dec 08 09:27:19 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off t51_elektor -c t51_elektor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off t51_elektor -c t51_elektor" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "t51_elektor EP1C12F256C6 " "Info: Selected device EP1C12F256C6 for design \"t51_elektor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "altpll48:\\use_dll:dll\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"altpll48:\\use_dll:dll\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 25 26 0 0 " "Info: Implementing clock multiplication of 25, clock division of 26, and phase shift of 0 degrees (0 ps) for altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } } { "../rtl/FPGA/altpll48.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/altpll48.vhd" 133 -1 0 } } { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 122 -1 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6F256C6 " "Info: Device EP1C6F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0" } { 0 "altpll48:\\use_dll:dll\|altpll:altpll_component\|_clk0" } } } } { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 122 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll48:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0}  } {  } 0 0 "Promoted PLL clock signals" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TDO" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Reset_n Global clock " "Info: Automatically promoted some destinations of signal \"Reset_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[7\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[7\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[2\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[2\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[0\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[0\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[4\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[4\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[5\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[5\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[6\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[6\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[3\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[3\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 99 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL Global clock " "Info: Automatically promoted signal \"sld_hub:sld_hub_inst\|CLR_SIGNAL\" to use Global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|hub_tdo~1407 " "Info: Destination \"sld_hub:sld_hub_inst\|hub_tdo~1407\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 708 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0 " "Info: Destination \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\]\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF\|Q\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF\|Q\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|hub_tdo~1405 " "Info: Destination \"sld_hub:sld_hub_inst\|hub_tdo~1405\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 708 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0 " "Info: Destination \"T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process1~1 " "Info: Destination \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process1~1\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process0~12 " "Info: Destination \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process0~12\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~24 " "Info: Destination \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~24\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:02 " "Info: Finished register packing: elapsed time is 00:00:02" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:29 " "Info: Fitter placement preparation operations ending: elapsed time is 00:01:29" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:01 " "Info: Fitter placement operations ending: elapsed time is 00:03:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "19.646 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 19.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a0~portb_address_reg7 1 MEM M4K_X33_Y24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y24; Fanout = 1; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_49p1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.321 ns) 3.321 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|q_b\[0\] 2 MEM M4K_X33_Y24 2 " "Info: 2: + IC(0.000 ns) + CELL(3.321 ns) = 3.321 ns; Loc. = M4K_X33_Y24; Fanout = 2; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.321 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a0~portb_address_reg7 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_49p1.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.340 ns) 4.289 ns T8052:u0\|T51:core51\|Op_A\[0\]~715 3 COMB LAB_X37_Y24 7 " "Info: 3: + IC(0.628 ns) + CELL(0.340 ns) = 4.289 ns; Loc. = LAB_X37_Y24; Fanout = 7; COMB Node = 'T8052:u0\|T51:core51\|Op_A\[0\]~715'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.968 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] T8052:u0|T51:core51|Op_A[0]~715 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 4.791 ns T8052:u0\|T51:core51\|T51_ALU:alu\|AOP2\[0\]~694 4 COMB LAB_X37_Y24 3 " "Info: 4: + IC(0.277 ns) + CELL(0.225 ns) = 4.791 ns; Loc. = LAB_X37_Y24; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|AOP2\[0\]~694'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|Op_A[0]~715 T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~694 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.088 ns) 5.475 ns T8052:u0\|T51:core51\|T51_ALU:alu\|B_i~696 5 COMB LAB_X36_Y24 3 " "Info: 5: + IC(0.596 ns) + CELL(0.088 ns) = 5.475 ns; Loc. = LAB_X36_Y24; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|B_i~696'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.684 ns" { T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~694 T8052:u0|T51:core51|T51_ALU:alu|B_i~696 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.443 ns) 6.212 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~122COUT1_141 6 COMB LAB_X36_Y24 2 " "Info: 6: + IC(0.294 ns) + CELL(0.443 ns) = 6.212 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~122COUT1_141'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.737 ns" { T8052:u0|T51:core51|T51_ALU:alu|B_i~696 T8052:u0|T51:core51|T51_ALU:alu|Add0~122COUT1_141 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 6.274 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~120COUT1_143 7 COMB LAB_X36_Y24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.062 ns) = 6.274 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~120COUT1_143'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~122COUT1_141 T8052:u0|T51:core51|T51_ALU:alu|Add0~120COUT1_143 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.199 ns) 6.473 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~116 8 COMB LAB_X36_Y24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.199 ns) = 6.473 ns; Loc. = LAB_X36_Y24; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~116'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.199 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~120COUT1_143 T8052:u0|T51:core51|T51_ALU:alu|Add0~116 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.523 ns) 6.996 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~125 9 COMB LAB_X36_Y24 3 " "Info: 9: + IC(0.000 ns) + CELL(0.523 ns) = 6.996 ns; Loc. = LAB_X36_Y24; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~125'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.523 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~116 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.443 ns) 8.287 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~102COUT1_115 10 COMB LAB_X36_Y20 2 " "Info: 10: + IC(0.848 ns) + CELL(0.443 ns) = 8.287 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~102COUT1_115'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.291 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_115 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 8.349 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~98COUT1_117 11 COMB LAB_X36_Y20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.062 ns) = 8.349 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~98COUT1_117'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_115 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_117 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.468 ns) 8.817 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~95 12 COMB LAB_X36_Y20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.468 ns) = 8.817 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~95'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.468 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_117 T8052:u0|T51:core51|T51_ALU:alu|Add2~95 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 430 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 9.319 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~20603 13 COMB LAB_X36_Y20 1 " "Info: 13: + IC(0.277 ns) + CELL(0.225 ns) = 9.319 ns; Loc. = LAB_X36_Y20; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~20603'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~95 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20603 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.088 ns) 10.003 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~20604 14 COMB LAB_X35_Y20 1 " "Info: 14: + IC(0.596 ns) + CELL(0.088 ns) = 10.003 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~20604'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.684 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20603 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20604 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.225 ns) 10.982 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add7~6033 15 COMB LAB_X31_Y20 1 " "Info: 15: + IC(0.754 ns) + CELL(0.225 ns) = 10.982 ns; Loc. = LAB_X31_Y20; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add7~6033'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.979 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20604 T8052:u0|T51:core51|T51_ALU:alu|Add7~6033 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 11.484 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[5\]~20606 16 COMB LAB_X31_Y20 2 " "Info: 16: + IC(0.277 ns) + CELL(0.225 ns) = 11.484 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[5\]~20606'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add7~6033 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20606 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.454 ns) 11.986 ns T8052:u0\|T51:core51\|Next_ACC_Z~97 17 COMB LAB_X31_Y20 1 " "Info: 17: + IC(0.048 ns) + CELL(0.454 ns) = 11.986 ns; Loc. = LAB_X31_Y20; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Next_ACC_Z~97'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20606 T8052:u0|T51:core51|Next_ACC_Z~97 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 12.488 ns T8052:u0\|T51:core51\|Next_ACC_Z~99 18 COMB LAB_X31_Y20 1 " "Info: 18: + IC(0.277 ns) + CELL(0.225 ns) = 12.488 ns; Loc. = LAB_X31_Y20; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Next_ACC_Z~99'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|Next_ACC_Z~97 T8052:u0|T51:core51|Next_ACC_Z~99 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.454 ns) 12.990 ns T8052:u0\|T51:core51\|process12~1439 19 COMB LAB_X31_Y20 14 " "Info: 19: + IC(0.048 ns) + CELL(0.454 ns) = 12.990 ns; Loc. = LAB_X31_Y20; Fanout = 14; COMB Node = 'T8052:u0\|T51:core51\|process12~1439'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|Next_ACC_Z~99 T8052:u0|T51:core51|process12~1439 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 13.492 ns T8052:u0\|T51:core51\|J_Skip~162 20 COMB LAB_X31_Y20 7 " "Info: 20: + IC(0.414 ns) + CELL(0.088 ns) = 13.492 ns; Loc. = LAB_X31_Y20; Fanout = 7; COMB Node = 'T8052:u0\|T51:core51\|J_Skip~162'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|process12~1439 T8052:u0|T51:core51|J_Skip~162 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.088 ns) 14.723 ns T8052:u0\|T51:core51\|IStart~70 21 COMB LAB_X24_Y20 1 " "Info: 21: + IC(1.143 ns) + CELL(0.088 ns) = 14.723 ns; Loc. = LAB_X24_Y20; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|IStart~70'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.231 ns" { T8052:u0|T51:core51|J_Skip~162 T8052:u0|T51:core51|IStart~70 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 15.225 ns T8052:u0\|T51:core51\|Stall_pipe~819 22 COMB LAB_X24_Y20 22 " "Info: 22: + IC(0.414 ns) + CELL(0.088 ns) = 15.225 ns; Loc. = LAB_X24_Y20; Fanout = 22; COMB Node = 'T8052:u0\|T51:core51\|Stall_pipe~819'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|IStart~70 T8052:u0|T51:core51|Stall_pipe~819 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.088 ns) 16.503 ns T8052:u0\|T51:core51\|ROM_Addr\[0\]~9643 23 COMB LAB_X28_Y21 1 " "Info: 23: + IC(1.190 ns) + CELL(0.088 ns) = 16.503 ns; Loc. = LAB_X28_Y21; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[0\]~9643'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.278 ns" { T8052:u0|T51:core51|Stall_pipe~819 T8052:u0|T51:core51|ROM_Addr[0]~9643 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 17.005 ns T8052:u0\|T51:core51\|ROM_Addr\[0\]~9645 24 COMB LAB_X28_Y21 2 " "Info: 24: + IC(0.162 ns) + CELL(0.340 ns) = 17.005 ns; Loc. = LAB_X28_Y21; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[0\]~9645'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|ROM_Addr[0]~9643 T8052:u0|T51:core51|ROM_Addr[0]~9645 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 17.507 ns T8052:u0\|T51:core51\|ROM_Addr\[0\]~9646 25 COMB LAB_X28_Y21 16 " "Info: 25: + IC(0.414 ns) + CELL(0.088 ns) = 17.507 ns; Loc. = LAB_X28_Y21; Fanout = 16; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[0\]~9646'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|ROM_Addr[0]~9645 T8052:u0|T51:core51|ROM_Addr[0]~9646 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.295 ns) 19.646 ns T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|ram_block3a4~porta_address_reg0 26 MEM M4K_X19_Y16 1 " "Info: 26: + IC(1.844 ns) + CELL(0.295 ns) = 19.646 ns; Loc. = M4K_X19_Y16; Fanout = 1; MEM Node = 'T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|ram_block3a4~porta_address_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.139 ns" { T8052:u0|T51:core51|ROM_Addr[0]~9646 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a4~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_unn2.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_unn2.tdf" 194 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.145 ns ( 46.55 % ) " "Info: Total cell delay = 9.145 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.501 ns ( 53.45 % ) " "Info: Total interconnect delay = 10.501 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.646 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a0~portb_address_reg7 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] T8052:u0|T51:core51|Op_A[0]~715 T8052:u0|T51:core51|T51_ALU:alu|AOP2[0]~694 T8052:u0|T51:core51|T51_ALU:alu|B_i~696 T8052:u0|T51:core51|T51_ALU:alu|Add0~122COUT1_141 T8052:u0|T51:core51|T51_ALU:alu|Add0~120COUT1_143 T8052:u0|T51:core51|T51_ALU:alu|Add0~116 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_115 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_117 T8052:u0|T51:core51|T51_ALU:alu|Add2~95 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20603 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~20604 T8052:u0|T51:core51|T51_ALU:alu|Add7~6033 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[5]~20606 T8052:u0|T51:core51|Next_ACC_Z~97 T8052:u0|T51:core51|Next_ACC_Z~99 T8052:u0|T51:core51|process12~1439 T8052:u0|T51:core51|J_Skip~162 T8052:u0|T51:core51|IStart~70 T8052:u0|T51:core51|Stall_pipe~819 T8052:u0|T51:core51|ROM_Addr[0]~9643 T8052:u0|T51:core51|ROM_Addr[0]~9645 T8052:u0|T51:core51|ROM_Addr[0]~9646 T8052:u0|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_ngk1:auto_generated|altsyncram_unn2:altsyncram1|ram_block3a4~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 46 " "Info: Average interconnect usage is 18% of the available device resources. Peak interconnect usage is 46%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x32_y14 x42_y27 " "Info: The peak interconnect region extends from location x32_y14 to location x42_y27" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:51 " "Info: Fitter routing operations ending: elapsed time is 00:00:51" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "usb_conn_ls VCC " "Info: Pin usb_conn_ls has VCC driving its datain port" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "usb_conn_ls" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { usb_conn_ls } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { usb_conn_ls } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|T51_Port:tp0\|Port_Output\[1\] " "Info: Following pins have the same output enable: T8052:u0\|T51_Port:tp0\|Port_Output\[1\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SCL LVTTL " "Info: Type bidirectional pin SCL uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 36 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|PS2Keyboard:PS2Kbd\|Ps2ClockOut " "Info: Following pins have the same output enable: T8052:u0\|PS2Keyboard:PS2Kbd\|Ps2ClockOut" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional Ps2Clk_io LVTTL " "Info: Type bidirectional pin Ps2Clk_io uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 43 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Ps2Clk_io" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Clk_io } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Clk_io } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|TxCtrlOut " "Info: Following pins have the same output enable: USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|TxCtrlOut" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional usb_dn LVTTL " "Info: Type bidirectional pin usb_dn uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 49 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "usb_dn" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { usb_dn } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { usb_dn } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional usb_dp LVTTL " "Info: Type bidirectional pin usb_dp uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 50 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "usb_dp" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { usb_dp } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { usb_dp } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|T51_Port:tp0\|Port_Output\[0\] " "Info: Following pins have the same output enable: T8052:u0\|T51_Port:tp0\|Port_Output\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDA LVTTL " "Info: Type bidirectional pin SDA uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 37 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|PS2Keyboard:PS2Kbd\|Ps2DataOut " "Info: Following pins have the same output enable: T8052:u0\|PS2Keyboard:PS2Kbd\|Ps2DataOut" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional Ps2Dat_io LVTTL " "Info: Type bidirectional pin Ps2Dat_io uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 45 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Ps2Dat_io" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Dat_io } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Dat_io } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 09:33:37 2006 " "Info: Processing ended: Fri Dec 08 09:33:37 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:06:19 " "Info: Elapsed time: 00:06:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
