# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name Ix_mem_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_30_out \
    op interface \
    ports { Ix_mem_30_out { O 32 vector } Ix_mem_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name Ix_mem_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_29_out \
    op interface \
    ports { Ix_mem_29_out { O 32 vector } Ix_mem_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name Ix_mem_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_28_out \
    op interface \
    ports { Ix_mem_28_out { O 32 vector } Ix_mem_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name Ix_mem_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_27_out \
    op interface \
    ports { Ix_mem_27_out { O 32 vector } Ix_mem_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name Ix_mem_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_26_out \
    op interface \
    ports { Ix_mem_26_out { O 32 vector } Ix_mem_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name Ix_mem_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_25_out \
    op interface \
    ports { Ix_mem_25_out { O 32 vector } Ix_mem_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name Ix_mem_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_24_out \
    op interface \
    ports { Ix_mem_24_out { O 32 vector } Ix_mem_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name Ix_mem_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_23_out \
    op interface \
    ports { Ix_mem_23_out { O 32 vector } Ix_mem_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name Ix_mem_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_22_out \
    op interface \
    ports { Ix_mem_22_out { O 32 vector } Ix_mem_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name Ix_mem_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_21_out \
    op interface \
    ports { Ix_mem_21_out { O 32 vector } Ix_mem_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name Ix_mem_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_20_out \
    op interface \
    ports { Ix_mem_20_out { O 32 vector } Ix_mem_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name Ix_mem_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_19_out \
    op interface \
    ports { Ix_mem_19_out { O 32 vector } Ix_mem_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name Ix_mem_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_18_out \
    op interface \
    ports { Ix_mem_18_out { O 32 vector } Ix_mem_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name Ix_mem_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_17_out \
    op interface \
    ports { Ix_mem_17_out { O 32 vector } Ix_mem_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name Ix_mem_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_16_out \
    op interface \
    ports { Ix_mem_16_out { O 32 vector } Ix_mem_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name Ix_mem_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_15_out \
    op interface \
    ports { Ix_mem_15_out { O 32 vector } Ix_mem_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name Ix_mem_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_14_out \
    op interface \
    ports { Ix_mem_14_out { O 32 vector } Ix_mem_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name Ix_mem_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_13_out \
    op interface \
    ports { Ix_mem_13_out { O 32 vector } Ix_mem_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name Ix_mem_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_12_out \
    op interface \
    ports { Ix_mem_12_out { O 32 vector } Ix_mem_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name Ix_mem_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_11_out \
    op interface \
    ports { Ix_mem_11_out { O 32 vector } Ix_mem_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name Ix_mem_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_10_out \
    op interface \
    ports { Ix_mem_10_out { O 32 vector } Ix_mem_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name Ix_mem_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_9_out \
    op interface \
    ports { Ix_mem_9_out { O 32 vector } Ix_mem_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name Ix_mem_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_8_out \
    op interface \
    ports { Ix_mem_8_out { O 32 vector } Ix_mem_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name Ix_mem_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_out \
    op interface \
    ports { Ix_mem_7_out { O 32 vector } Ix_mem_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name Ix_mem_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_out \
    op interface \
    ports { Ix_mem_6_out { O 32 vector } Ix_mem_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name Ix_mem_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_out \
    op interface \
    ports { Ix_mem_5_out { O 32 vector } Ix_mem_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name Ix_mem_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_4_out \
    op interface \
    ports { Ix_mem_4_out { O 32 vector } Ix_mem_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name Ix_mem_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_3_out \
    op interface \
    ports { Ix_mem_3_out { O 32 vector } Ix_mem_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name Ix_mem_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_2_out \
    op interface \
    ports { Ix_mem_2_out { O 32 vector } Ix_mem_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name Ix_mem_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_1_out \
    op interface \
    ports { Ix_mem_1_out { O 32 vector } Ix_mem_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name Ix_mem_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_out \
    op interface \
    ports { Ix_mem_out { O 32 vector } Ix_mem_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name Iy_mem_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_31_out \
    op interface \
    ports { Iy_mem_31_out { O 32 vector } Iy_mem_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name Iy_mem_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_30_out \
    op interface \
    ports { Iy_mem_30_out { O 32 vector } Iy_mem_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name Iy_mem_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_29_out \
    op interface \
    ports { Iy_mem_29_out { O 32 vector } Iy_mem_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name Iy_mem_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_28_out \
    op interface \
    ports { Iy_mem_28_out { O 32 vector } Iy_mem_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name Iy_mem_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_27_out \
    op interface \
    ports { Iy_mem_27_out { O 32 vector } Iy_mem_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name Iy_mem_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_26_out \
    op interface \
    ports { Iy_mem_26_out { O 32 vector } Iy_mem_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name Iy_mem_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_25_out \
    op interface \
    ports { Iy_mem_25_out { O 32 vector } Iy_mem_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name Iy_mem_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_24_out \
    op interface \
    ports { Iy_mem_24_out { O 32 vector } Iy_mem_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name Iy_mem_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_23_out \
    op interface \
    ports { Iy_mem_23_out { O 32 vector } Iy_mem_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name Iy_mem_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_22_out \
    op interface \
    ports { Iy_mem_22_out { O 32 vector } Iy_mem_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name Iy_mem_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_21_out \
    op interface \
    ports { Iy_mem_21_out { O 32 vector } Iy_mem_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name Iy_mem_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_20_out \
    op interface \
    ports { Iy_mem_20_out { O 32 vector } Iy_mem_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name Iy_mem_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_19_out \
    op interface \
    ports { Iy_mem_19_out { O 32 vector } Iy_mem_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name Iy_mem_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_18_out \
    op interface \
    ports { Iy_mem_18_out { O 32 vector } Iy_mem_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name Iy_mem_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_17_out \
    op interface \
    ports { Iy_mem_17_out { O 32 vector } Iy_mem_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name Iy_mem_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_16_out \
    op interface \
    ports { Iy_mem_16_out { O 32 vector } Iy_mem_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name Iy_mem_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_15_out \
    op interface \
    ports { Iy_mem_15_out { O 32 vector } Iy_mem_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name Iy_mem_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_14_out \
    op interface \
    ports { Iy_mem_14_out { O 32 vector } Iy_mem_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name Iy_mem_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_13_out \
    op interface \
    ports { Iy_mem_13_out { O 32 vector } Iy_mem_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name Iy_mem_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_12_out \
    op interface \
    ports { Iy_mem_12_out { O 32 vector } Iy_mem_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name Iy_mem_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_11_out \
    op interface \
    ports { Iy_mem_11_out { O 32 vector } Iy_mem_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name Iy_mem_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_10_out \
    op interface \
    ports { Iy_mem_10_out { O 32 vector } Iy_mem_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name Iy_mem_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_9_out \
    op interface \
    ports { Iy_mem_9_out { O 32 vector } Iy_mem_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name Iy_mem_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_8_out \
    op interface \
    ports { Iy_mem_8_out { O 32 vector } Iy_mem_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name Iy_mem_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_out \
    op interface \
    ports { Iy_mem_7_out { O 32 vector } Iy_mem_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name Iy_mem_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_out \
    op interface \
    ports { Iy_mem_6_out { O 32 vector } Iy_mem_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name Iy_mem_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_out \
    op interface \
    ports { Iy_mem_5_out { O 32 vector } Iy_mem_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name Iy_mem_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_4_out \
    op interface \
    ports { Iy_mem_4_out { O 32 vector } Iy_mem_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name Iy_mem_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_3_out \
    op interface \
    ports { Iy_mem_3_out { O 32 vector } Iy_mem_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name Iy_mem_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_2_out \
    op interface \
    ports { Iy_mem_2_out { O 32 vector } Iy_mem_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name Iy_mem_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_1_out \
    op interface \
    ports { Iy_mem_1_out { O 32 vector } Iy_mem_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name Iy_mem_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_out \
    op interface \
    ports { Iy_mem_out { O 32 vector } Iy_mem_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName seq_align_multiple_flow_control_loop_pipe_sequential_init_U
set CompName seq_align_multiple_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix seq_align_multiple_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


