<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64ISelDAGToDAG.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64ISelDAGToDAG.cpp.html'>AArch64ISelDAGToDAG.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AArch64ISelDAGToDAG.cpp - A dag to dag inst selector for AArch64 --===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines an instruction selector for the AArch64 target.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AArch64TargetMachine.h.html">"AArch64TargetMachine.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/APSInt.h.html">"llvm/ADT/APSInt.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html">"llvm/CodeGen/SelectionDAGISel.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a> // To access function attributes.</u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/IR/Intrinsics.h.html">"llvm/IR/Intrinsics.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Support/KnownBits.h.html">"llvm/Support/KnownBits.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-isel"</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="31">31</th><td><i>/// AArch64DAGToDAGISel - AArch64 specific code to select AArch64 machine</i></td></tr>
<tr><th id="32">32</th><td><i>/// instructions for SelectionDAG operations.</i></td></tr>
<tr><th id="33">33</th><td><i>///</i></td></tr>
<tr><th id="34">34</th><td><b>namespace</b> {</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> {</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <i class="doc" data-doc="(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget">/// Subtarget - Keep a pointer to the AArch64Subtarget around so that we can</i></td></tr>
<tr><th id="39">39</th><td><i class="doc" data-doc="(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget">  /// make the right decision when generating code for different targets.</i></td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget" title='(anonymous namespace)::AArch64DAGToDAGISel::Subtarget' data-type='const llvm::AArch64Subtarget *' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64DAGToDAGISel::ForCodeSize" title='(anonymous namespace)::AArch64DAGToDAGISel::ForCodeSize' data-type='bool' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel::ForCodeSize">ForCodeSize</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>public</b>:</td></tr>
<tr><th id="45">45</th><td>  <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISelC1ERN4llvm20AArch64TargetMachineENS1_10CodeGenOpt5LevelE" title='(anonymous namespace)::AArch64DAGToDAGISel::AArch64DAGToDAGISel' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::AArch64DAGToDAGISel(llvm::AArch64TargetMachine &amp; tm, CodeGenOpt::Level OptLevel)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISelC1ERN4llvm20AArch64TargetMachineENS1_10CodeGenOpt5LevelE">AArch64DAGToDAGISel</dfn>(<a class="type" href="AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="local col1 decl" id="1tm" title='tm' data-type='llvm::AArch64TargetMachine &amp;' data-ref="1tm">tm</dfn>,</td></tr>
<tr><th id="46">46</th><td>                               <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col2 decl" id="2OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="2OptLevel">OptLevel</dfn>)</td></tr>
<tr><th id="47">47</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISelC1ERNS_13TargetMachineENS_10CodeGenOpt5LevelE" title='llvm::SelectionDAGISel::SelectionDAGISel' data-ref="_ZN4llvm16SelectionDAGISelC1ERNS_13TargetMachineENS_10CodeGenOpt5LevelE">(</a><a class="local col1 ref" href="#1tm" title='tm' data-ref="1tm">tm</a>, <a class="local col2 ref" href="#2OptLevel" title='OptLevel' data-ref="2OptLevel">OptLevel</a>), <a class="tu member" href="#(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget" title='(anonymous namespace)::AArch64DAGToDAGISel::Subtarget' data-use='w' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget">Subtarget</a>(<b>nullptr</b>),</td></tr>
<tr><th id="48">48</th><td>        <a class="tu member" href="#(anonymousnamespace)::AArch64DAGToDAGISel::ForCodeSize" title='(anonymous namespace)::AArch64DAGToDAGISel::ForCodeSize' data-use='w' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel::ForCodeSize">ForCodeSize</a>(<b>false</b>) {}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel11getPassNameEv" title='(anonymous namespace)::AArch64DAGToDAGISel::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64DAGToDAGISel::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="51">51</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AArch64 Instruction Selection"</q>;</td></tr>
<tr><th id="52">52</th><td>  }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64DAGToDAGISel::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>) override {</td></tr>
<tr><th id="55">55</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64DAGToDAGISel::ForCodeSize" title='(anonymous namespace)::AArch64DAGToDAGISel::ForCodeSize' data-use='w' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel::ForCodeSize">ForCodeSize</a> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>();</td></tr>
<tr><th id="56">56</th><td>    Subtarget = &amp;MF.getSubtarget&lt;AArch64Subtarget&gt;();</td></tr>
<tr><th id="57">57</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::SelectionDAGISel::runOnMachineFunction' data-ref="_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</a>(<span class='refarg'><a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a></span>);</td></tr>
<tr><th id="58">58</th><td>  }</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel6SelectEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::Select' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::Select(llvm::SDNode * Node)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel6SelectEPN4llvm6SDNodeE">Select</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="4Node" title='Node' data-type='llvm::SDNode *' data-ref="4Node">Node</dfn>) override;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE">/// SelectInlineAsmMemoryOperand - Implement addressing mode selection for</i></td></tr>
<tr><th id="63">63</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE">  /// inline asm expressions.</i></td></tr>
<tr><th id="64">64</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectInlineAsmMemoryOperand' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectInlineAsmMemoryOperand(const llvm::SDValue &amp; Op, unsigned int ConstraintID, std::vector&lt;SDValue&gt; &amp; OutOps)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE">SelectInlineAsmMemoryOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="5Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="5Op">Op</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                    <em>unsigned</em> <dfn class="local col6 decl" id="6ConstraintID" title='ConstraintID' data-type='unsigned int' data-ref="6ConstraintID">ConstraintID</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col7 decl" id="7OutOps" title='OutOps' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="7OutOps">OutOps</dfn>) override;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryMLAV64LaneV128EPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryMLAV64LaneV128' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryMLAV64LaneV128(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryMLAV64LaneV128EPN4llvm6SDNodeE">tryMLAV64LaneV128</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="8N" title='N' data-type='llvm::SDNode *' data-ref="8N">N</dfn>);</td></tr>
<tr><th id="69">69</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel18tryMULLV64LaneV128EjPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryMULLV64LaneV128' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryMULLV64LaneV128(unsigned int IntNo, llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel18tryMULLV64LaneV128EjPN4llvm6SDNodeE">tryMULLV64LaneV128</a>(<em>unsigned</em> <dfn class="local col9 decl" id="9IntNo" title='IntNo' data-type='unsigned int' data-ref="9IntNo">IntNo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="10N" title='N' data-type='llvm::SDNode *' data-ref="10N">N</dfn>);</td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectArithExtendedRegisterEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectArithExtendedRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectArithExtendedRegister(llvm::SDValue N, llvm::SDValue &amp; Reg, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectArithExtendedRegisterEN4llvm7SDValueERS2_S3_">SelectArithExtendedRegister</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="11N" title='N' data-type='llvm::SDValue' data-ref="11N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="12Reg" title='Reg' data-type='llvm::SDValue &amp;' data-ref="12Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="13Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="13Shift">Shift</dfn>);</td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectArithImmed' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectArithImmed(llvm::SDValue N, llvm::SDValue &amp; Val, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_">SelectArithImmed</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="14N" title='N' data-type='llvm::SDValue' data-ref="14N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="15Val" title='Val' data-type='llvm::SDValue &amp;' data-ref="15Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="16Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="16Shift">Shift</dfn>);</td></tr>
<tr><th id="72">72</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectNegArithImmedEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectNegArithImmed' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectNegArithImmed(llvm::SDValue N, llvm::SDValue &amp; Val, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectNegArithImmedEN4llvm7SDValueERS2_S3_">SelectNegArithImmed</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="17N" title='N' data-type='llvm::SDValue' data-ref="17N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="18Val" title='Val' data-type='llvm::SDValue &amp;' data-ref="18Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="19Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="19Shift">Shift</dfn>);</td></tr>
<tr><th id="73">73</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel26SelectArithShiftedRegisterEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectArithShiftedRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectArithShiftedRegister(llvm::SDValue N, llvm::SDValue &amp; Reg, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel26SelectArithShiftedRegisterEN4llvm7SDValueERS2_S3_">SelectArithShiftedRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="20N" title='N' data-type='llvm::SDValue' data-ref="20N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="21Reg" title='Reg' data-type='llvm::SDValue &amp;' data-ref="21Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="22Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="22Shift">Shift</dfn>) {</td></tr>
<tr><th id="74">74</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectShiftedRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_">SelectShiftedRegister</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#20N" title='N' data-ref="20N">N</a>, <b>false</b>, <span class='refarg'><a class="local col1 ref" href="#21Reg" title='Reg' data-ref="21Reg">Reg</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Shift" title='Shift' data-ref="22Shift">Shift</a></span>);</td></tr>
<tr><th id="75">75</th><td>  }</td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectLogicalShiftedRegisterEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectLogicalShiftedRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectLogicalShiftedRegister(llvm::SDValue N, llvm::SDValue &amp; Reg, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectLogicalShiftedRegisterEN4llvm7SDValueERS2_S3_">SelectLogicalShiftedRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="23N" title='N' data-type='llvm::SDValue' data-ref="23N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="24Reg" title='Reg' data-type='llvm::SDValue &amp;' data-ref="24Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="25Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="25Shift">Shift</dfn>) {</td></tr>
<tr><th id="77">77</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectShiftedRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_">SelectShiftedRegister</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#23N" title='N' data-ref="23N">N</a>, <b>true</b>, <span class='refarg'><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg">Reg</a></span>, <span class='refarg'><a class="local col5 ref" href="#25Shift" title='Shift' data-ref="25Shift">Shift</a></span>);</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeIndexed7S8EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S8' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S8(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeIndexed7S8EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed7S8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="26N" title='N' data-type='llvm::SDValue' data-ref="26N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="27Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="27Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="28OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="28OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="80">80</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed7S</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#26N" title='N' data-ref="26N">N</a>, <var>1</var>, <span class='refarg'><a class="local col7 ref" href="#27Base" title='Base' data-ref="27Base">Base</a></span>, <span class='refarg'><a class="local col8 ref" href="#28OffImm" title='OffImm' data-ref="28OffImm">OffImm</a></span>);</td></tr>
<tr><th id="81">81</th><td>  }</td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25SelectAddrModeIndexed7S16EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S16' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S16(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25SelectAddrModeIndexed7S16EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed7S16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="29N" title='N' data-type='llvm::SDValue' data-ref="29N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="30Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="30Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="31OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="31OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="83">83</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed7S</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#29N" title='N' data-ref="29N">N</a>, <var>2</var>, <span class='refarg'><a class="local col0 ref" href="#30Base" title='Base' data-ref="30Base">Base</a></span>, <span class='refarg'><a class="local col1 ref" href="#31OffImm" title='OffImm' data-ref="31OffImm">OffImm</a></span>);</td></tr>
<tr><th id="84">84</th><td>  }</td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25SelectAddrModeIndexed7S32EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S32' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S32(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25SelectAddrModeIndexed7S32EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed7S32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="32N" title='N' data-type='llvm::SDValue' data-ref="32N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="33Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="33Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="34OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="34OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed7S</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#32N" title='N' data-ref="32N">N</a>, <var>4</var>, <span class='refarg'><a class="local col3 ref" href="#33Base" title='Base' data-ref="33Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#34OffImm" title='OffImm' data-ref="34OffImm">OffImm</a></span>);</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25SelectAddrModeIndexed7S64EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S64' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S64(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25SelectAddrModeIndexed7S64EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed7S64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="35N" title='N' data-type='llvm::SDValue' data-ref="35N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="36Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="36Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="37OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="37OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="89">89</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed7S</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#35N" title='N' data-ref="35N">N</a>, <var>8</var>, <span class='refarg'><a class="local col6 ref" href="#36Base" title='Base' data-ref="36Base">Base</a></span>, <span class='refarg'><a class="local col7 ref" href="#37OffImm" title='OffImm' data-ref="37OffImm">OffImm</a></span>);</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel26SelectAddrModeIndexed7S128EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S128' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S128(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel26SelectAddrModeIndexed7S128EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed7S128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="38N" title='N' data-type='llvm::SDValue' data-ref="38N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="39Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="39Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="40OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="40OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="92">92</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed7S</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#38N" title='N' data-ref="38N">N</a>, <var>16</var>, <span class='refarg'><a class="local col9 ref" href="#39Base" title='Base' data-ref="39Base">Base</a></span>, <span class='refarg'><a class="local col0 ref" href="#40OffImm" title='OffImm' data-ref="40OffImm">OffImm</a></span>);</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectAddrModeIndexedS9S128EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedS9S128' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedS9S128(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectAddrModeIndexedS9S128EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexedS9S128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="41N" title='N' data-type='llvm::SDValue' data-ref="41N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="42Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="42Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="43OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="43OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_">SelectAddrModeIndexedBitWidth</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#41N" title='N' data-ref="41N">N</a>, <b>true</b>, <var>9</var>, <var>16</var>, <span class='refarg'><a class="local col2 ref" href="#42Base" title='Base' data-ref="42Base">Base</a></span>, <span class='refarg'><a class="local col3 ref" href="#43OffImm" title='OffImm' data-ref="43OffImm">OffImm</a></span>);</td></tr>
<tr><th id="96">96</th><td>  }</td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectAddrModeIndexedU6S128EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedU6S128' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedU6S128(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectAddrModeIndexedU6S128EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexedU6S128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="44N" title='N' data-type='llvm::SDValue' data-ref="44N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="45Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="45Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="46OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="46OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="98">98</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_">SelectAddrModeIndexedBitWidth</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#44N" title='N' data-ref="44N">N</a>, <b>false</b>, <var>6</var>, <var>16</var>, <span class='refarg'><a class="local col5 ref" href="#45Base" title='Base' data-ref="45Base">Base</a></span>, <span class='refarg'><a class="local col6 ref" href="#46OffImm" title='OffImm' data-ref="46OffImm">OffImm</a></span>);</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeIndexed8EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed8' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed8(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeIndexed8EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="47N" title='N' data-type='llvm::SDValue' data-ref="47N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="48Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="48Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="49OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="49OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#47N" title='N' data-ref="47N">N</a>, <var>1</var>, <span class='refarg'><a class="local col8 ref" href="#48Base" title='Base' data-ref="48Base">Base</a></span>, <span class='refarg'><a class="local col9 ref" href="#49OffImm" title='OffImm' data-ref="49OffImm">OffImm</a></span>);</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed16EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed16' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed16(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed16EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="50N" title='N' data-type='llvm::SDValue' data-ref="50N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="51Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="51Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="52OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="52OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#50N" title='N' data-ref="50N">N</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#51Base" title='Base' data-ref="51Base">Base</a></span>, <span class='refarg'><a class="local col2 ref" href="#52OffImm" title='OffImm' data-ref="52OffImm">OffImm</a></span>);</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed32EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed32' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed32(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed32EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="53N" title='N' data-type='llvm::SDValue' data-ref="53N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="54Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="54Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="55OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="55OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="107">107</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#53N" title='N' data-ref="53N">N</a>, <var>4</var>, <span class='refarg'><a class="local col4 ref" href="#54Base" title='Base' data-ref="54Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#55OffImm" title='OffImm' data-ref="55OffImm">OffImm</a></span>);</td></tr>
<tr><th id="108">108</th><td>  }</td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed64EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed64' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed64(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed64EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="56N" title='N' data-type='llvm::SDValue' data-ref="56N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="57Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="57Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="58OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="58OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a>, <var>8</var>, <span class='refarg'><a class="local col7 ref" href="#57Base" title='Base' data-ref="57Base">Base</a></span>, <span class='refarg'><a class="local col8 ref" href="#58OffImm" title='OffImm' data-ref="58OffImm">OffImm</a></span>);</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeIndexed128EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed128' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed128(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeIndexed128EN4llvm7SDValueERS2_S3_">SelectAddrModeIndexed128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="59N" title='N' data-type='llvm::SDValue' data-ref="59N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="60Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="60Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="61OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="61OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="113">113</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#59N" title='N' data-ref="59N">N</a>, <var>16</var>, <span class='refarg'><a class="local col0 ref" href="#60Base" title='Base' data-ref="60Base">Base</a></span>, <span class='refarg'><a class="local col1 ref" href="#61OffImm" title='OffImm' data-ref="61OffImm">OffImm</a></span>);</td></tr>
<tr><th id="114">114</th><td>  }</td></tr>
<tr><th id="115">115</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeUnscaled8EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled8' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled8(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeUnscaled8EN4llvm7SDValueERS2_S3_">SelectAddrModeUnscaled8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="62N" title='N' data-type='llvm::SDValue' data-ref="62N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="63Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="63Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="64OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="64OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">SelectAddrModeUnscaled</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#62N" title='N' data-ref="62N">N</a>, <var>1</var>, <span class='refarg'><a class="local col3 ref" href="#63Base" title='Base' data-ref="63Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#64OffImm" title='OffImm' data-ref="64OffImm">OffImm</a></span>);</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeUnscaled16EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled16' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled16(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeUnscaled16EN4llvm7SDValueERS2_S3_">SelectAddrModeUnscaled16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="65N" title='N' data-type='llvm::SDValue' data-ref="65N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="66Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="66Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="67OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="67OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="119">119</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">SelectAddrModeUnscaled</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#65N" title='N' data-ref="65N">N</a>, <var>2</var>, <span class='refarg'><a class="local col6 ref" href="#66Base" title='Base' data-ref="66Base">Base</a></span>, <span class='refarg'><a class="local col7 ref" href="#67OffImm" title='OffImm' data-ref="67OffImm">OffImm</a></span>);</td></tr>
<tr><th id="120">120</th><td>  }</td></tr>
<tr><th id="121">121</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeUnscaled32EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled32' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled32(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeUnscaled32EN4llvm7SDValueERS2_S3_">SelectAddrModeUnscaled32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="68N" title='N' data-type='llvm::SDValue' data-ref="68N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="69Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="69Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="70OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="70OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">SelectAddrModeUnscaled</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#68N" title='N' data-ref="68N">N</a>, <var>4</var>, <span class='refarg'><a class="local col9 ref" href="#69Base" title='Base' data-ref="69Base">Base</a></span>, <span class='refarg'><a class="local col0 ref" href="#70OffImm" title='OffImm' data-ref="70OffImm">OffImm</a></span>);</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeUnscaled64EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled64' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled64(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectAddrModeUnscaled64EN4llvm7SDValueERS2_S3_">SelectAddrModeUnscaled64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="71N" title='N' data-type='llvm::SDValue' data-ref="71N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="72Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="72Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="73OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="73OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="125">125</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">SelectAddrModeUnscaled</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#71N" title='N' data-ref="71N">N</a>, <var>8</var>, <span class='refarg'><a class="local col2 ref" href="#72Base" title='Base' data-ref="72Base">Base</a></span>, <span class='refarg'><a class="local col3 ref" href="#73OffImm" title='OffImm' data-ref="73OffImm">OffImm</a></span>);</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25SelectAddrModeUnscaled128EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled128' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled128(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25SelectAddrModeUnscaled128EN4llvm7SDValueERS2_S3_">SelectAddrModeUnscaled128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="74N" title='N' data-type='llvm::SDValue' data-ref="74N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="75Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="75Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="76OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="76OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="128">128</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">SelectAddrModeUnscaled</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#74N" title='N' data-ref="74N">N</a>, <var>16</var>, <span class='refarg'><a class="local col5 ref" href="#75Base" title='Base' data-ref="75Base">Base</a></span>, <span class='refarg'><a class="local col6 ref" href="#76OffImm" title='OffImm' data-ref="76OffImm">OffImm</a></span>);</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <b>template</b>&lt;<em>int</em> Width&gt;</td></tr>
<tr><th id="132">132</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeWROEN4llvm7SDValueERS2_S3_S3_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeWRO' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeWRO(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; SignExtend, llvm::SDValue &amp; DoShift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeWROEN4llvm7SDValueERS2_S3_S3_S3_">SelectAddrModeWRO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="77N" title='N' data-type='llvm::SDValue' data-ref="77N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="78Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="78Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="79Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="79Offset">Offset</dfn>,</td></tr>
<tr><th id="133">133</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="80SignExtend" title='SignExtend' data-type='llvm::SDValue &amp;' data-ref="80SignExtend">SignExtend</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="81DoShift" title='DoShift' data-type='llvm::SDValue &amp;' data-ref="81DoShift">DoShift</dfn>) {</td></tr>
<tr><th id="134">134</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeWROEN4llvm7SDValueEjRS2_S3_S3_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeWRO' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeWROEN4llvm7SDValueEjRS2_S3_S3_S3_">SelectAddrModeWRO</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#77N" title='N' data-ref="77N">N</a>, <a class="tu ref" href="#Width" title='Width' data-use='r' data-ref="Width">Width</a> / <var>8</var>, <span class='refarg'><a class="local col8 ref" href="#78Base" title='Base' data-ref="78Base">Base</a></span>, <span class='refarg'><a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a></span>, <span class='refarg'><a class="local col0 ref" href="#80SignExtend" title='SignExtend' data-ref="80SignExtend">SignExtend</a></span>, <span class='refarg'><a class="local col1 ref" href="#81DoShift" title='DoShift' data-ref="81DoShift">DoShift</a></span>);</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <b>template</b>&lt;<em>int</em> Width&gt;</td></tr>
<tr><th id="138">138</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeXROEN4llvm7SDValueERS2_S3_S3_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeXRO' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeXRO(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; SignExtend, llvm::SDValue &amp; DoShift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeXROEN4llvm7SDValueERS2_S3_S3_S3_">SelectAddrModeXRO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="82N" title='N' data-type='llvm::SDValue' data-ref="82N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="83Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="83Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="84Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="84Offset">Offset</dfn>,</td></tr>
<tr><th id="139">139</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="85SignExtend" title='SignExtend' data-type='llvm::SDValue &amp;' data-ref="85SignExtend">SignExtend</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="86DoShift" title='DoShift' data-type='llvm::SDValue &amp;' data-ref="86DoShift">DoShift</dfn>) {</td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeXROEN4llvm7SDValueEjRS2_S3_S3_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeXRO' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeXROEN4llvm7SDValueEjRS2_S3_S3_S3_">SelectAddrModeXRO</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#82N" title='N' data-ref="82N">N</a>, <a class="tu ref" href="#Width" title='Width' data-use='r' data-ref="Width">Width</a> / <var>8</var>, <span class='refarg'><a class="local col3 ref" href="#83Base" title='Base' data-ref="83Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#84Offset" title='Offset' data-ref="84Offset">Offset</a></span>, <span class='refarg'><a class="local col5 ref" href="#85SignExtend" title='SignExtend' data-ref="85SignExtend">SignExtend</a></span>, <span class='refarg'><a class="local col6 ref" href="#86DoShift" title='DoShift' data-ref="86DoShift">DoShift</a></span>);</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE">/// Form sequences of consecutive 64/128-bit registers for use in NEON</i></td></tr>
<tr><th id="145">145</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE">  /// instructions making use of a vector-list (e.g. ldN, tbl). Vecs must have</i></td></tr>
<tr><th id="146">146</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE">  /// between 1 and 4 elements. If it contains a single element that is returned</i></td></tr>
<tr><th id="147">147</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE">  /// unchanged; otherwise a REG_SEQUENCE value is returned.</i></td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createDTuple' data-type='llvm::SDValue (anonymous namespace)::AArch64DAGToDAGISel::createDTuple(ArrayRef&lt;llvm::SDValue&gt; Vecs)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createDTuple</a>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col7 decl" id="87Vecs" title='Vecs' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="87Vecs">Vecs</dfn>);</td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createQTuple' data-type='llvm::SDValue (anonymous namespace)::AArch64DAGToDAGISel::createQTuple(ArrayRef&lt;llvm::SDValue&gt; Vecs)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createQTuple</a>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col8 decl" id="88Vecs" title='Vecs' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="88Vecs">Vecs</dfn>);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11createTupleEN4llvm8ArrayRefINS1_7SDValueEEEPKjS6_">/// Generic helper for the createDTuple/createQTuple</i></td></tr>
<tr><th id="152">152</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11createTupleEN4llvm8ArrayRefINS1_7SDValueEEEPKjS6_">  /// functions. Those should almost always be called instead.</i></td></tr>
<tr><th id="153">153</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11createTupleEN4llvm8ArrayRefINS1_7SDValueEEEPKjS6_" title='(anonymous namespace)::AArch64DAGToDAGISel::createTuple' data-type='llvm::SDValue (anonymous namespace)::AArch64DAGToDAGISel::createTuple(ArrayRef&lt;llvm::SDValue&gt; Vecs, const unsigned int * RegClassIDs, const unsigned int * SubRegs)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11createTupleEN4llvm8ArrayRefINS1_7SDValueEEEPKjS6_">createTuple</a>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col9 decl" id="89Vecs" title='Vecs' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="89Vecs">Vecs</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="90RegClassIDs" title='RegClassIDs' data-type='const unsigned int *' data-ref="90RegClassIDs">RegClassIDs</dfn>[],</td></tr>
<tr><th id="154">154</th><td>                      <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="91SubRegs" title='SubRegs' data-type='const unsigned int *' data-ref="91SubRegs">SubRegs</dfn>[]);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11SelectTableEPN4llvm6SDNodeEjjb" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectTable' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectTable(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc, bool isExt)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11SelectTableEPN4llvm6SDNodeEjjb">SelectTable</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="92N" title='N' data-type='llvm::SDNode *' data-ref="92N">N</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="93NumVecs" title='NumVecs' data-type='unsigned int' data-ref="93NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="94Opc" title='Opc' data-type='unsigned int' data-ref="94Opc">Opc</dfn>, <em>bool</em> <dfn class="local col5 decl" id="95isExt" title='isExt' data-type='bool' data-ref="95isExt">isExt</dfn>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14tryIndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryIndexedLoad' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryIndexedLoad(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14tryIndexedLoadEPN4llvm6SDNodeE">tryIndexedLoad</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="96N" title='N' data-type='llvm::SDNode *' data-ref="96N">N</dfn>);</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectLoadEPN4llvm6SDNodeEjjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectLoad' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectLoad(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc, unsigned int SubRegIdx)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectLoadEPN4llvm6SDNodeEjjj">SelectLoad</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="97N" title='N' data-type='llvm::SDNode *' data-ref="97N">N</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="98NumVecs" title='NumVecs' data-type='unsigned int' data-ref="98NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99Opc" title='Opc' data-type='unsigned int' data-ref="99Opc">Opc</dfn>,</td></tr>
<tr><th id="161">161</th><td>                     <em>unsigned</em> <dfn class="local col0 decl" id="100SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="100SubRegIdx">SubRegIdx</dfn>);</td></tr>
<tr><th id="162">162</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectPostLoadEPN4llvm6SDNodeEjjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectPostLoad' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectPostLoad(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc, unsigned int SubRegIdx)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectPostLoadEPN4llvm6SDNodeEjjj">SelectPostLoad</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="101N" title='N' data-type='llvm::SDNode *' data-ref="101N">N</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="102NumVecs" title='NumVecs' data-type='unsigned int' data-ref="102NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103Opc" title='Opc' data-type='unsigned int' data-ref="103Opc">Opc</dfn>,</td></tr>
<tr><th id="163">163</th><td>                         <em>unsigned</em> <dfn class="local col4 decl" id="104SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="104SubRegIdx">SubRegIdx</dfn>);</td></tr>
<tr><th id="164">164</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectLoadLaneEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectLoadLane' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectLoadLane(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectLoadLaneEPN4llvm6SDNodeEjj">SelectLoadLane</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="105N" title='N' data-type='llvm::SDNode *' data-ref="105N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="106NumVecs" title='NumVecs' data-type='unsigned int' data-ref="106NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="107Opc" title='Opc' data-type='unsigned int' data-ref="107Opc">Opc</dfn>);</td></tr>
<tr><th id="165">165</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel18SelectPostLoadLaneEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectPostLoadLane' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectPostLoadLane(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel18SelectPostLoadLaneEPN4llvm6SDNodeEjj">SelectPostLoadLane</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="108N" title='N' data-type='llvm::SDNode *' data-ref="108N">N</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="109NumVecs" title='NumVecs' data-type='unsigned int' data-ref="109NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="110Opc" title='Opc' data-type='unsigned int' data-ref="110Opc">Opc</dfn>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11SelectStoreEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectStore' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectStore(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11SelectStoreEPN4llvm6SDNodeEjj">SelectStore</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="111N" title='N' data-type='llvm::SDNode *' data-ref="111N">N</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="112NumVecs" title='NumVecs' data-type='unsigned int' data-ref="112NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="113Opc" title='Opc' data-type='unsigned int' data-ref="113Opc">Opc</dfn>);</td></tr>
<tr><th id="168">168</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15SelectPostStoreEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectPostStore' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectPostStore(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15SelectPostStoreEPN4llvm6SDNodeEjj">SelectPostStore</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="114N" title='N' data-type='llvm::SDNode *' data-ref="114N">N</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="115NumVecs" title='NumVecs' data-type='unsigned int' data-ref="115NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="116Opc" title='Opc' data-type='unsigned int' data-ref="116Opc">Opc</dfn>);</td></tr>
<tr><th id="169">169</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15SelectStoreLaneEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectStoreLane' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectStoreLane(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15SelectStoreLaneEPN4llvm6SDNodeEjj">SelectStoreLane</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="117N" title='N' data-type='llvm::SDNode *' data-ref="117N">N</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="118NumVecs" title='NumVecs' data-type='unsigned int' data-ref="118NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="119Opc" title='Opc' data-type='unsigned int' data-ref="119Opc">Opc</dfn>);</td></tr>
<tr><th id="170">170</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectPostStoreLaneEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectPostStoreLane' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectPostStoreLane(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectPostStoreLaneEPN4llvm6SDNodeEjj">SelectPostStoreLane</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="120N" title='N' data-type='llvm::SDNode *' data-ref="120N">N</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="121NumVecs" title='NumVecs' data-type='unsigned int' data-ref="121NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="122Opc" title='Opc' data-type='unsigned int' data-ref="122Opc">Opc</dfn>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel20tryBitfieldExtractOpEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOp' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOp(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel20tryBitfieldExtractOpEPN4llvm6SDNodeE">tryBitfieldExtractOp</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="123N" title='N' data-type='llvm::SDNode *' data-ref="123N">N</dfn>);</td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28tryBitfieldExtractOpFromSExtEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOpFromSExt' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOpFromSExt(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28tryBitfieldExtractOpFromSExtEPN4llvm6SDNodeE">tryBitfieldExtractOpFromSExt</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="124N" title='N' data-type='llvm::SDNode *' data-ref="124N">N</dfn>);</td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19tryBitfieldInsertOpEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertOp' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertOp(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19tryBitfieldInsertOpEPN4llvm6SDNodeE">tryBitfieldInsertOp</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="125N" title='N' data-type='llvm::SDNode *' data-ref="125N">N</dfn>);</td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25tryBitfieldInsertInZeroOpEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertInZeroOp' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertInZeroOp(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25tryBitfieldInsertInZeroOpEPN4llvm6SDNodeE">tryBitfieldInsertInZeroOp</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="126N" title='N' data-type='llvm::SDNode *' data-ref="126N">N</dfn>);</td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryShiftAmountModEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryShiftAmountMod' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryShiftAmountMod(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryShiftAmountModEPN4llvm6SDNodeE">tryShiftAmountMod</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="127N" title='N' data-type='llvm::SDNode *' data-ref="127N">N</dfn>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryReadRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryReadRegister(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">tryReadRegister</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="128N" title='N' data-type='llvm::SDNode *' data-ref="128N">N</dfn>);</td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryWriteRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryWriteRegister(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">tryWriteRegister</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="129N" title='N' data-type='llvm::SDNode *' data-ref="129N">N</dfn>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>// Include the pieces autogenerated from the target description.</i></td></tr>
<tr><th id="182">182</th><td><u>#include <span class='error' title="&apos;AArch64GenDAGISel.inc&apos; file not found">"AArch64GenDAGISel.inc"</span></u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><b>private</b>:</td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectShiftedRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectShiftedRegister(llvm::SDValue N, bool AllowROR, llvm::SDValue &amp; Reg, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_">SelectShiftedRegister</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="130N" title='N' data-type='llvm::SDValue' data-ref="130N">N</dfn>, <em>bool</em> <dfn class="local col1 decl" id="131AllowROR" title='AllowROR' data-type='bool' data-ref="131AllowROR">AllowROR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="132Reg" title='Reg' data-type='llvm::SDValue &amp;' data-ref="132Reg">Reg</dfn>,</td></tr>
<tr><th id="186">186</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="133Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="133Shift">Shift</dfn>);</td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed7S(llvm::SDValue N, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel23SelectAddrModeIndexed7SEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed7S</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="134N" title='N' data-type='llvm::SDValue' data-ref="134N">N</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="135Size" title='Size' data-type='unsigned int' data-ref="135Size">Size</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="136Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="136Base">Base</dfn>,</td></tr>
<tr><th id="188">188</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="137OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="137OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="189">189</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_">SelectAddrModeIndexedBitWidth</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#134N" title='N' data-ref="134N">N</a>, <b>true</b>, <var>7</var>, <a class="local col5 ref" href="#135Size" title='Size' data-ref="135Size">Size</a>, <span class='refarg'><a class="local col6 ref" href="#136Base" title='Base' data-ref="136Base">Base</a></span>, <span class='refarg'><a class="local col7 ref" href="#137OffImm" title='OffImm' data-ref="137OffImm">OffImm</a></span>);</td></tr>
<tr><th id="190">190</th><td>  }</td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedBitWidth' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedBitWidth(llvm::SDValue N, bool IsSignedImm, unsigned int BW, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_">SelectAddrModeIndexedBitWidth</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="138N" title='N' data-type='llvm::SDValue' data-ref="138N">N</dfn>, <em>bool</em> <dfn class="local col9 decl" id="139IsSignedImm" title='IsSignedImm' data-type='bool' data-ref="139IsSignedImm">IsSignedImm</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="140BW" title='BW' data-type='unsigned int' data-ref="140BW">BW</dfn>,</td></tr>
<tr><th id="192">192</th><td>                                     <em>unsigned</em> <dfn class="local col1 decl" id="141Size" title='Size' data-type='unsigned int' data-ref="141Size">Size</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="142Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="142Base">Base</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="143OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="143OffImm">OffImm</dfn>);</td></tr>
<tr><th id="194">194</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed(llvm::SDValue N, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="144N" title='N' data-type='llvm::SDValue' data-ref="144N">N</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="145Size" title='Size' data-type='unsigned int' data-ref="145Size">Size</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="146Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="146Base">Base</dfn>,</td></tr>
<tr><th id="195">195</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="147OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="147OffImm">OffImm</dfn>);</td></tr>
<tr><th id="196">196</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled(llvm::SDValue N, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">SelectAddrModeUnscaled</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="148N" title='N' data-type='llvm::SDValue' data-ref="148N">N</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="149Size" title='Size' data-type='unsigned int' data-ref="149Size">Size</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="150Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="150Base">Base</dfn>,</td></tr>
<tr><th id="197">197</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="151OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="151OffImm">OffImm</dfn>);</td></tr>
<tr><th id="198">198</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeWROEN4llvm7SDValueEjRS2_S3_S3_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeWRO' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeWRO(llvm::SDValue N, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; SignExtend, llvm::SDValue &amp; DoShift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeWROEN4llvm7SDValueEjRS2_S3_S3_S3_">SelectAddrModeWRO</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="152N" title='N' data-type='llvm::SDValue' data-ref="152N">N</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="153Size" title='Size' data-type='unsigned int' data-ref="153Size">Size</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="154Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="154Base">Base</dfn>,</td></tr>
<tr><th id="199">199</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="155Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="155Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="156SignExtend" title='SignExtend' data-type='llvm::SDValue &amp;' data-ref="156SignExtend">SignExtend</dfn>,</td></tr>
<tr><th id="200">200</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="157DoShift" title='DoShift' data-type='llvm::SDValue &amp;' data-ref="157DoShift">DoShift</dfn>);</td></tr>
<tr><th id="201">201</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeXROEN4llvm7SDValueEjRS2_S3_S3_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeXRO' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeXRO(llvm::SDValue N, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; SignExtend, llvm::SDValue &amp; DoShift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeXROEN4llvm7SDValueEjRS2_S3_S3_S3_">SelectAddrModeXRO</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="158N" title='N' data-type='llvm::SDValue' data-ref="158N">N</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="159Size" title='Size' data-type='unsigned int' data-ref="159Size">Size</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="160Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="160Base">Base</dfn>,</td></tr>
<tr><th id="202">202</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="161Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="161Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="162SignExtend" title='SignExtend' data-type='llvm::SDValue &amp;' data-ref="162SignExtend">SignExtend</dfn>,</td></tr>
<tr><th id="203">203</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="163DoShift" title='DoShift' data-type='llvm::SDValue &amp;' data-ref="163DoShift">DoShift</dfn>);</td></tr>
<tr><th id="204">204</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE" title='(anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding(llvm::SDValue V) const' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">isWorthFolding</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="164V" title='V' data-type='llvm::SDValue' data-ref="164V">V</dfn>) <em>const</em>;</td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectExtendedSHL' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectExtendedSHL(llvm::SDValue N, unsigned int Size, bool WantExtend, llvm::SDValue &amp; Offset, llvm::SDValue &amp; SignExtend)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_">SelectExtendedSHL</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="165N" title='N' data-type='llvm::SDValue' data-ref="165N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="166Size" title='Size' data-type='unsigned int' data-ref="166Size">Size</dfn>, <em>bool</em> <dfn class="local col7 decl" id="167WantExtend" title='WantExtend' data-type='bool' data-ref="167WantExtend">WantExtend</dfn>,</td></tr>
<tr><th id="206">206</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="168Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="168Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="169SignExtend" title='SignExtend' data-type='llvm::SDValue &amp;' data-ref="169SignExtend">SignExtend</dfn>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <b>template</b>&lt;<em>unsigned</em> RegWidth&gt;</td></tr>
<tr><th id="209">209</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectCVTFixedPosOperandEN4llvm7SDValueERS2_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectCVTFixedPosOperand' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectCVTFixedPosOperand(llvm::SDValue N, llvm::SDValue &amp; FixedPos)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectCVTFixedPosOperandEN4llvm7SDValueERS2_">SelectCVTFixedPosOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="170N" title='N' data-type='llvm::SDValue' data-ref="170N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="171FixedPos" title='FixedPos' data-type='llvm::SDValue &amp;' data-ref="171FixedPos">FixedPos</dfn>) {</td></tr>
<tr><th id="210">210</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectCVTFixedPosOperandEN4llvm7SDValueERS2_j" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectCVTFixedPosOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectCVTFixedPosOperandEN4llvm7SDValueERS2_j">SelectCVTFixedPosOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#170N" title='N' data-ref="170N">N</a>, <span class='refarg'><a class="local col1 ref" href="#171FixedPos" title='FixedPos' data-ref="171FixedPos">FixedPos</a></span>, <a class="tu ref" href="#RegWidth" title='RegWidth' data-use='r' data-ref="RegWidth">RegWidth</a>);</td></tr>
<tr><th id="211">211</th><td>  }</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectCVTFixedPosOperandEN4llvm7SDValueERS2_j" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectCVTFixedPosOperand' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectCVTFixedPosOperand(llvm::SDValue N, llvm::SDValue &amp; FixedPos, unsigned int Width)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectCVTFixedPosOperandEN4llvm7SDValueERS2_j">SelectCVTFixedPosOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="172N" title='N' data-type='llvm::SDValue' data-ref="172N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="173FixedPos" title='FixedPos' data-type='llvm::SDValue &amp;' data-ref="173FixedPos">FixedPos</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="174Width" title='Width' data-type='unsigned int' data-ref="174Width">Width</dfn>);</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectCMP_SWAP' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectCMP_SWAP(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE">SelectCMP_SWAP</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="175N" title='N' data-type='llvm::SDNode *' data-ref="175N">N</dfn>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>};</td></tr>
<tr><th id="218">218</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><i class="doc" data-doc="_ZL14isIntImmediatePKN4llvm6SDNodeERm">/// isIntImmediate - This method tests to see if the node is a constant</i></td></tr>
<tr><th id="221">221</th><td><i class="doc" data-doc="_ZL14isIntImmediatePKN4llvm6SDNodeERm">/// operand. If so Imm will receive the 32-bit value.</i></td></tr>
<tr><th id="222">222</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14isIntImmediatePKN4llvm6SDNodeERm" title='isIntImmediate' data-type='bool isIntImmediate(const llvm::SDNode * N, uint64_t &amp; Imm)' data-ref="_ZL14isIntImmediatePKN4llvm6SDNodeERm">isIntImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="176N" title='N' data-type='const llvm::SDNode *' data-ref="176N">N</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col7 decl" id="177Imm" title='Imm' data-type='uint64_t &amp;' data-ref="177Imm">Imm</dfn>) {</td></tr>
<tr><th id="223">223</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col8 decl" id="178C" title='C' data-type='const llvm::ConstantSDNode *' data-ref="178C"><a class="local col8 ref" href="#178C" title='C' data-ref="178C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#176N" title='N' data-ref="176N">N</a>)) {</td></tr>
<tr><th id="224">224</th><td>    <a class="local col7 ref" href="#177Imm" title='Imm' data-ref="177Imm">Imm</a> = <a class="local col8 ref" href="#178C" title='C' data-ref="178C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><i  data-doc="_ZL14isIntImmediateN4llvm7SDValueERm">// isIntImmediate - This method tests to see if a constant operand.</i></td></tr>
<tr><th id="231">231</th><td><i  data-doc="_ZL14isIntImmediateN4llvm7SDValueERm">// If so Imm will receive the value.</i></td></tr>
<tr><th id="232">232</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14isIntImmediateN4llvm7SDValueERm" title='isIntImmediate' data-type='bool isIntImmediate(llvm::SDValue N, uint64_t &amp; Imm)' data-ref="_ZL14isIntImmediateN4llvm7SDValueERm">isIntImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="179N" title='N' data-type='llvm::SDValue' data-ref="179N">N</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col0 decl" id="180Imm" title='Imm' data-type='uint64_t &amp;' data-ref="180Imm">Imm</dfn>) {</td></tr>
<tr><th id="233">233</th><td>  <b>return</b> <a class="tu ref" href="#_ZL14isIntImmediatePKN4llvm6SDNodeERm" title='isIntImmediate' data-use='c' data-ref="_ZL14isIntImmediatePKN4llvm6SDNodeERm">isIntImmediate</a>(<a class="local col9 ref" href="#179N" title='N' data-ref="179N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col0 ref" href="#180Imm" title='Imm' data-ref="180Imm">Imm</a></span>);</td></tr>
<tr><th id="234">234</th><td>}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i  data-doc="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">// isOpcWithIntImmediate - This method tests to see if the node is a specific</i></td></tr>
<tr><th id="237">237</th><td><i  data-doc="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">// opcode and that it has a immediate integer right operand.</i></td></tr>
<tr><th id="238">238</th><td><i  data-doc="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">// If so Imm will receive the 32 bit value.</i></td></tr>
<tr><th id="239">239</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-type='bool isOpcWithIntImmediate(const llvm::SDNode * N, unsigned int Opc, uint64_t &amp; Imm)' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="181N" title='N' data-type='const llvm::SDNode *' data-ref="181N">N</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="182Opc" title='Opc' data-type='unsigned int' data-ref="182Opc">Opc</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col3 decl" id="183Imm" title='Imm' data-type='uint64_t &amp;' data-ref="183Imm">Imm</dfn>) {</td></tr>
<tr><th id="241">241</th><td>  <b>return</b> <a class="local col1 ref" href="#181N" title='N' data-ref="181N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <a class="local col2 ref" href="#182Opc" title='Opc' data-ref="182Opc">Opc</a> &amp;&amp;</td></tr>
<tr><th id="242">242</th><td>         <a class="tu ref" href="#_ZL14isIntImmediatePKN4llvm6SDNodeERm" title='isIntImmediate' data-use='c' data-ref="_ZL14isIntImmediatePKN4llvm6SDNodeERm">isIntImmediate</a>(<a class="local col1 ref" href="#181N" title='N' data-ref="181N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col3 ref" href="#183Imm" title='Imm' data-ref="183Imm">Imm</a></span>);</td></tr>
<tr><th id="243">243</th><td>}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectInlineAsmMemoryOperand' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectInlineAsmMemoryOperand(const llvm::SDValue &amp; Op, unsigned int ConstraintID, std::vector&lt;SDValue&gt; &amp; OutOps)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE">SelectInlineAsmMemoryOperand</dfn>(</td></tr>
<tr><th id="246">246</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="184Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="184Op">Op</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="185ConstraintID" title='ConstraintID' data-type='unsigned int' data-ref="185ConstraintID">ConstraintID</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="186OutOps" title='OutOps' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="186OutOps">OutOps</dfn>) {</td></tr>
<tr><th id="247">247</th><td>  <b>switch</b>(<a class="local col5 ref" href="#185ConstraintID" title='ConstraintID' data-ref="185ConstraintID">ConstraintID</a>) {</td></tr>
<tr><th id="248">248</th><td>  <b>default</b>:</td></tr>
<tr><th id="249">249</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected asm memory constraint&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 249)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected asm memory constraint"</q>);</td></tr>
<tr><th id="250">250</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_i" title='llvm::InlineAsm::Constraint_i' data-ref="llvm::InlineAsm::Constraint_i">Constraint_i</a>:</td></tr>
<tr><th id="251">251</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_m" title='llvm::InlineAsm::Constraint_m' data-ref="llvm::InlineAsm::Constraint_m">Constraint_m</a>:</td></tr>
<tr><th id="252">252</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Q" title='llvm::InlineAsm::Constraint_Q' data-ref="llvm::InlineAsm::Constraint_Q">Constraint_Q</a>:</td></tr>
<tr><th id="253">253</th><td>    <i>// We need to make sure that this one operand does not end up in XZR, thus</i></td></tr>
<tr><th id="254">254</th><td><i>    // require the address to be in a PointerRegClass register.</i></td></tr>
<tr><th id="255">255</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::AArch64RegisterInfo *&apos;"><dfn class="local col7 decl" id="187TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="187TRI">TRI</dfn></span> = Subtarget-&gt;getRegisterInfo();</td></tr>
<tr><th id="256">256</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="188TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="188TRC">TRC</dfn> = TRI-&gt;getPointerRegClass(*MF);</td></tr>
<tr><th id="257">257</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="189dl" title='dl' data-type='llvm::SDLoc' data-ref="189dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#184Op" title='Op' data-ref="184Op">Op</a>);</td></tr>
<tr><th id="258">258</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="190RC" title='RC' data-type='llvm::SDValue' data-ref="190RC">RC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#188TRC" title='TRC' data-ref="188TRC">TRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>(), <a class="local col9 ref" href="#189dl" title='dl' data-ref="189dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="259">259</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="191NewOp" title='NewOp' data-type='llvm::SDValue' data-ref="191NewOp">NewOp</dfn> =</td></tr>
<tr><th id="260">260</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#75" title='llvm::TargetOpcode::COPY_TO_REGCLASS' data-ref="llvm::TargetOpcode::COPY_TO_REGCLASS">COPY_TO_REGCLASS</a>,</td></tr>
<tr><th id="261">261</th><td>                                       <a class="local col9 ref" href="#189dl" title='dl' data-ref="189dl">dl</a>, <a class="local col4 ref" href="#184Op" title='Op' data-ref="184Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>(),</td></tr>
<tr><th id="262">262</th><td>                                       <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#184Op" title='Op' data-ref="184Op">Op</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#190RC" title='RC' data-ref="190RC">RC</a>), <var>0</var>);</td></tr>
<tr><th id="263">263</th><td>    <a class="local col6 ref" href="#186OutOps" title='OutOps' data-ref="186OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#191NewOp" title='NewOp' data-ref="191NewOp">NewOp</a>);</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="267">267</th><td>}</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_">/// SelectArithImmed - Select an immediate value that can be represented as</i></td></tr>
<tr><th id="270">270</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_">/// a 12-bit value shifted left by either 0 or 12.  If so, return true with</i></td></tr>
<tr><th id="271">271</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_">/// Val set to the 12-bit value and Shift set to the shifter operand.</i></td></tr>
<tr><th id="272">272</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectArithImmed' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectArithImmed(llvm::SDValue N, llvm::SDValue &amp; Val, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_">SelectArithImmed</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="192N" title='N' data-type='llvm::SDValue' data-ref="192N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="193Val" title='Val' data-type='llvm::SDValue &amp;' data-ref="193Val">Val</dfn>,</td></tr>
<tr><th id="273">273</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="194Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="194Shift">Shift</dfn>) {</td></tr>
<tr><th id="274">274</th><td>  <i>// This function is called from the addsub_shifted_imm ComplexPattern,</i></td></tr>
<tr><th id="275">275</th><td><i>  // which lists [imm] as the list of opcode it's interested in, however</i></td></tr>
<tr><th id="276">276</th><td><i>  // we still need to check whether the operand is actually an immediate</i></td></tr>
<tr><th id="277">277</th><td><i>  // here because the ComplexPattern opcode list is only used in</i></td></tr>
<tr><th id="278">278</th><td><i>  // root-level opcode matching.</i></td></tr>
<tr><th id="279">279</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#192N" title='N' data-ref="192N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()))</td></tr>
<tr><th id="280">280</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="195Immed" title='Immed' data-type='uint64_t' data-ref="195Immed">Immed</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#192N" title='N' data-ref="192N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="283">283</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="196ShiftAmt" title='ShiftAmt' data-type='unsigned int' data-ref="196ShiftAmt">ShiftAmt</dfn>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="local col5 ref" href="#195Immed" title='Immed' data-ref="195Immed">Immed</a> &gt;&gt; <var>12</var> == <var>0</var>) {</td></tr>
<tr><th id="286">286</th><td>    <a class="local col6 ref" href="#196ShiftAmt" title='ShiftAmt' data-ref="196ShiftAmt">ShiftAmt</a> = <var>0</var>;</td></tr>
<tr><th id="287">287</th><td>  } <b>else</b> <b>if</b> ((<a class="local col5 ref" href="#195Immed" title='Immed' data-ref="195Immed">Immed</a> &amp; <var>0xfff</var>) == <var>0</var> &amp;&amp; <a class="local col5 ref" href="#195Immed" title='Immed' data-ref="195Immed">Immed</a> &gt;&gt; <var>24</var> == <var>0</var>) {</td></tr>
<tr><th id="288">288</th><td>    <a class="local col6 ref" href="#196ShiftAmt" title='ShiftAmt' data-ref="196ShiftAmt">ShiftAmt</a> = <var>12</var>;</td></tr>
<tr><th id="289">289</th><td>    <a class="local col5 ref" href="#195Immed" title='Immed' data-ref="195Immed">Immed</a> = <a class="local col5 ref" href="#195Immed" title='Immed' data-ref="195Immed">Immed</a> &gt;&gt; <var>12</var>;</td></tr>
<tr><th id="290">290</th><td>  } <b>else</b></td></tr>
<tr><th id="291">291</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="197ShVal" title='ShVal' data-type='unsigned int' data-ref="197ShVal">ShVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>, <a class="local col6 ref" href="#196ShiftAmt" title='ShiftAmt' data-ref="196ShiftAmt">ShiftAmt</a>);</td></tr>
<tr><th id="294">294</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="198dl" title='dl' data-type='llvm::SDLoc' data-ref="198dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#192N" title='N' data-ref="192N">N</a>);</td></tr>
<tr><th id="295">295</th><td>  <a class="local col3 ref" href="#193Val" title='Val' data-ref="193Val">Val</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#195Immed" title='Immed' data-ref="195Immed">Immed</a>, <a class="local col8 ref" href="#198dl" title='dl' data-ref="198dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="296">296</th><td>  <a class="local col4 ref" href="#194Shift" title='Shift' data-ref="194Shift">Shift</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#197ShVal" title='ShVal' data-ref="197ShVal">ShVal</a>, <a class="local col8 ref" href="#198dl" title='dl' data-ref="198dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="297">297</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectNegArithImmedEN4llvm7SDValueERS2_S3_">/// SelectNegArithImmed - As above, but negates the value before trying to</i></td></tr>
<tr><th id="301">301</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectNegArithImmedEN4llvm7SDValueERS2_S3_">/// select it.</i></td></tr>
<tr><th id="302">302</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectNegArithImmedEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectNegArithImmed' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectNegArithImmed(llvm::SDValue N, llvm::SDValue &amp; Val, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectNegArithImmedEN4llvm7SDValueERS2_S3_">SelectNegArithImmed</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="199N" title='N' data-type='llvm::SDValue' data-ref="199N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="200Val" title='Val' data-type='llvm::SDValue &amp;' data-ref="200Val">Val</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="201Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="201Shift">Shift</dfn>) {</td></tr>
<tr><th id="304">304</th><td>  <i>// This function is called from the addsub_shifted_imm ComplexPattern,</i></td></tr>
<tr><th id="305">305</th><td><i>  // which lists [imm] as the list of opcode it's interested in, however</i></td></tr>
<tr><th id="306">306</th><td><i>  // we still need to check whether the operand is actually an immediate</i></td></tr>
<tr><th id="307">307</th><td><i>  // here because the ComplexPattern opcode list is only used in</i></td></tr>
<tr><th id="308">308</th><td><i>  // root-level opcode matching.</i></td></tr>
<tr><th id="309">309</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#199N" title='N' data-ref="199N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()))</td></tr>
<tr><th id="310">310</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <i>// The immediate operand must be a 24-bit zero-extended immediate.</i></td></tr>
<tr><th id="313">313</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="202Immed" title='Immed' data-type='uint64_t' data-ref="202Immed">Immed</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#199N" title='N' data-ref="199N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <i>// This negation is almost always valid, but "cmp wN, #0" and "cmn wN, #0"</i></td></tr>
<tr><th id="316">316</th><td><i>  // have the opposite effect on the C flag, so this pattern mustn't match under</i></td></tr>
<tr><th id="317">317</th><td><i>  // those circumstances.</i></td></tr>
<tr><th id="318">318</th><td>  <b>if</b> (<a class="local col2 ref" href="#202Immed" title='Immed' data-ref="202Immed">Immed</a> == <var>0</var>)</td></tr>
<tr><th id="319">319</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <b>if</b> (<a class="local col9 ref" href="#199N" title='N' data-ref="199N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="322">322</th><td>    <a class="local col2 ref" href="#202Immed" title='Immed' data-ref="202Immed">Immed</a> = ~((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>)<a class="local col2 ref" href="#202Immed" title='Immed' data-ref="202Immed">Immed</a>) + <var>1</var>;</td></tr>
<tr><th id="323">323</th><td>  <b>else</b></td></tr>
<tr><th id="324">324</th><td>    <a class="local col2 ref" href="#202Immed" title='Immed' data-ref="202Immed">Immed</a> = ~<a class="local col2 ref" href="#202Immed" title='Immed' data-ref="202Immed">Immed</a> + <var>1ULL</var>;</td></tr>
<tr><th id="325">325</th><td>  <b>if</b> (<a class="local col2 ref" href="#202Immed" title='Immed' data-ref="202Immed">Immed</a> &amp; <var>0xFFFFFFFFFF000000ULL</var>)</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <a class="local col2 ref" href="#202Immed" title='Immed' data-ref="202Immed">Immed</a> &amp;= <var>0xFFFFFFULL</var>;</td></tr>
<tr><th id="329">329</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectArithImmed' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_">SelectArithImmed</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col2 ref" href="#202Immed" title='Immed' data-ref="202Immed">Immed</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#199N" title='N' data-ref="199N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <span class='refarg'><a class="local col0 ref" href="#200Val" title='Val' data-ref="200Val">Val</a></span>,</td></tr>
<tr><th id="330">330</th><td>                          <span class='refarg'><a class="local col1 ref" href="#201Shift" title='Shift' data-ref="201Shift">Shift</a></span>);</td></tr>
<tr><th id="331">331</th><td>}</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i class="doc" data-doc="_ZL19getShiftTypeForNodeN4llvm7SDValueE">/// getShiftTypeForNode - Translate a shift node to the corresponding</i></td></tr>
<tr><th id="334">334</th><td><i class="doc" data-doc="_ZL19getShiftTypeForNodeN4llvm7SDValueE">/// ShiftType value.</i></td></tr>
<tr><th id="335">335</th><td><em>static</em> <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType">ShiftExtendType</a> <dfn class="tu decl def" id="_ZL19getShiftTypeForNodeN4llvm7SDValueE" title='getShiftTypeForNode' data-type='AArch64_AM::ShiftExtendType getShiftTypeForNode(llvm::SDValue N)' data-ref="_ZL19getShiftTypeForNodeN4llvm7SDValueE">getShiftTypeForNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="203N" title='N' data-type='llvm::SDValue' data-ref="203N">N</dfn>) {</td></tr>
<tr><th id="336">336</th><td>  <b>switch</b> (<a class="local col3 ref" href="#203N" title='N' data-ref="203N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="337">337</th><td>  <b>default</b>:</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="339">339</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>:</td></tr>
<tr><th id="340">340</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>;</td></tr>
<tr><th id="341">341</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>:</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSR" title='llvm::AArch64_AM::ShiftExtendType::LSR' data-ref="llvm::AArch64_AM::ShiftExtendType::LSR">LSR</a>;</td></tr>
<tr><th id="343">343</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>:</td></tr>
<tr><th id="344">344</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::ASR" title='llvm::AArch64_AM::ShiftExtendType::ASR' data-ref="llvm::AArch64_AM::ShiftExtendType::ASR">ASR</a>;</td></tr>
<tr><th id="345">345</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ROTR" title='llvm::ISD::NodeType::ROTR' data-ref="llvm::ISD::NodeType::ROTR">ROTR</a>:</td></tr>
<tr><th id="346">346</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::ROR" title='llvm::AArch64_AM::ShiftExtendType::ROR' data-ref="llvm::AArch64_AM::ShiftExtendType::ROR">ROR</a>;</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td>}</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i class="doc" data-doc="_ZL17isWorthFoldingSHLN4llvm7SDValueE">/// Determine whether it is worth it to fold SHL into the addressing</i></td></tr>
<tr><th id="351">351</th><td><i class="doc" data-doc="_ZL17isWorthFoldingSHLN4llvm7SDValueE">/// mode.</i></td></tr>
<tr><th id="352">352</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isWorthFoldingSHLN4llvm7SDValueE" title='isWorthFoldingSHL' data-type='bool isWorthFoldingSHL(llvm::SDValue V)' data-ref="_ZL17isWorthFoldingSHLN4llvm7SDValueE">isWorthFoldingSHL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="204V" title='V' data-type='llvm::SDValue' data-ref="204V">V</dfn>) {</td></tr>
<tr><th id="353">353</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V.getOpcode() == ISD::SHL &amp;&amp; &quot;invalid opcode&quot;) ? void (0) : __assert_fail (&quot;V.getOpcode() == ISD::SHL &amp;&amp; \&quot;invalid opcode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 353, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#204V" title='V' data-ref="204V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp; <q>"invalid opcode"</q>);</td></tr>
<tr><th id="354">354</th><td>  <i>// It is worth folding logical shift of up to three places.</i></td></tr>
<tr><th id="355">355</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="205CSD" title='CSD' data-type='llvm::ConstantSDNode *' data-ref="205CSD">CSD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#204V" title='V' data-ref="204V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="356">356</th><td>  <b>if</b> (!<a class="local col5 ref" href="#205CSD" title='CSD' data-ref="205CSD">CSD</a>)</td></tr>
<tr><th id="357">357</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="358">358</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="206ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="206ShiftVal">ShiftVal</dfn> = <a class="local col5 ref" href="#205CSD" title='CSD' data-ref="205CSD">CSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="local col6 ref" href="#206ShiftVal" title='ShiftVal' data-ref="206ShiftVal">ShiftVal</a> &gt; <var>3</var>)</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <i>// Check if this particular node is reused in any non-memory related</i></td></tr>
<tr><th id="363">363</th><td><i>  // operation.  If yes, do not try to fold this node into the address</i></td></tr>
<tr><th id="364">364</th><td><i>  // computation, since the computation will be kept.</i></td></tr>
<tr><th id="365">365</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="207Node" title='Node' data-type='const llvm::SDNode *' data-ref="207Node">Node</dfn> = <a class="local col4 ref" href="#204V" title='V' data-ref="204V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="366">366</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="208UI" title='UI' data-type='llvm::SDNode *' data-ref="208UI">UI</dfn> : <a class="local col7 ref" href="#207Node" title='Node' data-ref="207Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZNK4llvm6SDNode4usesEv">uses</a>())</td></tr>
<tr><th id="367">367</th><td>    <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(*<a class="local col8 ref" href="#208UI" title='UI' data-ref="208UI">UI</a>))</td></tr>
<tr><th id="368">368</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="209UII" title='UII' data-type='llvm::SDNode *' data-ref="209UII">UII</dfn> : <a class="local col8 ref" href="#208UI" title='UI' data-ref="208UI">UI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZN4llvm6SDNode4usesEv">uses</a>())</td></tr>
<tr><th id="369">369</th><td>        <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(*<a class="local col9 ref" href="#209UII" title='UII' data-ref="209UII">UII</a>))</td></tr>
<tr><th id="370">370</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="371">371</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">/// Determine whether it is worth to fold V into an extended register.</i></td></tr>
<tr><th id="375">375</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE" title='(anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding(llvm::SDValue V) const' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">isWorthFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="210V" title='V' data-type='llvm::SDValue' data-ref="210V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="376">376</th><td>  <i>// Trivial if we are optimizing for code size or if there is only</i></td></tr>
<tr><th id="377">377</th><td><i>  // one use of the value.</i></td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64DAGToDAGISel::ForCodeSize" title='(anonymous namespace)::AArch64DAGToDAGISel::ForCodeSize' data-use='r' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel::ForCodeSize">ForCodeSize</a> || <a class="local col0 ref" href="#210V" title='V' data-ref="210V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>())</td></tr>
<tr><th id="379">379</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="380">380</th><td>  <i>// If a subtarget has a fastpath LSL we can fold a logical shift into</i></td></tr>
<tr><th id="381">381</th><td><i>  // the addressing mode and save a cycle.</i></td></tr>
<tr><th id="382">382</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget" title='(anonymous namespace)::AArch64DAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget10hasLSLFastEv" title='llvm::AArch64Subtarget::hasLSLFast' data-ref="_ZNK4llvm16AArch64Subtarget10hasLSLFastEv">hasLSLFast</a>() &amp;&amp; <a class="local col0 ref" href="#210V" title='V' data-ref="210V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp;</td></tr>
<tr><th id="383">383</th><td>      <a class="tu ref" href="#_ZL17isWorthFoldingSHLN4llvm7SDValueE" title='isWorthFoldingSHL' data-use='c' data-ref="_ZL17isWorthFoldingSHLN4llvm7SDValueE">isWorthFoldingSHL</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#210V" title='V' data-ref="210V">V</a>))</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="385">385</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget" title='(anonymous namespace)::AArch64DAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget10hasLSLFastEv" title='llvm::AArch64Subtarget::hasLSLFast' data-ref="_ZNK4llvm16AArch64Subtarget10hasLSLFastEv">hasLSLFast</a>() &amp;&amp; <a class="local col0 ref" href="#210V" title='V' data-ref="210V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>) {</td></tr>
<tr><th id="386">386</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="211LHS" title='LHS' data-type='const llvm::SDValue' data-ref="211LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#210V" title='V' data-ref="210V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="387">387</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="212RHS" title='RHS' data-type='const llvm::SDValue' data-ref="212RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#210V" title='V' data-ref="210V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="388">388</th><td>    <b>if</b> (<a class="local col1 ref" href="#211LHS" title='LHS' data-ref="211LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp; <a class="tu ref" href="#_ZL17isWorthFoldingSHLN4llvm7SDValueE" title='isWorthFoldingSHL' data-use='c' data-ref="_ZL17isWorthFoldingSHLN4llvm7SDValueE">isWorthFoldingSHL</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#211LHS" title='LHS' data-ref="211LHS">LHS</a>))</td></tr>
<tr><th id="389">389</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="390">390</th><td>    <b>if</b> (<a class="local col2 ref" href="#212RHS" title='RHS' data-ref="212RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp; <a class="tu ref" href="#_ZL17isWorthFoldingSHLN4llvm7SDValueE" title='isWorthFoldingSHL' data-use='c' data-ref="_ZL17isWorthFoldingSHLN4llvm7SDValueE">isWorthFoldingSHL</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#212RHS" title='RHS' data-ref="212RHS">RHS</a>))</td></tr>
<tr><th id="391">391</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="392">392</th><td>  }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// It hurts otherwise, since the value will be reused.</i></td></tr>
<tr><th id="395">395</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="396">396</th><td>}</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_">/// SelectShiftedRegister - Select a "shifted register" operand.  If the value</i></td></tr>
<tr><th id="399">399</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_">/// is not shifted, set the Shift operand to default of "LSL 0".  The logical</i></td></tr>
<tr><th id="400">400</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_">/// instructions allow the shifted register to be rotated, but the arithmetic</i></td></tr>
<tr><th id="401">401</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_">/// instructions do not.  The AllowROR parameter specifies whether ROR is</i></td></tr>
<tr><th id="402">402</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_">/// supported.</i></td></tr>
<tr><th id="403">403</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectShiftedRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectShiftedRegister(llvm::SDValue N, bool AllowROR, llvm::SDValue &amp; Reg, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_">SelectShiftedRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="213N" title='N' data-type='llvm::SDValue' data-ref="213N">N</dfn>, <em>bool</em> <dfn class="local col4 decl" id="214AllowROR" title='AllowROR' data-type='bool' data-ref="214AllowROR">AllowROR</dfn>,</td></tr>
<tr><th id="404">404</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="215Reg" title='Reg' data-type='llvm::SDValue &amp;' data-ref="215Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="216Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="216Shift">Shift</dfn>) {</td></tr>
<tr><th id="405">405</th><td>  <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType">ShiftExtendType</a> <dfn class="local col7 decl" id="217ShType" title='ShType' data-type='AArch64_AM::ShiftExtendType' data-ref="217ShType">ShType</dfn> = <a class="tu ref" href="#_ZL19getShiftTypeForNodeN4llvm7SDValueE" title='getShiftTypeForNode' data-use='c' data-ref="_ZL19getShiftTypeForNodeN4llvm7SDValueE">getShiftTypeForNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#213N" title='N' data-ref="213N">N</a>);</td></tr>
<tr><th id="406">406</th><td>  <b>if</b> (<a class="local col7 ref" href="#217ShType" title='ShType' data-ref="217ShType">ShType</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>)</td></tr>
<tr><th id="407">407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="408">408</th><td>  <b>if</b> (!<a class="local col4 ref" href="#214AllowROR" title='AllowROR' data-ref="214AllowROR">AllowROR</a> &amp;&amp; <a class="local col7 ref" href="#217ShType" title='ShType' data-ref="217ShType">ShType</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::ROR" title='llvm::AArch64_AM::ShiftExtendType::ROR' data-ref="llvm::AArch64_AM::ShiftExtendType::ROR">ROR</a>)</td></tr>
<tr><th id="409">409</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col8 decl" id="218RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="218RHS"><a class="local col8 ref" href="#218RHS" title='RHS' data-ref="218RHS">RHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#213N" title='N' data-ref="213N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="412">412</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="219BitSize" title='BitSize' data-type='unsigned int' data-ref="219BitSize">BitSize</dfn> = <a class="local col3 ref" href="#213N" title='N' data-ref="213N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue18getValueSizeInBitsEv" title='llvm::SDValue::getValueSizeInBits' data-ref="_ZNK4llvm7SDValue18getValueSizeInBitsEv">getValueSizeInBits</a>();</td></tr>
<tr><th id="413">413</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="220Val" title='Val' data-type='unsigned int' data-ref="220Val">Val</dfn> = <a class="local col8 ref" href="#218RHS" title='RHS' data-ref="218RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &amp; (<a class="local col9 ref" href="#219BitSize" title='BitSize' data-ref="219BitSize">BitSize</a> - <var>1</var>);</td></tr>
<tr><th id="414">414</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="221ShVal" title='ShVal' data-type='unsigned int' data-ref="221ShVal">ShVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<a class="local col7 ref" href="#217ShType" title='ShType' data-ref="217ShType">ShType</a>, <a class="local col0 ref" href="#220Val" title='Val' data-ref="220Val">Val</a>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>    <a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg">Reg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#213N" title='N' data-ref="213N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="417">417</th><td>    <a class="local col6 ref" href="#216Shift" title='Shift' data-ref="216Shift">Shift</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#221ShVal" title='ShVal' data-ref="221ShVal">ShVal</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#213N" title='N' data-ref="213N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="418">418</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE" title='(anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding' data-use='c' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">isWorthFolding</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#213N" title='N' data-ref="213N">N</a>);</td></tr>
<tr><th id="419">419</th><td>  }</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="422">422</th><td>}</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><i class="doc" data-doc="_ZL20getExtendTypeForNodeN4llvm7SDValueEb">/// getExtendTypeForNode - Translate an extend node to the corresponding</i></td></tr>
<tr><th id="425">425</th><td><i class="doc" data-doc="_ZL20getExtendTypeForNodeN4llvm7SDValueEb">/// ExtendType value.</i></td></tr>
<tr><th id="426">426</th><td><em>static</em> <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType">ShiftExtendType</a></td></tr>
<tr><th id="427">427</th><td><dfn class="tu decl def" id="_ZL20getExtendTypeForNodeN4llvm7SDValueEb" title='getExtendTypeForNode' data-type='AArch64_AM::ShiftExtendType getExtendTypeForNode(llvm::SDValue N, bool IsLoadStore = false)' data-ref="_ZL20getExtendTypeForNodeN4llvm7SDValueEb">getExtendTypeForNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="222N" title='N' data-type='llvm::SDValue' data-ref="222N">N</dfn>, <em>bool</em> <dfn class="local col3 decl" id="223IsLoadStore" title='IsLoadStore' data-type='bool' data-ref="223IsLoadStore">IsLoadStore</dfn> = <b>false</b>) {</td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (<a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a> ||</td></tr>
<tr><th id="429">429</th><td>      <a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>) {</td></tr>
<tr><th id="430">430</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col4 decl" id="224SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="224SrcVT">SrcVT</dfn>;</td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>)</td></tr>
<tr><th id="432">432</th><td>      <a class="local col4 ref" href="#224SrcVT" title='SrcVT' data-ref="224SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::VTSDNode" title='llvm::VTSDNode' data-ref="llvm::VTSDNode">VTSDNode</a>&gt;(<a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm8VTSDNode5getVTEv" title='llvm::VTSDNode::getVT' data-ref="_ZNK4llvm8VTSDNode5getVTEv">getVT</a>();</td></tr>
<tr><th id="433">433</th><td>    <b>else</b></td></tr>
<tr><th id="434">434</th><td>      <a class="local col4 ref" href="#224SrcVT" title='SrcVT' data-ref="224SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>    <b>if</b> (!<a class="local col3 ref" href="#223IsLoadStore" title='IsLoadStore' data-ref="223IsLoadStore">IsLoadStore</a> &amp;&amp; <a class="local col4 ref" href="#224SrcVT" title='SrcVT' data-ref="224SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="437">437</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::SXTB" title='llvm::AArch64_AM::ShiftExtendType::SXTB' data-ref="llvm::AArch64_AM::ShiftExtendType::SXTB">SXTB</a>;</td></tr>
<tr><th id="438">438</th><td>    <b>else</b> <b>if</b> (!<a class="local col3 ref" href="#223IsLoadStore" title='IsLoadStore' data-ref="223IsLoadStore">IsLoadStore</a> &amp;&amp; <a class="local col4 ref" href="#224SrcVT" title='SrcVT' data-ref="224SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="439">439</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::SXTH" title='llvm::AArch64_AM::ShiftExtendType::SXTH' data-ref="llvm::AArch64_AM::ShiftExtendType::SXTH">SXTH</a>;</td></tr>
<tr><th id="440">440</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#224SrcVT" title='SrcVT' data-ref="224SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="441">441</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::SXTW" title='llvm::AArch64_AM::ShiftExtendType::SXTW' data-ref="llvm::AArch64_AM::ShiftExtendType::SXTW">SXTW</a>;</td></tr>
<tr><th id="442">442</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcVT != MVT::i64 &amp;&amp; &quot;extend from 64-bits?&quot;) ? void (0) : __assert_fail (&quot;SrcVT != MVT::i64 &amp;&amp; \&quot;extend from 64-bits?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 442, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#224SrcVT" title='SrcVT' data-ref="224SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <q>"extend from 64-bits?"</q>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="445">445</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a> ||</td></tr>
<tr><th id="446">446</th><td>             <a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>) {</td></tr>
<tr><th id="447">447</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="225SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="225SrcVT">SrcVT</dfn> = <a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="448">448</th><td>    <b>if</b> (!<a class="local col3 ref" href="#223IsLoadStore" title='IsLoadStore' data-ref="223IsLoadStore">IsLoadStore</a> &amp;&amp; <a class="local col5 ref" href="#225SrcVT" title='SrcVT' data-ref="225SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="449">449</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::UXTB" title='llvm::AArch64_AM::ShiftExtendType::UXTB' data-ref="llvm::AArch64_AM::ShiftExtendType::UXTB">UXTB</a>;</td></tr>
<tr><th id="450">450</th><td>    <b>else</b> <b>if</b> (!<a class="local col3 ref" href="#223IsLoadStore" title='IsLoadStore' data-ref="223IsLoadStore">IsLoadStore</a> &amp;&amp; <a class="local col5 ref" href="#225SrcVT" title='SrcVT' data-ref="225SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="451">451</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::UXTH" title='llvm::AArch64_AM::ShiftExtendType::UXTH' data-ref="llvm::AArch64_AM::ShiftExtendType::UXTH">UXTH</a>;</td></tr>
<tr><th id="452">452</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#225SrcVT" title='SrcVT' data-ref="225SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="453">453</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::UXTW" title='llvm::AArch64_AM::ShiftExtendType::UXTW' data-ref="llvm::AArch64_AM::ShiftExtendType::UXTW">UXTW</a>;</td></tr>
<tr><th id="454">454</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcVT != MVT::i64 &amp;&amp; &quot;extend from 64-bits?&quot;) ? void (0) : __assert_fail (&quot;SrcVT != MVT::i64 &amp;&amp; \&quot;extend from 64-bits?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 454, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#225SrcVT" title='SrcVT' data-ref="225SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <q>"extend from 64-bits?"</q>);</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="457">457</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>) {</td></tr>
<tr><th id="458">458</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="226CSD" title='CSD' data-type='llvm::ConstantSDNode *' data-ref="226CSD">CSD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#222N" title='N' data-ref="222N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (!<a class="local col6 ref" href="#226CSD" title='CSD' data-ref="226CSD">CSD</a>)</td></tr>
<tr><th id="460">460</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="461">461</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="227AndMask" title='AndMask' data-type='uint64_t' data-ref="227AndMask">AndMask</dfn> = <a class="local col6 ref" href="#226CSD" title='CSD' data-ref="226CSD">CSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>    <b>switch</b> (<a class="local col7 ref" href="#227AndMask" title='AndMask' data-ref="227AndMask">AndMask</a>) {</td></tr>
<tr><th id="464">464</th><td>    <b>default</b>:</td></tr>
<tr><th id="465">465</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="466">466</th><td>    <b>case</b> <var>0xFF</var>:</td></tr>
<tr><th id="467">467</th><td>      <b>return</b> !<a class="local col3 ref" href="#223IsLoadStore" title='IsLoadStore' data-ref="223IsLoadStore">IsLoadStore</a> ? <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::UXTB" title='llvm::AArch64_AM::ShiftExtendType::UXTB' data-ref="llvm::AArch64_AM::ShiftExtendType::UXTB">UXTB</a> : <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="468">468</th><td>    <b>case</b> <var>0xFFFF</var>:</td></tr>
<tr><th id="469">469</th><td>      <b>return</b> !<a class="local col3 ref" href="#223IsLoadStore" title='IsLoadStore' data-ref="223IsLoadStore">IsLoadStore</a> ? <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::UXTH" title='llvm::AArch64_AM::ShiftExtendType::UXTH' data-ref="llvm::AArch64_AM::ShiftExtendType::UXTH">UXTH</a> : <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="470">470</th><td>    <b>case</b> <var>0xFFFFFFFF</var>:</td></tr>
<tr><th id="471">471</th><td>      <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::UXTW" title='llvm::AArch64_AM::ShiftExtendType::UXTW' data-ref="llvm::AArch64_AM::ShiftExtendType::UXTW">UXTW</a>;</td></tr>
<tr><th id="472">472</th><td>    }</td></tr>
<tr><th id="473">473</th><td>  }</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <b>return</b> <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><i  data-doc="_ZL18checkHighLaneIndexPN4llvm6SDNodeERNS_7SDValueERi">// Helper for SelectMLAV64LaneV128 - Recognize high lane extracts.</i></td></tr>
<tr><th id="479">479</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18checkHighLaneIndexPN4llvm6SDNodeERNS_7SDValueERi" title='checkHighLaneIndex' data-type='bool checkHighLaneIndex(llvm::SDNode * DL, llvm::SDValue &amp; LaneOp, int &amp; LaneIdx)' data-ref="_ZL18checkHighLaneIndexPN4llvm6SDNodeERNS_7SDValueERi">checkHighLaneIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="228DL" title='DL' data-type='llvm::SDNode *' data-ref="228DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="229LaneOp" title='LaneOp' data-type='llvm::SDValue &amp;' data-ref="229LaneOp">LaneOp</dfn>, <em>int</em> &amp;<dfn class="local col0 decl" id="230LaneIdx" title='LaneIdx' data-type='int &amp;' data-ref="230LaneIdx">LaneIdx</dfn>) {</td></tr>
<tr><th id="480">480</th><td>  <b>if</b> (<a class="local col8 ref" href="#228DL" title='DL' data-ref="228DL">DL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::DUPLANE16" title='llvm::AArch64ISD::NodeType::DUPLANE16' data-ref="llvm::AArch64ISD::NodeType::DUPLANE16">DUPLANE16</a> &amp;&amp;</td></tr>
<tr><th id="481">481</th><td>      <a class="local col8 ref" href="#228DL" title='DL' data-ref="228DL">DL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::DUPLANE32" title='llvm::AArch64ISD::NodeType::DUPLANE32' data-ref="llvm::AArch64ISD::NodeType::DUPLANE32">DUPLANE32</a>)</td></tr>
<tr><th id="482">482</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="231SV" title='SV' data-type='llvm::SDValue' data-ref="231SV">SV</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#228DL" title='DL' data-ref="228DL">DL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (<a class="local col1 ref" href="#231SV" title='SV' data-ref="231SV">SV</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INSERT_SUBVECTOR" title='llvm::ISD::NodeType::INSERT_SUBVECTOR' data-ref="llvm::ISD::NodeType::INSERT_SUBVECTOR">INSERT_SUBVECTOR</a>)</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="232EV" title='EV' data-type='llvm::SDValue' data-ref="232EV">EV</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#231SV" title='SV' data-ref="231SV">SV</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="489">489</th><td>  <b>if</b> (<a class="local col2 ref" href="#232EV" title='EV' data-ref="232EV">EV</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_SUBVECTOR" title='llvm::ISD::NodeType::EXTRACT_SUBVECTOR' data-ref="llvm::ISD::NodeType::EXTRACT_SUBVECTOR">EXTRACT_SUBVECTOR</a>)</td></tr>
<tr><th id="490">490</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="233DLidx" title='DLidx' data-type='llvm::ConstantSDNode *' data-ref="233DLidx">DLidx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#228DL" title='DL' data-ref="228DL">DL</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="493">493</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col4 decl" id="234EVidx" title='EVidx' data-type='llvm::ConstantSDNode *' data-ref="234EVidx">EVidx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#232EV" title='EV' data-ref="232EV">EV</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="494">494</th><td>  <a class="local col0 ref" href="#230LaneIdx" title='LaneIdx' data-ref="230LaneIdx">LaneIdx</a> = <a class="local col3 ref" href="#233DLidx" title='DLidx' data-ref="233DLidx">DLidx</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>() + <a class="local col4 ref" href="#234EVidx" title='EVidx' data-ref="234EVidx">EVidx</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="495">495</th><td>  <a class="local col9 ref" href="#229LaneOp" title='LaneOp' data-ref="229LaneOp">LaneOp</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#232EV" title='EV' data-ref="232EV">EV</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="498">498</th><td>}</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><i  data-doc="_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri">// Helper for SelectOpcV64LaneV128 - Recognize operations where one operand is a</i></td></tr>
<tr><th id="501">501</th><td><i  data-doc="_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri">// high lane extract.</i></td></tr>
<tr><th id="502">502</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri" title='checkV64LaneV128' data-type='bool checkV64LaneV128(llvm::SDValue Op0, llvm::SDValue Op1, llvm::SDValue &amp; StdOp, llvm::SDValue &amp; LaneOp, int &amp; LaneIdx)' data-ref="_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri">checkV64LaneV128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="235Op0" title='Op0' data-type='llvm::SDValue' data-ref="235Op0">Op0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="236Op1" title='Op1' data-type='llvm::SDValue' data-ref="236Op1">Op1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="237StdOp" title='StdOp' data-type='llvm::SDValue &amp;' data-ref="237StdOp">StdOp</dfn>,</td></tr>
<tr><th id="503">503</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="238LaneOp" title='LaneOp' data-type='llvm::SDValue &amp;' data-ref="238LaneOp">LaneOp</dfn>, <em>int</em> &amp;<dfn class="local col9 decl" id="239LaneIdx" title='LaneIdx' data-type='int &amp;' data-ref="239LaneIdx">LaneIdx</dfn>) {</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL18checkHighLaneIndexPN4llvm6SDNodeERNS_7SDValueERi" title='checkHighLaneIndex' data-use='c' data-ref="_ZL18checkHighLaneIndexPN4llvm6SDNodeERNS_7SDValueERi">checkHighLaneIndex</a>(<a class="local col5 ref" href="#235Op0" title='Op0' data-ref="235Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col8 ref" href="#238LaneOp" title='LaneOp' data-ref="238LaneOp">LaneOp</a></span>, <span class='refarg'><a class="local col9 ref" href="#239LaneIdx" title='LaneIdx' data-ref="239LaneIdx">LaneIdx</a></span>)) {</td></tr>
<tr><th id="506">506</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#235Op0" title='Op0' data-ref="235Op0">Op0</a></span>, <span class='refarg'><a class="local col6 ref" href="#236Op1" title='Op1' data-ref="236Op1">Op1</a></span>);</td></tr>
<tr><th id="507">507</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL18checkHighLaneIndexPN4llvm6SDNodeERNS_7SDValueERi" title='checkHighLaneIndex' data-use='c' data-ref="_ZL18checkHighLaneIndexPN4llvm6SDNodeERNS_7SDValueERi">checkHighLaneIndex</a>(<a class="local col5 ref" href="#235Op0" title='Op0' data-ref="235Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col8 ref" href="#238LaneOp" title='LaneOp' data-ref="238LaneOp">LaneOp</a></span>, <span class='refarg'><a class="local col9 ref" href="#239LaneIdx" title='LaneIdx' data-ref="239LaneIdx">LaneIdx</a></span>))</td></tr>
<tr><th id="508">508</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td>  <a class="local col7 ref" href="#237StdOp" title='StdOp' data-ref="237StdOp">StdOp</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#236Op1" title='Op1' data-ref="236Op1">Op1</a>;</td></tr>
<tr><th id="511">511</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="512">512</th><td>}</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryMLAV64LaneV128EPN4llvm6SDNodeE">/// SelectMLAV64LaneV128 - AArch64 supports vector MLAs where one multiplicand</i></td></tr>
<tr><th id="515">515</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryMLAV64LaneV128EPN4llvm6SDNodeE">/// is a lane in the upper half of a 128-bit vector.  Recognize and select this</i></td></tr>
<tr><th id="516">516</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryMLAV64LaneV128EPN4llvm6SDNodeE">/// so that we don't emit unnecessary lane extracts.</i></td></tr>
<tr><th id="517">517</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryMLAV64LaneV128EPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryMLAV64LaneV128' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryMLAV64LaneV128(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryMLAV64LaneV128EPN4llvm6SDNodeE">tryMLAV64LaneV128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="240N" title='N' data-type='llvm::SDNode *' data-ref="240N">N</dfn>) {</td></tr>
<tr><th id="518">518</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="241dl" title='dl' data-type='llvm::SDLoc' data-ref="241dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>);</td></tr>
<tr><th id="519">519</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="242Op0" title='Op0' data-type='llvm::SDValue' data-ref="242Op0">Op0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="520">520</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="243Op1" title='Op1' data-type='llvm::SDValue' data-ref="243Op1">Op1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="521">521</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="244MLAOp1" title='MLAOp1' data-type='llvm::SDValue' data-ref="244MLAOp1">MLAOp1</dfn>;   <i>// Will hold ordinary multiplicand for MLA.</i></td></tr>
<tr><th id="522">522</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="245MLAOp2" title='MLAOp2' data-type='llvm::SDValue' data-ref="245MLAOp2">MLAOp2</dfn>;   <i>// Will hold lane-accessed multiplicand for MLA.</i></td></tr>
<tr><th id="523">523</th><td>  <em>int</em> <dfn class="local col6 decl" id="246LaneIdx" title='LaneIdx' data-type='int' data-ref="246LaneIdx">LaneIdx</dfn> = -<var>1</var>; <i>// Will hold the lane index.</i></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <b>if</b> (<a class="local col3 ref" href="#243Op1" title='Op1' data-ref="243Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a> ||</td></tr>
<tr><th id="526">526</th><td>      !<a class="tu ref" href="#_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri" title='checkV64LaneV128' data-use='c' data-ref="_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri">checkV64LaneV128</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#243Op1" title='Op1' data-ref="243Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#243Op1" title='Op1' data-ref="243Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col4 ref" href="#244MLAOp1" title='MLAOp1' data-ref="244MLAOp1">MLAOp1</a></span>, <span class='refarg'><a class="local col5 ref" href="#245MLAOp2" title='MLAOp2' data-ref="245MLAOp2">MLAOp2</a></span>,</td></tr>
<tr><th id="527">527</th><td>                        <span class='refarg'><a class="local col6 ref" href="#246LaneIdx" title='LaneIdx' data-ref="246LaneIdx">LaneIdx</a></span>)) {</td></tr>
<tr><th id="528">528</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#242Op0" title='Op0' data-ref="242Op0">Op0</a></span>, <span class='refarg'><a class="local col3 ref" href="#243Op1" title='Op1' data-ref="243Op1">Op1</a></span>);</td></tr>
<tr><th id="529">529</th><td>    <b>if</b> (<a class="local col3 ref" href="#243Op1" title='Op1' data-ref="243Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a> ||</td></tr>
<tr><th id="530">530</th><td>        !<a class="tu ref" href="#_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri" title='checkV64LaneV128' data-use='c' data-ref="_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri">checkV64LaneV128</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#243Op1" title='Op1' data-ref="243Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#243Op1" title='Op1' data-ref="243Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col4 ref" href="#244MLAOp1" title='MLAOp1' data-ref="244MLAOp1">MLAOp1</a></span>, <span class='refarg'><a class="local col5 ref" href="#245MLAOp2" title='MLAOp2' data-ref="245MLAOp2">MLAOp2</a></span>,</td></tr>
<tr><th id="531">531</th><td>                          <span class='refarg'><a class="local col6 ref" href="#246LaneIdx" title='LaneIdx' data-ref="246LaneIdx">LaneIdx</a></span>))</td></tr>
<tr><th id="532">532</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="533">533</th><td>  }</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="247LaneIdxVal" title='LaneIdxVal' data-type='llvm::SDValue' data-ref="247LaneIdxVal">LaneIdxVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col6 ref" href="#246LaneIdx" title='LaneIdx' data-ref="246LaneIdx">LaneIdx</a>, <a class="local col1 ref" href="#241dl" title='dl' data-ref="241dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="248Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="248Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#242Op0" title='Op0' data-ref="242Op0">Op0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#244MLAOp1" title='MLAOp1' data-ref="244MLAOp1">MLAOp1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#245MLAOp2" title='MLAOp2' data-ref="245MLAOp2">MLAOp2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#247LaneIdxVal" title='LaneIdxVal' data-ref="247LaneIdxVal">LaneIdxVal</a> };</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="249MLAOpc" title='MLAOpc' data-type='unsigned int' data-ref="249MLAOpc">MLAOpc</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <b>switch</b> (<a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="542">542</th><td>  <b>default</b>:</td></tr>
<tr><th id="543">543</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognized MLA.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 543)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized MLA."</q>);</td></tr>
<tr><th id="544">544</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>:</td></tr>
<tr><th id="545">545</th><td>    MLAOpc = AArch64::<span class='error' title="no member named &apos;MLAv4i16_indexed&apos; in namespace &apos;llvm::AArch64&apos;">MLAv4i16_indexed</span>;</td></tr>
<tr><th id="546">546</th><td>    <b>break</b>;</td></tr>
<tr><th id="547">547</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>:</td></tr>
<tr><th id="548">548</th><td>    MLAOpc = AArch64::<span class='error' title="no member named &apos;MLAv8i16_indexed&apos; in namespace &apos;llvm::AArch64&apos;">MLAv8i16_indexed</span>;</td></tr>
<tr><th id="549">549</th><td>    <b>break</b>;</td></tr>
<tr><th id="550">550</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>:</td></tr>
<tr><th id="551">551</th><td>    MLAOpc = AArch64::<span class='error' title="no member named &apos;MLAv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">MLAv2i32_indexed</span>;</td></tr>
<tr><th id="552">552</th><td>    <b>break</b>;</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>:</td></tr>
<tr><th id="554">554</th><td>    MLAOpc = AArch64::<span class='error' title="no member named &apos;MLAv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">MLAv4i32_indexed</span>;</td></tr>
<tr><th id="555">555</th><td>    <b>break</b>;</td></tr>
<tr><th id="556">556</th><td>  }</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col9 ref" href="#249MLAOpc" title='MLAOpc' data-ref="249MLAOpc">MLAOpc</a>, <a class="local col1 ref" href="#241dl" title='dl' data-ref="241dl">dl</a>, <a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col8 ref" href="#248Ops" title='Ops' data-ref="248Ops">Ops</a>));</td></tr>
<tr><th id="559">559</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="560">560</th><td>}</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel18tryMULLV64LaneV128EjPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryMULLV64LaneV128' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryMULLV64LaneV128(unsigned int IntNo, llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel18tryMULLV64LaneV128EjPN4llvm6SDNodeE">tryMULLV64LaneV128</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="250IntNo" title='IntNo' data-type='unsigned int' data-ref="250IntNo">IntNo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="251N" title='N' data-type='llvm::SDNode *' data-ref="251N">N</dfn>) {</td></tr>
<tr><th id="563">563</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="252dl" title='dl' data-type='llvm::SDLoc' data-ref="252dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>);</td></tr>
<tr><th id="564">564</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col3 decl" id="253SMULLOp0" title='SMULLOp0' data-type='llvm::SDValue' data-ref="253SMULLOp0">SMULLOp0</dfn>;</td></tr>
<tr><th id="565">565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="254SMULLOp1" title='SMULLOp1' data-type='llvm::SDValue' data-ref="254SMULLOp1">SMULLOp1</dfn>;</td></tr>
<tr><th id="566">566</th><td>  <em>int</em> <dfn class="local col5 decl" id="255LaneIdx" title='LaneIdx' data-type='int' data-ref="255LaneIdx">LaneIdx</dfn>;</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri" title='checkV64LaneV128' data-use='c' data-ref="_ZL16checkV64LaneV128N4llvm7SDValueES0_RS0_S1_Ri">checkV64LaneV128</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <span class='refarg'><a class="local col3 ref" href="#253SMULLOp0" title='SMULLOp0' data-ref="253SMULLOp0">SMULLOp0</a></span>, <span class='refarg'><a class="local col4 ref" href="#254SMULLOp1" title='SMULLOp1' data-ref="254SMULLOp1">SMULLOp1</a></span>,</td></tr>
<tr><th id="569">569</th><td>                        <span class='refarg'><a class="local col5 ref" href="#255LaneIdx" title='LaneIdx' data-ref="255LaneIdx">LaneIdx</a></span>))</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="256LaneIdxVal" title='LaneIdxVal' data-type='llvm::SDValue' data-ref="256LaneIdxVal">LaneIdxVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#255LaneIdx" title='LaneIdx' data-ref="255LaneIdx">LaneIdx</a>, <a class="local col2 ref" href="#252dl" title='dl' data-ref="252dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="257Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="257Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#253SMULLOp0" title='SMULLOp0' data-ref="253SMULLOp0">SMULLOp0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#254SMULLOp1" title='SMULLOp1' data-ref="254SMULLOp1">SMULLOp1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#256LaneIdxVal" title='LaneIdxVal' data-ref="256LaneIdxVal">LaneIdxVal</a> };</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="258SMULLOpc" title='SMULLOpc' data-type='unsigned int' data-ref="258SMULLOpc">SMULLOpc</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <b>if</b> (IntNo == Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_smull&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_smull</span>) {</td></tr>
<tr><th id="579">579</th><td>    <b>switch</b> (<a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="580">580</th><td>    <b>default</b>:</td></tr>
<tr><th id="581">581</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognized SMULL.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 581)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized SMULL."</q>);</td></tr>
<tr><th id="582">582</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>:</td></tr>
<tr><th id="583">583</th><td>      SMULLOpc = AArch64::<span class='error' title="no member named &apos;SMULLv4i16_indexed&apos; in namespace &apos;llvm::AArch64&apos;">SMULLv4i16_indexed</span>;</td></tr>
<tr><th id="584">584</th><td>      <b>break</b>;</td></tr>
<tr><th id="585">585</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>:</td></tr>
<tr><th id="586">586</th><td>      SMULLOpc = AArch64::<span class='error' title="no member named &apos;SMULLv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">SMULLv2i32_indexed</span>;</td></tr>
<tr><th id="587">587</th><td>      <b>break</b>;</td></tr>
<tr><th id="588">588</th><td>    }</td></tr>
<tr><th id="589">589</th><td>  } <b>else</b> <b>if</b> (IntNo == Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_umull&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_umull</span>) {</td></tr>
<tr><th id="590">590</th><td>    <b>switch</b> (<a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="591">591</th><td>    <b>default</b>:</td></tr>
<tr><th id="592">592</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognized SMULL.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 592)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized SMULL."</q>);</td></tr>
<tr><th id="593">593</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>:</td></tr>
<tr><th id="594">594</th><td>      SMULLOpc = AArch64::<span class='error' title="no member named &apos;UMULLv4i16_indexed&apos; in namespace &apos;llvm::AArch64&apos;">UMULLv4i16_indexed</span>;</td></tr>
<tr><th id="595">595</th><td>      <b>break</b>;</td></tr>
<tr><th id="596">596</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>:</td></tr>
<tr><th id="597">597</th><td>      SMULLOpc = AArch64::<span class='error' title="no member named &apos;UMULLv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">UMULLv2i32_indexed</span>;</td></tr>
<tr><th id="598">598</th><td>      <b>break</b>;</td></tr>
<tr><th id="599">599</th><td>    }</td></tr>
<tr><th id="600">600</th><td>  } <b>else</b></td></tr>
<tr><th id="601">601</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognized intrinsic.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 601)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized intrinsic."</q>);</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col8 ref" href="#258SMULLOpc" title='SMULLOpc' data-ref="258SMULLOpc">SMULLOpc</a>, <a class="local col2 ref" href="#252dl" title='dl' data-ref="252dl">dl</a>, <a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col7 ref" href="#257Ops" title='Ops' data-ref="257Ops">Ops</a>));</td></tr>
<tr><th id="604">604</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="605">605</th><td>}</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><i class="doc" data-doc="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">/// Instructions that accept extend modifiers like UXTW expect the register</i></td></tr>
<tr><th id="608">608</th><td><i class="doc" data-doc="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">/// being extended to be a GPR32, but the incoming DAG might be acting on a</i></td></tr>
<tr><th id="609">609</th><td><i class="doc" data-doc="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">/// GPR64 (either via SEXT_INREG or AND). Extract the appropriate low bits if</i></td></tr>
<tr><th id="610">610</th><td><i class="doc" data-doc="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">/// this is the case.</i></td></tr>
<tr><th id="611">611</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE" title='narrowIfNeeded' data-type='llvm::SDValue narrowIfNeeded(llvm::SelectionDAG * CurDAG, llvm::SDValue N)' data-ref="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">narrowIfNeeded</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col9 decl" id="259CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="259CurDAG">CurDAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="260N" title='N' data-type='llvm::SDValue' data-ref="260N">N</dfn>) {</td></tr>
<tr><th id="612">612</th><td>  <b>if</b> (<a class="local col0 ref" href="#260N" title='N' data-ref="260N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="613">613</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col0 ref" href="#260N" title='N' data-ref="260N">N</a>;</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="261dl" title='dl' data-type='llvm::SDLoc' data-ref="261dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#260N" title='N' data-ref="260N">N</a>);</td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="262SubReg" title='SubReg' data-type='llvm::SDValue' data-ref="262SubReg">SubReg</dfn> = CurDAG-&gt;getTargetConstant(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>, dl, MVT::i32);</td></tr>
<tr><th id="617">617</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col3 decl" id="263Node" title='Node' data-type='llvm::MachineSDNode *' data-ref="263Node">Node</dfn> = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</td></tr>
<tr><th id="618">618</th><td>                                               dl, MVT::i32, N, SubReg);</td></tr>
<tr><th id="619">619</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#263Node" title='Node' data-ref="263Node">Node</a>, <var>0</var>);</td></tr>
<tr><th id="620">620</th><td>}</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectArithExtendedRegisterEN4llvm7SDValueERS2_S3_">/// SelectArithExtendedRegister - Select a "extended register" operand.  This</i></td></tr>
<tr><th id="624">624</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectArithExtendedRegisterEN4llvm7SDValueERS2_S3_">/// operand folds in an extend followed by an optional left shift.</i></td></tr>
<tr><th id="625">625</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectArithExtendedRegisterEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectArithExtendedRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectArithExtendedRegister(llvm::SDValue N, llvm::SDValue &amp; Reg, llvm::SDValue &amp; Shift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel27SelectArithExtendedRegisterEN4llvm7SDValueERS2_S3_">SelectArithExtendedRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="264N" title='N' data-type='llvm::SDValue' data-ref="264N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="265Reg" title='Reg' data-type='llvm::SDValue &amp;' data-ref="265Reg">Reg</dfn>,</td></tr>
<tr><th id="626">626</th><td>                                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="266Shift" title='Shift' data-type='llvm::SDValue &amp;' data-ref="266Shift">Shift</dfn>) {</td></tr>
<tr><th id="627">627</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="267ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="267ShiftVal">ShiftVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="628">628</th><td>  <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType">ShiftExtendType</a> <dfn class="local col8 decl" id="268Ext" title='Ext' data-type='AArch64_AM::ShiftExtendType' data-ref="268Ext">Ext</dfn>;</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <b>if</b> (<a class="local col4 ref" href="#264N" title='N' data-ref="264N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>) {</td></tr>
<tr><th id="631">631</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col9 decl" id="269CSD" title='CSD' data-type='llvm::ConstantSDNode *' data-ref="269CSD">CSD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#264N" title='N' data-ref="264N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="632">632</th><td>    <b>if</b> (!<a class="local col9 ref" href="#269CSD" title='CSD' data-ref="269CSD">CSD</a>)</td></tr>
<tr><th id="633">633</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="634">634</th><td>    <a class="local col7 ref" href="#267ShiftVal" title='ShiftVal' data-ref="267ShiftVal">ShiftVal</a> = <a class="local col9 ref" href="#269CSD" title='CSD' data-ref="269CSD">CSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="635">635</th><td>    <b>if</b> (<a class="local col7 ref" href="#267ShiftVal" title='ShiftVal' data-ref="267ShiftVal">ShiftVal</a> &gt; <var>4</var>)</td></tr>
<tr><th id="636">636</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>    <a class="local col8 ref" href="#268Ext" title='Ext' data-ref="268Ext">Ext</a> = <a class="tu ref" href="#_ZL20getExtendTypeForNodeN4llvm7SDValueEb" title='getExtendTypeForNode' data-use='c' data-ref="_ZL20getExtendTypeForNodeN4llvm7SDValueEb">getExtendTypeForNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#264N" title='N' data-ref="264N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="639">639</th><td>    <b>if</b> (<a class="local col8 ref" href="#268Ext" title='Ext' data-ref="268Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>)</td></tr>
<tr><th id="640">640</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>    <a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#264N" title='N' data-ref="264N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="643">643</th><td>  } <b>else</b> {</td></tr>
<tr><th id="644">644</th><td>    <a class="local col8 ref" href="#268Ext" title='Ext' data-ref="268Ext">Ext</a> = <a class="tu ref" href="#_ZL20getExtendTypeForNodeN4llvm7SDValueEb" title='getExtendTypeForNode' data-use='c' data-ref="_ZL20getExtendTypeForNodeN4llvm7SDValueEb">getExtendTypeForNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#264N" title='N' data-ref="264N">N</a>);</td></tr>
<tr><th id="645">645</th><td>    <b>if</b> (<a class="local col8 ref" href="#268Ext" title='Ext' data-ref="268Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>)</td></tr>
<tr><th id="646">646</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    <a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#264N" title='N' data-ref="264N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>    <i>// Don't match if free 32-bit -&gt; 64-bit zext can be used instead.</i></td></tr>
<tr><th id="651">651</th><td>    <b>if</b> (<a class="local col8 ref" href="#268Ext" title='Ext' data-ref="268Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::UXTW" title='llvm::AArch64_AM::ShiftExtendType::UXTW' data-ref="llvm::AArch64_AM::ShiftExtendType::UXTW">UXTW</a> &amp;&amp;</td></tr>
<tr><th id="652">652</th><td>        <a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var> &amp;&amp; <a class="ref" href="AArch64ISelLowering.h.html#_ZN4llvm12_GLOBAL__N_1L7isDef32ERKNS_6SDNodeE" title='llvm::(anonymous namespace)::isDef32' data-ref="_ZN4llvm12_GLOBAL__N_1L7isDef32ERKNS_6SDNodeE">isDef32</a>(*<a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()))</td></tr>
<tr><th id="653">653</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="654">654</th><td>  }</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <i>// AArch64 mandates that the RHS of the operation must use the smallest</i></td></tr>
<tr><th id="657">657</th><td><i>  // register class that could contain the size being extended from.  Thus,</i></td></tr>
<tr><th id="658">658</th><td><i>  // if we're folding a (sext i8), we need the RHS to be a GPR32, even though</i></td></tr>
<tr><th id="659">659</th><td><i>  // there might not be an actual 32-bit value in the program.  We can</i></td></tr>
<tr><th id="660">660</th><td><i>  // (harmlessly) synthesize one by injected an EXTRACT_SUBREG here.</i></td></tr>
<tr><th id="661">661</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ext != AArch64_AM::UXTX &amp;&amp; Ext != AArch64_AM::SXTX) ? void (0) : __assert_fail (&quot;Ext != AArch64_AM::UXTX &amp;&amp; Ext != AArch64_AM::SXTX&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 661, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#268Ext" title='Ext' data-ref="268Ext">Ext</a> != AArch64_AM::<a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::UXTX" title='llvm::AArch64_AM::ShiftExtendType::UXTX' data-ref="llvm::AArch64_AM::ShiftExtendType::UXTX">UXTX</a> &amp;&amp; <a class="local col8 ref" href="#268Ext" title='Ext' data-ref="268Ext">Ext</a> != AArch64_AM::<a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::SXTX" title='llvm::AArch64_AM::ShiftExtendType::SXTX' data-ref="llvm::AArch64_AM::ShiftExtendType::SXTX">SXTX</a>);</td></tr>
<tr><th id="662">662</th><td>  <a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE" title='narrowIfNeeded' data-use='c' data-ref="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">narrowIfNeeded</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a>);</td></tr>
<tr><th id="663">663</th><td>  <a class="local col6 ref" href="#266Shift" title='Shift' data-ref="266Shift">Shift</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML17getArithExtendImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getArithExtendImm' data-ref="_ZN4llvm10AArch64_AML17getArithExtendImmENS0_15ShiftExtendTypeEj">getArithExtendImm</a>(<a class="local col8 ref" href="#268Ext" title='Ext' data-ref="268Ext">Ext</a>, <a class="local col7 ref" href="#267ShiftVal" title='ShiftVal' data-ref="267ShiftVal">ShiftVal</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#264N" title='N' data-ref="264N">N</a>),</td></tr>
<tr><th id="664">664</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="665">665</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE" title='(anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding' data-use='c' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">isWorthFolding</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#264N" title='N' data-ref="264N">N</a>);</td></tr>
<tr><th id="666">666</th><td>}</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><i class="doc" data-doc="_ZL20isWorthFoldingADDlowN4llvm7SDValueE">/// If there's a use of this ADDlow that's not itself a load/store then we'll</i></td></tr>
<tr><th id="669">669</th><td><i class="doc" data-doc="_ZL20isWorthFoldingADDlowN4llvm7SDValueE">/// need to create a real ADD instruction from it anyway and there's no point in</i></td></tr>
<tr><th id="670">670</th><td><i class="doc" data-doc="_ZL20isWorthFoldingADDlowN4llvm7SDValueE">/// folding it into the mem op. Theoretically, it shouldn't matter, but there's</i></td></tr>
<tr><th id="671">671</th><td><i class="doc" data-doc="_ZL20isWorthFoldingADDlowN4llvm7SDValueE">/// a single pseudo-instruction for an ADRP/ADD pair so over-aggressive folding</i></td></tr>
<tr><th id="672">672</th><td><i class="doc" data-doc="_ZL20isWorthFoldingADDlowN4llvm7SDValueE">/// leads to duplicated ADRP instructions.</i></td></tr>
<tr><th id="673">673</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isWorthFoldingADDlowN4llvm7SDValueE" title='isWorthFoldingADDlow' data-type='bool isWorthFoldingADDlow(llvm::SDValue N)' data-ref="_ZL20isWorthFoldingADDlowN4llvm7SDValueE">isWorthFoldingADDlow</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="270N" title='N' data-type='llvm::SDValue' data-ref="270N">N</dfn>) {</td></tr>
<tr><th id="674">674</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="271Use" title='Use' data-type='llvm::SDNode *' data-ref="271Use">Use</dfn> : <a class="local col0 ref" href="#270N" title='N' data-ref="270N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZN4llvm6SDNode4usesEv">uses</a>()) {</td></tr>
<tr><th id="675">675</th><td>    <b>if</b> (<a class="local col1 ref" href="#271Use" title='Use' data-ref="271Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a> &amp;&amp; <a class="local col1 ref" href="#271Use" title='Use' data-ref="271Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a> &amp;&amp;</td></tr>
<tr><th id="676">676</th><td>        <a class="local col1 ref" href="#271Use" title='Use' data-ref="271Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_LOAD" title='llvm::ISD::NodeType::ATOMIC_LOAD' data-ref="llvm::ISD::NodeType::ATOMIC_LOAD">ATOMIC_LOAD</a> &amp;&amp;</td></tr>
<tr><th id="677">677</th><td>        <a class="local col1 ref" href="#271Use" title='Use' data-ref="271Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_STORE" title='llvm::ISD::NodeType::ATOMIC_STORE' data-ref="llvm::ISD::NodeType::ATOMIC_STORE">ATOMIC_STORE</a>)</td></tr>
<tr><th id="678">678</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>    <i>// ldar and stlr have much more restrictive addressing modes (just a</i></td></tr>
<tr><th id="681">681</th><td><i>    // register).</i></td></tr>
<tr><th id="682">682</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/AtomicOrdering.h.html#_ZN4llvm23isStrongerThanMonotonicENS_14AtomicOrderingE" title='llvm::isStrongerThanMonotonic' data-ref="_ZN4llvm23isStrongerThanMonotonicENS_14AtomicOrderingE">isStrongerThanMonotonic</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col1 ref" href="#271Use" title='Use' data-ref="271Use">Use</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getOrderingEv" title='llvm::MemSDNode::getOrdering' data-ref="_ZNK4llvm9MemSDNode11getOrderingEv">getOrdering</a>()))</td></tr>
<tr><th id="683">683</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_">/// SelectAddrModeIndexedBitWidth - Select a "register plus scaled (un)signed BW-bit</i></td></tr>
<tr><th id="690">690</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_">/// immediate" address.  The "Size" argument is the size in bytes of the memory</i></td></tr>
<tr><th id="691">691</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_">/// reference, which determines the scale.</i></td></tr>
<tr><th id="692">692</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedBitWidth' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexedBitWidth(llvm::SDValue N, bool IsSignedImm, unsigned int BW, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_">SelectAddrModeIndexedBitWidth</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="272N" title='N' data-type='llvm::SDValue' data-ref="272N">N</dfn>, <em>bool</em> <dfn class="local col3 decl" id="273IsSignedImm" title='IsSignedImm' data-type='bool' data-ref="273IsSignedImm">IsSignedImm</dfn>,</td></tr>
<tr><th id="693">693</th><td>                                                        <em>unsigned</em> <dfn class="local col4 decl" id="274BW" title='BW' data-type='unsigned int' data-ref="274BW">BW</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="275Size" title='Size' data-type='unsigned int' data-ref="275Size">Size</dfn>,</td></tr>
<tr><th id="694">694</th><td>                                                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="276Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="276Base">Base</dfn>,</td></tr>
<tr><th id="695">695</th><td>                                                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="277OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="277OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="696">696</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="278dl" title='dl' data-type='llvm::SDLoc' data-ref="278dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#272N" title='N' data-ref="272N">N</a>);</td></tr>
<tr><th id="697">697</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col9 decl" id="279DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="279DL">DL</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="698">698</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col0 decl" id="280TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="280TLI">TLI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv" title='llvm::SelectionDAGISel::getTargetLowering' data-ref="_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="699">699</th><td>  <b>if</b> (<a class="local col2 ref" href="#272N" title='N' data-ref="272N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="700">700</th><td>    <em>int</em> <dfn class="local col1 decl" id="281FI" title='FI' data-type='int' data-ref="281FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col2 ref" href="#272N" title='N' data-ref="272N">N</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="701">701</th><td>    <a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(<a class="local col1 ref" href="#281FI" title='FI' data-ref="281FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#280TLI" title='TLI' data-ref="280TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="local col9 ref" href="#279DL" title='DL' data-ref="279DL">DL</a>));</td></tr>
<tr><th id="702">702</th><td>    <a class="local col7 ref" href="#277OffImm" title='OffImm' data-ref="277OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col8 ref" href="#278dl" title='dl' data-ref="278dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="703">703</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="704">704</th><td>  }</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <i>// As opposed to the (12-bit) Indexed addressing mode below, the 7-bit signed</i></td></tr>
<tr><th id="707">707</th><td><i>  // selected here doesn't support labels/immediates, only base+offset.</i></td></tr>
<tr><th id="708">708</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#272N" title='N' data-ref="272N">N</a>)) {</td></tr>
<tr><th id="709">709</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col2 decl" id="282RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="282RHS"><a class="local col2 ref" href="#282RHS" title='RHS' data-ref="282RHS">RHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#272N" title='N' data-ref="272N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="710">710</th><td>      <b>if</b> (<a class="local col3 ref" href="#273IsSignedImm" title='IsSignedImm' data-ref="273IsSignedImm">IsSignedImm</a>) {</td></tr>
<tr><th id="711">711</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="283RHSC" title='RHSC' data-type='int64_t' data-ref="283RHSC">RHSC</dfn> = <a class="local col2 ref" href="#282RHS" title='RHS' data-ref="282RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="712">712</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="284Scale" title='Scale' data-type='unsigned int' data-ref="284Scale">Scale</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col5 ref" href="#275Size" title='Size' data-ref="275Size">Size</a>);</td></tr>
<tr><th id="713">713</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="285Range" title='Range' data-type='int64_t' data-ref="285Range">Range</dfn> = <var>0x1LL</var> &lt;&lt; (<a class="local col4 ref" href="#274BW" title='BW' data-ref="274BW">BW</a> - <var>1</var>);</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>        <b>if</b> ((<a class="local col3 ref" href="#283RHSC" title='RHSC' data-ref="283RHSC">RHSC</a> &amp; (<a class="local col5 ref" href="#275Size" title='Size' data-ref="275Size">Size</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <a class="local col3 ref" href="#283RHSC" title='RHSC' data-ref="283RHSC">RHSC</a> &gt;= -(<a class="local col5 ref" href="#285Range" title='Range' data-ref="285Range">Range</a> &lt;&lt; <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale">Scale</a>) &amp;&amp;</td></tr>
<tr><th id="716">716</th><td>            <a class="local col3 ref" href="#283RHSC" title='RHSC' data-ref="283RHSC">RHSC</a> &lt; (<a class="local col5 ref" href="#285Range" title='Range' data-ref="285Range">Range</a> &lt;&lt; <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale">Scale</a>)) {</td></tr>
<tr><th id="717">717</th><td>          <a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#272N" title='N' data-ref="272N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="718">718</th><td>          <b>if</b> (<a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="719">719</th><td>            <em>int</em> <dfn class="local col6 decl" id="286FI" title='FI' data-type='int' data-ref="286FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="720">720</th><td>            <a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(<a class="local col6 ref" href="#286FI" title='FI' data-ref="286FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#280TLI" title='TLI' data-ref="280TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="local col9 ref" href="#279DL" title='DL' data-ref="279DL">DL</a>));</td></tr>
<tr><th id="721">721</th><td>          }</td></tr>
<tr><th id="722">722</th><td>          <a class="local col7 ref" href="#277OffImm" title='OffImm' data-ref="277OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#283RHSC" title='RHSC' data-ref="283RHSC">RHSC</a> &gt;&gt; <a class="local col4 ref" href="#284Scale" title='Scale' data-ref="284Scale">Scale</a>, <a class="local col8 ref" href="#278dl" title='dl' data-ref="278dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="723">723</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="724">724</th><td>        }</td></tr>
<tr><th id="725">725</th><td>      } <b>else</b> {</td></tr>
<tr><th id="726">726</th><td>        <i>// unsigned Immediate</i></td></tr>
<tr><th id="727">727</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="287RHSC" title='RHSC' data-type='uint64_t' data-ref="287RHSC">RHSC</dfn> = <a class="local col2 ref" href="#282RHS" title='RHS' data-ref="282RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="728">728</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="288Scale" title='Scale' data-type='unsigned int' data-ref="288Scale">Scale</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col5 ref" href="#275Size" title='Size' data-ref="275Size">Size</a>);</td></tr>
<tr><th id="729">729</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="289Range" title='Range' data-type='uint64_t' data-ref="289Range">Range</dfn> = <var>0x1ULL</var> &lt;&lt; <a class="local col4 ref" href="#274BW" title='BW' data-ref="274BW">BW</a>;</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>        <b>if</b> ((<a class="local col7 ref" href="#287RHSC" title='RHSC' data-ref="287RHSC">RHSC</a> &amp; (<a class="local col5 ref" href="#275Size" title='Size' data-ref="275Size">Size</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <a class="local col7 ref" href="#287RHSC" title='RHSC' data-ref="287RHSC">RHSC</a> &lt; (<a class="local col9 ref" href="#289Range" title='Range' data-ref="289Range">Range</a> &lt;&lt; <a class="local col8 ref" href="#288Scale" title='Scale' data-ref="288Scale">Scale</a>)) {</td></tr>
<tr><th id="732">732</th><td>          <a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#272N" title='N' data-ref="272N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="733">733</th><td>          <b>if</b> (<a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="734">734</th><td>            <em>int</em> <dfn class="local col0 decl" id="290FI" title='FI' data-type='int' data-ref="290FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="735">735</th><td>            <a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(<a class="local col0 ref" href="#290FI" title='FI' data-ref="290FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#280TLI" title='TLI' data-ref="280TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="local col9 ref" href="#279DL" title='DL' data-ref="279DL">DL</a>));</td></tr>
<tr><th id="736">736</th><td>          }</td></tr>
<tr><th id="737">737</th><td>          <a class="local col7 ref" href="#277OffImm" title='OffImm' data-ref="277OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#287RHSC" title='RHSC' data-ref="287RHSC">RHSC</a> &gt;&gt; <a class="local col8 ref" href="#288Scale" title='Scale' data-ref="288Scale">Scale</a>, <a class="local col8 ref" href="#278dl" title='dl' data-ref="278dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="738">738</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="739">739</th><td>        }</td></tr>
<tr><th id="740">740</th><td>      }</td></tr>
<tr><th id="741">741</th><td>    }</td></tr>
<tr><th id="742">742</th><td>  }</td></tr>
<tr><th id="743">743</th><td>  <i>// Base only. The address will be materialized into a register before</i></td></tr>
<tr><th id="744">744</th><td><i>  // the memory is accessed.</i></td></tr>
<tr><th id="745">745</th><td><i>  //    add x0, Xbase, #offset</i></td></tr>
<tr><th id="746">746</th><td><i>  //    stp x1, x2, [x0]</i></td></tr>
<tr><th id="747">747</th><td>  <a class="local col6 ref" href="#276Base" title='Base' data-ref="276Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#272N" title='N' data-ref="272N">N</a>;</td></tr>
<tr><th id="748">748</th><td>  <a class="local col7 ref" href="#277OffImm" title='OffImm' data-ref="277OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col8 ref" href="#278dl" title='dl' data-ref="278dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="749">749</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="750">750</th><td>}</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">/// SelectAddrModeIndexed - Select a "register plus scaled unsigned 12-bit</i></td></tr>
<tr><th id="753">753</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">/// immediate" address.  The "Size" argument is the size in bytes of the memory</i></td></tr>
<tr><th id="754">754</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">/// reference, which determines the scale.</i></td></tr>
<tr><th id="755">755</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeIndexed(llvm::SDValue N, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_">SelectAddrModeIndexed</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="291N" title='N' data-type='llvm::SDValue' data-ref="291N">N</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="292Size" title='Size' data-type='unsigned int' data-ref="292Size">Size</dfn>,</td></tr>
<tr><th id="756">756</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="293Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="293Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="294OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="294OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="757">757</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="295dl" title='dl' data-type='llvm::SDLoc' data-ref="295dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>);</td></tr>
<tr><th id="758">758</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col6 decl" id="296DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="296DL">DL</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="759">759</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col7 decl" id="297TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="297TLI">TLI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv" title='llvm::SelectionDAGISel::getTargetLowering' data-ref="_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="760">760</th><td>  <b>if</b> (<a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="761">761</th><td>    <em>int</em> <dfn class="local col8 decl" id="298FI" title='FI' data-type='int' data-ref="298FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="762">762</th><td>    <a class="local col3 ref" href="#293Base" title='Base' data-ref="293Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(<a class="local col8 ref" href="#298FI" title='FI' data-ref="298FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col7 ref" href="#297TLI" title='TLI' data-ref="297TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>));</td></tr>
<tr><th id="763">763</th><td>    <a class="local col4 ref" href="#294OffImm" title='OffImm' data-ref="294OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col5 ref" href="#295dl" title='dl' data-ref="295dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="764">764</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="765">765</th><td>  }</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <b>if</b> (<a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ADDlow" title='llvm::AArch64ISD::NodeType::ADDlow' data-ref="llvm::AArch64ISD::NodeType::ADDlow">ADDlow</a> &amp;&amp; <a class="tu ref" href="#_ZL20isWorthFoldingADDlowN4llvm7SDValueE" title='isWorthFoldingADDlow' data-use='c' data-ref="_ZL20isWorthFoldingADDlowN4llvm7SDValueE">isWorthFoldingADDlow</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>)) {</td></tr>
<tr><th id="768">768</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col9 decl" id="299GAN" title='GAN' data-type='llvm::GlobalAddressSDNode *' data-ref="299GAN">GAN</dfn> =</td></tr>
<tr><th id="769">769</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a>&gt;(<a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="770">770</th><td>    <a class="local col3 ref" href="#293Base" title='Base' data-ref="293Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="771">771</th><td>    <a class="local col4 ref" href="#294OffImm" title='OffImm' data-ref="294OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="772">772</th><td>    <b>if</b> (!<a class="local col9 ref" href="#299GAN" title='GAN' data-ref="299GAN">GAN</a>)</td></tr>
<tr><th id="773">773</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>    <b>if</b> (<a class="local col9 ref" href="#299GAN" title='GAN' data-ref="299GAN">GAN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode9getOffsetEv" title='llvm::GlobalAddressSDNode::getOffset' data-ref="_ZNK4llvm19GlobalAddressSDNode9getOffsetEv">getOffset</a>() % <a class="local col2 ref" href="#292Size" title='Size' data-ref="292Size">Size</a> == <var>0</var>) {</td></tr>
<tr><th id="776">776</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col0 decl" id="300GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="300GV">GV</dfn> = <a class="local col9 ref" href="#299GAN" title='GAN' data-ref="299GAN">GAN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm19GlobalAddressSDNode9getGlobalEv" title='llvm::GlobalAddressSDNode::getGlobal' data-ref="_ZNK4llvm19GlobalAddressSDNode9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="777">777</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="301Alignment" title='Alignment' data-type='unsigned int' data-ref="301Alignment">Alignment</dfn> = <a class="local col0 ref" href="#300GV" title='GV' data-ref="300GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue12getAlignmentEv" title='llvm::GlobalValue::getAlignment' data-ref="_ZNK4llvm11GlobalValue12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="778">778</th><td>      <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col2 decl" id="302Ty" title='Ty' data-type='llvm::Type *' data-ref="302Ty">Ty</dfn> = <a class="local col0 ref" href="#300GV" title='GV' data-ref="300GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue12getValueTypeEv" title='llvm::GlobalValue::getValueType' data-ref="_ZNK4llvm11GlobalValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="779">779</th><td>      <b>if</b> (<a class="local col1 ref" href="#301Alignment" title='Alignment' data-ref="301Alignment">Alignment</a> == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#302Ty" title='Ty' data-ref="302Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE" title='llvm::Type::isSized' data-ref="_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE">isSized</a>())</td></tr>
<tr><th id="780">780</th><td>        <a class="local col1 ref" href="#301Alignment" title='Alignment' data-ref="301Alignment">Alignment</a> = <a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col2 ref" href="#302Ty" title='Ty' data-ref="302Ty">Ty</a>);</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>      <b>if</b> (<a class="local col1 ref" href="#301Alignment" title='Alignment' data-ref="301Alignment">Alignment</a> &gt;= <a class="local col2 ref" href="#292Size" title='Size' data-ref="292Size">Size</a>)</td></tr>
<tr><th id="783">783</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="784">784</th><td>    }</td></tr>
<tr><th id="785">785</th><td>  }</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>)) {</td></tr>
<tr><th id="788">788</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="303RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="303RHS"><a class="local col3 ref" href="#303RHS" title='RHS' data-ref="303RHS">RHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="789">789</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="304RHSC" title='RHSC' data-type='int64_t' data-ref="304RHSC">RHSC</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col3 ref" href="#303RHS" title='RHS' data-ref="303RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="790">790</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="305Scale" title='Scale' data-type='unsigned int' data-ref="305Scale">Scale</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col2 ref" href="#292Size" title='Size' data-ref="292Size">Size</a>);</td></tr>
<tr><th id="791">791</th><td>      <b>if</b> ((<a class="local col4 ref" href="#304RHSC" title='RHSC' data-ref="304RHSC">RHSC</a> &amp; (<a class="local col2 ref" href="#292Size" title='Size' data-ref="292Size">Size</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <a class="local col4 ref" href="#304RHSC" title='RHSC' data-ref="304RHSC">RHSC</a> &gt;= <var>0</var> &amp;&amp; <a class="local col4 ref" href="#304RHSC" title='RHSC' data-ref="304RHSC">RHSC</a> &lt; (<var>0x1000</var> &lt;&lt; <a class="local col5 ref" href="#305Scale" title='Scale' data-ref="305Scale">Scale</a>)) {</td></tr>
<tr><th id="792">792</th><td>        <a class="local col3 ref" href="#293Base" title='Base' data-ref="293Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="793">793</th><td>        <b>if</b> (<a class="local col3 ref" href="#293Base" title='Base' data-ref="293Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="794">794</th><td>          <em>int</em> <dfn class="local col6 decl" id="306FI" title='FI' data-type='int' data-ref="306FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#293Base" title='Base' data-ref="293Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="795">795</th><td>          <a class="local col3 ref" href="#293Base" title='Base' data-ref="293Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(<a class="local col6 ref" href="#306FI" title='FI' data-ref="306FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col7 ref" href="#297TLI" title='TLI' data-ref="297TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="local col6 ref" href="#296DL" title='DL' data-ref="296DL">DL</a>));</td></tr>
<tr><th id="796">796</th><td>        }</td></tr>
<tr><th id="797">797</th><td>        <a class="local col4 ref" href="#294OffImm" title='OffImm' data-ref="294OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#304RHSC" title='RHSC' data-ref="304RHSC">RHSC</a> &gt;&gt; <a class="local col5 ref" href="#305Scale" title='Scale' data-ref="305Scale">Scale</a>, <a class="local col5 ref" href="#295dl" title='dl' data-ref="295dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="798">798</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="799">799</th><td>      }</td></tr>
<tr><th id="800">800</th><td>    }</td></tr>
<tr><th id="801">801</th><td>  }</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <i>// Before falling back to our general case, check if the unscaled</i></td></tr>
<tr><th id="804">804</th><td><i>  // instructions can handle this. If so, that's preferable.</i></td></tr>
<tr><th id="805">805</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">SelectAddrModeUnscaled</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>, <a class="local col2 ref" href="#292Size" title='Size' data-ref="292Size">Size</a>, <span class='refarg'><a class="local col3 ref" href="#293Base" title='Base' data-ref="293Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#294OffImm" title='OffImm' data-ref="294OffImm">OffImm</a></span>))</td></tr>
<tr><th id="806">806</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <i>// Base only. The address will be materialized into a register before</i></td></tr>
<tr><th id="809">809</th><td><i>  // the memory is accessed.</i></td></tr>
<tr><th id="810">810</th><td><i>  //    add x0, Xbase, #offset</i></td></tr>
<tr><th id="811">811</th><td><i>  //    ldr x0, [x0]</i></td></tr>
<tr><th id="812">812</th><td>  <a class="local col3 ref" href="#293Base" title='Base' data-ref="293Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#291N" title='N' data-ref="291N">N</a>;</td></tr>
<tr><th id="813">813</th><td>  <a class="local col4 ref" href="#294OffImm" title='OffImm' data-ref="294OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col5 ref" href="#295dl" title='dl' data-ref="295dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="814">814</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="815">815</th><td>}</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">/// SelectAddrModeUnscaled - Select a "register plus unscaled signed 9-bit</i></td></tr>
<tr><th id="818">818</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">/// immediate" address.  This should only match when there is an offset that</i></td></tr>
<tr><th id="819">819</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">/// is not valid for a scaled immediate addressing mode.  The "Size" argument</i></td></tr>
<tr><th id="820">820</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">/// is the size in bytes of the memory reference, which is needed here to know</i></td></tr>
<tr><th id="821">821</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">/// what is valid for a scaled immediate.</i></td></tr>
<tr><th id="822">822</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeUnscaled(llvm::SDValue N, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_">SelectAddrModeUnscaled</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="307N" title='N' data-type='llvm::SDValue' data-ref="307N">N</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="308Size" title='Size' data-type='unsigned int' data-ref="308Size">Size</dfn>,</td></tr>
<tr><th id="823">823</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="309Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="309Base">Base</dfn>,</td></tr>
<tr><th id="824">824</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="310OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="310OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="825">825</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#307N" title='N' data-ref="307N">N</a>))</td></tr>
<tr><th id="826">826</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="827">827</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="311RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="311RHS"><a class="local col1 ref" href="#311RHS" title='RHS' data-ref="311RHS">RHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#307N" title='N' data-ref="307N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="828">828</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="312RHSC" title='RHSC' data-type='int64_t' data-ref="312RHSC">RHSC</dfn> = <a class="local col1 ref" href="#311RHS" title='RHS' data-ref="311RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="829">829</th><td>    <i>// If the offset is valid as a scaled immediate, don't match here.</i></td></tr>
<tr><th id="830">830</th><td>    <b>if</b> ((<a class="local col2 ref" href="#312RHSC" title='RHSC' data-ref="312RHSC">RHSC</a> &amp; (<a class="local col8 ref" href="#308Size" title='Size' data-ref="308Size">Size</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#312RHSC" title='RHSC' data-ref="312RHSC">RHSC</a> &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="831">831</th><td>        <a class="local col2 ref" href="#312RHSC" title='RHSC' data-ref="312RHSC">RHSC</a> &lt; (<var>0x1000</var> &lt;&lt; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col8 ref" href="#308Size" title='Size' data-ref="308Size">Size</a>)))</td></tr>
<tr><th id="832">832</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="833">833</th><td>    <b>if</b> (<a class="local col2 ref" href="#312RHSC" title='RHSC' data-ref="312RHSC">RHSC</a> &gt;= -<var>256</var> &amp;&amp; <a class="local col2 ref" href="#312RHSC" title='RHSC' data-ref="312RHSC">RHSC</a> &lt; <var>256</var>) {</td></tr>
<tr><th id="834">834</th><td>      <a class="local col9 ref" href="#309Base" title='Base' data-ref="309Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#307N" title='N' data-ref="307N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="835">835</th><td>      <b>if</b> (<a class="local col9 ref" href="#309Base" title='Base' data-ref="309Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="836">836</th><td>        <em>int</em> <dfn class="local col3 decl" id="313FI" title='FI' data-type='int' data-ref="313FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col9 ref" href="#309Base" title='Base' data-ref="309Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="837">837</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col4 decl" id="314TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="314TLI">TLI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv" title='llvm::SelectionDAGISel::getTargetLowering' data-ref="_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="838">838</th><td>        <a class="local col9 ref" href="#309Base" title='Base' data-ref="309Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="839">839</th><td>            <a class="local col3 ref" href="#313FI" title='FI' data-ref="313FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col4 ref" href="#314TLI" title='TLI' data-ref="314TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="840">840</th><td>      }</td></tr>
<tr><th id="841">841</th><td>      <a class="local col0 ref" href="#310OffImm" title='OffImm' data-ref="310OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#312RHSC" title='RHSC' data-ref="312RHSC">RHSC</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#307N" title='N' data-ref="307N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="842">842</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="843">843</th><td>    }</td></tr>
<tr><th id="844">844</th><td>  }</td></tr>
<tr><th id="845">845</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="846">846</th><td>}</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL5WidenPN4llvm12SelectionDAGENS_7SDValueE" title='Widen' data-type='llvm::SDValue Widen(llvm::SelectionDAG * CurDAG, llvm::SDValue N)' data-ref="_ZL5WidenPN4llvm12SelectionDAGENS_7SDValueE">Widen</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col5 decl" id="315CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="315CurDAG">CurDAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="316N" title='N' data-type='llvm::SDValue' data-ref="316N">N</dfn>) {</td></tr>
<tr><th id="849">849</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="317dl" title='dl' data-type='llvm::SDLoc' data-ref="317dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#316N" title='N' data-ref="316N">N</a>);</td></tr>
<tr><th id="850">850</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="318SubReg" title='SubReg' data-type='llvm::SDValue' data-ref="318SubReg">SubReg</dfn> = CurDAG-&gt;getTargetConstant(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>, dl, MVT::i32);</td></tr>
<tr><th id="851">851</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="319ImpDef" title='ImpDef' data-type='llvm::SDValue' data-ref="319ImpDef">ImpDef</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a></td></tr>
<tr><th id="852">852</th><td>      <a class="local col5 ref" href="#315CurDAG" title='CurDAG' data-ref="315CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="local col7 ref" href="#317dl" title='dl' data-ref="317dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>), <var>0</var>);</td></tr>
<tr><th id="853">853</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col0 decl" id="320Node" title='Node' data-type='llvm::MachineSDNode *' data-ref="320Node">Node</dfn> = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="854">854</th><td>      TargetOpcode::INSERT_SUBREG, dl, MVT::i64, ImpDef, N, SubReg);</td></tr>
<tr><th id="855">855</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col0 ref" href="#320Node" title='Node' data-ref="320Node">Node</a>, <var>0</var>);</td></tr>
<tr><th id="856">856</th><td>}</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_">/// Check if the given SHL node <span class="command">(\p</span> <span class="arg">N),</span> can be used to form an</i></td></tr>
<tr><th id="859">859</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_">/// extended register for an addressing mode.</i></td></tr>
<tr><th id="860">860</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectExtendedSHL' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectExtendedSHL(llvm::SDValue N, unsigned int Size, bool WantExtend, llvm::SDValue &amp; Offset, llvm::SDValue &amp; SignExtend)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_">SelectExtendedSHL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="321N" title='N' data-type='llvm::SDValue' data-ref="321N">N</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="322Size" title='Size' data-type='unsigned int' data-ref="322Size">Size</dfn>,</td></tr>
<tr><th id="861">861</th><td>                                            <em>bool</em> <dfn class="local col3 decl" id="323WantExtend" title='WantExtend' data-type='bool' data-ref="323WantExtend">WantExtend</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="324Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="324Offset">Offset</dfn>,</td></tr>
<tr><th id="862">862</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="325SignExtend" title='SignExtend' data-type='llvm::SDValue &amp;' data-ref="325SignExtend">SignExtend</dfn>) {</td></tr>
<tr><th id="863">863</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N.getOpcode() == ISD::SHL &amp;&amp; &quot;Invalid opcode.&quot;) ? void (0) : __assert_fail (&quot;N.getOpcode() == ISD::SHL &amp;&amp; \&quot;Invalid opcode.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 863, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#321N" title='N' data-ref="321N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp; <q>"Invalid opcode."</q>);</td></tr>
<tr><th id="864">864</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="326CSD" title='CSD' data-type='llvm::ConstantSDNode *' data-ref="326CSD">CSD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#321N" title='N' data-ref="321N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="865">865</th><td>  <b>if</b> (!<a class="local col6 ref" href="#326CSD" title='CSD' data-ref="326CSD">CSD</a> || (<a class="local col6 ref" href="#326CSD" title='CSD' data-ref="326CSD">CSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &amp; <var>0x7</var>) != <a class="local col6 ref" href="#326CSD" title='CSD' data-ref="326CSD">CSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>())</td></tr>
<tr><th id="866">866</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="327dl" title='dl' data-type='llvm::SDLoc' data-ref="327dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#321N" title='N' data-ref="321N">N</a>);</td></tr>
<tr><th id="869">869</th><td>  <b>if</b> (<a class="local col3 ref" href="#323WantExtend" title='WantExtend' data-ref="323WantExtend">WantExtend</a>) {</td></tr>
<tr><th id="870">870</th><td>    <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType">ShiftExtendType</a> <dfn class="local col8 decl" id="328Ext" title='Ext' data-type='AArch64_AM::ShiftExtendType' data-ref="328Ext">Ext</dfn> =</td></tr>
<tr><th id="871">871</th><td>        <a class="tu ref" href="#_ZL20getExtendTypeForNodeN4llvm7SDValueEb" title='getExtendTypeForNode' data-use='c' data-ref="_ZL20getExtendTypeForNodeN4llvm7SDValueEb">getExtendTypeForNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#321N" title='N' data-ref="321N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <b>true</b>);</td></tr>
<tr><th id="872">872</th><td>    <b>if</b> (<a class="local col8 ref" href="#328Ext" title='Ext' data-ref="328Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>)</td></tr>
<tr><th id="873">873</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>    <a class="local col4 ref" href="#324Offset" title='Offset' data-ref="324Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE" title='narrowIfNeeded' data-use='c' data-ref="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">narrowIfNeeded</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#321N" title='N' data-ref="321N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="876">876</th><td>    <a class="local col5 ref" href="#325SignExtend" title='SignExtend' data-ref="325SignExtend">SignExtend</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#328Ext" title='Ext' data-ref="328Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::SXTW" title='llvm::AArch64_AM::ShiftExtendType::SXTW' data-ref="llvm::AArch64_AM::ShiftExtendType::SXTW">SXTW</a>, <a class="local col7 ref" href="#327dl" title='dl' data-ref="327dl">dl</a>,</td></tr>
<tr><th id="877">877</th><td>                                           <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="878">878</th><td>  } <b>else</b> {</td></tr>
<tr><th id="879">879</th><td>    <a class="local col4 ref" href="#324Offset" title='Offset' data-ref="324Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#321N" title='N' data-ref="321N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="880">880</th><td>    <a class="local col5 ref" href="#325SignExtend" title='SignExtend' data-ref="325SignExtend">SignExtend</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col7 ref" href="#327dl" title='dl' data-ref="327dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="881">881</th><td>  }</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="329LegalShiftVal" title='LegalShiftVal' data-type='unsigned int' data-ref="329LegalShiftVal">LegalShiftVal</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col2 ref" href="#322Size" title='Size' data-ref="322Size">Size</a>);</td></tr>
<tr><th id="884">884</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="330ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="330ShiftVal">ShiftVal</dfn> = <a class="local col6 ref" href="#326CSD" title='CSD' data-ref="326CSD">CSD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <b>if</b> (<a class="local col0 ref" href="#330ShiftVal" title='ShiftVal' data-ref="330ShiftVal">ShiftVal</a> != <var>0</var> &amp;&amp; <a class="local col0 ref" href="#330ShiftVal" title='ShiftVal' data-ref="330ShiftVal">ShiftVal</a> != <a class="local col9 ref" href="#329LegalShiftVal" title='LegalShiftVal' data-ref="329LegalShiftVal">LegalShiftVal</a>)</td></tr>
<tr><th id="887">887</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE" title='(anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding' data-use='c' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">isWorthFolding</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#321N" title='N' data-ref="321N">N</a>);</td></tr>
<tr><th id="890">890</th><td>}</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeWROEN4llvm7SDValueEjRS2_S3_S3_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeWRO' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeWRO(llvm::SDValue N, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; SignExtend, llvm::SDValue &amp; DoShift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeWROEN4llvm7SDValueEjRS2_S3_S3_S3_">SelectAddrModeWRO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="331N" title='N' data-type='llvm::SDValue' data-ref="331N">N</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="332Size" title='Size' data-type='unsigned int' data-ref="332Size">Size</dfn>,</td></tr>
<tr><th id="893">893</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="333Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="333Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="334Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="334Offset">Offset</dfn>,</td></tr>
<tr><th id="894">894</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="335SignExtend" title='SignExtend' data-type='llvm::SDValue &amp;' data-ref="335SignExtend">SignExtend</dfn>,</td></tr>
<tr><th id="895">895</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="336DoShift" title='DoShift' data-type='llvm::SDValue &amp;' data-ref="336DoShift">DoShift</dfn>) {</td></tr>
<tr><th id="896">896</th><td>  <b>if</b> (<a class="local col1 ref" href="#331N" title='N' data-ref="331N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>)</td></tr>
<tr><th id="897">897</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="898">898</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="337LHS" title='LHS' data-type='llvm::SDValue' data-ref="337LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#331N" title='N' data-ref="331N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="899">899</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="338RHS" title='RHS' data-type='llvm::SDValue' data-ref="338RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#331N" title='N' data-ref="331N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="900">900</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="339dl" title='dl' data-type='llvm::SDLoc' data-ref="339dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#331N" title='N' data-ref="331N">N</a>);</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <i>// We don't want to match immediate adds here, because they are better lowered</i></td></tr>
<tr><th id="903">903</th><td><i>  // to the register-immediate addressing modes.</i></td></tr>
<tr><th id="904">904</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#337LHS" title='LHS' data-ref="337LHS">LHS</a>) || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#338RHS" title='RHS' data-ref="338RHS">RHS</a>))</td></tr>
<tr><th id="905">905</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <i>// Check if this particular node is reused in any non-memory related</i></td></tr>
<tr><th id="908">908</th><td><i>  // operation.  If yes, do not try to fold this node into the address</i></td></tr>
<tr><th id="909">909</th><td><i>  // computation, since the computation will be kept.</i></td></tr>
<tr><th id="910">910</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="340Node" title='Node' data-type='const llvm::SDNode *' data-ref="340Node">Node</dfn> = <a class="local col1 ref" href="#331N" title='N' data-ref="331N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="911">911</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="341UI" title='UI' data-type='llvm::SDNode *' data-ref="341UI">UI</dfn> : <a class="local col0 ref" href="#340Node" title='Node' data-ref="340Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZNK4llvm6SDNode4usesEv">uses</a>()) {</td></tr>
<tr><th id="912">912</th><td>    <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(*<a class="local col1 ref" href="#341UI" title='UI' data-ref="341UI">UI</a>))</td></tr>
<tr><th id="913">913</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="914">914</th><td>  }</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <i>// Remember if it is worth folding N when it produces extended register.</i></td></tr>
<tr><th id="917">917</th><td>  <em>bool</em> <dfn class="local col2 decl" id="342IsExtendedRegisterWorthFolding" title='IsExtendedRegisterWorthFolding' data-type='bool' data-ref="342IsExtendedRegisterWorthFolding">IsExtendedRegisterWorthFolding</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE" title='(anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding' data-use='c' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">isWorthFolding</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#331N" title='N' data-ref="331N">N</a>);</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <i>// Try to match a shifted extend on the RHS.</i></td></tr>
<tr><th id="920">920</th><td>  <b>if</b> (<a class="local col2 ref" href="#342IsExtendedRegisterWorthFolding" title='IsExtendedRegisterWorthFolding' data-ref="342IsExtendedRegisterWorthFolding">IsExtendedRegisterWorthFolding</a> &amp;&amp; <a class="local col8 ref" href="#338RHS" title='RHS' data-ref="338RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp;</td></tr>
<tr><th id="921">921</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectExtendedSHL' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_">SelectExtendedSHL</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#338RHS" title='RHS' data-ref="338RHS">RHS</a>, <a class="local col2 ref" href="#332Size" title='Size' data-ref="332Size">Size</a>, <b>true</b>, <span class='refarg'><a class="local col4 ref" href="#334Offset" title='Offset' data-ref="334Offset">Offset</a></span>, <span class='refarg'><a class="local col5 ref" href="#335SignExtend" title='SignExtend' data-ref="335SignExtend">SignExtend</a></span>)) {</td></tr>
<tr><th id="922">922</th><td>    <a class="local col3 ref" href="#333Base" title='Base' data-ref="333Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#337LHS" title='LHS' data-ref="337LHS">LHS</a>;</td></tr>
<tr><th id="923">923</th><td>    <a class="local col6 ref" href="#336DoShift" title='DoShift' data-ref="336DoShift">DoShift</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<b>true</b>, <a class="local col9 ref" href="#339dl" title='dl' data-ref="339dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="924">924</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="925">925</th><td>  }</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>  <i>// Try to match a shifted extend on the LHS.</i></td></tr>
<tr><th id="928">928</th><td>  <b>if</b> (<a class="local col2 ref" href="#342IsExtendedRegisterWorthFolding" title='IsExtendedRegisterWorthFolding' data-ref="342IsExtendedRegisterWorthFolding">IsExtendedRegisterWorthFolding</a> &amp;&amp; <a class="local col7 ref" href="#337LHS" title='LHS' data-ref="337LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp;</td></tr>
<tr><th id="929">929</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectExtendedSHL' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_">SelectExtendedSHL</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#337LHS" title='LHS' data-ref="337LHS">LHS</a>, <a class="local col2 ref" href="#332Size" title='Size' data-ref="332Size">Size</a>, <b>true</b>, <span class='refarg'><a class="local col4 ref" href="#334Offset" title='Offset' data-ref="334Offset">Offset</a></span>, <span class='refarg'><a class="local col5 ref" href="#335SignExtend" title='SignExtend' data-ref="335SignExtend">SignExtend</a></span>)) {</td></tr>
<tr><th id="930">930</th><td>    <a class="local col3 ref" href="#333Base" title='Base' data-ref="333Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#338RHS" title='RHS' data-ref="338RHS">RHS</a>;</td></tr>
<tr><th id="931">931</th><td>    <a class="local col6 ref" href="#336DoShift" title='DoShift' data-ref="336DoShift">DoShift</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<b>true</b>, <a class="local col9 ref" href="#339dl" title='dl' data-ref="339dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="932">932</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="933">933</th><td>  }</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <i>// There was no shift, whatever else we find.</i></td></tr>
<tr><th id="936">936</th><td>  <a class="local col6 ref" href="#336DoShift" title='DoShift' data-ref="336DoShift">DoShift</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<b>false</b>, <a class="local col9 ref" href="#339dl" title='dl' data-ref="339dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>  <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType">ShiftExtendType</a> <dfn class="local col3 decl" id="343Ext" title='Ext' data-type='AArch64_AM::ShiftExtendType' data-ref="343Ext">Ext</dfn> = <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="939">939</th><td>  <i>// Try to match an unshifted extend on the LHS.</i></td></tr>
<tr><th id="940">940</th><td>  <b>if</b> (<a class="local col2 ref" href="#342IsExtendedRegisterWorthFolding" title='IsExtendedRegisterWorthFolding' data-ref="342IsExtendedRegisterWorthFolding">IsExtendedRegisterWorthFolding</a> &amp;&amp;</td></tr>
<tr><th id="941">941</th><td>      (<a class="local col3 ref" href="#343Ext" title='Ext' data-ref="343Ext">Ext</a> = <a class="tu ref" href="#_ZL20getExtendTypeForNodeN4llvm7SDValueEb" title='getExtendTypeForNode' data-use='c' data-ref="_ZL20getExtendTypeForNodeN4llvm7SDValueEb">getExtendTypeForNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#337LHS" title='LHS' data-ref="337LHS">LHS</a>, <b>true</b>)) !=</td></tr>
<tr><th id="942">942</th><td>          <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>) {</td></tr>
<tr><th id="943">943</th><td>    <a class="local col3 ref" href="#333Base" title='Base' data-ref="333Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#338RHS" title='RHS' data-ref="338RHS">RHS</a>;</td></tr>
<tr><th id="944">944</th><td>    <a class="local col4 ref" href="#334Offset" title='Offset' data-ref="334Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE" title='narrowIfNeeded' data-use='c' data-ref="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">narrowIfNeeded</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#337LHS" title='LHS' data-ref="337LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="945">945</th><td>    <a class="local col5 ref" href="#335SignExtend" title='SignExtend' data-ref="335SignExtend">SignExtend</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#343Ext" title='Ext' data-ref="343Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::SXTW" title='llvm::AArch64_AM::ShiftExtendType::SXTW' data-ref="llvm::AArch64_AM::ShiftExtendType::SXTW">SXTW</a>, <a class="local col9 ref" href="#339dl" title='dl' data-ref="339dl">dl</a>,</td></tr>
<tr><th id="946">946</th><td>                                           <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="947">947</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE" title='(anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding' data-use='c' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">isWorthFolding</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#337LHS" title='LHS' data-ref="337LHS">LHS</a>))</td></tr>
<tr><th id="948">948</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="949">949</th><td>  }</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <i>// Try to match an unshifted extend on the RHS.</i></td></tr>
<tr><th id="952">952</th><td>  <b>if</b> (<a class="local col2 ref" href="#342IsExtendedRegisterWorthFolding" title='IsExtendedRegisterWorthFolding' data-ref="342IsExtendedRegisterWorthFolding">IsExtendedRegisterWorthFolding</a> &amp;&amp;</td></tr>
<tr><th id="953">953</th><td>      (<a class="local col3 ref" href="#343Ext" title='Ext' data-ref="343Ext">Ext</a> = <a class="tu ref" href="#_ZL20getExtendTypeForNodeN4llvm7SDValueEb" title='getExtendTypeForNode' data-use='c' data-ref="_ZL20getExtendTypeForNodeN4llvm7SDValueEb">getExtendTypeForNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#338RHS" title='RHS' data-ref="338RHS">RHS</a>, <b>true</b>)) !=</td></tr>
<tr><th id="954">954</th><td>          <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend" title='llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend' data-ref="llvm::AArch64_AM::ShiftExtendType::InvalidShiftExtend">InvalidShiftExtend</a>) {</td></tr>
<tr><th id="955">955</th><td>    <a class="local col3 ref" href="#333Base" title='Base' data-ref="333Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#337LHS" title='LHS' data-ref="337LHS">LHS</a>;</td></tr>
<tr><th id="956">956</th><td>    <a class="local col4 ref" href="#334Offset" title='Offset' data-ref="334Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE" title='narrowIfNeeded' data-use='c' data-ref="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">narrowIfNeeded</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#338RHS" title='RHS' data-ref="338RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="957">957</th><td>    <a class="local col5 ref" href="#335SignExtend" title='SignExtend' data-ref="335SignExtend">SignExtend</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#343Ext" title='Ext' data-ref="343Ext">Ext</a> == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::SXTW" title='llvm::AArch64_AM::ShiftExtendType::SXTW' data-ref="llvm::AArch64_AM::ShiftExtendType::SXTW">SXTW</a>, <a class="local col9 ref" href="#339dl" title='dl' data-ref="339dl">dl</a>,</td></tr>
<tr><th id="958">958</th><td>                                           <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="959">959</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE" title='(anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding' data-use='c' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">isWorthFolding</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#338RHS" title='RHS' data-ref="338RHS">RHS</a>))</td></tr>
<tr><th id="960">960</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="961">961</th><td>  }</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="964">964</th><td>}</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td><i  data-doc="_ZL14isPreferredADDl">// Check if the given immediate is preferred by ADD. If an immediate can be</i></td></tr>
<tr><th id="967">967</th><td><i  data-doc="_ZL14isPreferredADDl">// encoded in an ADD, or it can be encoded in an "ADD LSL #12" and can not be</i></td></tr>
<tr><th id="968">968</th><td><i  data-doc="_ZL14isPreferredADDl">// encoded by one MOVZ, return true.</i></td></tr>
<tr><th id="969">969</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14isPreferredADDl" title='isPreferredADD' data-type='bool isPreferredADD(int64_t ImmOff)' data-ref="_ZL14isPreferredADDl">isPreferredADD</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="344ImmOff" title='ImmOff' data-type='int64_t' data-ref="344ImmOff">ImmOff</dfn>) {</td></tr>
<tr><th id="970">970</th><td>  <i>// Constant in [0x0, 0xfff] can be encoded in ADD.</i></td></tr>
<tr><th id="971">971</th><td>  <b>if</b> ((<a class="local col4 ref" href="#344ImmOff" title='ImmOff' data-ref="344ImmOff">ImmOff</a> &amp; <var>0xfffffffffffff000LL</var>) == <var>0x0LL</var>)</td></tr>
<tr><th id="972">972</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="973">973</th><td>  <i>// Check if it can be encoded in an "ADD LSL #12".</i></td></tr>
<tr><th id="974">974</th><td>  <b>if</b> ((<a class="local col4 ref" href="#344ImmOff" title='ImmOff' data-ref="344ImmOff">ImmOff</a> &amp; <var>0xffffffffff000fffLL</var>) == <var>0x0LL</var>)</td></tr>
<tr><th id="975">975</th><td>    <i>// As a single MOVZ is faster than a "ADD of LSL #12", ignore such constant.</i></td></tr>
<tr><th id="976">976</th><td>    <b>return</b> (<a class="local col4 ref" href="#344ImmOff" title='ImmOff' data-ref="344ImmOff">ImmOff</a> &amp; <var>0xffffffffff00ffffLL</var>) != <var>0x0LL</var> &amp;&amp;</td></tr>
<tr><th id="977">977</th><td>           (<a class="local col4 ref" href="#344ImmOff" title='ImmOff' data-ref="344ImmOff">ImmOff</a> &amp; <var>0xffffffffffff0fffLL</var>) != <var>0x0LL</var>;</td></tr>
<tr><th id="978">978</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="979">979</th><td>}</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeXROEN4llvm7SDValueEjRS2_S3_S3_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeXRO' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectAddrModeXRO(llvm::SDValue N, unsigned int Size, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; SignExtend, llvm::SDValue &amp; DoShift)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectAddrModeXROEN4llvm7SDValueEjRS2_S3_S3_S3_">SelectAddrModeXRO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="345N" title='N' data-type='llvm::SDValue' data-ref="345N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="346Size" title='Size' data-type='unsigned int' data-ref="346Size">Size</dfn>,</td></tr>
<tr><th id="982">982</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="347Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="347Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="348Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="348Offset">Offset</dfn>,</td></tr>
<tr><th id="983">983</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="349SignExtend" title='SignExtend' data-type='llvm::SDValue &amp;' data-ref="349SignExtend">SignExtend</dfn>,</td></tr>
<tr><th id="984">984</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="350DoShift" title='DoShift' data-type='llvm::SDValue &amp;' data-ref="350DoShift">DoShift</dfn>) {</td></tr>
<tr><th id="985">985</th><td>  <b>if</b> (<a class="local col5 ref" href="#345N" title='N' data-ref="345N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>)</td></tr>
<tr><th id="986">986</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="987">987</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="351LHS" title='LHS' data-type='llvm::SDValue' data-ref="351LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#345N" title='N' data-ref="345N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="988">988</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="352RHS" title='RHS' data-type='llvm::SDValue' data-ref="352RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#345N" title='N' data-ref="345N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="989">989</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="353DL" title='DL' data-type='llvm::SDLoc' data-ref="353DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#345N" title='N' data-ref="345N">N</a>);</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <i>// Check if this particular node is reused in any non-memory related</i></td></tr>
<tr><th id="992">992</th><td><i>  // operation.  If yes, do not try to fold this node into the address</i></td></tr>
<tr><th id="993">993</th><td><i>  // computation, since the computation will be kept.</i></td></tr>
<tr><th id="994">994</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="354Node" title='Node' data-type='const llvm::SDNode *' data-ref="354Node">Node</dfn> = <a class="local col5 ref" href="#345N" title='N' data-ref="345N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="995">995</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="355UI" title='UI' data-type='llvm::SDNode *' data-ref="355UI">UI</dfn> : <a class="local col4 ref" href="#354Node" title='Node' data-ref="354Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZNK4llvm6SDNode4usesEv">uses</a>()) {</td></tr>
<tr><th id="996">996</th><td>    <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(*<a class="local col5 ref" href="#355UI" title='UI' data-ref="355UI">UI</a>))</td></tr>
<tr><th id="997">997</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="998">998</th><td>  }</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td>  <i>// Watch out if RHS is a wide immediate, it can not be selected into</i></td></tr>
<tr><th id="1001">1001</th><td><i>  // [BaseReg+Imm] addressing mode. Also it may not be able to be encoded into</i></td></tr>
<tr><th id="1002">1002</th><td><i>  // ADD/SUB. Instead it will use [BaseReg + 0] address mode and generate</i></td></tr>
<tr><th id="1003">1003</th><td><i>  // instructions like:</i></td></tr>
<tr><th id="1004">1004</th><td><i>  //     MOV  X0, WideImmediate</i></td></tr>
<tr><th id="1005">1005</th><td><i>  //     ADD  X1, BaseReg, X0</i></td></tr>
<tr><th id="1006">1006</th><td><i>  //     LDR  X2, [X1, 0]</i></td></tr>
<tr><th id="1007">1007</th><td><i>  // For such situation, using [BaseReg, XReg] addressing mode can save one</i></td></tr>
<tr><th id="1008">1008</th><td><i>  // ADD/SUB:</i></td></tr>
<tr><th id="1009">1009</th><td><i>  //     MOV  X0, WideImmediate</i></td></tr>
<tr><th id="1010">1010</th><td><i>  //     LDR  X2, [BaseReg, X0]</i></td></tr>
<tr><th id="1011">1011</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#352RHS" title='RHS' data-ref="352RHS">RHS</a>)) {</td></tr>
<tr><th id="1012">1012</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="356ImmOff" title='ImmOff' data-type='int64_t' data-ref="356ImmOff">ImmOff</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col2 ref" href="#352RHS" title='RHS' data-ref="352RHS">RHS</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1013">1013</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="357Scale" title='Scale' data-type='unsigned int' data-ref="357Scale">Scale</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col6 ref" href="#346Size" title='Size' data-ref="346Size">Size</a>);</td></tr>
<tr><th id="1014">1014</th><td>    <i>// Skip the immediate can be selected by load/store addressing mode.</i></td></tr>
<tr><th id="1015">1015</th><td><i>    // Also skip the immediate can be encoded by a single ADD (SUB is also</i></td></tr>
<tr><th id="1016">1016</th><td><i>    // checked by using -ImmOff).</i></td></tr>
<tr><th id="1017">1017</th><td>    <b>if</b> ((<a class="local col6 ref" href="#356ImmOff" title='ImmOff' data-ref="356ImmOff">ImmOff</a> % <a class="local col6 ref" href="#346Size" title='Size' data-ref="346Size">Size</a> == <var>0</var> &amp;&amp; <a class="local col6 ref" href="#356ImmOff" title='ImmOff' data-ref="356ImmOff">ImmOff</a> &gt;= <var>0</var> &amp;&amp; <a class="local col6 ref" href="#356ImmOff" title='ImmOff' data-ref="356ImmOff">ImmOff</a> &lt; (<var>0x1000</var> &lt;&lt; <a class="local col7 ref" href="#357Scale" title='Scale' data-ref="357Scale">Scale</a>)) ||</td></tr>
<tr><th id="1018">1018</th><td>        <a class="tu ref" href="#_ZL14isPreferredADDl" title='isPreferredADD' data-use='c' data-ref="_ZL14isPreferredADDl">isPreferredADD</a>(<a class="local col6 ref" href="#356ImmOff" title='ImmOff' data-ref="356ImmOff">ImmOff</a>) || <a class="tu ref" href="#_ZL14isPreferredADDl" title='isPreferredADD' data-use='c' data-ref="_ZL14isPreferredADDl">isPreferredADD</a>(-<a class="local col6 ref" href="#356ImmOff" title='ImmOff' data-ref="356ImmOff">ImmOff</a>))</td></tr>
<tr><th id="1019">1019</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="358Ops" title='Ops' data-type='llvm::SDValue [1]' data-ref="358Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#352RHS" title='RHS' data-ref="352RHS">RHS</a> };</td></tr>
<tr><th id="1022">1022</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="359MOVI" title='MOVI' data-type='llvm::SDNode *' data-ref="359MOVI">MOVI</dfn> =</td></tr>
<tr><th id="1023">1023</th><td>        CurDAG-&gt;getMachineNode(AArch64::<span class='error' title="no member named &apos;MOVi64imm&apos; in namespace &apos;llvm::AArch64&apos;">MOVi64imm</span>, DL, MVT::i64, Ops);</td></tr>
<tr><th id="1024">1024</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="360MOVIV" title='MOVIV' data-type='llvm::SDValue' data-ref="360MOVIV">MOVIV</dfn> = SDValue(MOVI, <var>0</var>);</td></tr>
<tr><th id="1025">1025</th><td>    <i>// This ADD of two X register will be selected into [Reg+Reg] mode.</i></td></tr>
<tr><th id="1026">1026</th><td>    <a class="local col5 ref" href="#345N" title='N' data-ref="345N">N</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="local col3 ref" href="#353DL" title='DL' data-ref="353DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#351LHS" title='LHS' data-ref="351LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#360MOVIV" title='MOVIV' data-ref="360MOVIV">MOVIV</a>);</td></tr>
<tr><th id="1027">1027</th><td>  }</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>  <i>// Remember if it is worth folding N when it produces extended register.</i></td></tr>
<tr><th id="1030">1030</th><td>  <em>bool</em> <dfn class="local col1 decl" id="361IsExtendedRegisterWorthFolding" title='IsExtendedRegisterWorthFolding' data-type='bool' data-ref="361IsExtendedRegisterWorthFolding">IsExtendedRegisterWorthFolding</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE" title='(anonymous namespace)::AArch64DAGToDAGISel::isWorthFolding' data-use='c' data-ref="_ZNK12_GLOBAL__N_119AArch64DAGToDAGISel14isWorthFoldingEN4llvm7SDValueE">isWorthFolding</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#345N" title='N' data-ref="345N">N</a>);</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <i>// Try to match a shifted extend on the RHS.</i></td></tr>
<tr><th id="1033">1033</th><td>  <b>if</b> (<a class="local col1 ref" href="#361IsExtendedRegisterWorthFolding" title='IsExtendedRegisterWorthFolding' data-ref="361IsExtendedRegisterWorthFolding">IsExtendedRegisterWorthFolding</a> &amp;&amp; <a class="local col2 ref" href="#352RHS" title='RHS' data-ref="352RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp;</td></tr>
<tr><th id="1034">1034</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectExtendedSHL' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_">SelectExtendedSHL</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#352RHS" title='RHS' data-ref="352RHS">RHS</a>, <a class="local col6 ref" href="#346Size" title='Size' data-ref="346Size">Size</a>, <b>false</b>, <span class='refarg'><a class="local col8 ref" href="#348Offset" title='Offset' data-ref="348Offset">Offset</a></span>, <span class='refarg'><a class="local col9 ref" href="#349SignExtend" title='SignExtend' data-ref="349SignExtend">SignExtend</a></span>)) {</td></tr>
<tr><th id="1035">1035</th><td>    <a class="local col7 ref" href="#347Base" title='Base' data-ref="347Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#351LHS" title='LHS' data-ref="351LHS">LHS</a>;</td></tr>
<tr><th id="1036">1036</th><td>    <a class="local col0 ref" href="#350DoShift" title='DoShift' data-ref="350DoShift">DoShift</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<b>true</b>, <a class="local col3 ref" href="#353DL" title='DL' data-ref="353DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1037">1037</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1038">1038</th><td>  }</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>  <i>// Try to match a shifted extend on the LHS.</i></td></tr>
<tr><th id="1041">1041</th><td>  <b>if</b> (<a class="local col1 ref" href="#361IsExtendedRegisterWorthFolding" title='IsExtendedRegisterWorthFolding' data-ref="361IsExtendedRegisterWorthFolding">IsExtendedRegisterWorthFolding</a> &amp;&amp; <a class="local col1 ref" href="#351LHS" title='LHS' data-ref="351LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a> &amp;&amp;</td></tr>
<tr><th id="1042">1042</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectExtendedSHL' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17SelectExtendedSHLEN4llvm7SDValueEjbRS2_S3_">SelectExtendedSHL</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#351LHS" title='LHS' data-ref="351LHS">LHS</a>, <a class="local col6 ref" href="#346Size" title='Size' data-ref="346Size">Size</a>, <b>false</b>, <span class='refarg'><a class="local col8 ref" href="#348Offset" title='Offset' data-ref="348Offset">Offset</a></span>, <span class='refarg'><a class="local col9 ref" href="#349SignExtend" title='SignExtend' data-ref="349SignExtend">SignExtend</a></span>)) {</td></tr>
<tr><th id="1043">1043</th><td>    <a class="local col7 ref" href="#347Base" title='Base' data-ref="347Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#352RHS" title='RHS' data-ref="352RHS">RHS</a>;</td></tr>
<tr><th id="1044">1044</th><td>    <a class="local col0 ref" href="#350DoShift" title='DoShift' data-ref="350DoShift">DoShift</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<b>true</b>, <a class="local col3 ref" href="#353DL" title='DL' data-ref="353DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1045">1045</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1046">1046</th><td>  }</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>  <i>// Match any non-shifted, non-extend, non-immediate add expression.</i></td></tr>
<tr><th id="1049">1049</th><td>  <a class="local col7 ref" href="#347Base" title='Base' data-ref="347Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#351LHS" title='LHS' data-ref="351LHS">LHS</a>;</td></tr>
<tr><th id="1050">1050</th><td>  <a class="local col8 ref" href="#348Offset" title='Offset' data-ref="348Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#352RHS" title='RHS' data-ref="352RHS">RHS</a>;</td></tr>
<tr><th id="1051">1051</th><td>  <a class="local col9 ref" href="#349SignExtend" title='SignExtend' data-ref="349SignExtend">SignExtend</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<b>false</b>, <a class="local col3 ref" href="#353DL" title='DL' data-ref="353DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1052">1052</th><td>  <a class="local col0 ref" href="#350DoShift" title='DoShift' data-ref="350DoShift">DoShift</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<b>false</b>, <a class="local col3 ref" href="#353DL" title='DL' data-ref="353DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1053">1053</th><td>  <i>// Reg1 + Reg2 is free: no check needed.</i></td></tr>
<tr><th id="1054">1054</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1055">1055</th><td>}</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createDTuple' data-type='llvm::SDValue (anonymous namespace)::AArch64DAGToDAGISel::createDTuple(ArrayRef&lt;llvm::SDValue&gt; Regs)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createDTuple</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col2 decl" id="362Regs" title='Regs' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="362Regs">Regs</dfn>) {</td></tr>
<tr><th id="1058">1058</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="363RegClassIDs" title='RegClassIDs' data-type='const unsigned int []' data-ref="363RegClassIDs">RegClassIDs</dfn>[] = {</td></tr>
<tr><th id="1059">1059</th><td>      <span class='error' title="no member named &apos;DDRegClassID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegClassIDs&apos;?">AArch64</span>::<span class='error' title="cannot initialize an array element of type &apos;const unsigned int&apos; with an lvalue of type &apos;const unsigned int []&apos;">DDRegClassID</span>, <span class='error' title="no member named &apos;DDDRegClassID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegClassIDs&apos;?">AArch64</span>::<span class='error' title="cannot initialize an array element of type &apos;const unsigned int&apos; with an lvalue of type &apos;const unsigned int []&apos;">DDDRegClassID</span>, <span class='error' title="no member named &apos;DDDDRegClassID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegClassIDs&apos;?">AArch64</span>::<span class='error' title="cannot initialize an array element of type &apos;const unsigned int&apos; with an lvalue of type &apos;const unsigned int []&apos;">DDDDRegClassID</span>};</td></tr>
<tr><th id="1060">1060</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="364SubRegs" title='SubRegs' data-type='const unsigned int []' data-ref="364SubRegs">SubRegs</dfn>[] = {AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>, AArch64::<span class='error' title="no member named &apos;dsub1&apos; in namespace &apos;llvm::AArch64&apos;">dsub1</span>,</td></tr>
<tr><th id="1061">1061</th><td>                                     AArch64::<span class='error' title="no member named &apos;dsub2&apos; in namespace &apos;llvm::AArch64&apos;">dsub2</span>, AArch64::<span class='error' title="no member named &apos;dsub3&apos; in namespace &apos;llvm::AArch64&apos;">dsub3</span>};</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <b>return</b> createTuple(Regs, RegClassIDs, SubRegs);</td></tr>
<tr><th id="1064">1064</th><td>}</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createQTuple' data-type='llvm::SDValue (anonymous namespace)::AArch64DAGToDAGISel::createQTuple(ArrayRef&lt;llvm::SDValue&gt; Regs)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createQTuple</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col5 decl" id="365Regs" title='Regs' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="365Regs">Regs</dfn>) {</td></tr>
<tr><th id="1067">1067</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="366RegClassIDs" title='RegClassIDs' data-type='const unsigned int []' data-ref="366RegClassIDs">RegClassIDs</dfn>[] = {</td></tr>
<tr><th id="1068">1068</th><td>      <span class='error' title="no member named &apos;QQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegClassIDs&apos;?">AArch64</span>::<span class='error' title="cannot initialize an array element of type &apos;const unsigned int&apos; with an lvalue of type &apos;const unsigned int []&apos;">QQRegClassID</span>, <span class='error' title="no member named &apos;QQQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegClassIDs&apos;?">AArch64</span>::<span class='error' title="cannot initialize an array element of type &apos;const unsigned int&apos; with an lvalue of type &apos;const unsigned int []&apos;">QQQRegClassID</span>, <span class='error' title="no member named &apos;QQQQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegClassIDs&apos;?">AArch64</span>::<span class='error' title="cannot initialize an array element of type &apos;const unsigned int&apos; with an lvalue of type &apos;const unsigned int []&apos;">QQQQRegClassID</span>};</td></tr>
<tr><th id="1069">1069</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="367SubRegs" title='SubRegs' data-type='const unsigned int []' data-ref="367SubRegs">SubRegs</dfn>[] = {AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>, AArch64::<span class='error' title="no member named &apos;qsub1&apos; in namespace &apos;llvm::AArch64&apos;">qsub1</span>,</td></tr>
<tr><th id="1070">1070</th><td>                                     AArch64::<span class='error' title="no member named &apos;qsub2&apos; in namespace &apos;llvm::AArch64&apos;">qsub2</span>, AArch64::<span class='error' title="no member named &apos;qsub3&apos; in namespace &apos;llvm::AArch64&apos;">qsub3</span>};</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>  <b>return</b> createTuple(Regs, RegClassIDs, SubRegs);</td></tr>
<tr><th id="1073">1073</th><td>}</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11createTupleEN4llvm8ArrayRefINS1_7SDValueEEEPKjS6_" title='(anonymous namespace)::AArch64DAGToDAGISel::createTuple' data-type='llvm::SDValue (anonymous namespace)::AArch64DAGToDAGISel::createTuple(ArrayRef&lt;llvm::SDValue&gt; Regs, const unsigned int * RegClassIDs, const unsigned int * SubRegs)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11createTupleEN4llvm8ArrayRefINS1_7SDValueEEEPKjS6_">createTuple</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col8 decl" id="368Regs" title='Regs' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="368Regs">Regs</dfn>,</td></tr>
<tr><th id="1076">1076</th><td>                                         <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="369RegClassIDs" title='RegClassIDs' data-type='const unsigned int *' data-ref="369RegClassIDs">RegClassIDs</dfn>[],</td></tr>
<tr><th id="1077">1077</th><td>                                         <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="370SubRegs" title='SubRegs' data-type='const unsigned int *' data-ref="370SubRegs">SubRegs</dfn>[]) {</td></tr>
<tr><th id="1078">1078</th><td>  <i>// There's no special register-class for a vector-list of 1 element: it's just</i></td></tr>
<tr><th id="1079">1079</th><td><i>  // a vector.</i></td></tr>
<tr><th id="1080">1080</th><td>  <b>if</b> (<a class="local col8 ref" href="#368Regs" title='Regs' data-ref="368Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="1081">1081</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#368Regs" title='Regs' data-ref="368Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Regs.size() &gt;= 2 &amp;&amp; Regs.size() &lt;= 4) ? void (0) : __assert_fail (&quot;Regs.size() &gt;= 2 &amp;&amp; Regs.size() &lt;= 4&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1083, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#368Regs" title='Regs' data-ref="368Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt;= <var>2</var> &amp;&amp; <a class="local col8 ref" href="#368Regs" title='Regs' data-ref="368Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt;= <var>4</var>);</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="371DL" title='DL' data-type='llvm::SDLoc' data-ref="371DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#368Regs" title='Regs' data-ref="368Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="372Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="372Ops">Ops</dfn>;</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td>  <i>// First operand of REG_SEQUENCE is the desired RegClass.</i></td></tr>
<tr><th id="1090">1090</th><td>  <a class="local col2 ref" href="#372Ops" title='Ops' data-ref="372Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(</td></tr>
<tr><th id="1091">1091</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col9 ref" href="#369RegClassIDs" title='RegClassIDs' data-ref="369RegClassIDs">RegClassIDs</a>[<a class="local col8 ref" href="#368Regs" title='Regs' data-ref="368Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() - <var>2</var>], <a class="local col1 ref" href="#371DL" title='DL' data-ref="371DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td>  <i>// Then we get pairs of source &amp; subregister-position for the components.</i></td></tr>
<tr><th id="1094">1094</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="373i" title='i' data-type='unsigned int' data-ref="373i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#373i" title='i' data-ref="373i">i</a> &lt; <a class="local col8 ref" href="#368Regs" title='Regs' data-ref="368Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col3 ref" href="#373i" title='i' data-ref="373i">i</a>) {</td></tr>
<tr><th id="1095">1095</th><td>    <a class="local col2 ref" href="#372Ops" title='Ops' data-ref="372Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#368Regs" title='Regs' data-ref="368Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#373i" title='i' data-ref="373i">i</a>]</a>);</td></tr>
<tr><th id="1096">1096</th><td>    <a class="local col2 ref" href="#372Ops" title='Ops' data-ref="372Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#370SubRegs" title='SubRegs' data-ref="370SubRegs">SubRegs</a>[<a class="local col3 ref" href="#373i" title='i' data-ref="373i">i</a>], <a class="local col1 ref" href="#371DL" title='DL' data-ref="371DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1097">1097</th><td>  }</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="374N" title='N' data-type='llvm::SDNode *' data-ref="374N">N</dfn> =</td></tr>
<tr><th id="1100">1100</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>, <a class="local col1 ref" href="#371DL" title='DL' data-ref="371DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#372Ops" title='Ops' data-ref="372Ops">Ops</a>);</td></tr>
<tr><th id="1101">1101</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#374N" title='N' data-ref="374N">N</a>, <var>0</var>);</td></tr>
<tr><th id="1102">1102</th><td>}</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11SelectTableEPN4llvm6SDNodeEjjb" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectTable' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectTable(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc, bool isExt)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11SelectTableEPN4llvm6SDNodeEjjb">SelectTable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="375N" title='N' data-type='llvm::SDNode *' data-ref="375N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="376NumVecs" title='NumVecs' data-type='unsigned int' data-ref="376NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="377Opc" title='Opc' data-type='unsigned int' data-ref="377Opc">Opc</dfn>,</td></tr>
<tr><th id="1105">1105</th><td>                                      <em>bool</em> <dfn class="local col8 decl" id="378isExt" title='isExt' data-type='bool' data-ref="378isExt">isExt</dfn>) {</td></tr>
<tr><th id="1106">1106</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="379dl" title='dl' data-type='llvm::SDLoc' data-ref="379dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a>);</td></tr>
<tr><th id="1107">1107</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="380VT" title='VT' data-type='llvm::EVT' data-ref="380VT">VT</dfn> = <a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
<tr><th id="1109">1109</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="381ExtOff" title='ExtOff' data-type='unsigned int' data-ref="381ExtOff">ExtOff</dfn> = <a class="local col8 ref" href="#378isExt" title='isExt' data-ref="378isExt">isExt</a>;</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <i>// Form a REG_SEQUENCE to force register allocation.</i></td></tr>
<tr><th id="1112">1112</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="382Vec0Off" title='Vec0Off' data-type='unsigned int' data-ref="382Vec0Off">Vec0Off</dfn> = <a class="local col1 ref" href="#381ExtOff" title='ExtOff' data-ref="381ExtOff">ExtOff</a> + <var>1</var>;</td></tr>
<tr><th id="1113">1113</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <dfn class="local col3 decl" id="383Regs" title='Regs' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="383Regs">Regs</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <a class="local col2 ref" href="#382Vec0Off" title='Vec0Off' data-ref="382Vec0Off">Vec0Off</a>,</td></tr>
<tr><th id="1114">1114</th><td>                               <a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <a class="local col2 ref" href="#382Vec0Off" title='Vec0Off' data-ref="382Vec0Off">Vec0Off</a> + <a class="local col6 ref" href="#376NumVecs" title='NumVecs' data-ref="376NumVecs">NumVecs</a>);</td></tr>
<tr><th id="1115">1115</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="384RegSeq" title='RegSeq' data-type='llvm::SDValue' data-ref="384RegSeq">RegSeq</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createQTuple' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createQTuple</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#383Regs" title='Regs' data-ref="383Regs">Regs</a>);</td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>6</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="385Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 6&gt;' data-ref="385Ops">Ops</dfn>;</td></tr>
<tr><th id="1118">1118</th><td>  <b>if</b> (<a class="local col8 ref" href="#378isExt" title='isExt' data-ref="378isExt">isExt</a>)</td></tr>
<tr><th id="1119">1119</th><td>    <a class="local col5 ref" href="#385Ops" title='Ops' data-ref="385Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1120">1120</th><td>  <a class="local col5 ref" href="#385Ops" title='Ops' data-ref="385Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#384RegSeq" title='RegSeq' data-ref="384RegSeq">RegSeq</a>);</td></tr>
<tr><th id="1121">1121</th><td>  <a class="local col5 ref" href="#385Ops" title='Ops' data-ref="385Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#376NumVecs" title='NumVecs' data-ref="376NumVecs">NumVecs</a> + <a class="local col1 ref" href="#381ExtOff" title='ExtOff' data-ref="381ExtOff">ExtOff</a> + <var>1</var>));</td></tr>
<tr><th id="1122">1122</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col7 ref" href="#377Opc" title='Opc' data-ref="377Opc">Opc</a>, <a class="local col9 ref" href="#379dl" title='dl' data-ref="379dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#380VT" title='VT' data-ref="380VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#385Ops" title='Ops' data-ref="385Ops">Ops</a>));</td></tr>
<tr><th id="1123">1123</th><td>}</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14tryIndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryIndexedLoad' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryIndexedLoad(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14tryIndexedLoadEPN4llvm6SDNodeE">tryIndexedLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="386N" title='N' data-type='llvm::SDNode *' data-ref="386N">N</dfn>) {</td></tr>
<tr><th id="1126">1126</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> *<dfn class="local col7 decl" id="387LD" title='LD' data-type='llvm::LoadSDNode *' data-ref="387LD">LD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col6 ref" href="#386N" title='N' data-ref="386N">N</a>);</td></tr>
<tr><th id="1127">1127</th><td>  <b>if</b> (<a class="local col7 ref" href="#387LD" title='LD' data-ref="387LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode11isUnindexedEv" title='llvm::LSBaseSDNode::isUnindexed' data-ref="_ZNK4llvm12LSBaseSDNode11isUnindexedEv">isUnindexed</a>())</td></tr>
<tr><th id="1128">1128</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1129">1129</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="388VT" title='VT' data-type='llvm::EVT' data-ref="388VT">VT</dfn> = <a class="local col7 ref" href="#387LD" title='LD' data-ref="387LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>();</td></tr>
<tr><th id="1130">1130</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="389DstVT" title='DstVT' data-type='llvm::EVT' data-ref="389DstVT">DstVT</dfn> = <a class="local col6 ref" href="#386N" title='N' data-ref="386N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1131">1131</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col0 decl" id="390AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="390AM">AM</dfn> = <a class="local col7 ref" href="#387LD" title='LD' data-ref="387LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="1132">1132</th><td>  <em>bool</em> <dfn class="local col1 decl" id="391IsPre" title='IsPre' data-type='bool' data-ref="391IsPre">IsPre</dfn> = <a class="local col0 ref" href="#390AM" title='AM' data-ref="390AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_INC" title='llvm::ISD::MemIndexedMode::PRE_INC' data-ref="llvm::ISD::MemIndexedMode::PRE_INC">PRE_INC</a> || <a class="local col0 ref" href="#390AM" title='AM' data-ref="390AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_DEC" title='llvm::ISD::MemIndexedMode::PRE_DEC' data-ref="llvm::ISD::MemIndexedMode::PRE_DEC">PRE_DEC</a>;</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <i>// We're not doing validity checking here. That was done when checking</i></td></tr>
<tr><th id="1135">1135</th><td><i>  // if we should mark the load as indexed or not. We're just selecting</i></td></tr>
<tr><th id="1136">1136</th><td><i>  // the right instruction.</i></td></tr>
<tr><th id="1137">1137</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="392Opcode" title='Opcode' data-type='unsigned int' data-ref="392Opcode">Opcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType">LoadExtType</a> <dfn class="local col3 decl" id="393ExtType" title='ExtType' data-type='ISD::LoadExtType' data-ref="393ExtType">ExtType</dfn> = <a class="local col7 ref" href="#387LD" title='LD' data-ref="387LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>();</td></tr>
<tr><th id="1140">1140</th><td>  <em>bool</em> <dfn class="local col4 decl" id="394InsertTo64" title='InsertTo64' data-type='bool' data-ref="394InsertTo64">InsertTo64</dfn> = <b>false</b>;</td></tr>
<tr><th id="1141">1141</th><td>  <b>if</b> (<a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1142">1142</th><td>    Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRXpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRXpre</span> : AArch64::<span class='error' title="no member named &apos;LDRXpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRXpost</span>;</td></tr>
<tr><th id="1143">1143</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="1144">1144</th><td>    <b>if</b> (<a class="local col3 ref" href="#393ExtType" title='ExtType' data-ref="393ExtType">ExtType</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a>)</td></tr>
<tr><th id="1145">1145</th><td>      Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRWpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRWpre</span> : AArch64::<span class='error' title="no member named &apos;LDRWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRWpost</span>;</td></tr>
<tr><th id="1146">1146</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#393ExtType" title='ExtType' data-ref="393ExtType">ExtType</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>)</td></tr>
<tr><th id="1147">1147</th><td>      Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRSWpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWpre</span> : AArch64::<span class='error' title="no member named &apos;LDRSWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWpost</span>;</td></tr>
<tr><th id="1148">1148</th><td>    <b>else</b> {</td></tr>
<tr><th id="1149">1149</th><td>      Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRWpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRWpre</span> : AArch64::<span class='error' title="no member named &apos;LDRWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRWpost</span>;</td></tr>
<tr><th id="1150">1150</th><td>      <a class="local col4 ref" href="#394InsertTo64" title='InsertTo64' data-ref="394InsertTo64">InsertTo64</a> = <b>true</b>;</td></tr>
<tr><th id="1151">1151</th><td>      <i>// The result of the load is only i32. It's the subreg_to_reg that makes</i></td></tr>
<tr><th id="1152">1152</th><td><i>      // it into an i64.</i></td></tr>
<tr><th id="1153">1153</th><td>      <a class="local col9 ref" href="#389DstVT" title='DstVT' data-ref="389DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="1154">1154</th><td>    }</td></tr>
<tr><th id="1155">1155</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>) {</td></tr>
<tr><th id="1156">1156</th><td>    <b>if</b> (<a class="local col3 ref" href="#393ExtType" title='ExtType' data-ref="393ExtType">ExtType</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>) {</td></tr>
<tr><th id="1157">1157</th><td>      <b>if</b> (DstVT == MVT::i64)</td></tr>
<tr><th id="1158">1158</th><td>        Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRSHXpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHXpre</span> : AArch64::<span class='error' title="no member named &apos;LDRSHXpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHXpost</span>;</td></tr>
<tr><th id="1159">1159</th><td>      <b>else</b></td></tr>
<tr><th id="1160">1160</th><td>        Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRSHWpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHWpre</span> : AArch64::<span class='error' title="no member named &apos;LDRSHWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHWpost</span>;</td></tr>
<tr><th id="1161">1161</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1162">1162</th><td>      Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRHHpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHpre</span> : AArch64::<span class='error' title="no member named &apos;LDRHHpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHpost</span>;</td></tr>
<tr><th id="1163">1163</th><td>      <a class="local col4 ref" href="#394InsertTo64" title='InsertTo64' data-ref="394InsertTo64">InsertTo64</a> = <a class="local col9 ref" href="#389DstVT" title='DstVT' data-ref="389DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="1164">1164</th><td>      <i>// The result of the load is only i32. It's the subreg_to_reg that makes</i></td></tr>
<tr><th id="1165">1165</th><td><i>      // it into an i64.</i></td></tr>
<tr><th id="1166">1166</th><td>      <a class="local col9 ref" href="#389DstVT" title='DstVT' data-ref="389DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="1167">1167</th><td>    }</td></tr>
<tr><th id="1168">1168</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>) {</td></tr>
<tr><th id="1169">1169</th><td>    <b>if</b> (<a class="local col3 ref" href="#393ExtType" title='ExtType' data-ref="393ExtType">ExtType</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>) {</td></tr>
<tr><th id="1170">1170</th><td>      <b>if</b> (DstVT == MVT::i64)</td></tr>
<tr><th id="1171">1171</th><td>        Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRSBXpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBXpre</span> : AArch64::<span class='error' title="no member named &apos;LDRSBXpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBXpost</span>;</td></tr>
<tr><th id="1172">1172</th><td>      <b>else</b></td></tr>
<tr><th id="1173">1173</th><td>        Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRSBWpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBWpre</span> : AArch64::<span class='error' title="no member named &apos;LDRSBWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBWpost</span>;</td></tr>
<tr><th id="1174">1174</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1175">1175</th><td>      Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRBBpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBpre</span> : AArch64::<span class='error' title="no member named &apos;LDRBBpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBpost</span>;</td></tr>
<tr><th id="1176">1176</th><td>      <a class="local col4 ref" href="#394InsertTo64" title='InsertTo64' data-ref="394InsertTo64">InsertTo64</a> = <a class="local col9 ref" href="#389DstVT" title='DstVT' data-ref="389DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="1177">1177</th><td>      <i>// The result of the load is only i32. It's the subreg_to_reg that makes</i></td></tr>
<tr><th id="1178">1178</th><td><i>      // it into an i64.</i></td></tr>
<tr><th id="1179">1179</th><td>      <a class="local col9 ref" href="#389DstVT" title='DstVT' data-ref="389DstVT">DstVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="1180">1180</th><td>    }</td></tr>
<tr><th id="1181">1181</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>) {</td></tr>
<tr><th id="1182">1182</th><td>    Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRHpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRHpre</span> : AArch64::<span class='error' title="no member named &apos;LDRHpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRHpost</span>;</td></tr>
<tr><th id="1183">1183</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>) {</td></tr>
<tr><th id="1184">1184</th><td>    Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRSpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRSpre</span> : AArch64::<span class='error' title="no member named &apos;LDRSpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRSpost</span>;</td></tr>
<tr><th id="1185">1185</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> || <a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13is64BitVectorEv" title='llvm::EVT::is64BitVector' data-ref="_ZNK4llvm3EVT13is64BitVectorEv">is64BitVector</a>()) {</td></tr>
<tr><th id="1186">1186</th><td>    Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRDpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRDpre</span> : AArch64::<span class='error' title="no member named &apos;LDRDpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRDpost</span>;</td></tr>
<tr><th id="1187">1187</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT14is128BitVectorEv" title='llvm::EVT::is128BitVector' data-ref="_ZNK4llvm3EVT14is128BitVectorEv">is128BitVector</a>()) {</td></tr>
<tr><th id="1188">1188</th><td>    Opcode = IsPre ? AArch64::<span class='error' title="no member named &apos;LDRQpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRQpre</span> : AArch64::<span class='error' title="no member named &apos;LDRQpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRQpost</span>;</td></tr>
<tr><th id="1189">1189</th><td>  } <b>else</b></td></tr>
<tr><th id="1190">1190</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1191">1191</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="395Chain" title='Chain' data-type='llvm::SDValue' data-ref="395Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#387LD" title='LD' data-ref="387LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>();</td></tr>
<tr><th id="1192">1192</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="396Base" title='Base' data-type='llvm::SDValue' data-ref="396Base">Base</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#387LD" title='LD' data-ref="387LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode10getBasePtrEv" title='llvm::LoadSDNode::getBasePtr' data-ref="_ZNK4llvm10LoadSDNode10getBasePtrEv">getBasePtr</a>();</td></tr>
<tr><th id="1193">1193</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col7 decl" id="397OffsetOp" title='OffsetOp' data-type='llvm::ConstantSDNode *' data-ref="397OffsetOp">OffsetOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#387LD" title='LD' data-ref="387LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>());</td></tr>
<tr><th id="1194">1194</th><td>  <em>int</em> <dfn class="local col8 decl" id="398OffsetVal" title='OffsetVal' data-type='int' data-ref="398OffsetVal">OffsetVal</dfn> = (<em>int</em>)<a class="local col7 ref" href="#397OffsetOp" title='OffsetOp' data-ref="397OffsetOp">OffsetOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1195">1195</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="399dl" title='dl' data-type='llvm::SDLoc' data-ref="399dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#386N" title='N' data-ref="386N">N</a>);</td></tr>
<tr><th id="1196">1196</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="400Offset" title='Offset' data-type='llvm::SDValue' data-ref="400Offset">Offset</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#398OffsetVal" title='OffsetVal' data-ref="398OffsetVal">OffsetVal</a>, <a class="local col9 ref" href="#399dl" title='dl' data-ref="399dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="1197">1197</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="401Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="401Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#396Base" title='Base' data-ref="396Base">Base</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#400Offset" title='Offset' data-ref="400Offset">Offset</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#395Chain" title='Chain' data-ref="395Chain">Chain</a> };</td></tr>
<tr><th id="1198">1198</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="402Res" title='Res' data-type='llvm::SDNode *' data-ref="402Res">Res</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col2 ref" href="#392Opcode" title='Opcode' data-ref="392Opcode">Opcode</a>, <a class="local col9 ref" href="#399dl" title='dl' data-ref="399dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#389DstVT" title='DstVT' data-ref="389DstVT">DstVT</a>,</td></tr>
<tr><th id="1199">1199</th><td>                                       <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col1 ref" href="#401Ops" title='Ops' data-ref="401Ops">Ops</a>);</td></tr>
<tr><th id="1200">1200</th><td>  <i>// Either way, we're replacing the node, so tell the caller that.</i></td></tr>
<tr><th id="1201">1201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="403LoadedVal" title='LoadedVal' data-type='llvm::SDValue' data-ref="403LoadedVal">LoadedVal</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col2 ref" href="#402Res" title='Res' data-ref="402Res">Res</a>, <var>1</var>);</td></tr>
<tr><th id="1202">1202</th><td>  <b>if</b> (<a class="local col4 ref" href="#394InsertTo64" title='InsertTo64' data-ref="394InsertTo64">InsertTo64</a>) {</td></tr>
<tr><th id="1203">1203</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="404SubReg" title='SubReg' data-type='llvm::SDValue' data-ref="404SubReg">SubReg</dfn> = CurDAG-&gt;getTargetConstant(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>, dl, MVT::i32);</td></tr>
<tr><th id="1204">1204</th><td>    LoadedVal =</td></tr>
<tr><th id="1205">1205</th><td>        SDValue(CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="1206">1206</th><td>                    AArch64::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::AArch64&apos;">SUBREG_TO_REG</span>, dl, MVT::i64,</td></tr>
<tr><th id="1207">1207</th><td>                    CurDAG-&gt;getTargetConstant(<var>0</var>, dl, MVT::i64), LoadedVal,</td></tr>
<tr><th id="1208">1208</th><td>                    SubReg),</td></tr>
<tr><th id="1209">1209</th><td>                <var>0</var>);</td></tr>
<tr><th id="1210">1210</th><td>  }</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#386N" title='N' data-ref="386N">N</a>, <var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#403LoadedVal" title='LoadedVal' data-ref="403LoadedVal">LoadedVal</a>);</td></tr>
<tr><th id="1213">1213</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#386N" title='N' data-ref="386N">N</a>, <var>1</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col2 ref" href="#402Res" title='Res' data-ref="402Res">Res</a>, <var>0</var>));</td></tr>
<tr><th id="1214">1214</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#386N" title='N' data-ref="386N">N</a>, <var>2</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col2 ref" href="#402Res" title='Res' data-ref="402Res">Res</a>, <var>2</var>));</td></tr>
<tr><th id="1215">1215</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col6 ref" href="#386N" title='N' data-ref="386N">N</a>);</td></tr>
<tr><th id="1216">1216</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1217">1217</th><td>}</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectLoadEPN4llvm6SDNodeEjjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectLoad' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectLoad(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc, unsigned int SubRegIdx)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectLoadEPN4llvm6SDNodeEjjj">SelectLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="405N" title='N' data-type='llvm::SDNode *' data-ref="405N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="406NumVecs" title='NumVecs' data-type='unsigned int' data-ref="406NumVecs">NumVecs</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="407Opc" title='Opc' data-type='unsigned int' data-ref="407Opc">Opc</dfn>,</td></tr>
<tr><th id="1220">1220</th><td>                                     <em>unsigned</em> <dfn class="local col8 decl" id="408SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="408SubRegIdx">SubRegIdx</dfn>) {</td></tr>
<tr><th id="1221">1221</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="409dl" title='dl' data-type='llvm::SDLoc' data-ref="409dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#405N" title='N' data-ref="405N">N</a>);</td></tr>
<tr><th id="1222">1222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="410VT" title='VT' data-type='llvm::EVT' data-ref="410VT">VT</dfn> = <a class="local col5 ref" href="#405N" title='N' data-ref="405N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1223">1223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="411Chain" title='Chain' data-type='llvm::SDValue' data-ref="411Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#405N" title='N' data-ref="405N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="412Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="412Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#405N" title='N' data-ref="405N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <i>// Mem operand;</i></td></tr>
<tr><th id="1226">1226</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#411Chain" title='Chain' data-ref="411Chain">Chain</a>};</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="413ResTys" title='ResTys' data-type='const llvm::EVT [2]' data-ref="413ResTys">ResTys</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>};</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="414Ld" title='Ld' data-type='llvm::SDNode *' data-ref="414Ld">Ld</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col7 ref" href="#407Opc" title='Opc' data-ref="407Opc">Opc</a>, <a class="local col9 ref" href="#409dl" title='dl' data-ref="409dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#413ResTys" title='ResTys' data-ref="413ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col2 ref" href="#412Ops" title='Ops' data-ref="412Ops">Ops</a>);</td></tr>
<tr><th id="1231">1231</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="415SuperReg" title='SuperReg' data-type='llvm::SDValue' data-ref="415SuperReg">SuperReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#414Ld" title='Ld' data-ref="414Ld">Ld</a>, <var>0</var>);</td></tr>
<tr><th id="1232">1232</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="416i" title='i' data-type='unsigned int' data-ref="416i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#416i" title='i' data-ref="416i">i</a> &lt; <a class="local col6 ref" href="#406NumVecs" title='NumVecs' data-ref="406NumVecs">NumVecs</a>; ++<a class="local col6 ref" href="#416i" title='i' data-ref="416i">i</a>)</td></tr>
<tr><th id="1233">1233</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#405N" title='N' data-ref="405N">N</a>, <a class="local col6 ref" href="#416i" title='i' data-ref="416i">i</a>),</td></tr>
<tr><th id="1234">1234</th><td>        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getTargetExtractSubreg' data-ref="_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE">getTargetExtractSubreg</a>(<a class="local col8 ref" href="#408SubRegIdx" title='SubRegIdx' data-ref="408SubRegIdx">SubRegIdx</a> + <a class="local col6 ref" href="#416i" title='i' data-ref="416i">i</a>, <a class="local col9 ref" href="#409dl" title='dl' data-ref="409dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#410VT" title='VT' data-ref="410VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#415SuperReg" title='SuperReg' data-ref="415SuperReg">SuperReg</a>));</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#405N" title='N' data-ref="405N">N</a>, <a class="local col6 ref" href="#406NumVecs" title='NumVecs' data-ref="406NumVecs">NumVecs</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#414Ld" title='Ld' data-ref="414Ld">Ld</a>, <var>1</var>));</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="1239">1239</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="417MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="417MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemIntrinsicSDNode" title='llvm::MemIntrinsicSDNode' data-ref="llvm::MemIntrinsicSDNode">MemIntrinsicSDNode</a>&gt;(<a class="local col5 ref" href="#405N" title='N' data-ref="405N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="1240">1240</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col4 ref" href="#414Ld" title='Ld' data-ref="414Ld">Ld</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#417MemOp" title='MemOp' data-ref="417MemOp">MemOp</a>});</td></tr>
<tr><th id="1241">1241</th><td></td></tr>
<tr><th id="1242">1242</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col5 ref" href="#405N" title='N' data-ref="405N">N</a>);</td></tr>
<tr><th id="1243">1243</th><td>}</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectPostLoadEPN4llvm6SDNodeEjjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectPostLoad' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectPostLoad(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc, unsigned int SubRegIdx)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectPostLoadEPN4llvm6SDNodeEjjj">SelectPostLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="418N" title='N' data-type='llvm::SDNode *' data-ref="418N">N</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="419NumVecs" title='NumVecs' data-type='unsigned int' data-ref="419NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="1246">1246</th><td>                                         <em>unsigned</em> <dfn class="local col0 decl" id="420Opc" title='Opc' data-type='unsigned int' data-ref="420Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="421SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="421SubRegIdx">SubRegIdx</dfn>) {</td></tr>
<tr><th id="1247">1247</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="422dl" title='dl' data-type='llvm::SDLoc' data-ref="422dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>);</td></tr>
<tr><th id="1248">1248</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="423VT" title='VT' data-type='llvm::EVT' data-ref="423VT">VT</dfn> = <a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1249">1249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="424Chain" title='Chain' data-type='llvm::SDValue' data-ref="424Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="425Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="425Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <i>// Mem operand</i></td></tr>
<tr><th id="1252">1252</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <i>// Incremental</i></td></tr>
<tr><th id="1253">1253</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#424Chain" title='Chain' data-ref="424Chain">Chain</a>};</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="426ResTys" title='ResTys' data-type='const llvm::EVT [3]' data-ref="426ResTys">ResTys</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <i>// Type of the write back register</i></td></tr>
<tr><th id="1256">1256</th><td>                        <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>};</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="427Ld" title='Ld' data-type='llvm::SDNode *' data-ref="427Ld">Ld</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col0 ref" href="#420Opc" title='Opc' data-ref="420Opc">Opc</a>, <a class="local col2 ref" href="#422dl" title='dl' data-ref="422dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col6 ref" href="#426ResTys" title='ResTys' data-ref="426ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col5 ref" href="#425Ops" title='Ops' data-ref="425Ops">Ops</a>);</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <i>// Update uses of write back register</i></td></tr>
<tr><th id="1261">1261</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>, <a class="local col9 ref" href="#419NumVecs" title='NumVecs' data-ref="419NumVecs">NumVecs</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#427Ld" title='Ld' data-ref="427Ld">Ld</a>, <var>0</var>));</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>  <i>// Update uses of vector list</i></td></tr>
<tr><th id="1264">1264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="428SuperReg" title='SuperReg' data-type='llvm::SDValue' data-ref="428SuperReg">SuperReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#427Ld" title='Ld' data-ref="427Ld">Ld</a>, <var>1</var>);</td></tr>
<tr><th id="1265">1265</th><td>  <b>if</b> (<a class="local col9 ref" href="#419NumVecs" title='NumVecs' data-ref="419NumVecs">NumVecs</a> == <var>1</var>)</td></tr>
<tr><th id="1266">1266</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>, <var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#428SuperReg" title='SuperReg' data-ref="428SuperReg">SuperReg</a>);</td></tr>
<tr><th id="1267">1267</th><td>  <b>else</b></td></tr>
<tr><th id="1268">1268</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="429i" title='i' data-type='unsigned int' data-ref="429i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#429i" title='i' data-ref="429i">i</a> &lt; <a class="local col9 ref" href="#419NumVecs" title='NumVecs' data-ref="419NumVecs">NumVecs</a>; ++<a class="local col9 ref" href="#429i" title='i' data-ref="429i">i</a>)</td></tr>
<tr><th id="1269">1269</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>, <a class="local col9 ref" href="#429i" title='i' data-ref="429i">i</a>),</td></tr>
<tr><th id="1270">1270</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getTargetExtractSubreg' data-ref="_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE">getTargetExtractSubreg</a>(<a class="local col1 ref" href="#421SubRegIdx" title='SubRegIdx' data-ref="421SubRegIdx">SubRegIdx</a> + <a class="local col9 ref" href="#429i" title='i' data-ref="429i">i</a>, <a class="local col2 ref" href="#422dl" title='dl' data-ref="422dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#423VT" title='VT' data-ref="423VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#428SuperReg" title='SuperReg' data-ref="428SuperReg">SuperReg</a>));</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>  <i>// Update the chain</i></td></tr>
<tr><th id="1273">1273</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>, <a class="local col9 ref" href="#419NumVecs" title='NumVecs' data-ref="419NumVecs">NumVecs</a> + <var>1</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#427Ld" title='Ld' data-ref="427Ld">Ld</a>, <var>2</var>));</td></tr>
<tr><th id="1274">1274</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col8 ref" href="#418N" title='N' data-ref="418N">N</a>);</td></tr>
<tr><th id="1275">1275</th><td>}</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11SelectStoreEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectStore' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectStore(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel11SelectStoreEPN4llvm6SDNodeEjj">SelectStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="430N" title='N' data-type='llvm::SDNode *' data-ref="430N">N</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="431NumVecs" title='NumVecs' data-type='unsigned int' data-ref="431NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="1278">1278</th><td>                                      <em>unsigned</em> <dfn class="local col2 decl" id="432Opc" title='Opc' data-type='unsigned int' data-ref="432Opc">Opc</dfn>) {</td></tr>
<tr><th id="1279">1279</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="433dl" title='dl' data-type='llvm::SDLoc' data-ref="433dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#430N" title='N' data-ref="430N">N</a>);</td></tr>
<tr><th id="1280">1280</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="434VT" title='VT' data-type='llvm::EVT' data-ref="434VT">VT</dfn> = <a class="local col0 ref" href="#430N" title='N' data-ref="430N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <i>// Form a REG_SEQUENCE to force register allocation.</i></td></tr>
<tr><th id="1283">1283</th><td>  <em>bool</em> <dfn class="local col5 decl" id="435Is128Bit" title='Is128Bit' data-type='bool' data-ref="435Is128Bit">Is128Bit</dfn> = <a class="local col4 ref" href="#434VT" title='VT' data-ref="434VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>;</td></tr>
<tr><th id="1284">1284</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <dfn class="local col6 decl" id="436Regs" title='Regs' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="436Regs">Regs</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col0 ref" href="#430N" title='N' data-ref="430N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>2</var>, <a class="local col0 ref" href="#430N" title='N' data-ref="430N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>2</var> + <a class="local col1 ref" href="#431NumVecs" title='NumVecs' data-ref="431NumVecs">NumVecs</a>);</td></tr>
<tr><th id="1285">1285</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="437RegSeq" title='RegSeq' data-type='llvm::SDValue' data-ref="437RegSeq">RegSeq</dfn> = <a class="local col5 ref" href="#435Is128Bit" title='Is128Bit' data-ref="435Is128Bit">Is128Bit</a> ? <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createQTuple' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createQTuple</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#436Regs" title='Regs' data-ref="436Regs">Regs</a>) : <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createDTuple' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createDTuple</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#436Regs" title='Regs' data-ref="436Regs">Regs</a>);</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="438Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="438Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#437RegSeq" title='RegSeq' data-ref="437RegSeq">RegSeq</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#430N" title='N' data-ref="430N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#431NumVecs" title='NumVecs' data-ref="431NumVecs">NumVecs</a> + <var>2</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#430N" title='N' data-ref="430N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)};</td></tr>
<tr><th id="1288">1288</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="439St" title='St' data-type='llvm::SDNode *' data-ref="439St">St</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col2 ref" href="#432Opc" title='Opc' data-ref="432Opc">Opc</a>, <a class="local col3 ref" href="#433dl" title='dl' data-ref="433dl">dl</a>, <a class="local col0 ref" href="#430N" title='N' data-ref="430N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col8 ref" href="#438Ops" title='Ops' data-ref="438Ops">Ops</a>);</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="1291">1291</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="440MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="440MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemIntrinsicSDNode" title='llvm::MemIntrinsicSDNode' data-ref="llvm::MemIntrinsicSDNode">MemIntrinsicSDNode</a>&gt;(<a class="local col0 ref" href="#430N" title='N' data-ref="430N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="1292">1292</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col9 ref" href="#439St" title='St' data-ref="439St">St</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#440MemOp" title='MemOp' data-ref="440MemOp">MemOp</a>});</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col0 ref" href="#430N" title='N' data-ref="430N">N</a>, <a class="local col9 ref" href="#439St" title='St' data-ref="439St">St</a>);</td></tr>
<tr><th id="1295">1295</th><td>}</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15SelectPostStoreEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectPostStore' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectPostStore(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15SelectPostStoreEPN4llvm6SDNodeEjj">SelectPostStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="441N" title='N' data-type='llvm::SDNode *' data-ref="441N">N</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="442NumVecs" title='NumVecs' data-type='unsigned int' data-ref="442NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="1298">1298</th><td>                                          <em>unsigned</em> <dfn class="local col3 decl" id="443Opc" title='Opc' data-type='unsigned int' data-ref="443Opc">Opc</dfn>) {</td></tr>
<tr><th id="1299">1299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="444dl" title='dl' data-type='llvm::SDLoc' data-ref="444dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#441N" title='N' data-ref="441N">N</a>);</td></tr>
<tr><th id="1300">1300</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="445VT" title='VT' data-type='llvm::EVT' data-ref="445VT">VT</dfn> = <a class="local col1 ref" href="#441N" title='N' data-ref="441N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1301">1301</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="446ResTys" title='ResTys' data-type='const llvm::EVT [2]' data-ref="446ResTys">ResTys</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>,    <i>// Type of the write back register</i></td></tr>
<tr><th id="1302">1302</th><td>                        <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>}; <i>// Type for the Chain</i></td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td>  <i>// Form a REG_SEQUENCE to force register allocation.</i></td></tr>
<tr><th id="1305">1305</th><td>  <em>bool</em> <dfn class="local col7 decl" id="447Is128Bit" title='Is128Bit' data-type='bool' data-ref="447Is128Bit">Is128Bit</dfn> = <a class="local col5 ref" href="#445VT" title='VT' data-ref="445VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>;</td></tr>
<tr><th id="1306">1306</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <dfn class="local col8 decl" id="448Regs" title='Regs' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="448Regs">Regs</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col1 ref" href="#441N" title='N' data-ref="441N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>1</var>, <a class="local col1 ref" href="#441N" title='N' data-ref="441N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>1</var> + <a class="local col2 ref" href="#442NumVecs" title='NumVecs' data-ref="442NumVecs">NumVecs</a>);</td></tr>
<tr><th id="1307">1307</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="449RegSeq" title='RegSeq' data-type='llvm::SDValue' data-ref="449RegSeq">RegSeq</dfn> = <a class="local col7 ref" href="#447Is128Bit" title='Is128Bit' data-ref="447Is128Bit">Is128Bit</a> ? <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createQTuple' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createQTuple</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#448Regs" title='Regs' data-ref="448Regs">Regs</a>) : <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createDTuple' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createDTuple</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#448Regs" title='Regs' data-ref="448Regs">Regs</a>);</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="450Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="450Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449RegSeq" title='RegSeq' data-ref="449RegSeq">RegSeq</a>,</td></tr>
<tr><th id="1310">1310</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#441N" title='N' data-ref="441N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#442NumVecs" title='NumVecs' data-ref="442NumVecs">NumVecs</a> + <var>1</var>), <i>// base register</i></td></tr>
<tr><th id="1311">1311</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#441N" title='N' data-ref="441N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#442NumVecs" title='NumVecs' data-ref="442NumVecs">NumVecs</a> + <var>2</var>), <i>// Incremental</i></td></tr>
<tr><th id="1312">1312</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#441N" title='N' data-ref="441N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)};          <i>// Chain</i></td></tr>
<tr><th id="1313">1313</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="451St" title='St' data-type='llvm::SDNode *' data-ref="451St">St</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col3 ref" href="#443Opc" title='Opc' data-ref="443Opc">Opc</a>, <a class="local col4 ref" href="#444dl" title='dl' data-ref="444dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col6 ref" href="#446ResTys" title='ResTys' data-ref="446ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col0 ref" href="#450Ops" title='Ops' data-ref="450Ops">Ops</a>);</td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col1 ref" href="#441N" title='N' data-ref="441N">N</a>, <a class="local col1 ref" href="#451St" title='St' data-ref="451St">St</a>);</td></tr>
<tr><th id="1316">1316</th><td>}</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td><b>namespace</b> {</td></tr>
<tr><th id="1319">1319</th><td><i class="doc" data-doc="(anonymousnamespace)::WidenVector">/// WidenVector - Given a value in the V64 register class, produce the</i></td></tr>
<tr><th id="1320">1320</th><td><i class="doc" data-doc="(anonymousnamespace)::WidenVector">/// equivalent value in the V128 register class.</i></td></tr>
<tr><th id="1321">1321</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::WidenVector" title='(anonymous namespace)::WidenVector' data-ref="(anonymousnamespace)::WidenVector">WidenVector</dfn> {</td></tr>
<tr><th id="1322">1322</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::WidenVector::DAG" title='(anonymous namespace)::WidenVector::DAG' data-type='llvm::SelectionDAG &amp;' data-ref="(anonymousnamespace)::WidenVector::DAG">DAG</dfn>;</td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td><b>public</b>:</td></tr>
<tr><th id="1325">1325</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE" title='(anonymous namespace)::WidenVector::WidenVector' data-type='void (anonymous namespace)::WidenVector::WidenVector(llvm::SelectionDAG &amp; DAG)' data-ref="_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE">WidenVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="452DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="452DAG">DAG</dfn>) : <a class="tu member" href="#(anonymousnamespace)::WidenVector::DAG" title='(anonymous namespace)::WidenVector::DAG' data-use='w' data-ref="(anonymousnamespace)::WidenVector::DAG">DAG</a>(<a class="local col2 ref" href="#452DAG" title='DAG' data-ref="452DAG">DAG</a>) {}</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111WidenVectorclEN4llvm7SDValueE" title='(anonymous namespace)::WidenVector::operator()' data-type='llvm::SDValue (anonymous namespace)::WidenVector::operator()(llvm::SDValue V64Reg)' data-ref="_ZN12_GLOBAL__N_111WidenVectorclEN4llvm7SDValueE"><b>operator</b>()</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="453V64Reg" title='V64Reg' data-type='llvm::SDValue' data-ref="453V64Reg">V64Reg</dfn>) {</td></tr>
<tr><th id="1328">1328</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="454VT" title='VT' data-type='llvm::EVT' data-ref="454VT">VT</dfn> = <a class="local col3 ref" href="#453V64Reg" title='V64Reg' data-ref="453V64Reg">V64Reg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="1329">1329</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="455NarrowSize" title='NarrowSize' data-type='unsigned int' data-ref="455NarrowSize">NarrowSize</dfn> = <a class="local col4 ref" href="#454VT" title='VT' data-ref="454VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="1330">1330</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="456EltTy" title='EltTy' data-type='llvm::MVT' data-ref="456EltTy">EltTy</dfn> = <a class="local col4 ref" href="#454VT" title='VT' data-ref="454VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1331">1331</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="457WideTy" title='WideTy' data-type='llvm::MVT' data-ref="457WideTy">WideTy</dfn> = <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT11getVectorVTES0_j" title='llvm::MVT::getVectorVT' data-ref="_ZN4llvm3MVT11getVectorVTES0_j">getVectorVT</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#456EltTy" title='EltTy' data-ref="456EltTy">EltTy</a>, <var>2</var> * <a class="local col5 ref" href="#455NarrowSize" title='NarrowSize' data-ref="455NarrowSize">NarrowSize</a>);</td></tr>
<tr><th id="1332">1332</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="458DL" title='DL' data-type='llvm::SDLoc' data-ref="458DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#453V64Reg" title='V64Reg' data-ref="453V64Reg">V64Reg</a>);</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="459Undef" title='Undef' data-type='llvm::SDValue' data-ref="459Undef">Undef</dfn> =</td></tr>
<tr><th id="1335">1335</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#(anonymousnamespace)::WidenVector::DAG" title='(anonymous namespace)::WidenVector::DAG' data-use='m' data-ref="(anonymousnamespace)::WidenVector::DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="local col8 ref" href="#458DL" title='DL' data-ref="458DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col7 ref" href="#457WideTy" title='WideTy' data-ref="457WideTy">WideTy</a>), <var>0</var>);</td></tr>
<tr><th id="1336">1336</th><td>    <b>return</b> DAG.getTargetInsertSubreg(AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>, DL, WideTy, Undef, V64Reg);</td></tr>
<tr><th id="1337">1337</th><td>  }</td></tr>
<tr><th id="1338">1338</th><td>};</td></tr>
<tr><th id="1339">1339</th><td>} <i>// namespace</i></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td><i class="doc" data-doc="_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE">/// NarrowVector - Given a value in the V128 register class, produce the</i></td></tr>
<tr><th id="1342">1342</th><td><i class="doc" data-doc="_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE">/// equivalent value in the V64 register class.</i></td></tr>
<tr><th id="1343">1343</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE" title='NarrowVector' data-type='llvm::SDValue NarrowVector(llvm::SDValue V128Reg, llvm::SelectionDAG &amp; DAG)' data-ref="_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE">NarrowVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="460V128Reg" title='V128Reg' data-type='llvm::SDValue' data-ref="460V128Reg">V128Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="461DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="461DAG">DAG</dfn>) {</td></tr>
<tr><th id="1344">1344</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="462VT" title='VT' data-type='llvm::EVT' data-ref="462VT">VT</dfn> = <a class="local col0 ref" href="#460V128Reg" title='V128Reg' data-ref="460V128Reg">V128Reg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="1345">1345</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="463WideSize" title='WideSize' data-type='unsigned int' data-ref="463WideSize">WideSize</dfn> = <a class="local col2 ref" href="#462VT" title='VT' data-ref="462VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="1346">1346</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="464EltTy" title='EltTy' data-type='llvm::MVT' data-ref="464EltTy">EltTy</dfn> = <a class="local col2 ref" href="#462VT" title='VT' data-ref="462VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1347">1347</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="465NarrowTy" title='NarrowTy' data-type='llvm::MVT' data-ref="465NarrowTy">NarrowTy</dfn> = <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT11getVectorVTES0_j" title='llvm::MVT::getVectorVT' data-ref="_ZN4llvm3MVT11getVectorVTES0_j">getVectorVT</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#464EltTy" title='EltTy' data-ref="464EltTy">EltTy</a>, <a class="local col3 ref" href="#463WideSize" title='WideSize' data-ref="463WideSize">WideSize</a> / <var>2</var>);</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td>  <b>return</b> DAG.getTargetExtractSubreg(AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>, SDLoc(V128Reg), NarrowTy,</td></tr>
<tr><th id="1350">1350</th><td>                                    V128Reg);</td></tr>
<tr><th id="1351">1351</th><td>}</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectLoadLaneEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectLoadLane' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectLoadLane(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectLoadLaneEPN4llvm6SDNodeEjj">SelectLoadLane</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="466N" title='N' data-type='llvm::SDNode *' data-ref="466N">N</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="467NumVecs" title='NumVecs' data-type='unsigned int' data-ref="467NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="1354">1354</th><td>                                         <em>unsigned</em> <dfn class="local col8 decl" id="468Opc" title='Opc' data-type='unsigned int' data-ref="468Opc">Opc</dfn>) {</td></tr>
<tr><th id="1355">1355</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="469dl" title='dl' data-type='llvm::SDLoc' data-ref="469dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>);</td></tr>
<tr><th id="1356">1356</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="470VT" title='VT' data-type='llvm::EVT' data-ref="470VT">VT</dfn> = <a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1357">1357</th><td>  <em>bool</em> <dfn class="local col1 decl" id="471Narrow" title='Narrow' data-type='bool' data-ref="471Narrow">Narrow</dfn> = <a class="local col0 ref" href="#470VT" title='VT' data-ref="470VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td>  <i>// Form a REG_SEQUENCE to force register allocation.</i></td></tr>
<tr><th id="1360">1360</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <dfn class="local col2 decl" id="472Regs" title='Regs' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="472Regs">Regs</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>2</var>, <a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>2</var> + <a class="local col7 ref" href="#467NumVecs" title='NumVecs' data-ref="467NumVecs">NumVecs</a>);</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <b>if</b> (<a class="local col1 ref" href="#471Narrow" title='Narrow' data-ref="471Narrow">Narrow</a>)</td></tr>
<tr><th id="1363">1363</th><td>    <a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm9transformEOT_T0_T1_" title='llvm::transform' data-use='c' data-ref="_ZN4llvm9transformEOT_T0_T1_">transform</a>(<span class='refarg'><a class="local col2 ref" href="#472Regs" title='Regs' data-ref="472Regs">Regs</a></span>, <a class="local col2 ref" href="#472Regs" title='Regs' data-ref="472Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1364">1364</th><td>                   <a class="tu type" href="#(anonymousnamespace)::WidenVector" title='(anonymous namespace)::WidenVector' data-ref="(anonymousnamespace)::WidenVector">WidenVector</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE" title='(anonymous namespace)::WidenVector::WidenVector' data-use='c' data-ref="_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE">(</a>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>));</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="473RegSeq" title='RegSeq' data-type='llvm::SDValue' data-ref="473RegSeq">RegSeq</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createQTuple' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createQTuple</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#472Regs" title='Regs' data-ref="472Regs">Regs</a>);</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="474ResTys" title='ResTys' data-type='const llvm::EVT [2]' data-ref="474ResTys">ResTys</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>};</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="475LaneNo" title='LaneNo' data-type='unsigned int' data-ref="475LaneNo">LaneNo</dfn> =</td></tr>
<tr><th id="1371">1371</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#467NumVecs" title='NumVecs' data-ref="467NumVecs">NumVecs</a> + <var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="476Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="476Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#473RegSeq" title='RegSeq' data-ref="473RegSeq">RegSeq</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#475LaneNo" title='LaneNo' data-ref="475LaneNo">LaneNo</a>, <a class="local col9 ref" href="#469dl" title='dl' data-ref="469dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>),</td></tr>
<tr><th id="1374">1374</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#467NumVecs" title='NumVecs' data-ref="467NumVecs">NumVecs</a> + <var>3</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)};</td></tr>
<tr><th id="1375">1375</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="477Ld" title='Ld' data-type='llvm::SDNode *' data-ref="477Ld">Ld</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col8 ref" href="#468Opc" title='Opc' data-ref="468Opc">Opc</a>, <a class="local col9 ref" href="#469dl" title='dl' data-ref="469dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#474ResTys" title='ResTys' data-ref="474ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col6 ref" href="#476Ops" title='Ops' data-ref="476Ops">Ops</a>);</td></tr>
<tr><th id="1376">1376</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="478SuperReg" title='SuperReg' data-type='llvm::SDValue' data-ref="478SuperReg">SuperReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#477Ld" title='Ld' data-ref="477Ld">Ld</a>, <var>0</var>);</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="479WideVT" title='WideVT' data-type='llvm::EVT' data-ref="479WideVT">WideVT</dfn> = <a class="local col3 ref" href="#473RegSeq" title='RegSeq' data-ref="473RegSeq">RegSeq</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1379">1379</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="480QSubs" title='QSubs' data-type='const unsigned int []' data-ref="480QSubs">QSubs</dfn>[] = { AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>, AArch64::<span class='error' title="no member named &apos;qsub1&apos; in namespace &apos;llvm::AArch64&apos;">qsub1</span>,</td></tr>
<tr><th id="1380">1380</th><td>                                    AArch64::<span class='error' title="no member named &apos;qsub2&apos; in namespace &apos;llvm::AArch64&apos;">qsub2</span>, AArch64::<span class='error' title="no member named &apos;qsub3&apos; in namespace &apos;llvm::AArch64&apos;">qsub3</span> };</td></tr>
<tr><th id="1381">1381</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="481i" title='i' data-type='unsigned int' data-ref="481i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#481i" title='i' data-ref="481i">i</a> &lt; <a class="local col7 ref" href="#467NumVecs" title='NumVecs' data-ref="467NumVecs">NumVecs</a>; ++<a class="local col1 ref" href="#481i" title='i' data-ref="481i">i</a>) {</td></tr>
<tr><th id="1382">1382</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="482NV" title='NV' data-type='llvm::SDValue' data-ref="482NV">NV</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getTargetExtractSubreg' data-ref="_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE">getTargetExtractSubreg</a>(<a class="local col0 ref" href="#480QSubs" title='QSubs' data-ref="480QSubs">QSubs</a>[<a class="local col1 ref" href="#481i" title='i' data-ref="481i">i</a>], <a class="local col9 ref" href="#469dl" title='dl' data-ref="469dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#479WideVT" title='WideVT' data-ref="479WideVT">WideVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#478SuperReg" title='SuperReg' data-ref="478SuperReg">SuperReg</a>);</td></tr>
<tr><th id="1383">1383</th><td>    <b>if</b> (<a class="local col1 ref" href="#471Narrow" title='Narrow' data-ref="471Narrow">Narrow</a>)</td></tr>
<tr><th id="1384">1384</th><td>      <a class="local col2 ref" href="#482NV" title='NV' data-ref="482NV">NV</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE" title='NarrowVector' data-use='c' data-ref="_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE">NarrowVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#482NV" title='NV' data-ref="482NV">NV</a>, <span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a></span>);</td></tr>
<tr><th id="1385">1385</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>, <a class="local col1 ref" href="#481i" title='i' data-ref="481i">i</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#482NV" title='NV' data-ref="482NV">NV</a>);</td></tr>
<tr><th id="1386">1386</th><td>  }</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>, <a class="local col7 ref" href="#467NumVecs" title='NumVecs' data-ref="467NumVecs">NumVecs</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#477Ld" title='Ld' data-ref="477Ld">Ld</a>, <var>1</var>));</td></tr>
<tr><th id="1389">1389</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>);</td></tr>
<tr><th id="1390">1390</th><td>}</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel18SelectPostLoadLaneEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectPostLoadLane' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectPostLoadLane(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel18SelectPostLoadLaneEPN4llvm6SDNodeEjj">SelectPostLoadLane</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="483N" title='N' data-type='llvm::SDNode *' data-ref="483N">N</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="484NumVecs" title='NumVecs' data-type='unsigned int' data-ref="484NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="1393">1393</th><td>                                             <em>unsigned</em> <dfn class="local col5 decl" id="485Opc" title='Opc' data-type='unsigned int' data-ref="485Opc">Opc</dfn>) {</td></tr>
<tr><th id="1394">1394</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="486dl" title='dl' data-type='llvm::SDLoc' data-ref="486dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>);</td></tr>
<tr><th id="1395">1395</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="487VT" title='VT' data-type='llvm::EVT' data-ref="487VT">VT</dfn> = <a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1396">1396</th><td>  <em>bool</em> <dfn class="local col8 decl" id="488Narrow" title='Narrow' data-type='bool' data-ref="488Narrow">Narrow</dfn> = <a class="local col7 ref" href="#487VT" title='VT' data-ref="487VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>  <i>// Form a REG_SEQUENCE to force register allocation.</i></td></tr>
<tr><th id="1399">1399</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <dfn class="local col9 decl" id="489Regs" title='Regs' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="489Regs">Regs</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>1</var>, <a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>1</var> + <a class="local col4 ref" href="#484NumVecs" title='NumVecs' data-ref="484NumVecs">NumVecs</a>);</td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td>  <b>if</b> (<a class="local col8 ref" href="#488Narrow" title='Narrow' data-ref="488Narrow">Narrow</a>)</td></tr>
<tr><th id="1402">1402</th><td>    <a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm9transformEOT_T0_T1_" title='llvm::transform' data-use='c' data-ref="_ZN4llvm9transformEOT_T0_T1_">transform</a>(<span class='refarg'><a class="local col9 ref" href="#489Regs" title='Regs' data-ref="489Regs">Regs</a></span>, <a class="local col9 ref" href="#489Regs" title='Regs' data-ref="489Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1403">1403</th><td>                   <a class="tu type" href="#(anonymousnamespace)::WidenVector" title='(anonymous namespace)::WidenVector' data-ref="(anonymousnamespace)::WidenVector">WidenVector</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE" title='(anonymous namespace)::WidenVector::WidenVector' data-use='c' data-ref="_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE">(</a>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>));</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="490RegSeq" title='RegSeq' data-type='llvm::SDValue' data-ref="490RegSeq">RegSeq</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createQTuple' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createQTuple</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#489Regs" title='Regs' data-ref="489Regs">Regs</a>);</td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="491ResTys" title='ResTys' data-type='const llvm::EVT [3]' data-ref="491ResTys">ResTys</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <i>// Type of the write back register</i></td></tr>
<tr><th id="1408">1408</th><td>                        <a class="local col0 ref" href="#490RegSeq" title='RegSeq' data-ref="490RegSeq">RegSeq</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>};</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="492LaneNo" title='LaneNo' data-type='unsigned int' data-ref="492LaneNo">LaneNo</dfn> =</td></tr>
<tr><th id="1411">1411</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#484NumVecs" title='NumVecs' data-ref="484NumVecs">NumVecs</a> + <var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="493Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="493Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#490RegSeq" title='RegSeq' data-ref="490RegSeq">RegSeq</a>,</td></tr>
<tr><th id="1414">1414</th><td>                   <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#492LaneNo" title='LaneNo' data-ref="492LaneNo">LaneNo</a>, <a class="local col6 ref" href="#486dl" title='dl' data-ref="486dl">dl</a>,</td></tr>
<tr><th id="1415">1415</th><td>                                             <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>),         <i>// Lane Number</i></td></tr>
<tr><th id="1416">1416</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#484NumVecs" title='NumVecs' data-ref="484NumVecs">NumVecs</a> + <var>2</var>),                  <i>// Base register</i></td></tr>
<tr><th id="1417">1417</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#484NumVecs" title='NumVecs' data-ref="484NumVecs">NumVecs</a> + <var>3</var>),                  <i>// Incremental</i></td></tr>
<tr><th id="1418">1418</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)};</td></tr>
<tr><th id="1419">1419</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="494Ld" title='Ld' data-type='llvm::SDNode *' data-ref="494Ld">Ld</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col5 ref" href="#485Opc" title='Opc' data-ref="485Opc">Opc</a>, <a class="local col6 ref" href="#486dl" title='dl' data-ref="486dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col1 ref" href="#491ResTys" title='ResTys' data-ref="491ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#493Ops" title='Ops' data-ref="493Ops">Ops</a>);</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>  <i>// Update uses of the write back register</i></td></tr>
<tr><th id="1422">1422</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>, <a class="local col4 ref" href="#484NumVecs" title='NumVecs' data-ref="484NumVecs">NumVecs</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#494Ld" title='Ld' data-ref="494Ld">Ld</a>, <var>0</var>));</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>  <i>// Update uses of the vector list</i></td></tr>
<tr><th id="1425">1425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="495SuperReg" title='SuperReg' data-type='llvm::SDValue' data-ref="495SuperReg">SuperReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#494Ld" title='Ld' data-ref="494Ld">Ld</a>, <var>1</var>);</td></tr>
<tr><th id="1426">1426</th><td>  <b>if</b> (<a class="local col4 ref" href="#484NumVecs" title='NumVecs' data-ref="484NumVecs">NumVecs</a> == <var>1</var>) {</td></tr>
<tr><th id="1427">1427</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>, <var>0</var>),</td></tr>
<tr><th id="1428">1428</th><td>                <a class="local col8 ref" href="#488Narrow" title='Narrow' data-ref="488Narrow">Narrow</a> ? <a class="tu ref" href="#_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE" title='NarrowVector' data-use='c' data-ref="_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE">NarrowVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#495SuperReg" title='SuperReg' data-ref="495SuperReg">SuperReg</a>, <span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a></span>) : <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#495SuperReg" title='SuperReg' data-ref="495SuperReg">SuperReg</a>);</td></tr>
<tr><th id="1429">1429</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1430">1430</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="496WideVT" title='WideVT' data-type='llvm::EVT' data-ref="496WideVT">WideVT</dfn> = <a class="local col0 ref" href="#490RegSeq" title='RegSeq' data-ref="490RegSeq">RegSeq</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1431">1431</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="497QSubs" title='QSubs' data-type='const unsigned int []' data-ref="497QSubs">QSubs</dfn>[] = { AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>, AArch64::<span class='error' title="no member named &apos;qsub1&apos; in namespace &apos;llvm::AArch64&apos;">qsub1</span>,</td></tr>
<tr><th id="1432">1432</th><td>                                      AArch64::<span class='error' title="no member named &apos;qsub2&apos; in namespace &apos;llvm::AArch64&apos;">qsub2</span>, AArch64::<span class='error' title="no member named &apos;qsub3&apos; in namespace &apos;llvm::AArch64&apos;">qsub3</span> };</td></tr>
<tr><th id="1433">1433</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="498i" title='i' data-type='unsigned int' data-ref="498i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a> &lt; <a class="local col4 ref" href="#484NumVecs" title='NumVecs' data-ref="484NumVecs">NumVecs</a>; ++<a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a>) {</td></tr>
<tr><th id="1434">1434</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="499NV" title='NV' data-type='llvm::SDValue' data-ref="499NV">NV</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getTargetExtractSubreg' data-ref="_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE">getTargetExtractSubreg</a>(<a class="local col7 ref" href="#497QSubs" title='QSubs' data-ref="497QSubs">QSubs</a>[<a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a>], <a class="local col6 ref" href="#486dl" title='dl' data-ref="486dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#496WideVT" title='WideVT' data-ref="496WideVT">WideVT</a>,</td></tr>
<tr><th id="1435">1435</th><td>                                                  <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#495SuperReg" title='SuperReg' data-ref="495SuperReg">SuperReg</a>);</td></tr>
<tr><th id="1436">1436</th><td>      <b>if</b> (<a class="local col8 ref" href="#488Narrow" title='Narrow' data-ref="488Narrow">Narrow</a>)</td></tr>
<tr><th id="1437">1437</th><td>        <a class="local col9 ref" href="#499NV" title='NV' data-ref="499NV">NV</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE" title='NarrowVector' data-use='c' data-ref="_ZL12NarrowVectorN4llvm7SDValueERNS_12SelectionDAGE">NarrowVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#499NV" title='NV' data-ref="499NV">NV</a>, <span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a></span>);</td></tr>
<tr><th id="1438">1438</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>, <a class="local col8 ref" href="#498i" title='i' data-ref="498i">i</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#499NV" title='NV' data-ref="499NV">NV</a>);</td></tr>
<tr><th id="1439">1439</th><td>    }</td></tr>
<tr><th id="1440">1440</th><td>  }</td></tr>
<tr><th id="1441">1441</th><td></td></tr>
<tr><th id="1442">1442</th><td>  <i>// Update the Chain</i></td></tr>
<tr><th id="1443">1443</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>, <a class="local col4 ref" href="#484NumVecs" title='NumVecs' data-ref="484NumVecs">NumVecs</a> + <var>1</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#494Ld" title='Ld' data-ref="494Ld">Ld</a>, <var>2</var>));</td></tr>
<tr><th id="1444">1444</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>);</td></tr>
<tr><th id="1445">1445</th><td>}</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15SelectStoreLaneEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectStoreLane' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectStoreLane(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15SelectStoreLaneEPN4llvm6SDNodeEjj">SelectStoreLane</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="500N" title='N' data-type='llvm::SDNode *' data-ref="500N">N</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="501NumVecs" title='NumVecs' data-type='unsigned int' data-ref="501NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="1448">1448</th><td>                                          <em>unsigned</em> <dfn class="local col2 decl" id="502Opc" title='Opc' data-type='unsigned int' data-ref="502Opc">Opc</dfn>) {</td></tr>
<tr><th id="1449">1449</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="503dl" title='dl' data-type='llvm::SDLoc' data-ref="503dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#500N" title='N' data-ref="500N">N</a>);</td></tr>
<tr><th id="1450">1450</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="504VT" title='VT' data-type='llvm::EVT' data-ref="504VT">VT</dfn> = <a class="local col0 ref" href="#500N" title='N' data-ref="500N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1451">1451</th><td>  <em>bool</em> <dfn class="local col5 decl" id="505Narrow" title='Narrow' data-type='bool' data-ref="505Narrow">Narrow</dfn> = <a class="local col4 ref" href="#504VT" title='VT' data-ref="504VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td>  <i>// Form a REG_SEQUENCE to force register allocation.</i></td></tr>
<tr><th id="1454">1454</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <dfn class="local col6 decl" id="506Regs" title='Regs' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="506Regs">Regs</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col0 ref" href="#500N" title='N' data-ref="500N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>2</var>, <a class="local col0 ref" href="#500N" title='N' data-ref="500N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>2</var> + <a class="local col1 ref" href="#501NumVecs" title='NumVecs' data-ref="501NumVecs">NumVecs</a>);</td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td>  <b>if</b> (<a class="local col5 ref" href="#505Narrow" title='Narrow' data-ref="505Narrow">Narrow</a>)</td></tr>
<tr><th id="1457">1457</th><td>    <a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm9transformEOT_T0_T1_" title='llvm::transform' data-use='c' data-ref="_ZN4llvm9transformEOT_T0_T1_">transform</a>(<span class='refarg'><a class="local col6 ref" href="#506Regs" title='Regs' data-ref="506Regs">Regs</a></span>, <a class="local col6 ref" href="#506Regs" title='Regs' data-ref="506Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1458">1458</th><td>                   <a class="tu type" href="#(anonymousnamespace)::WidenVector" title='(anonymous namespace)::WidenVector' data-ref="(anonymousnamespace)::WidenVector">WidenVector</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE" title='(anonymous namespace)::WidenVector::WidenVector' data-use='c' data-ref="_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE">(</a>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>));</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="507RegSeq" title='RegSeq' data-type='llvm::SDValue' data-ref="507RegSeq">RegSeq</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createQTuple' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createQTuple</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#506Regs" title='Regs' data-ref="506Regs">Regs</a>);</td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="508LaneNo" title='LaneNo' data-type='unsigned int' data-ref="508LaneNo">LaneNo</dfn> =</td></tr>
<tr><th id="1463">1463</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#500N" title='N' data-ref="500N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#501NumVecs" title='NumVecs' data-ref="501NumVecs">NumVecs</a> + <var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="509Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="509Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#507RegSeq" title='RegSeq' data-ref="507RegSeq">RegSeq</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#508LaneNo" title='LaneNo' data-ref="508LaneNo">LaneNo</a>, <a class="local col3 ref" href="#503dl" title='dl' data-ref="503dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>),</td></tr>
<tr><th id="1466">1466</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#500N" title='N' data-ref="500N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#501NumVecs" title='NumVecs' data-ref="501NumVecs">NumVecs</a> + <var>3</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#500N" title='N' data-ref="500N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)};</td></tr>
<tr><th id="1467">1467</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="510St" title='St' data-type='llvm::SDNode *' data-ref="510St">St</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col2 ref" href="#502Opc" title='Opc' data-ref="502Opc">Opc</a>, <a class="local col3 ref" href="#503dl" title='dl' data-ref="503dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col9 ref" href="#509Ops" title='Ops' data-ref="509Ops">Ops</a>);</td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="1470">1470</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="511MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="511MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemIntrinsicSDNode" title='llvm::MemIntrinsicSDNode' data-ref="llvm::MemIntrinsicSDNode">MemIntrinsicSDNode</a>&gt;(<a class="local col0 ref" href="#500N" title='N' data-ref="500N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="1471">1471</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col0 ref" href="#510St" title='St' data-ref="510St">St</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#511MemOp" title='MemOp' data-ref="511MemOp">MemOp</a>});</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col0 ref" href="#500N" title='N' data-ref="500N">N</a>, <a class="local col0 ref" href="#510St" title='St' data-ref="510St">St</a>);</td></tr>
<tr><th id="1474">1474</th><td>}</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectPostStoreLaneEPN4llvm6SDNodeEjj" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectPostStoreLane' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::SelectPostStoreLane(llvm::SDNode * N, unsigned int NumVecs, unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19SelectPostStoreLaneEPN4llvm6SDNodeEjj">SelectPostStoreLane</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="512N" title='N' data-type='llvm::SDNode *' data-ref="512N">N</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="513NumVecs" title='NumVecs' data-type='unsigned int' data-ref="513NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="1477">1477</th><td>                                              <em>unsigned</em> <dfn class="local col4 decl" id="514Opc" title='Opc' data-type='unsigned int' data-ref="514Opc">Opc</dfn>) {</td></tr>
<tr><th id="1478">1478</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="515dl" title='dl' data-type='llvm::SDLoc' data-ref="515dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>);</td></tr>
<tr><th id="1479">1479</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="516VT" title='VT' data-type='llvm::EVT' data-ref="516VT">VT</dfn> = <a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1480">1480</th><td>  <em>bool</em> <dfn class="local col7 decl" id="517Narrow" title='Narrow' data-type='bool' data-ref="517Narrow">Narrow</dfn> = <a class="local col6 ref" href="#516VT" title='VT' data-ref="516VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td>  <i>// Form a REG_SEQUENCE to force register allocation.</i></td></tr>
<tr><th id="1483">1483</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>4</var>&gt; <dfn class="local col8 decl" id="518Regs" title='Regs' data-type='SmallVector&lt;llvm::SDValue, 4&gt;' data-ref="518Regs">Regs</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>1</var>, <a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>() + <var>1</var> + <a class="local col3 ref" href="#513NumVecs" title='NumVecs' data-ref="513NumVecs">NumVecs</a>);</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>  <b>if</b> (<a class="local col7 ref" href="#517Narrow" title='Narrow' data-ref="517Narrow">Narrow</a>)</td></tr>
<tr><th id="1486">1486</th><td>    <a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm9transformEOT_T0_T1_" title='llvm::transform' data-use='c' data-ref="_ZN4llvm9transformEOT_T0_T1_">transform</a>(<span class='refarg'><a class="local col8 ref" href="#518Regs" title='Regs' data-ref="518Regs">Regs</a></span>, <a class="local col8 ref" href="#518Regs" title='Regs' data-ref="518Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1487">1487</th><td>                   <a class="tu type" href="#(anonymousnamespace)::WidenVector" title='(anonymous namespace)::WidenVector' data-ref="(anonymousnamespace)::WidenVector">WidenVector</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE" title='(anonymous namespace)::WidenVector::WidenVector' data-use='c' data-ref="_ZN12_GLOBAL__N_111WidenVectorC1ERN4llvm12SelectionDAGE">(</a>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>));</td></tr>
<tr><th id="1488">1488</th><td></td></tr>
<tr><th id="1489">1489</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="519RegSeq" title='RegSeq' data-type='llvm::SDValue' data-ref="519RegSeq">RegSeq</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE" title='(anonymous namespace)::AArch64DAGToDAGISel::createQTuple' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createQTupleEN4llvm8ArrayRefINS1_7SDValueEEE">createQTuple</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#518Regs" title='Regs' data-ref="518Regs">Regs</a>);</td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="520ResTys" title='ResTys' data-type='const llvm::EVT [2]' data-ref="520ResTys">ResTys</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <i>// Type of the write back register</i></td></tr>
<tr><th id="1492">1492</th><td>                        <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>};</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="521LaneNo" title='LaneNo' data-type='unsigned int' data-ref="521LaneNo">LaneNo</dfn> =</td></tr>
<tr><th id="1495">1495</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#513NumVecs" title='NumVecs' data-ref="513NumVecs">NumVecs</a> + <var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="522Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="522Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#519RegSeq" title='RegSeq' data-ref="519RegSeq">RegSeq</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#521LaneNo" title='LaneNo' data-ref="521LaneNo">LaneNo</a>, <a class="local col5 ref" href="#515dl" title='dl' data-ref="515dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>),</td></tr>
<tr><th id="1498">1498</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#513NumVecs" title='NumVecs' data-ref="513NumVecs">NumVecs</a> + <var>2</var>), <i>// Base Register</i></td></tr>
<tr><th id="1499">1499</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#513NumVecs" title='NumVecs' data-ref="513NumVecs">NumVecs</a> + <var>3</var>), <i>// Incremental</i></td></tr>
<tr><th id="1500">1500</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)};</td></tr>
<tr><th id="1501">1501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="523St" title='St' data-type='llvm::SDNode *' data-ref="523St">St</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col4 ref" href="#514Opc" title='Opc' data-ref="514Opc">Opc</a>, <a class="local col5 ref" href="#515dl" title='dl' data-ref="515dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col0 ref" href="#520ResTys" title='ResTys' data-ref="520ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col2 ref" href="#522Ops" title='Ops' data-ref="522Ops">Ops</a>);</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="1504">1504</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="524MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="524MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemIntrinsicSDNode" title='llvm::MemIntrinsicSDNode' data-ref="llvm::MemIntrinsicSDNode">MemIntrinsicSDNode</a>&gt;(<a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="1505">1505</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col3 ref" href="#523St" title='St' data-ref="523St">St</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#524MemOp" title='MemOp' data-ref="524MemOp">MemOp</a>});</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col2 ref" href="#512N" title='N' data-ref="512N">N</a>, <a class="local col3 ref" href="#523St" title='St' data-ref="523St">St</a>);</td></tr>
<tr><th id="1508">1508</th><td>}</td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL26isBitfieldExtractOpFromAndPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb" title='isBitfieldExtractOpFromAnd' data-type='bool isBitfieldExtractOpFromAnd(llvm::SelectionDAG * CurDAG, llvm::SDNode * N, unsigned int &amp; Opc, llvm::SDValue &amp; Opd0, unsigned int &amp; LSB, unsigned int &amp; MSB, unsigned int NumberOfIgnoredLowBits, bool BiggerPattern)' data-ref="_ZL26isBitfieldExtractOpFromAndPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb">isBitfieldExtractOpFromAnd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col5 decl" id="525CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="525CurDAG">CurDAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="526N" title='N' data-type='llvm::SDNode *' data-ref="526N">N</dfn>,</td></tr>
<tr><th id="1511">1511</th><td>                                       <em>unsigned</em> &amp;<dfn class="local col7 decl" id="527Opc" title='Opc' data-type='unsigned int &amp;' data-ref="527Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="528Opd0" title='Opd0' data-type='llvm::SDValue &amp;' data-ref="528Opd0">Opd0</dfn>,</td></tr>
<tr><th id="1512">1512</th><td>                                       <em>unsigned</em> &amp;<dfn class="local col9 decl" id="529LSB" title='LSB' data-type='unsigned int &amp;' data-ref="529LSB">LSB</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="530MSB" title='MSB' data-type='unsigned int &amp;' data-ref="530MSB">MSB</dfn>,</td></tr>
<tr><th id="1513">1513</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="531NumberOfIgnoredLowBits" title='NumberOfIgnoredLowBits' data-type='unsigned int' data-ref="531NumberOfIgnoredLowBits">NumberOfIgnoredLowBits</dfn>,</td></tr>
<tr><th id="1514">1514</th><td>                                       <em>bool</em> <dfn class="local col2 decl" id="532BiggerPattern" title='BiggerPattern' data-type='bool' data-ref="532BiggerPattern">BiggerPattern</dfn>) {</td></tr>
<tr><th id="1515">1515</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getOpcode() == ISD::AND &amp;&amp; &quot;N must be a AND operation to call this function&quot;) ? void (0) : __assert_fail (&quot;N-&gt;getOpcode() == ISD::AND &amp;&amp; \&quot;N must be a AND operation to call this function\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1516, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#526N" title='N' data-ref="526N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a> &amp;&amp;</td></tr>
<tr><th id="1516">1516</th><td>         <q>"N must be a AND operation to call this function"</q>);</td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="533VT" title='VT' data-type='llvm::EVT' data-ref="533VT">VT</dfn> = <a class="local col6 ref" href="#526N" title='N' data-ref="526N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>  <i>// Here we can test the type of VT and return false when the type does not</i></td></tr>
<tr><th id="1521">1521</th><td><i>  // match, but since it is done prior to that call in the current context</i></td></tr>
<tr><th id="1522">1522</th><td><i>  // we turned that into an assert to avoid redundant code.</i></td></tr>
<tr><th id="1523">1523</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((VT == MVT::i32 || VT == MVT::i64) &amp;&amp; &quot;Type checking must have been done before calling this function&quot;) ? void (0) : __assert_fail (&quot;(VT == MVT::i32 || VT == MVT::i64) &amp;&amp; \&quot;Type checking must have been done before calling this function\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1524, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#533VT" title='VT' data-ref="533VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col3 ref" href="#533VT" title='VT' data-ref="533VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) &amp;&amp;</td></tr>
<tr><th id="1524">1524</th><td>         <q>"Type checking must have been done before calling this function"</q>);</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <i>// FIXME: simplify-demanded-bits in DAGCombine will probably have</i></td></tr>
<tr><th id="1527">1527</th><td><i>  // changed the AND node to a 32-bit mask operation. We'll have to</i></td></tr>
<tr><th id="1528">1528</th><td><i>  // undo that as part of the transform here if we want to catch all</i></td></tr>
<tr><th id="1529">1529</th><td><i>  // the opportunities.</i></td></tr>
<tr><th id="1530">1530</th><td><i>  // Currently the NumberOfIgnoredLowBits argument helps to recover</i></td></tr>
<tr><th id="1531">1531</th><td><i>  // form these situations when matching bigger pattern (bitfield insert).</i></td></tr>
<tr><th id="1532">1532</th><td><i></i></td></tr>
<tr><th id="1533">1533</th><td><i>  // For unsigned extracts, check for a shift right and mask</i></td></tr>
<tr><th id="1534">1534</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="534AndImm" title='AndImm' data-type='uint64_t' data-ref="534AndImm">AndImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="1535">1535</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col6 ref" href="#526N" title='N' data-ref="526N">N</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col4 ref" href="#534AndImm" title='AndImm' data-ref="534AndImm">AndImm</a></span>))</td></tr>
<tr><th id="1536">1536</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="535Op0" title='Op0' data-type='const llvm::SDNode *' data-ref="535Op0">Op0</dfn> = <a class="local col6 ref" href="#526N" title='N' data-ref="526N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>  <i>// Because of simplify-demanded-bits in DAGCombine, the mask may have been</i></td></tr>
<tr><th id="1541">1541</th><td><i>  // simplified. Try to undo that</i></td></tr>
<tr><th id="1542">1542</th><td>  <a class="local col4 ref" href="#534AndImm" title='AndImm' data-ref="534AndImm">AndImm</a> |= <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16maskTrailingOnesEj" title='llvm::maskTrailingOnes' data-ref="_ZN4llvm16maskTrailingOnesEj">maskTrailingOnes</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;(<a class="local col1 ref" href="#531NumberOfIgnoredLowBits" title='NumberOfIgnoredLowBits' data-ref="531NumberOfIgnoredLowBits">NumberOfIgnoredLowBits</a>);</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td>  <i>// The immediate is a mask of the low bits iff imm &amp; (imm+1) == 0</i></td></tr>
<tr><th id="1545">1545</th><td>  <b>if</b> (<a class="local col4 ref" href="#534AndImm" title='AndImm' data-ref="534AndImm">AndImm</a> &amp; (<a class="local col4 ref" href="#534AndImm" title='AndImm' data-ref="534AndImm">AndImm</a> + <var>1</var>))</td></tr>
<tr><th id="1546">1546</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>  <em>bool</em> <dfn class="local col6 decl" id="536ClampMSB" title='ClampMSB' data-type='bool' data-ref="536ClampMSB">ClampMSB</dfn> = <b>false</b>;</td></tr>
<tr><th id="1549">1549</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="537SrlImm" title='SrlImm' data-type='uint64_t' data-ref="537SrlImm">SrlImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="1550">1550</th><td>  <i>// Handle the SRL + ANY_EXTEND case.</i></td></tr>
<tr><th id="1551">1551</th><td>  <b>if</b> (<a class="local col3 ref" href="#533VT" title='VT' data-ref="533VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <a class="local col5 ref" href="#535Op0" title='Op0' data-ref="535Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a> &amp;&amp;</td></tr>
<tr><th id="1552">1552</th><td>      <a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col5 ref" href="#535Op0" title='Op0' data-ref="535Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <span class='refarg'><a class="local col7 ref" href="#537SrlImm" title='SrlImm' data-ref="537SrlImm">SrlImm</a></span>)) {</td></tr>
<tr><th id="1553">1553</th><td>    <i>// Extend the incoming operand of the SRL to 64-bit.</i></td></tr>
<tr><th id="1554">1554</th><td>    <a class="local col8 ref" href="#528Opd0" title='Opd0' data-ref="528Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL5WidenPN4llvm12SelectionDAGENS_7SDValueE" title='Widen' data-use='c' data-ref="_ZL5WidenPN4llvm12SelectionDAGENS_7SDValueE">Widen</a>(<a class="local col5 ref" href="#525CurDAG" title='CurDAG' data-ref="525CurDAG">CurDAG</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#535Op0" title='Op0' data-ref="535Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1555">1555</th><td>    <i>// Make sure to clamp the MSB so that we preserve the semantics of the</i></td></tr>
<tr><th id="1556">1556</th><td><i>    // original operations.</i></td></tr>
<tr><th id="1557">1557</th><td>    <a class="local col6 ref" href="#536ClampMSB" title='ClampMSB' data-ref="536ClampMSB">ClampMSB</a> = <b>true</b>;</td></tr>
<tr><th id="1558">1558</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#533VT" title='VT' data-ref="533VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col5 ref" href="#535Op0" title='Op0' data-ref="535Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a> &amp;&amp;</td></tr>
<tr><th id="1559">1559</th><td>             <a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col5 ref" href="#535Op0" title='Op0' data-ref="535Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>,</td></tr>
<tr><th id="1560">1560</th><td>                                   <span class='refarg'><a class="local col7 ref" href="#537SrlImm" title='SrlImm' data-ref="537SrlImm">SrlImm</a></span>)) {</td></tr>
<tr><th id="1561">1561</th><td>    <i>// If the shift result was truncated, we can still combine them.</i></td></tr>
<tr><th id="1562">1562</th><td>    <a class="local col8 ref" href="#528Opd0" title='Opd0' data-ref="528Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#535Op0" title='Op0' data-ref="535Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td>    <i>// Use the type of SRL node.</i></td></tr>
<tr><th id="1565">1565</th><td>    <a class="local col3 ref" href="#533VT" title='VT' data-ref="533VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col8 ref" href="#528Opd0" title='Opd0' data-ref="528Opd0">Opd0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1566">1566</th><td>  } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col5 ref" href="#535Op0" title='Op0' data-ref="535Op0">Op0</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <span class='refarg'><a class="local col7 ref" href="#537SrlImm" title='SrlImm' data-ref="537SrlImm">SrlImm</a></span>)) {</td></tr>
<tr><th id="1567">1567</th><td>    <a class="local col8 ref" href="#528Opd0" title='Opd0' data-ref="528Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#535Op0" title='Op0' data-ref="535Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1568">1568</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#532BiggerPattern" title='BiggerPattern' data-ref="532BiggerPattern">BiggerPattern</a>) {</td></tr>
<tr><th id="1569">1569</th><td>    <i>// Let's pretend a 0 shift right has been performed.</i></td></tr>
<tr><th id="1570">1570</th><td><i>    // The resulting code will be at least as good as the original one</i></td></tr>
<tr><th id="1571">1571</th><td><i>    // plus it may expose more opportunities for bitfield insert pattern.</i></td></tr>
<tr><th id="1572">1572</th><td><i>    // FIXME: Currently we limit this to the bigger pattern, because</i></td></tr>
<tr><th id="1573">1573</th><td><i>    // some optimizations expect AND and not UBFM.</i></td></tr>
<tr><th id="1574">1574</th><td>    <a class="local col8 ref" href="#528Opd0" title='Opd0' data-ref="528Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#526N" title='N' data-ref="526N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1575">1575</th><td>  } <b>else</b></td></tr>
<tr><th id="1576">1576</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>  <i>// Bail out on large immediates. This happens when no proper</i></td></tr>
<tr><th id="1579">1579</th><td><i>  // combining/constant folding was performed.</i></td></tr>
<tr><th id="1580">1580</th><td>  <b>if</b> (!<a class="local col2 ref" href="#532BiggerPattern" title='BiggerPattern' data-ref="532BiggerPattern">BiggerPattern</a> &amp;&amp; (<a class="local col7 ref" href="#537SrlImm" title='SrlImm' data-ref="537SrlImm">SrlImm</a> &lt;= <var>0</var> || <a class="local col7 ref" href="#537SrlImm" title='SrlImm' data-ref="537SrlImm">SrlImm</a> &gt;= <a class="local col3 ref" href="#533VT" title='VT' data-ref="533VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>())) {</td></tr>
<tr><th id="1581">1581</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { (dbgs() &lt;&lt; N &lt;&lt; &quot;: Found large shift immediate, this should not happen\n&quot;); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1582">1582</th><td>        (<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKv" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKv">&lt;&lt;</a> <a class="local col6 ref" href="#526N" title='N' data-ref="526N">N</a></td></tr>
<tr><th id="1583">1583</th><td>                <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": Found large shift immediate, this should not happen\n"</q>));</td></tr>
<tr><th id="1584">1584</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1585">1585</th><td>  }</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>  <a class="local col9 ref" href="#529LSB" title='LSB' data-ref="529LSB">LSB</a> = <a class="local col7 ref" href="#537SrlImm" title='SrlImm' data-ref="537SrlImm">SrlImm</a>;</td></tr>
<tr><th id="1588">1588</th><td>  <a class="local col0 ref" href="#530MSB" title='MSB' data-ref="530MSB">MSB</a> = <a class="local col7 ref" href="#537SrlImm" title='SrlImm' data-ref="537SrlImm">SrlImm</a> + (<a class="local col3 ref" href="#533VT" title='VT' data-ref="533VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> ? <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE" title='llvm::countTrailingOnes' data-ref="_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE">countTrailingOnes</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<a class="local col4 ref" href="#534AndImm" title='AndImm' data-ref="534AndImm">AndImm</a>)</td></tr>
<tr><th id="1589">1589</th><td>                                 : <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE" title='llvm::countTrailingOnes' data-ref="_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE">countTrailingOnes</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;(<a class="local col4 ref" href="#534AndImm" title='AndImm' data-ref="534AndImm">AndImm</a>)) -</td></tr>
<tr><th id="1590">1590</th><td>        <var>1</var>;</td></tr>
<tr><th id="1591">1591</th><td>  <b>if</b> (<a class="local col6 ref" href="#536ClampMSB" title='ClampMSB' data-ref="536ClampMSB">ClampMSB</a>)</td></tr>
<tr><th id="1592">1592</th><td>    <i>// Since we're moving the extend before the right shift operation, we need</i></td></tr>
<tr><th id="1593">1593</th><td><i>    // to clamp the MSB to make sure we don't shift in undefined bits instead of</i></td></tr>
<tr><th id="1594">1594</th><td><i>    // the zeros which would get shifted in with the original right shift</i></td></tr>
<tr><th id="1595">1595</th><td><i>    // operation.</i></td></tr>
<tr><th id="1596">1596</th><td>    <a class="local col0 ref" href="#530MSB" title='MSB' data-ref="530MSB">MSB</a> = <a class="local col0 ref" href="#530MSB" title='MSB' data-ref="530MSB">MSB</a> &gt; <var>31</var> ? <var>31</var> : <a class="local col0 ref" href="#530MSB" title='MSB' data-ref="530MSB">MSB</a>;</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>  Opc = VT == MVT::i32 ? AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span> : AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>;</td></tr>
<tr><th id="1599">1599</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1600">1600</th><td>}</td></tr>
<tr><th id="1601">1601</th><td></td></tr>
<tr><th id="1602">1602</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL32isBitfieldExtractOpFromSExtInRegPN4llvm6SDNodeERjRNS_7SDValueES2_S2_" title='isBitfieldExtractOpFromSExtInReg' data-type='bool isBitfieldExtractOpFromSExtInReg(llvm::SDNode * N, unsigned int &amp; Opc, llvm::SDValue &amp; Opd0, unsigned int &amp; Immr, unsigned int &amp; Imms)' data-ref="_ZL32isBitfieldExtractOpFromSExtInRegPN4llvm6SDNodeERjRNS_7SDValueES2_S2_">isBitfieldExtractOpFromSExtInReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="538N" title='N' data-type='llvm::SDNode *' data-ref="538N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="539Opc" title='Opc' data-type='unsigned int &amp;' data-ref="539Opc">Opc</dfn>,</td></tr>
<tr><th id="1603">1603</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="540Opd0" title='Opd0' data-type='llvm::SDValue &amp;' data-ref="540Opd0">Opd0</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="541Immr" title='Immr' data-type='unsigned int &amp;' data-ref="541Immr">Immr</dfn>,</td></tr>
<tr><th id="1604">1604</th><td>                                             <em>unsigned</em> &amp;<dfn class="local col2 decl" id="542Imms" title='Imms' data-type='unsigned int &amp;' data-ref="542Imms">Imms</dfn>) {</td></tr>
<tr><th id="1605">1605</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getOpcode() == ISD::SIGN_EXTEND_INREG) ? void (0) : __assert_fail (&quot;N-&gt;getOpcode() == ISD::SIGN_EXTEND_INREG&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1605, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#538N" title='N' data-ref="538N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>);</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="543VT" title='VT' data-type='llvm::EVT' data-ref="543VT">VT</dfn> = <a class="local col8 ref" href="#538N" title='N' data-ref="538N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1608">1608</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="544BitWidth" title='BitWidth' data-type='unsigned int' data-ref="544BitWidth">BitWidth</dfn> = <a class="local col3 ref" href="#543VT" title='VT' data-ref="543VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1609">1609</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((VT == MVT::i32 || VT == MVT::i64) &amp;&amp; &quot;Type checking must have been done before calling this function&quot;) ? void (0) : __assert_fail (&quot;(VT == MVT::i32 || VT == MVT::i64) &amp;&amp; \&quot;Type checking must have been done before calling this function\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1610, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#543VT" title='VT' data-ref="543VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col3 ref" href="#543VT" title='VT' data-ref="543VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) &amp;&amp;</td></tr>
<tr><th id="1610">1610</th><td>         <q>"Type checking must have been done before calling this function"</q>);</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="545Op" title='Op' data-type='llvm::SDValue' data-ref="545Op">Op</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#538N" title='N' data-ref="538N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1613">1613</th><td>  <b>if</b> (<a class="local col5 ref" href="#545Op" title='Op' data-ref="545Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>) {</td></tr>
<tr><th id="1614">1614</th><td>    <a class="local col5 ref" href="#545Op" title='Op' data-ref="545Op">Op</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#545Op" title='Op' data-ref="545Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1615">1615</th><td>    <a class="local col3 ref" href="#543VT" title='VT' data-ref="543VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col5 ref" href="#545Op" title='Op' data-ref="545Op">Op</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1616">1616</th><td>    <a class="local col4 ref" href="#544BitWidth" title='BitWidth' data-ref="544BitWidth">BitWidth</a> = <a class="local col3 ref" href="#543VT" title='VT' data-ref="543VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1617">1617</th><td>  }</td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="546ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="546ShiftImm">ShiftImm</dfn>;</td></tr>
<tr><th id="1620">1620</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col5 ref" href="#545Op" title='Op' data-ref="545Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <span class='refarg'><a class="local col6 ref" href="#546ShiftImm" title='ShiftImm' data-ref="546ShiftImm">ShiftImm</a></span>) &amp;&amp;</td></tr>
<tr><th id="1621">1621</th><td>      !<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col5 ref" href="#545Op" title='Op' data-ref="545Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>, <span class='refarg'><a class="local col6 ref" href="#546ShiftImm" title='ShiftImm' data-ref="546ShiftImm">ShiftImm</a></span>))</td></tr>
<tr><th id="1622">1622</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="547Width" title='Width' data-type='unsigned int' data-ref="547Width">Width</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::VTSDNode" title='llvm::VTSDNode' data-ref="llvm::VTSDNode">VTSDNode</a>&gt;(<a class="local col8 ref" href="#538N" title='N' data-ref="538N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm8VTSDNode5getVTEv" title='llvm::VTSDNode::getVT' data-ref="_ZNK4llvm8VTSDNode5getVTEv">getVT</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1625">1625</th><td>  <b>if</b> (<a class="local col6 ref" href="#546ShiftImm" title='ShiftImm' data-ref="546ShiftImm">ShiftImm</a> + <a class="local col7 ref" href="#547Width" title='Width' data-ref="547Width">Width</a> &gt; <a class="local col4 ref" href="#544BitWidth" title='BitWidth' data-ref="544BitWidth">BitWidth</a>)</td></tr>
<tr><th id="1626">1626</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1627">1627</th><td></td></tr>
<tr><th id="1628">1628</th><td>  Opc = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;SBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMWri</span> : AArch64::<span class='error' title="no member named &apos;SBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMXri</span>;</td></tr>
<tr><th id="1629">1629</th><td>  <a class="local col0 ref" href="#540Opd0" title='Opd0' data-ref="540Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#545Op" title='Op' data-ref="545Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1630">1630</th><td>  <a class="local col1 ref" href="#541Immr" title='Immr' data-ref="541Immr">Immr</a> = <a class="local col6 ref" href="#546ShiftImm" title='ShiftImm' data-ref="546ShiftImm">ShiftImm</a>;</td></tr>
<tr><th id="1631">1631</th><td>  <a class="local col2 ref" href="#542Imms" title='Imms' data-ref="542Imms">Imms</a> = <a class="local col6 ref" href="#546ShiftImm" title='ShiftImm' data-ref="546ShiftImm">ShiftImm</a> + <a class="local col7 ref" href="#547Width" title='Width' data-ref="547Width">Width</a> - <var>1</var>;</td></tr>
<tr><th id="1632">1632</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1633">1633</th><td>}</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL29isSeveralBitsExtractOpFromShrPN4llvm6SDNodeERjRNS_7SDValueES2_S2_" title='isSeveralBitsExtractOpFromShr' data-type='bool isSeveralBitsExtractOpFromShr(llvm::SDNode * N, unsigned int &amp; Opc, llvm::SDValue &amp; Opd0, unsigned int &amp; LSB, unsigned int &amp; MSB)' data-ref="_ZL29isSeveralBitsExtractOpFromShrPN4llvm6SDNodeERjRNS_7SDValueES2_S2_">isSeveralBitsExtractOpFromShr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="548N" title='N' data-type='llvm::SDNode *' data-ref="548N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="549Opc" title='Opc' data-type='unsigned int &amp;' data-ref="549Opc">Opc</dfn>,</td></tr>
<tr><th id="1636">1636</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="550Opd0" title='Opd0' data-type='llvm::SDValue &amp;' data-ref="550Opd0">Opd0</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="551LSB" title='LSB' data-type='unsigned int &amp;' data-ref="551LSB">LSB</dfn>,</td></tr>
<tr><th id="1637">1637</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col2 decl" id="552MSB" title='MSB' data-type='unsigned int &amp;' data-ref="552MSB">MSB</dfn>) {</td></tr>
<tr><th id="1638">1638</th><td>  <i>// We are looking for the following pattern which basically extracts several</i></td></tr>
<tr><th id="1639">1639</th><td><i>  // continuous bits from the source value and places it from the LSB of the</i></td></tr>
<tr><th id="1640">1640</th><td><i>  // destination value, all other bits of the destination value or set to zero:</i></td></tr>
<tr><th id="1641">1641</th><td><i>  //</i></td></tr>
<tr><th id="1642">1642</th><td><i>  // Value2 = AND Value, MaskImm</i></td></tr>
<tr><th id="1643">1643</th><td><i>  // SRL Value2, ShiftImm</i></td></tr>
<tr><th id="1644">1644</th><td><i>  //</i></td></tr>
<tr><th id="1645">1645</th><td><i>  // with MaskImm &gt;&gt; ShiftImm to search for the bit width.</i></td></tr>
<tr><th id="1646">1646</th><td><i>  //</i></td></tr>
<tr><th id="1647">1647</th><td><i>  // This gets selected into a single UBFM:</i></td></tr>
<tr><th id="1648">1648</th><td><i>  //</i></td></tr>
<tr><th id="1649">1649</th><td><i>  // UBFM Value, ShiftImm, BitWide + SrlImm -1</i></td></tr>
<tr><th id="1650">1650</th><td><i>  //</i></td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td>  <b>if</b> (<a class="local col8 ref" href="#548N" title='N' data-ref="548N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>)</td></tr>
<tr><th id="1653">1653</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="553AndMask" title='AndMask' data-type='uint64_t' data-ref="553AndMask">AndMask</dfn> = <var>0</var>;</td></tr>
<tr><th id="1656">1656</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col8 ref" href="#548N" title='N' data-ref="548N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col3 ref" href="#553AndMask" title='AndMask' data-ref="553AndMask">AndMask</a></span>))</td></tr>
<tr><th id="1657">1657</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td>  <a class="local col0 ref" href="#550Opd0" title='Opd0' data-ref="550Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#548N" title='N' data-ref="548N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1660">1660</th><td></td></tr>
<tr><th id="1661">1661</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="554SrlImm" title='SrlImm' data-type='uint64_t' data-ref="554SrlImm">SrlImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="1662">1662</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL14isIntImmediateN4llvm7SDValueERm" title='isIntImmediate' data-use='c' data-ref="_ZL14isIntImmediateN4llvm7SDValueERm">isIntImmediate</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#548N" title='N' data-ref="548N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col4 ref" href="#554SrlImm" title='SrlImm' data-ref="554SrlImm">SrlImm</a></span>))</td></tr>
<tr><th id="1663">1663</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1664">1664</th><td></td></tr>
<tr><th id="1665">1665</th><td>  <i>// Check whether we really have several bits extract here.</i></td></tr>
<tr><th id="1666">1666</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="555BitWide" title='BitWide' data-type='unsigned int' data-ref="555BitWide">BitWide</dfn> = <var>64</var> - <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16countLeadingOnesET_NS_12ZeroBehaviorE" title='llvm::countLeadingOnes' data-ref="_ZN4llvm16countLeadingOnesET_NS_12ZeroBehaviorE">countLeadingOnes</a>(~(<a class="local col3 ref" href="#553AndMask" title='AndMask' data-ref="553AndMask">AndMask</a> &gt;&gt; <a class="local col4 ref" href="#554SrlImm" title='SrlImm' data-ref="554SrlImm">SrlImm</a>));</td></tr>
<tr><th id="1667">1667</th><td>  <b>if</b> (<a class="local col5 ref" href="#555BitWide" title='BitWide' data-ref="555BitWide">BitWide</a> &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9isMask_64Em" title='llvm::isMask_64' data-ref="_ZN4llvm9isMask_64Em">isMask_64</a>(<a class="local col3 ref" href="#553AndMask" title='AndMask' data-ref="553AndMask">AndMask</a> &gt;&gt; <a class="local col4 ref" href="#554SrlImm" title='SrlImm' data-ref="554SrlImm">SrlImm</a>)) {</td></tr>
<tr><th id="1668">1668</th><td>    <b>if</b> (N-&gt;getValueType(<var>0</var>) == MVT::i32)</td></tr>
<tr><th id="1669">1669</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span>;</td></tr>
<tr><th id="1670">1670</th><td>    <b>else</b></td></tr>
<tr><th id="1671">1671</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>;</td></tr>
<tr><th id="1672">1672</th><td></td></tr>
<tr><th id="1673">1673</th><td>    <a class="local col1 ref" href="#551LSB" title='LSB' data-ref="551LSB">LSB</a> = <a class="local col4 ref" href="#554SrlImm" title='SrlImm' data-ref="554SrlImm">SrlImm</a>;</td></tr>
<tr><th id="1674">1674</th><td>    <a class="local col2 ref" href="#552MSB" title='MSB' data-ref="552MSB">MSB</a> = <a class="local col5 ref" href="#555BitWide" title='BitWide' data-ref="555BitWide">BitWide</a> + <a class="local col4 ref" href="#554SrlImm" title='SrlImm' data-ref="554SrlImm">SrlImm</a> - <var>1</var>;</td></tr>
<tr><th id="1675">1675</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1676">1676</th><td>  }</td></tr>
<tr><th id="1677">1677</th><td></td></tr>
<tr><th id="1678">1678</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1679">1679</th><td>}</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL26isBitfieldExtractOpFromShrPN4llvm6SDNodeERjRNS_7SDValueES2_S2_b" title='isBitfieldExtractOpFromShr' data-type='bool isBitfieldExtractOpFromShr(llvm::SDNode * N, unsigned int &amp; Opc, llvm::SDValue &amp; Opd0, unsigned int &amp; Immr, unsigned int &amp; Imms, bool BiggerPattern)' data-ref="_ZL26isBitfieldExtractOpFromShrPN4llvm6SDNodeERjRNS_7SDValueES2_S2_b">isBitfieldExtractOpFromShr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="556N" title='N' data-type='llvm::SDNode *' data-ref="556N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="557Opc" title='Opc' data-type='unsigned int &amp;' data-ref="557Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="558Opd0" title='Opd0' data-type='llvm::SDValue &amp;' data-ref="558Opd0">Opd0</dfn>,</td></tr>
<tr><th id="1682">1682</th><td>                                       <em>unsigned</em> &amp;<dfn class="local col9 decl" id="559Immr" title='Immr' data-type='unsigned int &amp;' data-ref="559Immr">Immr</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="560Imms" title='Imms' data-type='unsigned int &amp;' data-ref="560Imms">Imms</dfn>,</td></tr>
<tr><th id="1683">1683</th><td>                                       <em>bool</em> <dfn class="local col1 decl" id="561BiggerPattern" title='BiggerPattern' data-type='bool' data-ref="561BiggerPattern">BiggerPattern</dfn>) {</td></tr>
<tr><th id="1684">1684</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((N-&gt;getOpcode() == ISD::SRA || N-&gt;getOpcode() == ISD::SRL) &amp;&amp; &quot;N must be a SHR/SRA operation to call this function&quot;) ? void (0) : __assert_fail (&quot;(N-&gt;getOpcode() == ISD::SRA || N-&gt;getOpcode() == ISD::SRL) &amp;&amp; \&quot;N must be a SHR/SRA operation to call this function\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1685, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a> || <a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>) &amp;&amp;</td></tr>
<tr><th id="1685">1685</th><td>         <q>"N must be a SHR/SRA operation to call this function"</q>);</td></tr>
<tr><th id="1686">1686</th><td></td></tr>
<tr><th id="1687">1687</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="562VT" title='VT' data-type='llvm::EVT' data-ref="562VT">VT</dfn> = <a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td>  <i>// Here we can test the type of VT and return false when the type does not</i></td></tr>
<tr><th id="1690">1690</th><td><i>  // match, but since it is done prior to that call in the current context</i></td></tr>
<tr><th id="1691">1691</th><td><i>  // we turned that into an assert to avoid redundant code.</i></td></tr>
<tr><th id="1692">1692</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((VT == MVT::i32 || VT == MVT::i64) &amp;&amp; &quot;Type checking must have been done before calling this function&quot;) ? void (0) : __assert_fail (&quot;(VT == MVT::i32 || VT == MVT::i64) &amp;&amp; \&quot;Type checking must have been done before calling this function\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1693, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) &amp;&amp;</td></tr>
<tr><th id="1693">1693</th><td>         <q>"Type checking must have been done before calling this function"</q>);</td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td>  <i>// Check for AND + SRL doing several bits extract.</i></td></tr>
<tr><th id="1696">1696</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL29isSeveralBitsExtractOpFromShrPN4llvm6SDNodeERjRNS_7SDValueES2_S2_" title='isSeveralBitsExtractOpFromShr' data-use='c' data-ref="_ZL29isSeveralBitsExtractOpFromShrPN4llvm6SDNodeERjRNS_7SDValueES2_S2_">isSeveralBitsExtractOpFromShr</a>(<a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>, <span class='refarg'><a class="local col7 ref" href="#557Opc" title='Opc' data-ref="557Opc">Opc</a></span>, <span class='refarg'><a class="local col8 ref" href="#558Opd0" title='Opd0' data-ref="558Opd0">Opd0</a></span>, <span class='refarg'><a class="local col9 ref" href="#559Immr" title='Immr' data-ref="559Immr">Immr</a></span>, <span class='refarg'><a class="local col0 ref" href="#560Imms" title='Imms' data-ref="560Imms">Imms</a></span>))</td></tr>
<tr><th id="1697">1697</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td>  <i>// We're looking for a shift of a shift.</i></td></tr>
<tr><th id="1700">1700</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="563ShlImm" title='ShlImm' data-type='uint64_t' data-ref="563ShlImm">ShlImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="1701">1701</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="564TruncBits" title='TruncBits' data-type='uint64_t' data-ref="564TruncBits">TruncBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="1702">1702</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <span class='refarg'><a class="local col3 ref" href="#563ShlImm" title='ShlImm' data-ref="563ShlImm">ShlImm</a></span>)) {</td></tr>
<tr><th id="1703">1703</th><td>    <a class="local col8 ref" href="#558Opd0" title='Opd0' data-ref="558Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1704">1704</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a> &amp;&amp;</td></tr>
<tr><th id="1705">1705</th><td>             <a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a>) {</td></tr>
<tr><th id="1706">1706</th><td>    <i>// We are looking for a shift of truncate. Truncate from i64 to i32 could</i></td></tr>
<tr><th id="1707">1707</th><td><i>    // be considered as setting high 32 bits as zero. Our strategy here is to</i></td></tr>
<tr><th id="1708">1708</th><td><i>    // always generate 64bit UBFM. This consistency will help the CSE pass</i></td></tr>
<tr><th id="1709">1709</th><td><i>    // later find more redundancy.</i></td></tr>
<tr><th id="1710">1710</th><td>    <a class="local col8 ref" href="#558Opd0" title='Opd0' data-ref="558Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1711">1711</th><td>    <a class="local col4 ref" href="#564TruncBits" title='TruncBits' data-ref="564TruncBits">TruncBits</a> = <a class="local col8 ref" href="#558Opd0" title='Opd0' data-ref="558Opd0">Opd0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() - <a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1712">1712</th><td>    <a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col8 ref" href="#558Opd0" title='Opd0' data-ref="558Opd0">Opd0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="1713">1713</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT == MVT::i64 &amp;&amp; &quot;the promoted type should be i64&quot;) ? void (0) : __assert_fail (&quot;VT == MVT::i64 &amp;&amp; \&quot;the promoted type should be i64\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1713, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <q>"the promoted type should be i64"</q>);</td></tr>
<tr><th id="1714">1714</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#561BiggerPattern" title='BiggerPattern' data-ref="561BiggerPattern">BiggerPattern</a>) {</td></tr>
<tr><th id="1715">1715</th><td>    <i>// Let's pretend a 0 shift left has been performed.</i></td></tr>
<tr><th id="1716">1716</th><td><i>    // FIXME: Currently we limit this to the bigger pattern case,</i></td></tr>
<tr><th id="1717">1717</th><td><i>    // because some optimizations expect AND and not UBFM</i></td></tr>
<tr><th id="1718">1718</th><td>    <a class="local col8 ref" href="#558Opd0" title='Opd0' data-ref="558Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1719">1719</th><td>  } <b>else</b></td></tr>
<tr><th id="1720">1720</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td>  <i>// Missing combines/constant folding may have left us with strange</i></td></tr>
<tr><th id="1723">1723</th><td><i>  // constants.</i></td></tr>
<tr><th id="1724">1724</th><td>  <b>if</b> (<a class="local col3 ref" href="#563ShlImm" title='ShlImm' data-ref="563ShlImm">ShlImm</a> &gt;= <a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="1725">1725</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { (dbgs() &lt;&lt; N &lt;&lt; &quot;: Found large shift immediate, this should not happen\n&quot;); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1726">1726</th><td>        (<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKv" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKv">&lt;&lt;</a> <a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a></td></tr>
<tr><th id="1727">1727</th><td>                <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": Found large shift immediate, this should not happen\n"</q>));</td></tr>
<tr><th id="1728">1728</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1729">1729</th><td>  }</td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="565SrlImm" title='SrlImm' data-type='uint64_t' data-ref="565SrlImm">SrlImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="1732">1732</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL14isIntImmediateN4llvm7SDValueERm" title='isIntImmediate' data-use='c' data-ref="_ZL14isIntImmediateN4llvm7SDValueERm">isIntImmediate</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#556N" title='N' data-ref="556N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col5 ref" href="#565SrlImm" title='SrlImm' data-ref="565SrlImm">SrlImm</a></span>))</td></tr>
<tr><th id="1733">1733</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrlImm &gt; 0 &amp;&amp; SrlImm &lt; VT.getSizeInBits() &amp;&amp; &quot;bad amount in shift node!&quot;) ? void (0) : __assert_fail (&quot;SrlImm &gt; 0 &amp;&amp; SrlImm &lt; VT.getSizeInBits() &amp;&amp; \&quot;bad amount in shift node!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1736, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#565SrlImm" title='SrlImm' data-ref="565SrlImm">SrlImm</a> &gt; <var>0</var> &amp;&amp; <a class="local col5 ref" href="#565SrlImm" title='SrlImm' data-ref="565SrlImm">SrlImm</a> &lt; <a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="1736">1736</th><td>         <q>"bad amount in shift node!"</q>);</td></tr>
<tr><th id="1737">1737</th><td>  <em>int</em> <dfn class="local col6 decl" id="566immr" title='immr' data-type='int' data-ref="566immr">immr</dfn> = <a class="local col5 ref" href="#565SrlImm" title='SrlImm' data-ref="565SrlImm">SrlImm</a> - <a class="local col3 ref" href="#563ShlImm" title='ShlImm' data-ref="563ShlImm">ShlImm</a>;</td></tr>
<tr><th id="1738">1738</th><td>  <a class="local col9 ref" href="#559Immr" title='Immr' data-ref="559Immr">Immr</a> = <a class="local col6 ref" href="#566immr" title='immr' data-ref="566immr">immr</a> &lt; <var>0</var> ? <a class="local col6 ref" href="#566immr" title='immr' data-ref="566immr">immr</a> + <a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() : <a class="local col6 ref" href="#566immr" title='immr' data-ref="566immr">immr</a>;</td></tr>
<tr><th id="1739">1739</th><td>  <a class="local col0 ref" href="#560Imms" title='Imms' data-ref="560Imms">Imms</a> = <a class="local col2 ref" href="#562VT" title='VT' data-ref="562VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() - <a class="local col3 ref" href="#563ShlImm" title='ShlImm' data-ref="563ShlImm">ShlImm</a> - <a class="local col4 ref" href="#564TruncBits" title='TruncBits' data-ref="564TruncBits">TruncBits</a> - <var>1</var>;</td></tr>
<tr><th id="1740">1740</th><td>  <i>// SRA requires a signed extraction</i></td></tr>
<tr><th id="1741">1741</th><td>  <b>if</b> (VT == MVT::i32)</td></tr>
<tr><th id="1742">1742</th><td>    Opc = N-&gt;getOpcode() == ISD::SRA ? AArch64::<span class='error' title="no member named &apos;SBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMWri</span> : AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span>;</td></tr>
<tr><th id="1743">1743</th><td>  <b>else</b></td></tr>
<tr><th id="1744">1744</th><td>    Opc = N-&gt;getOpcode() == ISD::SRA ? AArch64::<span class='error' title="no member named &apos;SBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMXri</span> : AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>;</td></tr>
<tr><th id="1745">1745</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1746">1746</th><td>}</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28tryBitfieldExtractOpFromSExtEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOpFromSExt' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOpFromSExt(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28tryBitfieldExtractOpFromSExtEPN4llvm6SDNodeE">tryBitfieldExtractOpFromSExt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="567N" title='N' data-type='llvm::SDNode *' data-ref="567N">N</dfn>) {</td></tr>
<tr><th id="1749">1749</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getOpcode() == ISD::SIGN_EXTEND) ? void (0) : __assert_fail (&quot;N-&gt;getOpcode() == ISD::SIGN_EXTEND&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1749, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#567N" title='N' data-ref="567N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>);</td></tr>
<tr><th id="1750">1750</th><td></td></tr>
<tr><th id="1751">1751</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="568VT" title='VT' data-type='llvm::EVT' data-ref="568VT">VT</dfn> = <a class="local col7 ref" href="#567N" title='N' data-ref="567N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1752">1752</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="569NarrowVT" title='NarrowVT' data-type='llvm::EVT' data-ref="569NarrowVT">NarrowVT</dfn> = <a class="local col7 ref" href="#567N" title='N' data-ref="567N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1753">1753</th><td>  <b>if</b> (<a class="local col8 ref" href="#568VT" title='VT' data-ref="568VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> || <a class="local col9 ref" href="#569NarrowVT" title='NarrowVT' data-ref="569NarrowVT">NarrowVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="1754">1754</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1755">1755</th><td></td></tr>
<tr><th id="1756">1756</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="570ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="570ShiftImm">ShiftImm</dfn>;</td></tr>
<tr><th id="1757">1757</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="571Op" title='Op' data-type='llvm::SDValue' data-ref="571Op">Op</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#567N" title='N' data-ref="567N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1758">1758</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col1 ref" href="#571Op" title='Op' data-ref="571Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>, <span class='refarg'><a class="local col0 ref" href="#570ShiftImm" title='ShiftImm' data-ref="570ShiftImm">ShiftImm</a></span>))</td></tr>
<tr><th id="1759">1759</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="572dl" title='dl' data-type='llvm::SDLoc' data-ref="572dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#567N" title='N' data-ref="567N">N</a>);</td></tr>
<tr><th id="1762">1762</th><td>  <i>// Extend the incoming operand of the shift to 64-bits.</i></td></tr>
<tr><th id="1763">1763</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="573Opd0" title='Opd0' data-type='llvm::SDValue' data-ref="573Opd0">Opd0</dfn> = <a class="tu ref" href="#_ZL5WidenPN4llvm12SelectionDAGENS_7SDValueE" title='Widen' data-use='c' data-ref="_ZL5WidenPN4llvm12SelectionDAGENS_7SDValueE">Widen</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#571Op" title='Op' data-ref="571Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1764">1764</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="574Immr" title='Immr' data-type='unsigned int' data-ref="574Immr">Immr</dfn> = <a class="local col0 ref" href="#570ShiftImm" title='ShiftImm' data-ref="570ShiftImm">ShiftImm</a>;</td></tr>
<tr><th id="1765">1765</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="575Imms" title='Imms' data-type='unsigned int' data-ref="575Imms">Imms</dfn> = <a class="local col9 ref" href="#569NarrowVT" title='NarrowVT' data-ref="569NarrowVT">NarrowVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() - <var>1</var>;</td></tr>
<tr><th id="1766">1766</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="576Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="576Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#573Opd0" title='Opd0' data-ref="573Opd0">Opd0</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#574Immr" title='Immr' data-ref="574Immr">Immr</a>, <a class="local col2 ref" href="#572dl" title='dl' data-ref="572dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568VT" title='VT' data-ref="568VT">VT</a>),</td></tr>
<tr><th id="1767">1767</th><td>                   <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#575Imms" title='Imms' data-ref="575Imms">Imms</a>, <a class="local col2 ref" href="#572dl" title='dl' data-ref="572dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#568VT" title='VT' data-ref="568VT">VT</a>)};</td></tr>
<tr><th id="1768">1768</th><td>  CurDAG-&gt;SelectNodeTo(N, AArch64::<span class='error' title="no member named &apos;SBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMXri</span>, VT, Ops);</td></tr>
<tr><th id="1769">1769</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1770">1770</th><td>}</td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19isBitfieldExtractOpPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb" title='isBitfieldExtractOp' data-type='bool isBitfieldExtractOp(llvm::SelectionDAG * CurDAG, llvm::SDNode * N, unsigned int &amp; Opc, llvm::SDValue &amp; Opd0, unsigned int &amp; Immr, unsigned int &amp; Imms, unsigned int NumberOfIgnoredLowBits = 0, bool BiggerPattern = false)' data-ref="_ZL19isBitfieldExtractOpPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb">isBitfieldExtractOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col7 decl" id="577CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="577CurDAG">CurDAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="578N" title='N' data-type='llvm::SDNode *' data-ref="578N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="579Opc" title='Opc' data-type='unsigned int &amp;' data-ref="579Opc">Opc</dfn>,</td></tr>
<tr><th id="1773">1773</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="580Opd0" title='Opd0' data-type='llvm::SDValue &amp;' data-ref="580Opd0">Opd0</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="581Immr" title='Immr' data-type='unsigned int &amp;' data-ref="581Immr">Immr</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="582Imms" title='Imms' data-type='unsigned int &amp;' data-ref="582Imms">Imms</dfn>,</td></tr>
<tr><th id="1774">1774</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="583NumberOfIgnoredLowBits" title='NumberOfIgnoredLowBits' data-type='unsigned int' data-ref="583NumberOfIgnoredLowBits">NumberOfIgnoredLowBits</dfn> = <var>0</var>,</td></tr>
<tr><th id="1775">1775</th><td>                                <em>bool</em> <dfn class="local col4 decl" id="584BiggerPattern" title='BiggerPattern' data-type='bool' data-ref="584BiggerPattern">BiggerPattern</dfn> = <b>false</b>) {</td></tr>
<tr><th id="1776">1776</th><td>  <b>if</b> (<a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1777">1777</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1778">1778</th><td></td></tr>
<tr><th id="1779">1779</th><td>  <b>switch</b> (<a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1780">1780</th><td>  <b>default</b>:</td></tr>
<tr><th id="1781">1781</th><td>    <b>if</b> (!<a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="1782">1782</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1783">1783</th><td>    <b>break</b>;</td></tr>
<tr><th id="1784">1784</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>:</td></tr>
<tr><th id="1785">1785</th><td>    <b>return</b> <a class="tu ref" href="#_ZL26isBitfieldExtractOpFromAndPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb" title='isBitfieldExtractOpFromAnd' data-use='c' data-ref="_ZL26isBitfieldExtractOpFromAndPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb">isBitfieldExtractOpFromAnd</a>(<a class="local col7 ref" href="#577CurDAG" title='CurDAG' data-ref="577CurDAG">CurDAG</a>, <a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>, <span class='refarg'><a class="local col9 ref" href="#579Opc" title='Opc' data-ref="579Opc">Opc</a></span>, <span class='refarg'><a class="local col0 ref" href="#580Opd0" title='Opd0' data-ref="580Opd0">Opd0</a></span>, <span class='refarg'><a class="local col1 ref" href="#581Immr" title='Immr' data-ref="581Immr">Immr</a></span>, <span class='refarg'><a class="local col2 ref" href="#582Imms" title='Imms' data-ref="582Imms">Imms</a></span>,</td></tr>
<tr><th id="1786">1786</th><td>                                      <a class="local col3 ref" href="#583NumberOfIgnoredLowBits" title='NumberOfIgnoredLowBits' data-ref="583NumberOfIgnoredLowBits">NumberOfIgnoredLowBits</a>, <a class="local col4 ref" href="#584BiggerPattern" title='BiggerPattern' data-ref="584BiggerPattern">BiggerPattern</a>);</td></tr>
<tr><th id="1787">1787</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>:</td></tr>
<tr><th id="1788">1788</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>:</td></tr>
<tr><th id="1789">1789</th><td>    <b>return</b> <a class="tu ref" href="#_ZL26isBitfieldExtractOpFromShrPN4llvm6SDNodeERjRNS_7SDValueES2_S2_b" title='isBitfieldExtractOpFromShr' data-use='c' data-ref="_ZL26isBitfieldExtractOpFromShrPN4llvm6SDNodeERjRNS_7SDValueES2_S2_b">isBitfieldExtractOpFromShr</a>(<a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>, <span class='refarg'><a class="local col9 ref" href="#579Opc" title='Opc' data-ref="579Opc">Opc</a></span>, <span class='refarg'><a class="local col0 ref" href="#580Opd0" title='Opd0' data-ref="580Opd0">Opd0</a></span>, <span class='refarg'><a class="local col1 ref" href="#581Immr" title='Immr' data-ref="581Immr">Immr</a></span>, <span class='refarg'><a class="local col2 ref" href="#582Imms" title='Imms' data-ref="582Imms">Imms</a></span>, <a class="local col4 ref" href="#584BiggerPattern" title='BiggerPattern' data-ref="584BiggerPattern">BiggerPattern</a>);</td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>:</td></tr>
<tr><th id="1792">1792</th><td>    <b>return</b> <a class="tu ref" href="#_ZL32isBitfieldExtractOpFromSExtInRegPN4llvm6SDNodeERjRNS_7SDValueES2_S2_" title='isBitfieldExtractOpFromSExtInReg' data-use='c' data-ref="_ZL32isBitfieldExtractOpFromSExtInRegPN4llvm6SDNodeERjRNS_7SDValueES2_S2_">isBitfieldExtractOpFromSExtInReg</a>(<a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>, <span class='refarg'><a class="local col9 ref" href="#579Opc" title='Opc' data-ref="579Opc">Opc</a></span>, <span class='refarg'><a class="local col0 ref" href="#580Opd0" title='Opd0' data-ref="580Opd0">Opd0</a></span>, <span class='refarg'><a class="local col1 ref" href="#581Immr" title='Immr' data-ref="581Immr">Immr</a></span>, <span class='refarg'><a class="local col2 ref" href="#582Imms" title='Imms' data-ref="582Imms">Imms</a></span>);</td></tr>
<tr><th id="1793">1793</th><td>  }</td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="585NOpc" title='NOpc' data-type='unsigned int' data-ref="585NOpc">NOpc</dfn> = <a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="1796">1796</th><td>  <b>switch</b> (<a class="local col5 ref" href="#585NOpc" title='NOpc' data-ref="585NOpc">NOpc</a>) {</td></tr>
<tr><th id="1797">1797</th><td>  <b>default</b>:</td></tr>
<tr><th id="1798">1798</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1799">1799</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMWri</span>:</td></tr>
<tr><th id="1800">1800</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span>:</td></tr>
<tr><th id="1801">1801</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMXri</span>:</td></tr>
<tr><th id="1802">1802</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>:</td></tr>
<tr><th id="1803">1803</th><td>    Opc = NOpc;</td></tr>
<tr><th id="1804">1804</th><td>    <a class="local col0 ref" href="#580Opd0" title='Opd0' data-ref="580Opd0">Opd0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1805">1805</th><td>    <a class="local col1 ref" href="#581Immr" title='Immr' data-ref="581Immr">Immr</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1806">1806</th><td>    <a class="local col2 ref" href="#582Imms" title='Imms' data-ref="582Imms">Imms</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#578N" title='N' data-ref="578N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1807">1807</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1808">1808</th><td>  }</td></tr>
<tr><th id="1809">1809</th><td>  <i>// Unreachable</i></td></tr>
<tr><th id="1810">1810</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1811">1811</th><td>}</td></tr>
<tr><th id="1812">1812</th><td></td></tr>
<tr><th id="1813">1813</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel20tryBitfieldExtractOpEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOp' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOp(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel20tryBitfieldExtractOpEPN4llvm6SDNodeE">tryBitfieldExtractOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="586N" title='N' data-type='llvm::SDNode *' data-ref="586N">N</dfn>) {</td></tr>
<tr><th id="1814">1814</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="587Opc" title='Opc' data-type='unsigned int' data-ref="587Opc">Opc</dfn>, <dfn class="local col8 decl" id="588Immr" title='Immr' data-type='unsigned int' data-ref="588Immr">Immr</dfn>, <dfn class="local col9 decl" id="589Imms" title='Imms' data-type='unsigned int' data-ref="589Imms">Imms</dfn>;</td></tr>
<tr><th id="1815">1815</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="590Opd0" title='Opd0' data-type='llvm::SDValue' data-ref="590Opd0">Opd0</dfn>;</td></tr>
<tr><th id="1816">1816</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL19isBitfieldExtractOpPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb" title='isBitfieldExtractOp' data-use='c' data-ref="_ZL19isBitfieldExtractOpPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb">isBitfieldExtractOp</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col6 ref" href="#586N" title='N' data-ref="586N">N</a>, <span class='refarg'><a class="local col7 ref" href="#587Opc" title='Opc' data-ref="587Opc">Opc</a></span>, <span class='refarg'><a class="local col0 ref" href="#590Opd0" title='Opd0' data-ref="590Opd0">Opd0</a></span>, <span class='refarg'><a class="local col8 ref" href="#588Immr" title='Immr' data-ref="588Immr">Immr</a></span>, <span class='refarg'><a class="local col9 ref" href="#589Imms" title='Imms' data-ref="589Imms">Imms</a></span>))</td></tr>
<tr><th id="1817">1817</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1818">1818</th><td></td></tr>
<tr><th id="1819">1819</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="591VT" title='VT' data-type='llvm::EVT' data-ref="591VT">VT</dfn> = <a class="local col6 ref" href="#586N" title='N' data-ref="586N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1820">1820</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col2 decl" id="592dl" title='dl' data-type='llvm::SDLoc' data-ref="592dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#586N" title='N' data-ref="586N">N</a>);</td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td>  <i>// If the bit extract operation is 64bit but the original type is 32bit, we</i></td></tr>
<tr><th id="1823">1823</th><td><i>  // need to add one EXTRACT_SUBREG.</i></td></tr>
<tr><th id="1824">1824</th><td>  <b>if</b> ((Opc == AArch64::<span class='error' title="no member named &apos;SBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMXri</span> || Opc == AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>) &amp;&amp; VT == MVT::i32) {</td></tr>
<tr><th id="1825">1825</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="593Ops64" title='Ops64' data-type='llvm::SDValue [3]' data-ref="593Ops64">Ops64</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#590Opd0" title='Opd0' data-ref="590Opd0">Opd0</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#588Immr" title='Immr' data-ref="588Immr">Immr</a>, <a class="local col2 ref" href="#592dl" title='dl' data-ref="592dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>),</td></tr>
<tr><th id="1826">1826</th><td>                       <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col9 ref" href="#589Imms" title='Imms' data-ref="589Imms">Imms</a>, <a class="local col2 ref" href="#592dl" title='dl' data-ref="592dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)};</td></tr>
<tr><th id="1827">1827</th><td></td></tr>
<tr><th id="1828">1828</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="594BFM" title='BFM' data-type='llvm::SDNode *' data-ref="594BFM">BFM</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col7 ref" href="#587Opc" title='Opc' data-ref="587Opc">Opc</a>, <a class="local col2 ref" href="#592dl" title='dl' data-ref="592dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#593Ops64" title='Ops64' data-ref="593Ops64">Ops64</a>);</td></tr>
<tr><th id="1829">1829</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="595SubReg" title='SubReg' data-type='llvm::SDValue' data-ref="595SubReg">SubReg</dfn> = CurDAG-&gt;getTargetConstant(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>, dl, MVT::i32);</td></tr>
<tr><th id="1830">1830</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col6 ref" href="#586N" title='N' data-ref="586N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>, <a class="local col2 ref" href="#592dl" title='dl' data-ref="592dl">dl</a>,</td></tr>
<tr><th id="1831">1831</th><td>                                          <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#594BFM" title='BFM' data-ref="594BFM">BFM</a>, <var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#595SubReg" title='SubReg' data-ref="595SubReg">SubReg</a>));</td></tr>
<tr><th id="1832">1832</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1833">1833</th><td>  }</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="596Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="596Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#590Opd0" title='Opd0' data-ref="590Opd0">Opd0</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#588Immr" title='Immr' data-ref="588Immr">Immr</a>, <a class="local col2 ref" href="#592dl" title='dl' data-ref="592dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#591VT" title='VT' data-ref="591VT">VT</a>),</td></tr>
<tr><th id="1836">1836</th><td>                   <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col9 ref" href="#589Imms" title='Imms' data-ref="589Imms">Imms</a>, <a class="local col2 ref" href="#592dl" title='dl' data-ref="592dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#591VT" title='VT' data-ref="591VT">VT</a>)};</td></tr>
<tr><th id="1837">1837</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col6 ref" href="#586N" title='N' data-ref="586N">N</a>, <a class="local col7 ref" href="#587Opc" title='Opc' data-ref="587Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#591VT" title='VT' data-ref="591VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col6 ref" href="#596Ops" title='Ops' data-ref="596Ops">Ops</a>);</td></tr>
<tr><th id="1838">1838</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1839">1839</th><td>}</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td><i class="doc" data-doc="_ZL17isBitfieldDstMaskmRKN4llvm5APIntEjNS_3EVTE">/// Does DstMask form a complementary pair with the mask provided by</i></td></tr>
<tr><th id="1842">1842</th><td><i class="doc" data-doc="_ZL17isBitfieldDstMaskmRKN4llvm5APIntEjNS_3EVTE">/// BitsToBeInserted, suitable for use in a BFI instruction. Roughly speaking,</i></td></tr>
<tr><th id="1843">1843</th><td><i class="doc" data-doc="_ZL17isBitfieldDstMaskmRKN4llvm5APIntEjNS_3EVTE">/// this asks whether DstMask zeroes precisely those bits that will be set by</i></td></tr>
<tr><th id="1844">1844</th><td><i class="doc" data-doc="_ZL17isBitfieldDstMaskmRKN4llvm5APIntEjNS_3EVTE">/// the other half.</i></td></tr>
<tr><th id="1845">1845</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isBitfieldDstMaskmRKN4llvm5APIntEjNS_3EVTE" title='isBitfieldDstMask' data-type='bool isBitfieldDstMask(uint64_t DstMask, const llvm::APInt &amp; BitsToBeInserted, unsigned int NumberOfIgnoredHighBits, llvm::EVT VT)' data-ref="_ZL17isBitfieldDstMaskmRKN4llvm5APIntEjNS_3EVTE">isBitfieldDstMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="597DstMask" title='DstMask' data-type='uint64_t' data-ref="597DstMask">DstMask</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col8 decl" id="598BitsToBeInserted" title='BitsToBeInserted' data-type='const llvm::APInt &amp;' data-ref="598BitsToBeInserted">BitsToBeInserted</dfn>,</td></tr>
<tr><th id="1846">1846</th><td>                              <em>unsigned</em> <dfn class="local col9 decl" id="599NumberOfIgnoredHighBits" title='NumberOfIgnoredHighBits' data-type='unsigned int' data-ref="599NumberOfIgnoredHighBits">NumberOfIgnoredHighBits</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="600VT" title='VT' data-type='llvm::EVT' data-ref="600VT">VT</dfn>) {</td></tr>
<tr><th id="1847">1847</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((VT == MVT::i32 || VT == MVT::i64) &amp;&amp; &quot;i32 or i64 mask type expected!&quot;) ? void (0) : __assert_fail (&quot;(VT == MVT::i32 || VT == MVT::i64) &amp;&amp; \&quot;i32 or i64 mask type expected!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 1848, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#600VT" title='VT' data-ref="600VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col0 ref" href="#600VT" title='VT' data-ref="600VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) &amp;&amp;</td></tr>
<tr><th id="1848">1848</th><td>         <q>"i32 or i64 mask type expected!"</q>);</td></tr>
<tr><th id="1849">1849</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="601BitWidth" title='BitWidth' data-type='unsigned int' data-ref="601BitWidth">BitWidth</dfn> = <a class="local col0 ref" href="#600VT" title='VT' data-ref="600VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() - <a class="local col9 ref" href="#599NumberOfIgnoredHighBits" title='NumberOfIgnoredHighBits' data-ref="599NumberOfIgnoredHighBits">NumberOfIgnoredHighBits</a>;</td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="602SignificantDstMask" title='SignificantDstMask' data-type='llvm::APInt' data-ref="602SignificantDstMask">SignificantDstMask</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col1 ref" href="#601BitWidth" title='BitWidth' data-ref="601BitWidth">BitWidth</a>, <a class="local col7 ref" href="#597DstMask" title='DstMask' data-ref="597DstMask">DstMask</a>);</td></tr>
<tr><th id="1852">1852</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col3 decl" id="603SignificantBitsToBeInserted" title='SignificantBitsToBeInserted' data-type='llvm::APInt' data-ref="603SignificantBitsToBeInserted">SignificantBitsToBeInserted</dfn> = <a class="local col8 ref" href="#598BitsToBeInserted" title='BitsToBeInserted' data-ref="598BitsToBeInserted">BitsToBeInserted</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11zextOrTruncEj" title='llvm::APInt::zextOrTrunc' data-ref="_ZNK4llvm5APInt11zextOrTruncEj">zextOrTrunc</a>(<a class="local col1 ref" href="#601BitWidth" title='BitWidth' data-ref="601BitWidth">BitWidth</a>);</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td>  <b>return</b> (<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#602SignificantDstMask" title='SignificantDstMask' data-ref="602SignificantDstMask">SignificantDstMask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanENS_5APIntERKS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanENS_5APIntERKS0_">&amp;</a> <a class="local col3 ref" href="#603SignificantBitsToBeInserted" title='SignificantBitsToBeInserted' data-ref="603SignificantBitsToBeInserted">SignificantBitsToBeInserted</a>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm">==</a> <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1855">1855</th><td>         (<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#602SignificantDstMask" title='SignificantDstMask' data-ref="602SignificantDstMask">SignificantDstMask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmorENS_5APIntERKS0_" title='llvm::operator|' data-ref="_ZN4llvmorENS_5APIntERKS0_">|</a> <a class="local col3 ref" href="#603SignificantBitsToBeInserted" title='SignificantBitsToBeInserted' data-ref="603SignificantBitsToBeInserted">SignificantBitsToBeInserted</a>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt14isAllOnesValueEv" title='llvm::APInt::isAllOnesValue' data-ref="_ZNK4llvm5APInt14isAllOnesValueEv">isAllOnesValue</a>();</td></tr>
<tr><th id="1856">1856</th><td>}</td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// Look for bits that will be useful for later uses.</i></td></tr>
<tr><th id="1859">1859</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// A bit is consider useless as soon as it is dropped and never used</i></td></tr>
<tr><th id="1860">1860</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// before it as been dropped.</i></td></tr>
<tr><th id="1861">1861</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// E.g., looking for useful bit of x</i></td></tr>
<tr><th id="1862">1862</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// 1. y = x &amp; 0x7</i></td></tr>
<tr><th id="1863">1863</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// 2. z = y &gt;&gt; 2</i></td></tr>
<tr><th id="1864">1864</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// After #1, x useful bits are 0x7, then the useful bits of x, live through</i></td></tr>
<tr><th id="1865">1865</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// y.</i></td></tr>
<tr><th id="1866">1866</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// After #2, the useful bits of x are 0x4.</i></td></tr>
<tr><th id="1867">1867</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// However, if x is used on an unpredicatable instruction, then all its bits</i></td></tr>
<tr><th id="1868">1868</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// are useful.</i></td></tr>
<tr><th id="1869">1869</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// E.g.</i></td></tr>
<tr><th id="1870">1870</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// 1. y = x &amp; 0x7</i></td></tr>
<tr><th id="1871">1871</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// 2. z = y &gt;&gt; 2</i></td></tr>
<tr><th id="1872">1872</th><td><i  data-doc="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">// 3. str x, [@x]</i></td></tr>
<tr><th id="1873">1873</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj" title='getUsefulBits' data-type='void getUsefulBits(llvm::SDValue Op, llvm::APInt &amp; UsefulBits, unsigned int Depth = 0)' data-ref="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">getUsefulBits</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="604Op" title='Op' data-type='llvm::SDValue' data-ref="604Op">Op</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col5 decl" id="605UsefulBits" title='UsefulBits' data-type='llvm::APInt &amp;' data-ref="605UsefulBits">UsefulBits</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="606Depth" title='Depth' data-type='unsigned int' data-ref="606Depth">Depth</dfn> = <var>0</var>);</td></tr>
<tr><th id="1874">1874</th><td></td></tr>
<tr><th id="1875">1875</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL33getUsefulBitsFromAndWithImmediateN4llvm7SDValueERNS_5APIntEj" title='getUsefulBitsFromAndWithImmediate' data-type='void getUsefulBitsFromAndWithImmediate(llvm::SDValue Op, llvm::APInt &amp; UsefulBits, unsigned int Depth)' data-ref="_ZL33getUsefulBitsFromAndWithImmediateN4llvm7SDValueERNS_5APIntEj">getUsefulBitsFromAndWithImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="607Op" title='Op' data-type='llvm::SDValue' data-ref="607Op">Op</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col8 decl" id="608UsefulBits" title='UsefulBits' data-type='llvm::APInt &amp;' data-ref="608UsefulBits">UsefulBits</dfn>,</td></tr>
<tr><th id="1876">1876</th><td>                                              <em>unsigned</em> <dfn class="local col9 decl" id="609Depth" title='Depth' data-type='unsigned int' data-ref="609Depth">Depth</dfn>) {</td></tr>
<tr><th id="1877">1877</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="610Imm" title='Imm' data-type='uint64_t' data-ref="610Imm">Imm</dfn> =</td></tr>
<tr><th id="1878">1878</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#607Op" title='Op' data-ref="607Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1879">1879</th><td>  <a class="local col0 ref" href="#610Imm" title='Imm' data-ref="610Imm">Imm</a> = <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22decodeLogicalImmediateEmj" title='llvm::AArch64_AM::decodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22decodeLogicalImmediateEmj">decodeLogicalImmediate</a>(<a class="local col0 ref" href="#610Imm" title='Imm' data-ref="610Imm">Imm</a>, <a class="local col8 ref" href="#608UsefulBits" title='UsefulBits' data-ref="608UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>());</td></tr>
<tr><th id="1880">1880</th><td>  <a class="local col8 ref" href="#608UsefulBits" title='UsefulBits' data-ref="608UsefulBits">UsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaNERKS0_" title='llvm::APInt::operator&amp;=' data-ref="_ZN4llvm5APIntaNERKS0_">&amp;=</a> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col8 ref" href="#608UsefulBits" title='UsefulBits' data-ref="608UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>(), <a class="local col0 ref" href="#610Imm" title='Imm' data-ref="610Imm">Imm</a>);</td></tr>
<tr><th id="1881">1881</th><td>  <a class="tu ref" href="#_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj" title='getUsefulBits' data-use='c' data-ref="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">getUsefulBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#607Op" title='Op' data-ref="607Op">Op</a>, <span class='refarg'><a class="local col8 ref" href="#608UsefulBits" title='UsefulBits' data-ref="608UsefulBits">UsefulBits</a></span>, <a class="local col9 ref" href="#609Depth" title='Depth' data-ref="609Depth">Depth</a> + <var>1</var>);</td></tr>
<tr><th id="1882">1882</th><td>}</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL32getUsefulBitsFromBitfieldMoveOpdN4llvm7SDValueERNS_5APIntEmmj" title='getUsefulBitsFromBitfieldMoveOpd' data-type='void getUsefulBitsFromBitfieldMoveOpd(llvm::SDValue Op, llvm::APInt &amp; UsefulBits, uint64_t Imm, uint64_t MSB, unsigned int Depth)' data-ref="_ZL32getUsefulBitsFromBitfieldMoveOpdN4llvm7SDValueERNS_5APIntEmmj">getUsefulBitsFromBitfieldMoveOpd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="611Op" title='Op' data-type='llvm::SDValue' data-ref="611Op">Op</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col2 decl" id="612UsefulBits" title='UsefulBits' data-type='llvm::APInt &amp;' data-ref="612UsefulBits">UsefulBits</dfn>,</td></tr>
<tr><th id="1885">1885</th><td>                                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="613Imm" title='Imm' data-type='uint64_t' data-ref="613Imm">Imm</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="614MSB" title='MSB' data-type='uint64_t' data-ref="614MSB">MSB</dfn>,</td></tr>
<tr><th id="1886">1886</th><td>                                             <em>unsigned</em> <dfn class="local col5 decl" id="615Depth" title='Depth' data-type='unsigned int' data-ref="615Depth">Depth</dfn>) {</td></tr>
<tr><th id="1887">1887</th><td>  <i>// inherit the bitwidth value</i></td></tr>
<tr><th id="1888">1888</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col6 decl" id="616OpUsefulBits" title='OpUsefulBits' data-type='llvm::APInt' data-ref="616OpUsefulBits">OpUsefulBits</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_">(</a><a class="local col2 ref" href="#612UsefulBits" title='UsefulBits' data-ref="612UsefulBits">UsefulBits</a>);</td></tr>
<tr><th id="1889">1889</th><td>  <a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEm" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEm">=</a> <var>1</var>;</td></tr>
<tr><th id="1890">1890</th><td></td></tr>
<tr><th id="1891">1891</th><td>  <b>if</b> (<a class="local col4 ref" href="#614MSB" title='MSB' data-ref="614MSB">MSB</a> &gt;= <a class="local col3 ref" href="#613Imm" title='Imm' data-ref="613Imm">Imm</a>) {</td></tr>
<tr><th id="1892">1892</th><td>    <a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col4 ref" href="#614MSB" title='MSB' data-ref="614MSB">MSB</a> - <a class="local col3 ref" href="#613Imm" title='Imm' data-ref="613Imm">Imm</a> + <var>1</var>;</td></tr>
<tr><th id="1893">1893</th><td>    <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntmmEv" title='llvm::APInt::operator--' data-ref="_ZN4llvm5APIntmmEv">--</a><a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a>;</td></tr>
<tr><th id="1894">1894</th><td>    <i>// The interesting part will be in the lower part of the result</i></td></tr>
<tr><th id="1895">1895</th><td>    <a class="tu ref" href="#_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj" title='getUsefulBits' data-use='c' data-ref="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">getUsefulBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a></span>, <a class="local col5 ref" href="#615Depth" title='Depth' data-ref="615Depth">Depth</a> + <var>1</var>);</td></tr>
<tr><th id="1896">1896</th><td>    <i>// The interesting part was starting at Imm in the argument</i></td></tr>
<tr><th id="1897">1897</th><td>    <a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col3 ref" href="#613Imm" title='Imm' data-ref="613Imm">Imm</a>;</td></tr>
<tr><th id="1898">1898</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1899">1899</th><td>    <a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col4 ref" href="#614MSB" title='MSB' data-ref="614MSB">MSB</a> + <var>1</var>;</td></tr>
<tr><th id="1900">1900</th><td>    <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntmmEv" title='llvm::APInt::operator--' data-ref="_ZN4llvm5APIntmmEv">--</a><a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a>;</td></tr>
<tr><th id="1901">1901</th><td>    <i>// The interesting part will be shifted in the result</i></td></tr>
<tr><th id="1902">1902</th><td>    <a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() - <a class="local col3 ref" href="#613Imm" title='Imm' data-ref="613Imm">Imm</a>;</td></tr>
<tr><th id="1903">1903</th><td>    <a class="tu ref" href="#_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj" title='getUsefulBits' data-use='c' data-ref="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">getUsefulBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#611Op" title='Op' data-ref="611Op">Op</a>, <span class='refarg'><a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a></span>, <a class="local col5 ref" href="#615Depth" title='Depth' data-ref="615Depth">Depth</a> + <var>1</var>);</td></tr>
<tr><th id="1904">1904</th><td>    <i>// The interesting part was at zero in the argument</i></td></tr>
<tr><th id="1905">1905</th><td>    <a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt11lshrInPlaceEj" title='llvm::APInt::lshrInPlace' data-ref="_ZN4llvm5APInt11lshrInPlaceEj">lshrInPlace</a>(<a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() - <a class="local col3 ref" href="#613Imm" title='Imm' data-ref="613Imm">Imm</a>);</td></tr>
<tr><th id="1906">1906</th><td>  }</td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td>  <a class="local col2 ref" href="#612UsefulBits" title='UsefulBits' data-ref="612UsefulBits">UsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaNERKS0_" title='llvm::APInt::operator&amp;=' data-ref="_ZN4llvm5APIntaNERKS0_">&amp;=</a> <a class="local col6 ref" href="#616OpUsefulBits" title='OpUsefulBits' data-ref="616OpUsefulBits">OpUsefulBits</a>;</td></tr>
<tr><th id="1909">1909</th><td>}</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL21getUsefulBitsFromUBFMN4llvm7SDValueERNS_5APIntEj" title='getUsefulBitsFromUBFM' data-type='void getUsefulBitsFromUBFM(llvm::SDValue Op, llvm::APInt &amp; UsefulBits, unsigned int Depth)' data-ref="_ZL21getUsefulBitsFromUBFMN4llvm7SDValueERNS_5APIntEj">getUsefulBitsFromUBFM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="617Op" title='Op' data-type='llvm::SDValue' data-ref="617Op">Op</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col8 decl" id="618UsefulBits" title='UsefulBits' data-type='llvm::APInt &amp;' data-ref="618UsefulBits">UsefulBits</dfn>,</td></tr>
<tr><th id="1912">1912</th><td>                                  <em>unsigned</em> <dfn class="local col9 decl" id="619Depth" title='Depth' data-type='unsigned int' data-ref="619Depth">Depth</dfn>) {</td></tr>
<tr><th id="1913">1913</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="620Imm" title='Imm' data-type='uint64_t' data-ref="620Imm">Imm</dfn> =</td></tr>
<tr><th id="1914">1914</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#617Op" title='Op' data-ref="617Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1915">1915</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="621MSB" title='MSB' data-type='uint64_t' data-ref="621MSB">MSB</dfn> =</td></tr>
<tr><th id="1916">1916</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#617Op" title='Op' data-ref="617Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1917">1917</th><td></td></tr>
<tr><th id="1918">1918</th><td>  <a class="tu ref" href="#_ZL32getUsefulBitsFromBitfieldMoveOpdN4llvm7SDValueERNS_5APIntEmmj" title='getUsefulBitsFromBitfieldMoveOpd' data-use='c' data-ref="_ZL32getUsefulBitsFromBitfieldMoveOpdN4llvm7SDValueERNS_5APIntEmmj">getUsefulBitsFromBitfieldMoveOpd</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#617Op" title='Op' data-ref="617Op">Op</a>, <span class='refarg'><a class="local col8 ref" href="#618UsefulBits" title='UsefulBits' data-ref="618UsefulBits">UsefulBits</a></span>, <a class="local col0 ref" href="#620Imm" title='Imm' data-ref="620Imm">Imm</a>, <a class="local col1 ref" href="#621MSB" title='MSB' data-ref="621MSB">MSB</a>, <a class="local col9 ref" href="#619Depth" title='Depth' data-ref="619Depth">Depth</a>);</td></tr>
<tr><th id="1919">1919</th><td>}</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL33getUsefulBitsFromOrWithShiftedRegN4llvm7SDValueERNS_5APIntEj" title='getUsefulBitsFromOrWithShiftedReg' data-type='void getUsefulBitsFromOrWithShiftedReg(llvm::SDValue Op, llvm::APInt &amp; UsefulBits, unsigned int Depth)' data-ref="_ZL33getUsefulBitsFromOrWithShiftedRegN4llvm7SDValueERNS_5APIntEj">getUsefulBitsFromOrWithShiftedReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="622Op" title='Op' data-type='llvm::SDValue' data-ref="622Op">Op</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col3 decl" id="623UsefulBits" title='UsefulBits' data-type='llvm::APInt &amp;' data-ref="623UsefulBits">UsefulBits</dfn>,</td></tr>
<tr><th id="1922">1922</th><td>                                              <em>unsigned</em> <dfn class="local col4 decl" id="624Depth" title='Depth' data-type='unsigned int' data-ref="624Depth">Depth</dfn>) {</td></tr>
<tr><th id="1923">1923</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="625ShiftTypeAndValue" title='ShiftTypeAndValue' data-type='uint64_t' data-ref="625ShiftTypeAndValue">ShiftTypeAndValue</dfn> =</td></tr>
<tr><th id="1924">1924</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#622Op" title='Op' data-ref="622Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1925">1925</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col6 decl" id="626Mask" title='Mask' data-type='llvm::APInt' data-ref="626Mask">Mask</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_">(</a><a class="local col3 ref" href="#623UsefulBits" title='UsefulBits' data-ref="623UsefulBits">UsefulBits</a>);</td></tr>
<tr><th id="1926">1926</th><td>  <a class="local col6 ref" href="#626Mask" title='Mask' data-ref="626Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt12clearAllBitsEv" title='llvm::APInt::clearAllBits' data-ref="_ZN4llvm5APInt12clearAllBitsEv">clearAllBits</a>();</td></tr>
<tr><th id="1927">1927</th><td>  <a class="local col6 ref" href="#626Mask" title='Mask' data-ref="626Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt11flipAllBitsEv" title='llvm::APInt::flipAllBits' data-ref="_ZN4llvm5APInt11flipAllBitsEv">flipAllBits</a>();</td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td>  <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML12getShiftTypeEj" title='llvm::AArch64_AM::getShiftType' data-ref="_ZN4llvm10AArch64_AML12getShiftTypeEj">getShiftType</a>(<a class="local col5 ref" href="#625ShiftTypeAndValue" title='ShiftTypeAndValue' data-ref="625ShiftTypeAndValue">ShiftTypeAndValue</a>) == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>) {</td></tr>
<tr><th id="1930">1930</th><td>    <i>// Shift Left</i></td></tr>
<tr><th id="1931">1931</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="627ShiftAmt" title='ShiftAmt' data-type='uint64_t' data-ref="627ShiftAmt">ShiftAmt</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col5 ref" href="#625ShiftTypeAndValue" title='ShiftTypeAndValue' data-ref="625ShiftTypeAndValue">ShiftTypeAndValue</a>);</td></tr>
<tr><th id="1932">1932</th><td>    <a class="local col6 ref" href="#626Mask" title='Mask' data-ref="626Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col7 ref" href="#627ShiftAmt" title='ShiftAmt' data-ref="627ShiftAmt">ShiftAmt</a>;</td></tr>
<tr><th id="1933">1933</th><td>    <a class="tu ref" href="#_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj" title='getUsefulBits' data-use='c' data-ref="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">getUsefulBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#622Op" title='Op' data-ref="622Op">Op</a>, <span class='refarg'><a class="local col6 ref" href="#626Mask" title='Mask' data-ref="626Mask">Mask</a></span>, <a class="local col4 ref" href="#624Depth" title='Depth' data-ref="624Depth">Depth</a> + <var>1</var>);</td></tr>
<tr><th id="1934">1934</th><td>    <a class="local col6 ref" href="#626Mask" title='Mask' data-ref="626Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt11lshrInPlaceEj" title='llvm::APInt::lshrInPlace' data-ref="_ZN4llvm5APInt11lshrInPlaceEj">lshrInPlace</a>(<a class="local col7 ref" href="#627ShiftAmt" title='ShiftAmt' data-ref="627ShiftAmt">ShiftAmt</a>);</td></tr>
<tr><th id="1935">1935</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML12getShiftTypeEj" title='llvm::AArch64_AM::getShiftType' data-ref="_ZN4llvm10AArch64_AML12getShiftTypeEj">getShiftType</a>(<a class="local col5 ref" href="#625ShiftTypeAndValue" title='ShiftTypeAndValue' data-ref="625ShiftTypeAndValue">ShiftTypeAndValue</a>) == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSR" title='llvm::AArch64_AM::ShiftExtendType::LSR' data-ref="llvm::AArch64_AM::ShiftExtendType::LSR">LSR</a>) {</td></tr>
<tr><th id="1936">1936</th><td>    <i>// Shift Right</i></td></tr>
<tr><th id="1937">1937</th><td><i>    // We do not handle AArch64_AM::ASR, because the sign will change the</i></td></tr>
<tr><th id="1938">1938</th><td><i>    // number of useful bits</i></td></tr>
<tr><th id="1939">1939</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="628ShiftAmt" title='ShiftAmt' data-type='uint64_t' data-ref="628ShiftAmt">ShiftAmt</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col5 ref" href="#625ShiftTypeAndValue" title='ShiftTypeAndValue' data-ref="625ShiftTypeAndValue">ShiftTypeAndValue</a>);</td></tr>
<tr><th id="1940">1940</th><td>    <a class="local col6 ref" href="#626Mask" title='Mask' data-ref="626Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt11lshrInPlaceEj" title='llvm::APInt::lshrInPlace' data-ref="_ZN4llvm5APInt11lshrInPlaceEj">lshrInPlace</a>(<a class="local col8 ref" href="#628ShiftAmt" title='ShiftAmt' data-ref="628ShiftAmt">ShiftAmt</a>);</td></tr>
<tr><th id="1941">1941</th><td>    <a class="tu ref" href="#_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj" title='getUsefulBits' data-use='c' data-ref="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">getUsefulBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#622Op" title='Op' data-ref="622Op">Op</a>, <span class='refarg'><a class="local col6 ref" href="#626Mask" title='Mask' data-ref="626Mask">Mask</a></span>, <a class="local col4 ref" href="#624Depth" title='Depth' data-ref="624Depth">Depth</a> + <var>1</var>);</td></tr>
<tr><th id="1942">1942</th><td>    <a class="local col6 ref" href="#626Mask" title='Mask' data-ref="626Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col8 ref" href="#628ShiftAmt" title='ShiftAmt' data-ref="628ShiftAmt">ShiftAmt</a>;</td></tr>
<tr><th id="1943">1943</th><td>  } <b>else</b></td></tr>
<tr><th id="1944">1944</th><td>    <b>return</b>;</td></tr>
<tr><th id="1945">1945</th><td></td></tr>
<tr><th id="1946">1946</th><td>  <a class="local col3 ref" href="#623UsefulBits" title='UsefulBits' data-ref="623UsefulBits">UsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaNERKS0_" title='llvm::APInt::operator&amp;=' data-ref="_ZN4llvm5APIntaNERKS0_">&amp;=</a> <a class="local col6 ref" href="#626Mask" title='Mask' data-ref="626Mask">Mask</a>;</td></tr>
<tr><th id="1947">1947</th><td>}</td></tr>
<tr><th id="1948">1948</th><td></td></tr>
<tr><th id="1949">1949</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20getUsefulBitsFromBFMN4llvm7SDValueES0_RNS_5APIntEj" title='getUsefulBitsFromBFM' data-type='void getUsefulBitsFromBFM(llvm::SDValue Op, llvm::SDValue Orig, llvm::APInt &amp; UsefulBits, unsigned int Depth)' data-ref="_ZL20getUsefulBitsFromBFMN4llvm7SDValueES0_RNS_5APIntEj">getUsefulBitsFromBFM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="629Op" title='Op' data-type='llvm::SDValue' data-ref="629Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="630Orig" title='Orig' data-type='llvm::SDValue' data-ref="630Orig">Orig</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col1 decl" id="631UsefulBits" title='UsefulBits' data-type='llvm::APInt &amp;' data-ref="631UsefulBits">UsefulBits</dfn>,</td></tr>
<tr><th id="1950">1950</th><td>                                 <em>unsigned</em> <dfn class="local col2 decl" id="632Depth" title='Depth' data-type='unsigned int' data-ref="632Depth">Depth</dfn>) {</td></tr>
<tr><th id="1951">1951</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="633Imm" title='Imm' data-type='uint64_t' data-ref="633Imm">Imm</dfn> =</td></tr>
<tr><th id="1952">1952</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#629Op" title='Op' data-ref="629Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1953">1953</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="634MSB" title='MSB' data-type='uint64_t' data-ref="634MSB">MSB</dfn> =</td></tr>
<tr><th id="1954">1954</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#629Op" title='Op' data-ref="629Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1955">1955</th><td></td></tr>
<tr><th id="1956">1956</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col5 decl" id="635OpUsefulBits" title='OpUsefulBits' data-type='llvm::APInt' data-ref="635OpUsefulBits">OpUsefulBits</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_">(</a><a class="local col1 ref" href="#631UsefulBits" title='UsefulBits' data-ref="631UsefulBits">UsefulBits</a>);</td></tr>
<tr><th id="1957">1957</th><td>  <a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEm" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEm">=</a> <var>1</var>;</td></tr>
<tr><th id="1958">1958</th><td></td></tr>
<tr><th id="1959">1959</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col6 decl" id="636ResultUsefulBits" title='ResultUsefulBits' data-type='llvm::APInt' data-ref="636ResultUsefulBits">ResultUsefulBits</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col1 ref" href="#631UsefulBits" title='UsefulBits' data-ref="631UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>(), <var>0</var>);</td></tr>
<tr><th id="1960">1960</th><td>  <a class="local col6 ref" href="#636ResultUsefulBits" title='ResultUsefulBits' data-ref="636ResultUsefulBits">ResultUsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt11flipAllBitsEv" title='llvm::APInt::flipAllBits' data-ref="_ZN4llvm5APInt11flipAllBitsEv">flipAllBits</a>();</td></tr>
<tr><th id="1961">1961</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col7 decl" id="637Mask" title='Mask' data-type='llvm::APInt' data-ref="637Mask">Mask</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col1 ref" href="#631UsefulBits" title='UsefulBits' data-ref="631UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>(), <var>0</var>);</td></tr>
<tr><th id="1962">1962</th><td></td></tr>
<tr><th id="1963">1963</th><td>  <a class="tu ref" href="#_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj" title='getUsefulBits' data-use='c' data-ref="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">getUsefulBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#629Op" title='Op' data-ref="629Op">Op</a>, <span class='refarg'><a class="local col6 ref" href="#636ResultUsefulBits" title='ResultUsefulBits' data-ref="636ResultUsefulBits">ResultUsefulBits</a></span>, <a class="local col2 ref" href="#632Depth" title='Depth' data-ref="632Depth">Depth</a> + <var>1</var>);</td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td>  <b>if</b> (<a class="local col4 ref" href="#634MSB" title='MSB' data-ref="634MSB">MSB</a> &gt;= <a class="local col3 ref" href="#633Imm" title='Imm' data-ref="633Imm">Imm</a>) {</td></tr>
<tr><th id="1966">1966</th><td>    <i>// The instruction is a BFXIL.</i></td></tr>
<tr><th id="1967">1967</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="638Width" title='Width' data-type='uint64_t' data-ref="638Width">Width</dfn> = <a class="local col4 ref" href="#634MSB" title='MSB' data-ref="634MSB">MSB</a> - <a class="local col3 ref" href="#633Imm" title='Imm' data-ref="633Imm">Imm</a> + <var>1</var>;</td></tr>
<tr><th id="1968">1968</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="639LSB" title='LSB' data-type='uint64_t' data-ref="639LSB">LSB</dfn> = <a class="local col3 ref" href="#633Imm" title='Imm' data-ref="633Imm">Imm</a>;</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td>    <a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col8 ref" href="#638Width" title='Width' data-ref="638Width">Width</a>;</td></tr>
<tr><th id="1971">1971</th><td>    <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntmmEv" title='llvm::APInt::operator--' data-ref="_ZN4llvm5APIntmmEv">--</a><a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a>;</td></tr>
<tr><th id="1972">1972</th><td></td></tr>
<tr><th id="1973">1973</th><td>    <b>if</b> (<a class="local col9 ref" href="#629Op" title='Op' data-ref="629Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col0 ref" href="#630Orig" title='Orig' data-ref="630Orig">Orig</a>) {</td></tr>
<tr><th id="1974">1974</th><td>      <i>// Copy the low bits from the result to bits starting from LSB.</i></td></tr>
<tr><th id="1975">1975</th><td>      <a class="local col7 ref" href="#637Mask" title='Mask' data-ref="637Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col6 ref" href="#636ResultUsefulBits" title='ResultUsefulBits' data-ref="636ResultUsefulBits">ResultUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanENS_5APIntERKS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanENS_5APIntERKS0_">&amp;</a> <a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a>;</td></tr>
<tr><th id="1976">1976</th><td>      <a class="local col7 ref" href="#637Mask" title='Mask' data-ref="637Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col9 ref" href="#639LSB" title='LSB' data-ref="639LSB">LSB</a>;</td></tr>
<tr><th id="1977">1977</th><td>    }</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td>    <b>if</b> (<a class="local col9 ref" href="#629Op" title='Op' data-ref="629Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col0 ref" href="#630Orig" title='Orig' data-ref="630Orig">Orig</a>)</td></tr>
<tr><th id="1980">1980</th><td>      <i>// Bits starting from LSB in the input contribute to the result.</i></td></tr>
<tr><th id="1981">1981</th><td>      <a class="local col7 ref" href="#637Mask" title='Mask' data-ref="637Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntoRERKS0_" title='llvm::APInt::operator|=' data-ref="_ZN4llvm5APIntoRERKS0_">|=</a> (<a class="local col6 ref" href="#636ResultUsefulBits" title='ResultUsefulBits' data-ref="636ResultUsefulBits">ResultUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanERKNS_5APIntEOS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanERKNS_5APIntEOS0_">&amp;</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a>);</td></tr>
<tr><th id="1982">1982</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1983">1983</th><td>    <i>// The instruction is a BFI.</i></td></tr>
<tr><th id="1984">1984</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="640Width" title='Width' data-type='uint64_t' data-ref="640Width">Width</dfn> = <a class="local col4 ref" href="#634MSB" title='MSB' data-ref="634MSB">MSB</a> + <var>1</var>;</td></tr>
<tr><th id="1985">1985</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="641LSB" title='LSB' data-type='uint64_t' data-ref="641LSB">LSB</dfn> = <a class="local col1 ref" href="#631UsefulBits" title='UsefulBits' data-ref="631UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() - <a class="local col3 ref" href="#633Imm" title='Imm' data-ref="633Imm">Imm</a>;</td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td>    <a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col0 ref" href="#640Width" title='Width' data-ref="640Width">Width</a>;</td></tr>
<tr><th id="1988">1988</th><td>    <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntmmEv" title='llvm::APInt::operator--' data-ref="_ZN4llvm5APIntmmEv">--</a><a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a>;</td></tr>
<tr><th id="1989">1989</th><td>    <a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntlSEj" title='llvm::APInt::operator&lt;&lt;=' data-ref="_ZN4llvm5APIntlSEj">&lt;&lt;=</a> <a class="local col1 ref" href="#641LSB" title='LSB' data-ref="641LSB">LSB</a>;</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td>    <b>if</b> (<a class="local col9 ref" href="#629Op" title='Op' data-ref="629Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col0 ref" href="#630Orig" title='Orig' data-ref="630Orig">Orig</a>) {</td></tr>
<tr><th id="1992">1992</th><td>      <i>// Copy the bits from the result to the zero bits.</i></td></tr>
<tr><th id="1993">1993</th><td>      <a class="local col7 ref" href="#637Mask" title='Mask' data-ref="637Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col6 ref" href="#636ResultUsefulBits" title='ResultUsefulBits' data-ref="636ResultUsefulBits">ResultUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanENS_5APIntERKS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanENS_5APIntERKS0_">&amp;</a> <a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a>;</td></tr>
<tr><th id="1994">1994</th><td>      <a class="local col7 ref" href="#637Mask" title='Mask' data-ref="637Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt11lshrInPlaceEj" title='llvm::APInt::lshrInPlace' data-ref="_ZN4llvm5APInt11lshrInPlaceEj">lshrInPlace</a>(<a class="local col1 ref" href="#641LSB" title='LSB' data-ref="641LSB">LSB</a>);</td></tr>
<tr><th id="1995">1995</th><td>    }</td></tr>
<tr><th id="1996">1996</th><td></td></tr>
<tr><th id="1997">1997</th><td>    <b>if</b> (<a class="local col9 ref" href="#629Op" title='Op' data-ref="629Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col0 ref" href="#630Orig" title='Orig' data-ref="630Orig">Orig</a>)</td></tr>
<tr><th id="1998">1998</th><td>      <a class="local col7 ref" href="#637Mask" title='Mask' data-ref="637Mask">Mask</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntoRERKS0_" title='llvm::APInt::operator|=' data-ref="_ZN4llvm5APIntoRERKS0_">|=</a> (<a class="local col6 ref" href="#636ResultUsefulBits" title='ResultUsefulBits' data-ref="636ResultUsefulBits">ResultUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanERKNS_5APIntEOS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanERKNS_5APIntEOS0_">&amp;</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col5 ref" href="#635OpUsefulBits" title='OpUsefulBits' data-ref="635OpUsefulBits">OpUsefulBits</a>);</td></tr>
<tr><th id="1999">1999</th><td>  }</td></tr>
<tr><th id="2000">2000</th><td></td></tr>
<tr><th id="2001">2001</th><td>  <a class="local col1 ref" href="#631UsefulBits" title='UsefulBits' data-ref="631UsefulBits">UsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaNERKS0_" title='llvm::APInt::operator&amp;=' data-ref="_ZN4llvm5APIntaNERKS0_">&amp;=</a> <a class="local col7 ref" href="#637Mask" title='Mask' data-ref="637Mask">Mask</a>;</td></tr>
<tr><th id="2002">2002</th><td>}</td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19getUsefulBitsForUsePN4llvm6SDNodeERNS_5APIntENS_7SDValueEj" title='getUsefulBitsForUse' data-type='void getUsefulBitsForUse(llvm::SDNode * UserNode, llvm::APInt &amp; UsefulBits, llvm::SDValue Orig, unsigned int Depth)' data-ref="_ZL19getUsefulBitsForUsePN4llvm6SDNodeERNS_5APIntENS_7SDValueEj">getUsefulBitsForUse</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="642UserNode" title='UserNode' data-type='llvm::SDNode *' data-ref="642UserNode">UserNode</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col3 decl" id="643UsefulBits" title='UsefulBits' data-type='llvm::APInt &amp;' data-ref="643UsefulBits">UsefulBits</dfn>,</td></tr>
<tr><th id="2005">2005</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="644Orig" title='Orig' data-type='llvm::SDValue' data-ref="644Orig">Orig</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="645Depth" title='Depth' data-type='unsigned int' data-ref="645Depth">Depth</dfn>) {</td></tr>
<tr><th id="2006">2006</th><td></td></tr>
<tr><th id="2007">2007</th><td>  <i>// Users of this node should have already been instruction selected</i></td></tr>
<tr><th id="2008">2008</th><td><i>  // FIXME: Can we turn that into an assert?</i></td></tr>
<tr><th id="2009">2009</th><td>  <b>if</b> (!<a class="local col2 ref" href="#642UserNode" title='UserNode' data-ref="642UserNode">UserNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="2010">2010</th><td>    <b>return</b>;</td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td>  <b>switch</b> (<a class="local col2 ref" href="#642UserNode" title='UserNode' data-ref="642UserNode">UserNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()) {</td></tr>
<tr><th id="2013">2013</th><td>  <b>default</b>:</td></tr>
<tr><th id="2014">2014</th><td>    <b>return</b>;</td></tr>
<tr><th id="2015">2015</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWri</span>:</td></tr>
<tr><th id="2016">2016</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDSXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXri</span>:</td></tr>
<tr><th id="2017">2017</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDWri</span>:</td></tr>
<tr><th id="2018">2018</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDXri</span>:</td></tr>
<tr><th id="2019">2019</th><td>    <i>// We increment Depth only when we call the getUsefulBits</i></td></tr>
<tr><th id="2020">2020</th><td>    <b>return</b> getUsefulBitsFromAndWithImmediate(SDValue(UserNode, <var>0</var>), UsefulBits,</td></tr>
<tr><th id="2021">2021</th><td>                                             Depth);</td></tr>
<tr><th id="2022">2022</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span>:</td></tr>
<tr><th id="2023">2023</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>:</td></tr>
<tr><th id="2024">2024</th><td>    <b>return</b> getUsefulBitsFromUBFM(SDValue(UserNode, <var>0</var>), UsefulBits, Depth);</td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRWrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrs</span>:</td></tr>
<tr><th id="2027">2027</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrs</span>:</td></tr>
<tr><th id="2028">2028</th><td>    <b>if</b> (UserNode-&gt;getOperand(<var>1</var>) != Orig)</td></tr>
<tr><th id="2029">2029</th><td>      <b>return</b>;</td></tr>
<tr><th id="2030">2030</th><td>    <b>return</b> <a class="tu ref" href="#_ZL33getUsefulBitsFromOrWithShiftedRegN4llvm7SDValueERNS_5APIntEj" title='getUsefulBitsFromOrWithShiftedReg' data-use='c' data-ref="_ZL33getUsefulBitsFromOrWithShiftedRegN4llvm7SDValueERNS_5APIntEj">getUsefulBitsFromOrWithShiftedReg</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col2 ref" href="#642UserNode" title='UserNode' data-ref="642UserNode">UserNode</a>, <var>0</var>), <span class='refarg'><a class="local col3 ref" href="#643UsefulBits" title='UsefulBits' data-ref="643UsefulBits">UsefulBits</a></span>,</td></tr>
<tr><th id="2031">2031</th><td>                                             <a class="local col5 ref" href="#645Depth" title='Depth' data-ref="645Depth">Depth</a>);</td></tr>
<tr><th id="2032">2032</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BFMWri&apos; in namespace &apos;llvm::AArch64&apos;">BFMWri</span>:</td></tr>
<tr><th id="2033">2033</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BFMXri&apos; in namespace &apos;llvm::AArch64&apos;">BFMXri</span>:</td></tr>
<tr><th id="2034">2034</th><td>    <b>return</b> getUsefulBitsFromBFM(SDValue(UserNode, <var>0</var>), Orig, UsefulBits, Depth);</td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="2037">2037</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURBBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBBi</span>:</td></tr>
<tr><th id="2038">2038</th><td>    <b>if</b> (UserNode-&gt;getOperand(<var>0</var>) != Orig)</td></tr>
<tr><th id="2039">2039</th><td>      <b>return</b>;</td></tr>
<tr><th id="2040">2040</th><td>    <a class="local col3 ref" href="#643UsefulBits" title='UsefulBits' data-ref="643UsefulBits">UsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaNERKS0_" title='llvm::APInt::operator&amp;=' data-ref="_ZN4llvm5APIntaNERKS0_">&amp;=</a> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col3 ref" href="#643UsefulBits" title='UsefulBits' data-ref="643UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>(), <var>0xff</var>);</td></tr>
<tr><th id="2041">2041</th><td>    <b>return</b>;</td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="2044">2044</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span>:</td></tr>
<tr><th id="2045">2045</th><td>    <b>if</b> (UserNode-&gt;getOperand(<var>0</var>) != Orig)</td></tr>
<tr><th id="2046">2046</th><td>      <b>return</b>;</td></tr>
<tr><th id="2047">2047</th><td>    <a class="local col3 ref" href="#643UsefulBits" title='UsefulBits' data-ref="643UsefulBits">UsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaNERKS0_" title='llvm::APInt::operator&amp;=' data-ref="_ZN4llvm5APIntaNERKS0_">&amp;=</a> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col3 ref" href="#643UsefulBits" title='UsefulBits' data-ref="643UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>(), <var>0xffff</var>);</td></tr>
<tr><th id="2048">2048</th><td>    <b>return</b>;</td></tr>
<tr><th id="2049">2049</th><td>  }</td></tr>
<tr><th id="2050">2050</th><td>}</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj" title='getUsefulBits' data-type='void getUsefulBits(llvm::SDValue Op, llvm::APInt &amp; UsefulBits, unsigned int Depth = 0)' data-ref="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">getUsefulBits</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="646Op" title='Op' data-type='llvm::SDValue' data-ref="646Op">Op</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col7 decl" id="647UsefulBits" title='UsefulBits' data-type='llvm::APInt &amp;' data-ref="647UsefulBits">UsefulBits</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="648Depth" title='Depth' data-type='unsigned int' data-ref="648Depth">Depth</dfn>) {</td></tr>
<tr><th id="2053">2053</th><td>  <b>if</b> (<a class="local col8 ref" href="#648Depth" title='Depth' data-ref="648Depth">Depth</a> &gt;= <var>6</var>)</td></tr>
<tr><th id="2054">2054</th><td>    <b>return</b>;</td></tr>
<tr><th id="2055">2055</th><td>  <i>// Initialize UsefulBits</i></td></tr>
<tr><th id="2056">2056</th><td>  <b>if</b> (!<a class="local col8 ref" href="#648Depth" title='Depth' data-ref="648Depth">Depth</a>) {</td></tr>
<tr><th id="2057">2057</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="649Bitwidth" title='Bitwidth' data-type='unsigned int' data-ref="649Bitwidth">Bitwidth</dfn> = <a class="local col6 ref" href="#646Op" title='Op' data-ref="646Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue24getScalarValueSizeInBitsEv" title='llvm::SDValue::getScalarValueSizeInBits' data-ref="_ZNK4llvm7SDValue24getScalarValueSizeInBitsEv">getScalarValueSizeInBits</a>();</td></tr>
<tr><th id="2058">2058</th><td>    <i>// At the beginning, assume every produced bits is useful</i></td></tr>
<tr><th id="2059">2059</th><td>    <a class="local col7 ref" href="#647UsefulBits" title='UsefulBits' data-ref="647UsefulBits">UsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_">=</a> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col9 ref" href="#649Bitwidth" title='Bitwidth' data-ref="649Bitwidth">Bitwidth</a>, <var>0</var>);</td></tr>
<tr><th id="2060">2060</th><td>    <a class="local col7 ref" href="#647UsefulBits" title='UsefulBits' data-ref="647UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt11flipAllBitsEv" title='llvm::APInt::flipAllBits' data-ref="_ZN4llvm5APInt11flipAllBitsEv">flipAllBits</a>();</td></tr>
<tr><th id="2061">2061</th><td>  }</td></tr>
<tr><th id="2062">2062</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col0 decl" id="650UsersUsefulBits" title='UsersUsefulBits' data-type='llvm::APInt' data-ref="650UsersUsefulBits">UsersUsefulBits</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col7 ref" href="#647UsefulBits" title='UsefulBits' data-ref="647UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>(), <var>0</var>);</td></tr>
<tr><th id="2063">2063</th><td></td></tr>
<tr><th id="2064">2064</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="651Node" title='Node' data-type='llvm::SDNode *' data-ref="651Node">Node</dfn> : <a class="local col6 ref" href="#646Op" title='Op' data-ref="646Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode4usesEv" title='llvm::SDNode::uses' data-ref="_ZN4llvm6SDNode4usesEv">uses</a>()) {</td></tr>
<tr><th id="2065">2065</th><td>    <i>// A use cannot produce useful bits</i></td></tr>
<tr><th id="2066">2066</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="652UsefulBitsForUse" title='UsefulBitsForUse' data-type='llvm::APInt' data-ref="652UsefulBitsForUse">UsefulBitsForUse</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_">(</a><a class="local col7 ref" href="#647UsefulBits" title='UsefulBits' data-ref="647UsefulBits">UsefulBits</a>);</td></tr>
<tr><th id="2067">2067</th><td>    <a class="tu ref" href="#_ZL19getUsefulBitsForUsePN4llvm6SDNodeERNS_5APIntENS_7SDValueEj" title='getUsefulBitsForUse' data-use='c' data-ref="_ZL19getUsefulBitsForUsePN4llvm6SDNodeERNS_5APIntENS_7SDValueEj">getUsefulBitsForUse</a>(<a class="local col1 ref" href="#651Node" title='Node' data-ref="651Node">Node</a>, <span class='refarg'><a class="local col2 ref" href="#652UsefulBitsForUse" title='UsefulBitsForUse' data-ref="652UsefulBitsForUse">UsefulBitsForUse</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#646Op" title='Op' data-ref="646Op">Op</a>, <a class="local col8 ref" href="#648Depth" title='Depth' data-ref="648Depth">Depth</a>);</td></tr>
<tr><th id="2068">2068</th><td>    <a class="local col0 ref" href="#650UsersUsefulBits" title='UsersUsefulBits' data-ref="650UsersUsefulBits">UsersUsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntoRERKS0_" title='llvm::APInt::operator|=' data-ref="_ZN4llvm5APIntoRERKS0_">|=</a> <a class="local col2 ref" href="#652UsefulBitsForUse" title='UsefulBitsForUse' data-ref="652UsefulBitsForUse">UsefulBitsForUse</a>;</td></tr>
<tr><th id="2069">2069</th><td>  }</td></tr>
<tr><th id="2070">2070</th><td>  <i>// UsefulBits contains the produced bits that are meaningful for the</i></td></tr>
<tr><th id="2071">2071</th><td><i>  // current definition, thus a user cannot make a bit meaningful at</i></td></tr>
<tr><th id="2072">2072</th><td><i>  // this point</i></td></tr>
<tr><th id="2073">2073</th><td>  <a class="local col7 ref" href="#647UsefulBits" title='UsefulBits' data-ref="647UsefulBits">UsefulBits</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaNERKS0_" title='llvm::APInt::operator&amp;=' data-ref="_ZN4llvm5APIntaNERKS0_">&amp;=</a> <a class="local col0 ref" href="#650UsersUsefulBits" title='UsersUsefulBits' data-ref="650UsersUsefulBits">UsersUsefulBits</a>;</td></tr>
<tr><th id="2074">2074</th><td>}</td></tr>
<tr><th id="2075">2075</th><td></td></tr>
<tr><th id="2076">2076</th><td><i class="doc" data-doc="_ZL12getLeftShiftPN4llvm12SelectionDAGENS_7SDValueEi">/// Create a machine node performing a notional SHL of Op by ShlAmount. If</i></td></tr>
<tr><th id="2077">2077</th><td><i class="doc" data-doc="_ZL12getLeftShiftPN4llvm12SelectionDAGENS_7SDValueEi">/// ShlAmount is negative, do a (logical) right-shift instead. If ShlAmount is</i></td></tr>
<tr><th id="2078">2078</th><td><i class="doc" data-doc="_ZL12getLeftShiftPN4llvm12SelectionDAGENS_7SDValueEi">/// 0, return Op unchanged.</i></td></tr>
<tr><th id="2079">2079</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL12getLeftShiftPN4llvm12SelectionDAGENS_7SDValueEi" title='getLeftShift' data-type='llvm::SDValue getLeftShift(llvm::SelectionDAG * CurDAG, llvm::SDValue Op, int ShlAmount)' data-ref="_ZL12getLeftShiftPN4llvm12SelectionDAGENS_7SDValueEi">getLeftShift</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col3 decl" id="653CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="653CurDAG">CurDAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="654Op" title='Op' data-type='llvm::SDValue' data-ref="654Op">Op</dfn>, <em>int</em> <dfn class="local col5 decl" id="655ShlAmount" title='ShlAmount' data-type='int' data-ref="655ShlAmount">ShlAmount</dfn>) {</td></tr>
<tr><th id="2080">2080</th><td>  <b>if</b> (<a class="local col5 ref" href="#655ShlAmount" title='ShlAmount' data-ref="655ShlAmount">ShlAmount</a> == <var>0</var>)</td></tr>
<tr><th id="2081">2081</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EOS0_"></a><a class="local col4 ref" href="#654Op" title='Op' data-ref="654Op">Op</a>;</td></tr>
<tr><th id="2082">2082</th><td></td></tr>
<tr><th id="2083">2083</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="656VT" title='VT' data-type='llvm::EVT' data-ref="656VT">VT</dfn> = <a class="local col4 ref" href="#654Op" title='Op' data-ref="654Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="2084">2084</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="657dl" title='dl' data-type='llvm::SDLoc' data-ref="657dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#654Op" title='Op' data-ref="654Op">Op</a>);</td></tr>
<tr><th id="2085">2085</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="658BitWidth" title='BitWidth' data-type='unsigned int' data-ref="658BitWidth">BitWidth</dfn> = <a class="local col6 ref" href="#656VT" title='VT' data-ref="656VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2086">2086</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="659UBFMOpc" title='UBFMOpc' data-type='unsigned int' data-ref="659UBFMOpc">UBFMOpc</dfn> = BitWidth == <var>32</var> ? AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span> : AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>;</td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="660ShiftNode" title='ShiftNode' data-type='llvm::SDNode *' data-ref="660ShiftNode">ShiftNode</dfn>;</td></tr>
<tr><th id="2089">2089</th><td>  <b>if</b> (<a class="local col5 ref" href="#655ShlAmount" title='ShlAmount' data-ref="655ShlAmount">ShlAmount</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="2090">2090</th><td>    <i>// LSL wD, wN, #Amt == UBFM wD, wN, #32-Amt, #31-Amt</i></td></tr>
<tr><th id="2091">2091</th><td>    <a class="local col0 ref" href="#660ShiftNode" title='ShiftNode' data-ref="660ShiftNode">ShiftNode</a> = <a class="local col3 ref" href="#653CurDAG" title='CurDAG' data-ref="653CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_">getMachineNode</a>(</td></tr>
<tr><th id="2092">2092</th><td>        <a class="local col9 ref" href="#659UBFMOpc" title='UBFMOpc' data-ref="659UBFMOpc">UBFMOpc</a>, <a class="local col7 ref" href="#657dl" title='dl' data-ref="657dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#656VT" title='VT' data-ref="656VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#654Op" title='Op' data-ref="654Op">Op</a>,</td></tr>
<tr><th id="2093">2093</th><td>        <a class="local col3 ref" href="#653CurDAG" title='CurDAG' data-ref="653CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#658BitWidth" title='BitWidth' data-ref="658BitWidth">BitWidth</a> - <a class="local col5 ref" href="#655ShlAmount" title='ShlAmount' data-ref="655ShlAmount">ShlAmount</a>, <a class="local col7 ref" href="#657dl" title='dl' data-ref="657dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#656VT" title='VT' data-ref="656VT">VT</a>),</td></tr>
<tr><th id="2094">2094</th><td>        <a class="local col3 ref" href="#653CurDAG" title='CurDAG' data-ref="653CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#658BitWidth" title='BitWidth' data-ref="658BitWidth">BitWidth</a> - <var>1</var> - <a class="local col5 ref" href="#655ShlAmount" title='ShlAmount' data-ref="655ShlAmount">ShlAmount</a>, <a class="local col7 ref" href="#657dl" title='dl' data-ref="657dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#656VT" title='VT' data-ref="656VT">VT</a>));</td></tr>
<tr><th id="2095">2095</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2096">2096</th><td>    <i>// LSR wD, wN, #Amt == UBFM wD, wN, #Amt, #32-1</i></td></tr>
<tr><th id="2097">2097</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ShlAmount &lt; 0 &amp;&amp; &quot;expected right shift&quot;) ? void (0) : __assert_fail (&quot;ShlAmount &lt; 0 &amp;&amp; \&quot;expected right shift\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2097, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#655ShlAmount" title='ShlAmount' data-ref="655ShlAmount">ShlAmount</a> &lt; <var>0</var> &amp;&amp; <q>"expected right shift"</q>);</td></tr>
<tr><th id="2098">2098</th><td>    <em>int</em> <dfn class="local col1 decl" id="661ShrAmount" title='ShrAmount' data-type='int' data-ref="661ShrAmount">ShrAmount</dfn> = -<a class="local col5 ref" href="#655ShlAmount" title='ShlAmount' data-ref="655ShlAmount">ShlAmount</a>;</td></tr>
<tr><th id="2099">2099</th><td>    <a class="local col0 ref" href="#660ShiftNode" title='ShiftNode' data-ref="660ShiftNode">ShiftNode</a> = <a class="local col3 ref" href="#653CurDAG" title='CurDAG' data-ref="653CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_">getMachineNode</a>(</td></tr>
<tr><th id="2100">2100</th><td>        <a class="local col9 ref" href="#659UBFMOpc" title='UBFMOpc' data-ref="659UBFMOpc">UBFMOpc</a>, <a class="local col7 ref" href="#657dl" title='dl' data-ref="657dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#656VT" title='VT' data-ref="656VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#654Op" title='Op' data-ref="654Op">Op</a>, <a class="local col3 ref" href="#653CurDAG" title='CurDAG' data-ref="653CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#661ShrAmount" title='ShrAmount' data-ref="661ShrAmount">ShrAmount</a>, <a class="local col7 ref" href="#657dl" title='dl' data-ref="657dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#656VT" title='VT' data-ref="656VT">VT</a>),</td></tr>
<tr><th id="2101">2101</th><td>        <a class="local col3 ref" href="#653CurDAG" title='CurDAG' data-ref="653CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#658BitWidth" title='BitWidth' data-ref="658BitWidth">BitWidth</a> - <var>1</var>, <a class="local col7 ref" href="#657dl" title='dl' data-ref="657dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#656VT" title='VT' data-ref="656VT">VT</a>));</td></tr>
<tr><th id="2102">2102</th><td>  }</td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col0 ref" href="#660ShiftNode" title='ShiftNode' data-ref="660ShiftNode">ShiftNode</a>, <var>0</var>);</td></tr>
<tr><th id="2105">2105</th><td>}</td></tr>
<tr><th id="2106">2106</th><td></td></tr>
<tr><th id="2107">2107</th><td><i class="doc" data-doc="_ZL23isBitfieldPositioningOpPN4llvm12SelectionDAGENS_7SDValueEbRS2_RiS4_">/// Does this tree qualify as an attempt to move a bitfield into position,</i></td></tr>
<tr><th id="2108">2108</th><td><i class="doc" data-doc="_ZL23isBitfieldPositioningOpPN4llvm12SelectionDAGENS_7SDValueEbRS2_RiS4_">/// essentially "(and (shl VAL, N), Mask)".</i></td></tr>
<tr><th id="2109">2109</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23isBitfieldPositioningOpPN4llvm12SelectionDAGENS_7SDValueEbRS2_RiS4_" title='isBitfieldPositioningOp' data-type='bool isBitfieldPositioningOp(llvm::SelectionDAG * CurDAG, llvm::SDValue Op, bool BiggerPattern, llvm::SDValue &amp; Src, int &amp; ShiftAmount, int &amp; MaskWidth)' data-ref="_ZL23isBitfieldPositioningOpPN4llvm12SelectionDAGENS_7SDValueEbRS2_RiS4_">isBitfieldPositioningOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col2 decl" id="662CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="662CurDAG">CurDAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="663Op" title='Op' data-type='llvm::SDValue' data-ref="663Op">Op</dfn>,</td></tr>
<tr><th id="2110">2110</th><td>                                    <em>bool</em> <dfn class="local col4 decl" id="664BiggerPattern" title='BiggerPattern' data-type='bool' data-ref="664BiggerPattern">BiggerPattern</dfn>,</td></tr>
<tr><th id="2111">2111</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="665Src" title='Src' data-type='llvm::SDValue &amp;' data-ref="665Src">Src</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="666ShiftAmount" title='ShiftAmount' data-type='int &amp;' data-ref="666ShiftAmount">ShiftAmount</dfn>,</td></tr>
<tr><th id="2112">2112</th><td>                                    <em>int</em> &amp;<dfn class="local col7 decl" id="667MaskWidth" title='MaskWidth' data-type='int &amp;' data-ref="667MaskWidth">MaskWidth</dfn>) {</td></tr>
<tr><th id="2113">2113</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="668VT" title='VT' data-type='llvm::EVT' data-ref="668VT">VT</dfn> = <a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="2114">2114</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="669BitWidth" title='BitWidth' data-type='unsigned int' data-ref="669BitWidth">BitWidth</dfn> = <a class="local col8 ref" href="#668VT" title='VT' data-ref="668VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2115">2115</th><td>  (<em>void</em>)<a class="local col9 ref" href="#669BitWidth" title='BitWidth' data-ref="669BitWidth">BitWidth</a>;</td></tr>
<tr><th id="2116">2116</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BitWidth == 32 || BitWidth == 64) ? void (0) : __assert_fail (&quot;BitWidth == 32 || BitWidth == 64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2116, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#669BitWidth" title='BitWidth' data-ref="669BitWidth">BitWidth</a> == <var>32</var> || <a class="local col9 ref" href="#669BitWidth" title='BitWidth' data-ref="669BitWidth">BitWidth</a> == <var>64</var>);</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td>  <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> <dfn class="local col0 decl" id="670Known" title='Known' data-type='llvm::KnownBits' data-ref="670Known">Known</dfn> = <a class="local col2 ref" href="#662CurDAG" title='CurDAG' data-ref="662CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueEj" title='llvm::SelectionDAG::computeKnownBits' data-ref="_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueEj">computeKnownBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a>);</td></tr>
<tr><th id="2119">2119</th><td></td></tr>
<tr><th id="2120">2120</th><td>  <i>// Non-zero in the sense that they're not provably zero, which is the key</i></td></tr>
<tr><th id="2121">2121</th><td><i>  // point if we want to use this value</i></td></tr>
<tr><th id="2122">2122</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="671NonZeroBits" title='NonZeroBits' data-type='uint64_t' data-ref="671NonZeroBits">NonZeroBits</dfn> = (<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col0 ref" href="#670Known" title='Known' data-ref="670Known">Known</a>.<a class="ref" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits::Zero" title='llvm::KnownBits::Zero' data-ref="llvm::KnownBits::Zero">Zero</a>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2123">2123</th><td></td></tr>
<tr><th id="2124">2124</th><td>  <i>// Discard a constant AND mask if present. It's safe because the node will</i></td></tr>
<tr><th id="2125">2125</th><td><i>  // already have been factored into the computeKnownBits calculation above.</i></td></tr>
<tr><th id="2126">2126</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="672AndImm" title='AndImm' data-type='uint64_t' data-ref="672AndImm">AndImm</dfn>;</td></tr>
<tr><th id="2127">2127</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col2 ref" href="#672AndImm" title='AndImm' data-ref="672AndImm">AndImm</a></span>)) {</td></tr>
<tr><th id="2128">2128</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((~APInt(BitWidth, AndImm) &amp; ~Known.Zero) == 0) ? void (0) : __assert_fail (&quot;(~APInt(BitWidth, AndImm) &amp; ~Known.Zero) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2128, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col9 ref" href="#669BitWidth" title='BitWidth' data-ref="669BitWidth">BitWidth</a>, <a class="local col2 ref" href="#672AndImm" title='AndImm' data-ref="672AndImm">AndImm</a>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanERKNS_5APIntEOS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanERKNS_5APIntEOS0_">&amp;</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col0 ref" href="#670Known" title='Known' data-ref="670Known">Known</a>.<a class="ref" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits::Zero" title='llvm::KnownBits::Zero' data-ref="llvm::KnownBits::Zero">Zero</a>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm">==</a> <var>0</var>);</td></tr>
<tr><th id="2129">2129</th><td>    <a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2130">2130</th><td>  }</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td>  <i>// Don't match if the SHL has more than one use, since then we'll end up</i></td></tr>
<tr><th id="2133">2133</th><td><i>  // generating SHL+UBFIZ instead of just keeping SHL+AND.</i></td></tr>
<tr><th id="2134">2134</th><td>  <b>if</b> (!<a class="local col4 ref" href="#664BiggerPattern" title='BiggerPattern' data-ref="664BiggerPattern">BiggerPattern</a> &amp;&amp; !<a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>())</td></tr>
<tr><th id="2135">2135</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2136">2136</th><td></td></tr>
<tr><th id="2137">2137</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="673ShlImm" title='ShlImm' data-type='uint64_t' data-ref="673ShlImm">ShlImm</dfn>;</td></tr>
<tr><th id="2138">2138</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <span class='refarg'><a class="local col3 ref" href="#673ShlImm" title='ShlImm' data-ref="673ShlImm">ShlImm</a></span>))</td></tr>
<tr><th id="2139">2139</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2140">2140</th><td>  <a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16isShiftedMask_64Em" title='llvm::isShiftedMask_64' data-ref="_ZN4llvm16isShiftedMask_64Em">isShiftedMask_64</a>(<a class="local col1 ref" href="#671NonZeroBits" title='NonZeroBits' data-ref="671NonZeroBits">NonZeroBits</a>))</td></tr>
<tr><th id="2143">2143</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2144">2144</th><td></td></tr>
<tr><th id="2145">2145</th><td>  <a class="local col6 ref" href="#666ShiftAmount" title='ShiftAmount' data-ref="666ShiftAmount">ShiftAmount</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col1 ref" href="#671NonZeroBits" title='NonZeroBits' data-ref="671NonZeroBits">NonZeroBits</a>);</td></tr>
<tr><th id="2146">2146</th><td>  <a class="local col7 ref" href="#667MaskWidth" title='MaskWidth' data-ref="667MaskWidth">MaskWidth</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE" title='llvm::countTrailingOnes' data-ref="_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE">countTrailingOnes</a>(<a class="local col1 ref" href="#671NonZeroBits" title='NonZeroBits' data-ref="671NonZeroBits">NonZeroBits</a> &gt;&gt; <a class="local col6 ref" href="#666ShiftAmount" title='ShiftAmount' data-ref="666ShiftAmount">ShiftAmount</a>);</td></tr>
<tr><th id="2147">2147</th><td></td></tr>
<tr><th id="2148">2148</th><td>  <i>// BFI encompasses sufficiently many nodes that it's worth inserting an extra</i></td></tr>
<tr><th id="2149">2149</th><td><i>  // LSL/LSR if the mask in NonZeroBits doesn't quite match up with the ISD::SHL</i></td></tr>
<tr><th id="2150">2150</th><td><i>  // amount.  BiggerPattern is true when this pattern is being matched for BFI,</i></td></tr>
<tr><th id="2151">2151</th><td><i>  // BiggerPattern is false when this pattern is being matched for UBFIZ, in</i></td></tr>
<tr><th id="2152">2152</th><td><i>  // which case it is not profitable to insert an extra shift.</i></td></tr>
<tr><th id="2153">2153</th><td>  <b>if</b> (<a class="local col3 ref" href="#673ShlImm" title='ShlImm' data-ref="673ShlImm">ShlImm</a> - <a class="local col6 ref" href="#666ShiftAmount" title='ShiftAmount' data-ref="666ShiftAmount">ShiftAmount</a> != <var>0</var> &amp;&amp; !<a class="local col4 ref" href="#664BiggerPattern" title='BiggerPattern' data-ref="664BiggerPattern">BiggerPattern</a>)</td></tr>
<tr><th id="2154">2154</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2155">2155</th><td>  <a class="local col5 ref" href="#665Src" title='Src' data-ref="665Src">Src</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL12getLeftShiftPN4llvm12SelectionDAGENS_7SDValueEi" title='getLeftShift' data-use='c' data-ref="_ZL12getLeftShiftPN4llvm12SelectionDAGENS_7SDValueEi">getLeftShift</a>(<a class="local col2 ref" href="#662CurDAG" title='CurDAG' data-ref="662CurDAG">CurDAG</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#663Op" title='Op' data-ref="663Op">Op</a>, <a class="local col3 ref" href="#673ShlImm" title='ShlImm' data-ref="673ShlImm">ShlImm</a> - <a class="local col6 ref" href="#666ShiftAmount" title='ShiftAmount' data-ref="666ShiftAmount">ShiftAmount</a>);</td></tr>
<tr><th id="2156">2156</th><td></td></tr>
<tr><th id="2157">2157</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2158">2158</th><td>}</td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isShiftedMaskmN4llvm3EVTE" title='isShiftedMask' data-type='bool isShiftedMask(uint64_t Mask, llvm::EVT VT)' data-ref="_ZL13isShiftedMaskmN4llvm3EVTE">isShiftedMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="674Mask" title='Mask' data-type='uint64_t' data-ref="674Mask">Mask</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="675VT" title='VT' data-type='llvm::EVT' data-ref="675VT">VT</dfn>) {</td></tr>
<tr><th id="2161">2161</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT == MVT::i32 || VT == MVT::i64) ? void (0) : __assert_fail (&quot;VT == MVT::i32 || VT == MVT::i64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2161, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#675VT" title='VT' data-ref="675VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col5 ref" href="#675VT" title='VT' data-ref="675VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="2162">2162</th><td>  <b>if</b> (<a class="local col5 ref" href="#675VT" title='VT' data-ref="675VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="2163">2163</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16isShiftedMask_32Ej" title='llvm::isShiftedMask_32' data-ref="_ZN4llvm16isShiftedMask_32Ej">isShiftedMask_32</a>(<a class="local col4 ref" href="#674Mask" title='Mask' data-ref="674Mask">Mask</a>);</td></tr>
<tr><th id="2164">2164</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16isShiftedMask_64Em" title='llvm::isShiftedMask_64' data-ref="_ZN4llvm16isShiftedMask_64Em">isShiftedMask_64</a>(<a class="local col4 ref" href="#674Mask" title='Mask' data-ref="674Mask">Mask</a>);</td></tr>
<tr><th id="2165">2165</th><td>}</td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td><i  data-doc="_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE">// Generate a BFI/BFXIL from 'or (and X, MaskImm), OrImm' iff the value being</i></td></tr>
<tr><th id="2168">2168</th><td><i  data-doc="_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE">// inserted only sets known zero bits.</i></td></tr>
<tr><th id="2169">2169</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE" title='tryBitfieldInsertOpFromOrAndImm' data-type='bool tryBitfieldInsertOpFromOrAndImm(llvm::SDNode * N, llvm::SelectionDAG * CurDAG)' data-ref="_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE">tryBitfieldInsertOpFromOrAndImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="676N" title='N' data-type='llvm::SDNode *' data-ref="676N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col7 decl" id="677CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="677CurDAG">CurDAG</dfn>) {</td></tr>
<tr><th id="2170">2170</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getOpcode() == ISD::OR &amp;&amp; &quot;Expect a OR operation&quot;) ? void (0) : __assert_fail (&quot;N-&gt;getOpcode() == ISD::OR &amp;&amp; \&quot;Expect a OR operation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2170, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#676N" title='N' data-ref="676N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a> &amp;&amp; <q>"Expect a OR operation"</q>);</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="678VT" title='VT' data-type='llvm::EVT' data-ref="678VT">VT</dfn> = <a class="local col6 ref" href="#676N" title='N' data-ref="676N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2173">2173</th><td>  <b>if</b> (<a class="local col8 ref" href="#678VT" title='VT' data-ref="678VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col8 ref" href="#678VT" title='VT' data-ref="678VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="2174">2174</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2175">2175</th><td></td></tr>
<tr><th id="2176">2176</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="679BitWidth" title='BitWidth' data-type='unsigned int' data-ref="679BitWidth">BitWidth</dfn> = <a class="local col8 ref" href="#678VT" title='VT' data-ref="678VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2177">2177</th><td></td></tr>
<tr><th id="2178">2178</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="680OrImm" title='OrImm' data-type='uint64_t' data-ref="680OrImm">OrImm</dfn>;</td></tr>
<tr><th id="2179">2179</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col6 ref" href="#676N" title='N' data-ref="676N">N</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>, <span class='refarg'><a class="local col0 ref" href="#680OrImm" title='OrImm' data-ref="680OrImm">OrImm</a></span>))</td></tr>
<tr><th id="2180">2180</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2181">2181</th><td></td></tr>
<tr><th id="2182">2182</th><td>  <i>// Skip this transformation if the ORR immediate can be encoded in the ORR.</i></td></tr>
<tr><th id="2183">2183</th><td><i>  // Otherwise, we'll trade an AND+ORR for ORR+BFI/BFXIL, which is most likely</i></td></tr>
<tr><th id="2184">2184</th><td><i>  // performance neutral.</i></td></tr>
<tr><th id="2185">2185</th><td>  <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML18isLogicalImmediateEmj" title='llvm::AArch64_AM::isLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML18isLogicalImmediateEmj">isLogicalImmediate</a>(<a class="local col0 ref" href="#680OrImm" title='OrImm' data-ref="680OrImm">OrImm</a>, <a class="local col9 ref" href="#679BitWidth" title='BitWidth' data-ref="679BitWidth">BitWidth</a>))</td></tr>
<tr><th id="2186">2186</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2187">2187</th><td></td></tr>
<tr><th id="2188">2188</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="681MaskImm" title='MaskImm' data-type='uint64_t' data-ref="681MaskImm">MaskImm</dfn>;</td></tr>
<tr><th id="2189">2189</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="682And" title='And' data-type='llvm::SDValue' data-ref="682And">And</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#676N" title='N' data-ref="676N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2190">2190</th><td>  <i>// Must be a single use AND with an immediate operand.</i></td></tr>
<tr><th id="2191">2191</th><td>  <b>if</b> (!<a class="local col2 ref" href="#682And" title='And' data-ref="682And">And</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>() ||</td></tr>
<tr><th id="2192">2192</th><td>      !<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col2 ref" href="#682And" title='And' data-ref="682And">And</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col1 ref" href="#681MaskImm" title='MaskImm' data-ref="681MaskImm">MaskImm</a></span>))</td></tr>
<tr><th id="2193">2193</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td>  <i>// Compute the Known Zero for the AND as this allows us to catch more general</i></td></tr>
<tr><th id="2196">2196</th><td><i>  // cases than just looking for AND with imm.</i></td></tr>
<tr><th id="2197">2197</th><td>  <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> <dfn class="local col3 decl" id="683Known" title='Known' data-type='llvm::KnownBits' data-ref="683Known">Known</dfn> = <a class="local col7 ref" href="#677CurDAG" title='CurDAG' data-ref="677CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueEj" title='llvm::SelectionDAG::computeKnownBits' data-ref="_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueEj">computeKnownBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#682And" title='And' data-ref="682And">And</a>);</td></tr>
<tr><th id="2198">2198</th><td></td></tr>
<tr><th id="2199">2199</th><td>  <i>// Non-zero in the sense that they're not provably zero, which is the key</i></td></tr>
<tr><th id="2200">2200</th><td><i>  // point if we want to use this value.</i></td></tr>
<tr><th id="2201">2201</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="684NotKnownZero" title='NotKnownZero' data-type='uint64_t' data-ref="684NotKnownZero">NotKnownZero</dfn> = (<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col3 ref" href="#683Known" title='Known' data-ref="683Known">Known</a>.<a class="ref" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits::Zero" title='llvm::KnownBits::Zero' data-ref="llvm::KnownBits::Zero">Zero</a>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2202">2202</th><td></td></tr>
<tr><th id="2203">2203</th><td>  <i>// The KnownZero mask must be a shifted mask (e.g., 1110..011, 11100..00).</i></td></tr>
<tr><th id="2204">2204</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL13isShiftedMaskmN4llvm3EVTE" title='isShiftedMask' data-use='c' data-ref="_ZL13isShiftedMaskmN4llvm3EVTE">isShiftedMask</a>(<a class="local col3 ref" href="#683Known" title='Known' data-ref="683Known">Known</a>.<a class="ref" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits::Zero" title='llvm::KnownBits::Zero' data-ref="llvm::KnownBits::Zero">Zero</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#678VT" title='VT' data-ref="678VT">VT</a>))</td></tr>
<tr><th id="2205">2205</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td>  <i>// The bits being inserted must only set those bits that are known to be zero.</i></td></tr>
<tr><th id="2208">2208</th><td>  <b>if</b> ((<a class="local col0 ref" href="#680OrImm" title='OrImm' data-ref="680OrImm">OrImm</a> &amp; <a class="local col4 ref" href="#684NotKnownZero" title='NotKnownZero' data-ref="684NotKnownZero">NotKnownZero</a>) != <var>0</var>) {</td></tr>
<tr><th id="2209">2209</th><td>    <i>// FIXME:  It's okay if the OrImm sets NotKnownZero bits to 1, but we don't</i></td></tr>
<tr><th id="2210">2210</th><td><i>    // currently handle this case.</i></td></tr>
<tr><th id="2211">2211</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2212">2212</th><td>  }</td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td>  <i>// BFI/BFXIL dst, src, #lsb, #width.</i></td></tr>
<tr><th id="2215">2215</th><td>  <em>int</em> <dfn class="local col5 decl" id="685LSB" title='LSB' data-type='int' data-ref="685LSB">LSB</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE" title='llvm::countTrailingOnes' data-ref="_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE">countTrailingOnes</a>(<a class="local col4 ref" href="#684NotKnownZero" title='NotKnownZero' data-ref="684NotKnownZero">NotKnownZero</a>);</td></tr>
<tr><th id="2216">2216</th><td>  <em>int</em> <dfn class="local col6 decl" id="686Width" title='Width' data-type='int' data-ref="686Width">Width</dfn> = <a class="local col9 ref" href="#679BitWidth" title='BitWidth' data-ref="679BitWidth">BitWidth</a> - <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col9 ref" href="#679BitWidth" title='BitWidth' data-ref="679BitWidth">BitWidth</a>, <a class="local col4 ref" href="#684NotKnownZero" title='NotKnownZero' data-ref="684NotKnownZero">NotKnownZero</a>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt15countPopulationEv" title='llvm::APInt::countPopulation' data-ref="_ZNK4llvm5APInt15countPopulationEv">countPopulation</a>();</td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td>  <i>// BFI/BFXIL is an alias of BFM, so translate to BFM operands.</i></td></tr>
<tr><th id="2219">2219</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="687ImmR" title='ImmR' data-type='unsigned int' data-ref="687ImmR">ImmR</dfn> = (<a class="local col9 ref" href="#679BitWidth" title='BitWidth' data-ref="679BitWidth">BitWidth</a> - <a class="local col5 ref" href="#685LSB" title='LSB' data-ref="685LSB">LSB</a>) % <a class="local col9 ref" href="#679BitWidth" title='BitWidth' data-ref="679BitWidth">BitWidth</a>;</td></tr>
<tr><th id="2220">2220</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="688ImmS" title='ImmS' data-type='unsigned int' data-ref="688ImmS">ImmS</dfn> = <a class="local col6 ref" href="#686Width" title='Width' data-ref="686Width">Width</a> - <var>1</var>;</td></tr>
<tr><th id="2221">2221</th><td></td></tr>
<tr><th id="2222">2222</th><td>  <i>// If we're creating a BFI instruction avoid cases where we need more</i></td></tr>
<tr><th id="2223">2223</th><td><i>  // instructions to materialize the BFI constant as compared to the original</i></td></tr>
<tr><th id="2224">2224</th><td><i>  // ORR.  A BFXIL will use the same constant as the original ORR, so the code</i></td></tr>
<tr><th id="2225">2225</th><td><i>  // should be no worse in this case.</i></td></tr>
<tr><th id="2226">2226</th><td>  <em>bool</em> <dfn class="local col9 decl" id="689IsBFI" title='IsBFI' data-type='bool' data-ref="689IsBFI">IsBFI</dfn> = <a class="local col5 ref" href="#685LSB" title='LSB' data-ref="685LSB">LSB</a> != <var>0</var>;</td></tr>
<tr><th id="2227">2227</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="690BFIImm" title='BFIImm' data-type='uint64_t' data-ref="690BFIImm">BFIImm</dfn> = <a class="local col0 ref" href="#680OrImm" title='OrImm' data-ref="680OrImm">OrImm</a> &gt;&gt; <a class="local col5 ref" href="#685LSB" title='LSB' data-ref="685LSB">LSB</a>;</td></tr>
<tr><th id="2228">2228</th><td>  <b>if</b> (<a class="local col9 ref" href="#689IsBFI" title='IsBFI' data-ref="689IsBFI">IsBFI</a> &amp;&amp; !<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML18isLogicalImmediateEmj" title='llvm::AArch64_AM::isLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML18isLogicalImmediateEmj">isLogicalImmediate</a>(<a class="local col0 ref" href="#690BFIImm" title='BFIImm' data-ref="690BFIImm">BFIImm</a>, <a class="local col9 ref" href="#679BitWidth" title='BitWidth' data-ref="679BitWidth">BitWidth</a>)) {</td></tr>
<tr><th id="2229">2229</th><td>    <i>// We have a BFI instruction and we know the constant can't be materialized</i></td></tr>
<tr><th id="2230">2230</th><td><i>    // with a ORR-immediate with the zero register.</i></td></tr>
<tr><th id="2231">2231</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="691OrChunks" title='OrChunks' data-type='unsigned int' data-ref="691OrChunks">OrChunks</dfn> = <var>0</var>, <dfn class="local col2 decl" id="692BFIChunks" title='BFIChunks' data-type='unsigned int' data-ref="692BFIChunks">BFIChunks</dfn> = <var>0</var>;</td></tr>
<tr><th id="2232">2232</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="693Shift" title='Shift' data-type='unsigned int' data-ref="693Shift">Shift</dfn> = <var>0</var>; <a class="local col3 ref" href="#693Shift" title='Shift' data-ref="693Shift">Shift</a> &lt; <a class="local col9 ref" href="#679BitWidth" title='BitWidth' data-ref="679BitWidth">BitWidth</a>; <a class="local col3 ref" href="#693Shift" title='Shift' data-ref="693Shift">Shift</a> += <var>16</var>) {</td></tr>
<tr><th id="2233">2233</th><td>      <b>if</b> (((<a class="local col0 ref" href="#680OrImm" title='OrImm' data-ref="680OrImm">OrImm</a> &gt;&gt; <a class="local col3 ref" href="#693Shift" title='Shift' data-ref="693Shift">Shift</a>) &amp; <var>0xFFFF</var>) != <var>0</var>)</td></tr>
<tr><th id="2234">2234</th><td>        ++<a class="local col1 ref" href="#691OrChunks" title='OrChunks' data-ref="691OrChunks">OrChunks</a>;</td></tr>
<tr><th id="2235">2235</th><td>      <b>if</b> (((<a class="local col0 ref" href="#690BFIImm" title='BFIImm' data-ref="690BFIImm">BFIImm</a> &gt;&gt; <a class="local col3 ref" href="#693Shift" title='Shift' data-ref="693Shift">Shift</a>) &amp; <var>0xFFFF</var>) != <var>0</var>)</td></tr>
<tr><th id="2236">2236</th><td>        ++<a class="local col2 ref" href="#692BFIChunks" title='BFIChunks' data-ref="692BFIChunks">BFIChunks</a>;</td></tr>
<tr><th id="2237">2237</th><td>    }</td></tr>
<tr><th id="2238">2238</th><td>    <b>if</b> (<a class="local col2 ref" href="#692BFIChunks" title='BFIChunks' data-ref="692BFIChunks">BFIChunks</a> &gt; <a class="local col1 ref" href="#691OrChunks" title='OrChunks' data-ref="691OrChunks">OrChunks</a>)</td></tr>
<tr><th id="2239">2239</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2240">2240</th><td>  }</td></tr>
<tr><th id="2241">2241</th><td></td></tr>
<tr><th id="2242">2242</th><td>  <i>// Materialize the constant to be inserted.</i></td></tr>
<tr><th id="2243">2243</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="694DL" title='DL' data-type='llvm::SDLoc' data-ref="694DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#676N" title='N' data-ref="676N">N</a>);</td></tr>
<tr><th id="2244">2244</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="695MOVIOpc" title='MOVIOpc' data-type='unsigned int' data-ref="695MOVIOpc">MOVIOpc</dfn> = VT == MVT::i32 ? AArch64::<span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::AArch64&apos;">MOVi32imm</span> : AArch64::<span class='error' title="no member named &apos;MOVi64imm&apos; in namespace &apos;llvm::AArch64&apos;">MOVi64imm</span>;</td></tr>
<tr><th id="2245">2245</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="696MOVI" title='MOVI' data-type='llvm::SDNode *' data-ref="696MOVI">MOVI</dfn> = <a class="local col7 ref" href="#677CurDAG" title='CurDAG' data-ref="677CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE">getMachineNode</a>(</td></tr>
<tr><th id="2246">2246</th><td>      <a class="local col5 ref" href="#695MOVIOpc" title='MOVIOpc' data-ref="695MOVIOpc">MOVIOpc</a>, <a class="local col4 ref" href="#694DL" title='DL' data-ref="694DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#678VT" title='VT' data-ref="678VT">VT</a>, <a class="local col7 ref" href="#677CurDAG" title='CurDAG' data-ref="677CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#690BFIImm" title='BFIImm' data-ref="690BFIImm">BFIImm</a>, <a class="local col4 ref" href="#694DL" title='DL' data-ref="694DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#678VT" title='VT' data-ref="678VT">VT</a>));</td></tr>
<tr><th id="2247">2247</th><td></td></tr>
<tr><th id="2248">2248</th><td>  <i>// Create the BFI/BFXIL instruction.</i></td></tr>
<tr><th id="2249">2249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="697Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="697Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#682And" title='And' data-ref="682And">And</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#696MOVI" title='MOVI' data-ref="696MOVI">MOVI</a>, <var>0</var>),</td></tr>
<tr><th id="2250">2250</th><td>                   <a class="local col7 ref" href="#677CurDAG" title='CurDAG' data-ref="677CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#687ImmR" title='ImmR' data-ref="687ImmR">ImmR</a>, <a class="local col4 ref" href="#694DL" title='DL' data-ref="694DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#678VT" title='VT' data-ref="678VT">VT</a>),</td></tr>
<tr><th id="2251">2251</th><td>                   <a class="local col7 ref" href="#677CurDAG" title='CurDAG' data-ref="677CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#688ImmS" title='ImmS' data-ref="688ImmS">ImmS</a>, <a class="local col4 ref" href="#694DL" title='DL' data-ref="694DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#678VT" title='VT' data-ref="678VT">VT</a>)};</td></tr>
<tr><th id="2252">2252</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="698Opc" title='Opc' data-type='unsigned int' data-ref="698Opc">Opc</dfn> = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;BFMWri&apos; in namespace &apos;llvm::AArch64&apos;">BFMWri</span> : AArch64::<span class='error' title="no member named &apos;BFMXri&apos; in namespace &apos;llvm::AArch64&apos;">BFMXri</span>;</td></tr>
<tr><th id="2253">2253</th><td>  <a class="local col7 ref" href="#677CurDAG" title='CurDAG' data-ref="677CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col6 ref" href="#676N" title='N' data-ref="676N">N</a>, <a class="local col8 ref" href="#698Opc" title='Opc' data-ref="698Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#678VT" title='VT' data-ref="678VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col7 ref" href="#697Ops" title='Ops' data-ref="697Ops">Ops</a>);</td></tr>
<tr><th id="2254">2254</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2255">2255</th><td>}</td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25tryBitfieldInsertOpFromOrPN4llvm6SDNodeERKNS_5APIntEPNS_12SelectionDAGE" title='tryBitfieldInsertOpFromOr' data-type='bool tryBitfieldInsertOpFromOr(llvm::SDNode * N, const llvm::APInt &amp; UsefulBits, llvm::SelectionDAG * CurDAG)' data-ref="_ZL25tryBitfieldInsertOpFromOrPN4llvm6SDNodeERKNS_5APIntEPNS_12SelectionDAGE">tryBitfieldInsertOpFromOr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="699N" title='N' data-type='llvm::SDNode *' data-ref="699N">N</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col0 decl" id="700UsefulBits" title='UsefulBits' data-type='const llvm::APInt &amp;' data-ref="700UsefulBits">UsefulBits</dfn>,</td></tr>
<tr><th id="2258">2258</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col1 decl" id="701CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="701CurDAG">CurDAG</dfn>) {</td></tr>
<tr><th id="2259">2259</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getOpcode() == ISD::OR &amp;&amp; &quot;Expect a OR operation&quot;) ? void (0) : __assert_fail (&quot;N-&gt;getOpcode() == ISD::OR &amp;&amp; \&quot;Expect a OR operation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2259, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a> &amp;&amp; <q>"Expect a OR operation"</q>);</td></tr>
<tr><th id="2260">2260</th><td></td></tr>
<tr><th id="2261">2261</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="702VT" title='VT' data-type='llvm::EVT' data-ref="702VT">VT</dfn> = <a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2262">2262</th><td>  <b>if</b> (<a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="2263">2263</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2264">2264</th><td></td></tr>
<tr><th id="2265">2265</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="703BitWidth" title='BitWidth' data-type='unsigned int' data-ref="703BitWidth">BitWidth</dfn> = <a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2266">2266</th><td></td></tr>
<tr><th id="2267">2267</th><td>  <i>// Because of simplify-demanded-bits in DAGCombine, involved masks may not</i></td></tr>
<tr><th id="2268">2268</th><td><i>  // have the expected shape. Try to undo that.</i></td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="704NumberOfIgnoredLowBits" title='NumberOfIgnoredLowBits' data-type='unsigned int' data-ref="704NumberOfIgnoredLowBits">NumberOfIgnoredLowBits</dfn> = <a class="local col0 ref" href="#700UsefulBits" title='UsefulBits' data-ref="700UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt18countTrailingZerosEv" title='llvm::APInt::countTrailingZeros' data-ref="_ZNK4llvm5APInt18countTrailingZerosEv">countTrailingZeros</a>();</td></tr>
<tr><th id="2271">2271</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="705NumberOfIgnoredHighBits" title='NumberOfIgnoredHighBits' data-type='unsigned int' data-ref="705NumberOfIgnoredHighBits">NumberOfIgnoredHighBits</dfn> = <a class="local col0 ref" href="#700UsefulBits" title='UsefulBits' data-ref="700UsefulBits">UsefulBits</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt17countLeadingZerosEv" title='llvm::APInt::countLeadingZeros' data-ref="_ZNK4llvm5APInt17countLeadingZerosEv">countLeadingZeros</a>();</td></tr>
<tr><th id="2272">2272</th><td></td></tr>
<tr><th id="2273">2273</th><td>  <i>// Given a OR operation, check if we have the following pattern</i></td></tr>
<tr><th id="2274">2274</th><td><i>  // ubfm c, b, imm, imm2 (or something that does the same jobs, see</i></td></tr>
<tr><th id="2275">2275</th><td><i>  //                       isBitfieldExtractOp)</i></td></tr>
<tr><th id="2276">2276</th><td><i>  // d = e &amp; mask2 ; where mask is a binary sequence of 1..10..0 and</i></td></tr>
<tr><th id="2277">2277</th><td><i>  //                 countTrailingZeros(mask2) == imm2 - imm + 1</i></td></tr>
<tr><th id="2278">2278</th><td><i>  // f = d | c</i></td></tr>
<tr><th id="2279">2279</th><td><i>  // if yes, replace the OR instruction with:</i></td></tr>
<tr><th id="2280">2280</th><td><i>  // f = BFM Opd0, Opd1, LSB, MSB ; where LSB = imm, and MSB = imm2</i></td></tr>
<tr><th id="2281">2281</th><td><i></i></td></tr>
<tr><th id="2282">2282</th><td><i>  // OR is commutative, check all combinations of operand order and values of</i></td></tr>
<tr><th id="2283">2283</th><td><i>  // BiggerPattern, i.e.</i></td></tr>
<tr><th id="2284">2284</th><td><i>  //     Opd0, Opd1, BiggerPattern=false</i></td></tr>
<tr><th id="2285">2285</th><td><i>  //     Opd1, Opd0, BiggerPattern=false</i></td></tr>
<tr><th id="2286">2286</th><td><i>  //     Opd0, Opd1, BiggerPattern=true</i></td></tr>
<tr><th id="2287">2287</th><td><i>  //     Opd1, Opd0, BiggerPattern=true</i></td></tr>
<tr><th id="2288">2288</th><td><i>  // Several of these combinations may match, so check with BiggerPattern=false</i></td></tr>
<tr><th id="2289">2289</th><td><i>  // first since that will produce better results by matching more instructions</i></td></tr>
<tr><th id="2290">2290</th><td><i>  // and/or inserting fewer extra instructions.</i></td></tr>
<tr><th id="2291">2291</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="706I" title='I' data-type='int' data-ref="706I">I</dfn> = <var>0</var>; <a class="local col6 ref" href="#706I" title='I' data-ref="706I">I</a> &lt; <var>4</var>; ++<a class="local col6 ref" href="#706I" title='I' data-ref="706I">I</a>) {</td></tr>
<tr><th id="2292">2292</th><td></td></tr>
<tr><th id="2293">2293</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col7 decl" id="707Dst" title='Dst' data-type='llvm::SDValue' data-ref="707Dst">Dst</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="708Src" title='Src' data-type='llvm::SDValue' data-ref="708Src">Src</dfn>;</td></tr>
<tr><th id="2294">2294</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="709ImmR" title='ImmR' data-type='unsigned int' data-ref="709ImmR">ImmR</dfn>, <dfn class="local col0 decl" id="710ImmS" title='ImmS' data-type='unsigned int' data-ref="710ImmS">ImmS</dfn>;</td></tr>
<tr><th id="2295">2295</th><td>    <em>bool</em> <dfn class="local col1 decl" id="711BiggerPattern" title='BiggerPattern' data-type='bool' data-ref="711BiggerPattern">BiggerPattern</dfn> = <a class="local col6 ref" href="#706I" title='I' data-ref="706I">I</a> / <var>2</var>;</td></tr>
<tr><th id="2296">2296</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="712OrOpd0Val" title='OrOpd0Val' data-type='llvm::SDValue' data-ref="712OrOpd0Val">OrOpd0Val</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#706I" title='I' data-ref="706I">I</a> % <var>2</var>);</td></tr>
<tr><th id="2297">2297</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="713OrOpd0" title='OrOpd0' data-type='llvm::SDNode *' data-ref="713OrOpd0">OrOpd0</dfn> = <a class="local col2 ref" href="#712OrOpd0Val" title='OrOpd0Val' data-ref="712OrOpd0Val">OrOpd0Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="2298">2298</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="714OrOpd1Val" title='OrOpd1Val' data-type='llvm::SDValue' data-ref="714OrOpd1Val">OrOpd1Val</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>((<a class="local col6 ref" href="#706I" title='I' data-ref="706I">I</a> + <var>1</var>) % <var>2</var>);</td></tr>
<tr><th id="2299">2299</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="715OrOpd1" title='OrOpd1' data-type='llvm::SDNode *' data-ref="715OrOpd1">OrOpd1</dfn> = <a class="local col4 ref" href="#714OrOpd1Val" title='OrOpd1Val' data-ref="714OrOpd1Val">OrOpd1Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="2300">2300</th><td></td></tr>
<tr><th id="2301">2301</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="716BFXOpc" title='BFXOpc' data-type='unsigned int' data-ref="716BFXOpc">BFXOpc</dfn>;</td></tr>
<tr><th id="2302">2302</th><td>    <em>int</em> <dfn class="local col7 decl" id="717DstLSB" title='DstLSB' data-type='int' data-ref="717DstLSB">DstLSB</dfn>, <dfn class="local col8 decl" id="718Width" title='Width' data-type='int' data-ref="718Width">Width</dfn>;</td></tr>
<tr><th id="2303">2303</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL19isBitfieldExtractOpPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb" title='isBitfieldExtractOp' data-use='c' data-ref="_ZL19isBitfieldExtractOpPN4llvm12SelectionDAGEPNS_6SDNodeERjRNS_7SDValueES4_S4_jb">isBitfieldExtractOp</a>(<a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>, <a class="local col3 ref" href="#713OrOpd0" title='OrOpd0' data-ref="713OrOpd0">OrOpd0</a>, <span class='refarg'><a class="local col6 ref" href="#716BFXOpc" title='BFXOpc' data-ref="716BFXOpc">BFXOpc</a></span>, <span class='refarg'><a class="local col8 ref" href="#708Src" title='Src' data-ref="708Src">Src</a></span>, <span class='refarg'><a class="local col9 ref" href="#709ImmR" title='ImmR' data-ref="709ImmR">ImmR</a></span>, <span class='refarg'><a class="local col0 ref" href="#710ImmS" title='ImmS' data-ref="710ImmS">ImmS</a></span>,</td></tr>
<tr><th id="2304">2304</th><td>                            <a class="local col4 ref" href="#704NumberOfIgnoredLowBits" title='NumberOfIgnoredLowBits' data-ref="704NumberOfIgnoredLowBits">NumberOfIgnoredLowBits</a>, <a class="local col1 ref" href="#711BiggerPattern" title='BiggerPattern' data-ref="711BiggerPattern">BiggerPattern</a>)) {</td></tr>
<tr><th id="2305">2305</th><td>      <i>// Check that the returned opcode is compatible with the pattern,</i></td></tr>
<tr><th id="2306">2306</th><td><i>      // i.e., same type and zero extended (U and not S)</i></td></tr>
<tr><th id="2307">2307</th><td>      <b>if</b> ((BFXOpc != AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span> &amp;&amp; VT == MVT::i64) ||</td></tr>
<tr><th id="2308">2308</th><td>          (BFXOpc != AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span> &amp;&amp; VT == MVT::i32))</td></tr>
<tr><th id="2309">2309</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2310">2310</th><td></td></tr>
<tr><th id="2311">2311</th><td>      <i>// Compute the width of the bitfield insertion</i></td></tr>
<tr><th id="2312">2312</th><td>      <a class="local col7 ref" href="#717DstLSB" title='DstLSB' data-ref="717DstLSB">DstLSB</a> = <var>0</var>;</td></tr>
<tr><th id="2313">2313</th><td>      <a class="local col8 ref" href="#718Width" title='Width' data-ref="718Width">Width</a> = <a class="local col0 ref" href="#710ImmS" title='ImmS' data-ref="710ImmS">ImmS</a> - <a class="local col9 ref" href="#709ImmR" title='ImmR' data-ref="709ImmR">ImmR</a> + <var>1</var>;</td></tr>
<tr><th id="2314">2314</th><td>      <i>// FIXME: This constraint is to catch bitfield insertion we may</i></td></tr>
<tr><th id="2315">2315</th><td><i>      // want to widen the pattern if we want to grab general bitfied</i></td></tr>
<tr><th id="2316">2316</th><td><i>      // move case</i></td></tr>
<tr><th id="2317">2317</th><td>      <b>if</b> (<a class="local col8 ref" href="#718Width" title='Width' data-ref="718Width">Width</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="2318">2318</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2319">2319</th><td></td></tr>
<tr><th id="2320">2320</th><td>      <i>// If the mask on the insertee is correct, we have a BFXIL operation. We</i></td></tr>
<tr><th id="2321">2321</th><td><i>      // can share the ImmR and ImmS values from the already-computed UBFM.</i></td></tr>
<tr><th id="2322">2322</th><td>    } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL23isBitfieldPositioningOpPN4llvm12SelectionDAGENS_7SDValueEbRS2_RiS4_" title='isBitfieldPositioningOp' data-use='c' data-ref="_ZL23isBitfieldPositioningOpPN4llvm12SelectionDAGENS_7SDValueEbRS2_RiS4_">isBitfieldPositioningOp</a>(<a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#712OrOpd0Val" title='OrOpd0Val' data-ref="712OrOpd0Val">OrOpd0Val</a>,</td></tr>
<tr><th id="2323">2323</th><td>                                       <a class="local col1 ref" href="#711BiggerPattern" title='BiggerPattern' data-ref="711BiggerPattern">BiggerPattern</a>,</td></tr>
<tr><th id="2324">2324</th><td>                                       <span class='refarg'><a class="local col8 ref" href="#708Src" title='Src' data-ref="708Src">Src</a></span>, <span class='refarg'><a class="local col7 ref" href="#717DstLSB" title='DstLSB' data-ref="717DstLSB">DstLSB</a></span>, <span class='refarg'><a class="local col8 ref" href="#718Width" title='Width' data-ref="718Width">Width</a></span>)) {</td></tr>
<tr><th id="2325">2325</th><td>      <a class="local col9 ref" href="#709ImmR" title='ImmR' data-ref="709ImmR">ImmR</a> = (<a class="local col3 ref" href="#703BitWidth" title='BitWidth' data-ref="703BitWidth">BitWidth</a> - <a class="local col7 ref" href="#717DstLSB" title='DstLSB' data-ref="717DstLSB">DstLSB</a>) % <a class="local col3 ref" href="#703BitWidth" title='BitWidth' data-ref="703BitWidth">BitWidth</a>;</td></tr>
<tr><th id="2326">2326</th><td>      <a class="local col0 ref" href="#710ImmS" title='ImmS' data-ref="710ImmS">ImmS</a> = <a class="local col8 ref" href="#718Width" title='Width' data-ref="718Width">Width</a> - <var>1</var>;</td></tr>
<tr><th id="2327">2327</th><td>    } <b>else</b></td></tr>
<tr><th id="2328">2328</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2329">2329</th><td></td></tr>
<tr><th id="2330">2330</th><td>    <i>// Check the second part of the pattern</i></td></tr>
<tr><th id="2331">2331</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="719VT" title='VT' data-type='llvm::EVT' data-ref="719VT">VT</dfn> = <a class="local col4 ref" href="#714OrOpd1Val" title='OrOpd1Val' data-ref="714OrOpd1Val">OrOpd1Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="2332">2332</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((VT == MVT::i32 || VT == MVT::i64) &amp;&amp; &quot;unexpected OR operand&quot;) ? void (0) : __assert_fail (&quot;(VT == MVT::i32 || VT == MVT::i64) &amp;&amp; \&quot;unexpected OR operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2332, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#719VT" title='VT' data-ref="719VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col9 ref" href="#719VT" title='VT' data-ref="719VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) &amp;&amp; <q>"unexpected OR operand"</q>);</td></tr>
<tr><th id="2333">2333</th><td></td></tr>
<tr><th id="2334">2334</th><td>    <i>// Compute the Known Zero for the candidate of the first operand.</i></td></tr>
<tr><th id="2335">2335</th><td><i>    // This allows to catch more general case than just looking for</i></td></tr>
<tr><th id="2336">2336</th><td><i>    // AND with imm. Indeed, simplify-demanded-bits may have removed</i></td></tr>
<tr><th id="2337">2337</th><td><i>    // the AND instruction because it proves it was useless.</i></td></tr>
<tr><th id="2338">2338</th><td>    <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> <dfn class="local col0 decl" id="720Known" title='Known' data-type='llvm::KnownBits' data-ref="720Known">Known</dfn> = <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueEj" title='llvm::SelectionDAG::computeKnownBits' data-ref="_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueEj">computeKnownBits</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#714OrOpd1Val" title='OrOpd1Val' data-ref="714OrOpd1Val">OrOpd1Val</a>);</td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td>    <i>// Check if there is enough room for the second operand to appear</i></td></tr>
<tr><th id="2341">2341</th><td><i>    // in the first one</i></td></tr>
<tr><th id="2342">2342</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col1 decl" id="721BitsToBeInserted" title='BitsToBeInserted' data-type='llvm::APInt' data-ref="721BitsToBeInserted">BitsToBeInserted</dfn> =</td></tr>
<tr><th id="2343">2343</th><td>        <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a>::<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt10getBitsSetEjjj" title='llvm::APInt::getBitsSet' data-ref="_ZN4llvm5APInt10getBitsSetEjjj">getBitsSet</a>(<a class="local col0 ref" href="#720Known" title='Known' data-ref="720Known">Known</a>.<a class="ref" href="../../../include/llvm/Support/KnownBits.h.html#_ZNK4llvm9KnownBits11getBitWidthEv" title='llvm::KnownBits::getBitWidth' data-ref="_ZNK4llvm9KnownBits11getBitWidthEv">getBitWidth</a>(), <a class="local col7 ref" href="#717DstLSB" title='DstLSB' data-ref="717DstLSB">DstLSB</a>, <a class="local col7 ref" href="#717DstLSB" title='DstLSB' data-ref="717DstLSB">DstLSB</a> + <a class="local col8 ref" href="#718Width" title='Width' data-ref="718Width">Width</a>);</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td>    <b>if</b> ((<a class="local col1 ref" href="#721BitsToBeInserted" title='BitsToBeInserted' data-ref="721BitsToBeInserted">BitsToBeInserted</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanERKNS_5APIntEOS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanERKNS_5APIntEOS0_">&amp;</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col0 ref" href="#720Known" title='Known' data-ref="720Known">Known</a>.<a class="ref" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits::Zero" title='llvm::KnownBits::Zero' data-ref="llvm::KnownBits::Zero">Zero</a>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntneEm" title='llvm::APInt::operator!=' data-ref="_ZNK4llvm5APIntneEm">!=</a> <var>0</var>)</td></tr>
<tr><th id="2346">2346</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2347">2347</th><td></td></tr>
<tr><th id="2348">2348</th><td>    <i>// Set the first operand</i></td></tr>
<tr><th id="2349">2349</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="722Imm" title='Imm' data-type='uint64_t' data-ref="722Imm">Imm</dfn>;</td></tr>
<tr><th id="2350">2350</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col5 ref" href="#715OrOpd1" title='OrOpd1' data-ref="715OrOpd1">OrOpd1</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col2 ref" href="#722Imm" title='Imm' data-ref="722Imm">Imm</a></span>) &amp;&amp;</td></tr>
<tr><th id="2351">2351</th><td>        <a class="tu ref" href="#_ZL17isBitfieldDstMaskmRKN4llvm5APIntEjNS_3EVTE" title='isBitfieldDstMask' data-use='c' data-ref="_ZL17isBitfieldDstMaskmRKN4llvm5APIntEjNS_3EVTE">isBitfieldDstMask</a>(<a class="local col2 ref" href="#722Imm" title='Imm' data-ref="722Imm">Imm</a>, <a class="local col1 ref" href="#721BitsToBeInserted" title='BitsToBeInserted' data-ref="721BitsToBeInserted">BitsToBeInserted</a>, <a class="local col5 ref" href="#705NumberOfIgnoredHighBits" title='NumberOfIgnoredHighBits' data-ref="705NumberOfIgnoredHighBits">NumberOfIgnoredHighBits</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#719VT" title='VT' data-ref="719VT">VT</a>))</td></tr>
<tr><th id="2352">2352</th><td>      <i>// In that case, we can eliminate the AND</i></td></tr>
<tr><th id="2353">2353</th><td>      <a class="local col7 ref" href="#707Dst" title='Dst' data-ref="707Dst">Dst</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#715OrOpd1" title='OrOpd1' data-ref="715OrOpd1">OrOpd1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2354">2354</th><td>    <b>else</b></td></tr>
<tr><th id="2355">2355</th><td>      <i>// Maybe the AND has been removed by simplify-demanded-bits</i></td></tr>
<tr><th id="2356">2356</th><td><i>      // or is useful because it discards more bits</i></td></tr>
<tr><th id="2357">2357</th><td>      <a class="local col7 ref" href="#707Dst" title='Dst' data-ref="707Dst">Dst</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#714OrOpd1Val" title='OrOpd1Val' data-ref="714OrOpd1Val">OrOpd1Val</a>;</td></tr>
<tr><th id="2358">2358</th><td></td></tr>
<tr><th id="2359">2359</th><td>    <i>// both parts match</i></td></tr>
<tr><th id="2360">2360</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="723DL" title='DL' data-type='llvm::SDLoc' data-ref="723DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>);</td></tr>
<tr><th id="2361">2361</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="724Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="724Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#707Dst" title='Dst' data-ref="707Dst">Dst</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#708Src" title='Src' data-ref="708Src">Src</a>, <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col9 ref" href="#709ImmR" title='ImmR' data-ref="709ImmR">ImmR</a>, <a class="local col3 ref" href="#723DL" title='DL' data-ref="723DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#719VT" title='VT' data-ref="719VT">VT</a>),</td></tr>
<tr><th id="2362">2362</th><td>                     <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#710ImmS" title='ImmS' data-ref="710ImmS">ImmS</a>, <a class="local col3 ref" href="#723DL" title='DL' data-ref="723DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#719VT" title='VT' data-ref="719VT">VT</a>)};</td></tr>
<tr><th id="2363">2363</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="725Opc" title='Opc' data-type='unsigned int' data-ref="725Opc">Opc</dfn> = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;BFMWri&apos; in namespace &apos;llvm::AArch64&apos;">BFMWri</span> : AArch64::<span class='error' title="no member named &apos;BFMXri&apos; in namespace &apos;llvm::AArch64&apos;">BFMXri</span>;</td></tr>
<tr><th id="2364">2364</th><td>    <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>, <a class="local col5 ref" href="#725Opc" title='Opc' data-ref="725Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#719VT" title='VT' data-ref="719VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#724Ops" title='Ops' data-ref="724Ops">Ops</a>);</td></tr>
<tr><th id="2365">2365</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2366">2366</th><td>  }</td></tr>
<tr><th id="2367">2367</th><td></td></tr>
<tr><th id="2368">2368</th><td>  <i>// Generate a BFXIL from 'or (and X, Mask0Imm), (and Y, Mask1Imm)' iff</i></td></tr>
<tr><th id="2369">2369</th><td><i>  // Mask0Imm and ~Mask1Imm are equivalent and one of the MaskImms is a shifted</i></td></tr>
<tr><th id="2370">2370</th><td><i>  // mask (e.g., 0x000ffff0).</i></td></tr>
<tr><th id="2371">2371</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="726Mask0Imm" title='Mask0Imm' data-type='uint64_t' data-ref="726Mask0Imm">Mask0Imm</dfn>, <dfn class="local col7 decl" id="727Mask1Imm" title='Mask1Imm' data-type='uint64_t' data-ref="727Mask1Imm">Mask1Imm</dfn>;</td></tr>
<tr><th id="2372">2372</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="728And0" title='And0' data-type='llvm::SDValue' data-ref="728And0">And0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2373">2373</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="729And1" title='And1' data-type='llvm::SDValue' data-ref="729And1">And1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2374">2374</th><td>  <b>if</b> (<a class="local col8 ref" href="#728And0" title='And0' data-ref="728And0">And0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="local col9 ref" href="#729And1" title='And1' data-ref="729And1">And1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>() &amp;&amp;</td></tr>
<tr><th id="2375">2375</th><td>      <a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col8 ref" href="#728And0" title='And0' data-ref="728And0">And0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col6 ref" href="#726Mask0Imm" title='Mask0Imm' data-ref="726Mask0Imm">Mask0Imm</a></span>) &amp;&amp;</td></tr>
<tr><th id="2376">2376</th><td>      <a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col9 ref" href="#729And1" title='And1' data-ref="729And1">And1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col7 ref" href="#727Mask1Imm" title='Mask1Imm' data-ref="727Mask1Imm">Mask1Imm</a></span>) &amp;&amp;</td></tr>
<tr><th id="2377">2377</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col3 ref" href="#703BitWidth" title='BitWidth' data-ref="703BitWidth">BitWidth</a>, <a class="local col6 ref" href="#726Mask0Imm" title='Mask0Imm' data-ref="726Mask0Imm">Mask0Imm</a>) <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col3 ref" href="#703BitWidth" title='BitWidth' data-ref="703BitWidth">BitWidth</a>, <a class="local col7 ref" href="#727Mask1Imm" title='Mask1Imm' data-ref="727Mask1Imm">Mask1Imm</a>) &amp;&amp;</td></tr>
<tr><th id="2378">2378</th><td>      (<a class="tu ref" href="#_ZL13isShiftedMaskmN4llvm3EVTE" title='isShiftedMask' data-use='c' data-ref="_ZL13isShiftedMaskmN4llvm3EVTE">isShiftedMask</a>(<a class="local col6 ref" href="#726Mask0Imm" title='Mask0Imm' data-ref="726Mask0Imm">Mask0Imm</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>) || <a class="tu ref" href="#_ZL13isShiftedMaskmN4llvm3EVTE" title='isShiftedMask' data-use='c' data-ref="_ZL13isShiftedMaskmN4llvm3EVTE">isShiftedMask</a>(<a class="local col7 ref" href="#727Mask1Imm" title='Mask1Imm' data-ref="727Mask1Imm">Mask1Imm</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>))) {</td></tr>
<tr><th id="2379">2379</th><td></td></tr>
<tr><th id="2380">2380</th><td>    <i>// ORR is commutative, so canonicalize to the form 'or (and X, Mask0Imm),</i></td></tr>
<tr><th id="2381">2381</th><td><i>    // (and Y, Mask1Imm)' where Mask1Imm is the shifted mask masking off the</i></td></tr>
<tr><th id="2382">2382</th><td><i>    // bits to be inserted.</i></td></tr>
<tr><th id="2383">2383</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL13isShiftedMaskmN4llvm3EVTE" title='isShiftedMask' data-use='c' data-ref="_ZL13isShiftedMaskmN4llvm3EVTE">isShiftedMask</a>(<a class="local col6 ref" href="#726Mask0Imm" title='Mask0Imm' data-ref="726Mask0Imm">Mask0Imm</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>)) {</td></tr>
<tr><th id="2384">2384</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#728And0" title='And0' data-ref="728And0">And0</a></span>, <span class='refarg'><a class="local col9 ref" href="#729And1" title='And1' data-ref="729And1">And1</a></span>);</td></tr>
<tr><th id="2385">2385</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#726Mask0Imm" title='Mask0Imm' data-ref="726Mask0Imm">Mask0Imm</a></span>, <span class='refarg'><a class="local col7 ref" href="#727Mask1Imm" title='Mask1Imm' data-ref="727Mask1Imm">Mask1Imm</a></span>);</td></tr>
<tr><th id="2386">2386</th><td>    }</td></tr>
<tr><th id="2387">2387</th><td></td></tr>
<tr><th id="2388">2388</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="730Src" title='Src' data-type='llvm::SDValue' data-ref="730Src">Src</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#729And1" title='And1' data-ref="729And1">And1</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2389">2389</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="731Dst" title='Dst' data-type='llvm::SDValue' data-ref="731Dst">Dst</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#728And0" title='And0' data-ref="728And0">And0</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2390">2390</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="732LSB" title='LSB' data-type='unsigned int' data-ref="732LSB">LSB</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col7 ref" href="#727Mask1Imm" title='Mask1Imm' data-ref="727Mask1Imm">Mask1Imm</a>);</td></tr>
<tr><th id="2391">2391</th><td>    <em>int</em> <dfn class="local col3 decl" id="733Width" title='Width' data-type='int' data-ref="733Width">Width</dfn> = <a class="local col3 ref" href="#703BitWidth" title='BitWidth' data-ref="703BitWidth">BitWidth</a> - <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col3 ref" href="#703BitWidth" title='BitWidth' data-ref="703BitWidth">BitWidth</a>, <a class="local col6 ref" href="#726Mask0Imm" title='Mask0Imm' data-ref="726Mask0Imm">Mask0Imm</a>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt15countPopulationEv" title='llvm::APInt::countPopulation' data-ref="_ZNK4llvm5APInt15countPopulationEv">countPopulation</a>();</td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td>    <i>// The BFXIL inserts the low-order bits from a source register, so right</i></td></tr>
<tr><th id="2394">2394</th><td><i>    // shift the needed bits into place.</i></td></tr>
<tr><th id="2395">2395</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="734DL" title='DL' data-type='llvm::SDLoc' data-ref="734DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>);</td></tr>
<tr><th id="2396">2396</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="735ShiftOpc" title='ShiftOpc' data-type='unsigned int' data-ref="735ShiftOpc">ShiftOpc</dfn> = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span> : AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>;</td></tr>
<tr><th id="2397">2397</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="736LSR" title='LSR' data-type='llvm::SDNode *' data-ref="736LSR">LSR</dfn> = <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_">getMachineNode</a>(</td></tr>
<tr><th id="2398">2398</th><td>        <a class="local col5 ref" href="#735ShiftOpc" title='ShiftOpc' data-ref="735ShiftOpc">ShiftOpc</a>, <a class="local col4 ref" href="#734DL" title='DL' data-ref="734DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#730Src" title='Src' data-ref="730Src">Src</a>, <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#732LSB" title='LSB' data-ref="732LSB">LSB</a>, <a class="local col4 ref" href="#734DL" title='DL' data-ref="734DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>),</td></tr>
<tr><th id="2399">2399</th><td>        <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#703BitWidth" title='BitWidth' data-ref="703BitWidth">BitWidth</a> - <var>1</var>, <a class="local col4 ref" href="#734DL" title='DL' data-ref="734DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>));</td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td>    <i>// BFXIL is an alias of BFM, so translate to BFM operands.</i></td></tr>
<tr><th id="2402">2402</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="737ImmR" title='ImmR' data-type='unsigned int' data-ref="737ImmR">ImmR</dfn> = (<a class="local col3 ref" href="#703BitWidth" title='BitWidth' data-ref="703BitWidth">BitWidth</a> - <a class="local col2 ref" href="#732LSB" title='LSB' data-ref="732LSB">LSB</a>) % <a class="local col3 ref" href="#703BitWidth" title='BitWidth' data-ref="703BitWidth">BitWidth</a>;</td></tr>
<tr><th id="2403">2403</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="738ImmS" title='ImmS' data-type='unsigned int' data-ref="738ImmS">ImmS</dfn> = <a class="local col3 ref" href="#733Width" title='Width' data-ref="733Width">Width</a> - <var>1</var>;</td></tr>
<tr><th id="2404">2404</th><td></td></tr>
<tr><th id="2405">2405</th><td>    <i>// Create the BFXIL instruction.</i></td></tr>
<tr><th id="2406">2406</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="739Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="739Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#731Dst" title='Dst' data-ref="731Dst">Dst</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#736LSR" title='LSR' data-ref="736LSR">LSR</a>, <var>0</var>),</td></tr>
<tr><th id="2407">2407</th><td>                     <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#737ImmR" title='ImmR' data-ref="737ImmR">ImmR</a>, <a class="local col4 ref" href="#734DL" title='DL' data-ref="734DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>),</td></tr>
<tr><th id="2408">2408</th><td>                     <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#738ImmS" title='ImmS' data-ref="738ImmS">ImmS</a>, <a class="local col4 ref" href="#734DL" title='DL' data-ref="734DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>)};</td></tr>
<tr><th id="2409">2409</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="740Opc" title='Opc' data-type='unsigned int' data-ref="740Opc">Opc</dfn> = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;BFMWri&apos; in namespace &apos;llvm::AArch64&apos;">BFMWri</span> : AArch64::<span class='error' title="no member named &apos;BFMXri&apos; in namespace &apos;llvm::AArch64&apos;">BFMXri</span>;</td></tr>
<tr><th id="2410">2410</th><td>    <a class="local col1 ref" href="#701CurDAG" title='CurDAG' data-ref="701CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col9 ref" href="#699N" title='N' data-ref="699N">N</a>, <a class="local col0 ref" href="#740Opc" title='Opc' data-ref="740Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#702VT" title='VT' data-ref="702VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col9 ref" href="#739Ops" title='Ops' data-ref="739Ops">Ops</a>);</td></tr>
<tr><th id="2411">2411</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2412">2412</th><td>  }</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2415">2415</th><td>}</td></tr>
<tr><th id="2416">2416</th><td></td></tr>
<tr><th id="2417">2417</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19tryBitfieldInsertOpEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertOp' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertOp(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19tryBitfieldInsertOpEPN4llvm6SDNodeE">tryBitfieldInsertOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="741N" title='N' data-type='llvm::SDNode *' data-ref="741N">N</dfn>) {</td></tr>
<tr><th id="2418">2418</th><td>  <b>if</b> (<a class="local col1 ref" href="#741N" title='N' data-ref="741N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>)</td></tr>
<tr><th id="2419">2419</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2420">2420</th><td></td></tr>
<tr><th id="2421">2421</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col2 decl" id="742NUsefulBits" title='NUsefulBits' data-type='llvm::APInt' data-ref="742NUsefulBits">NUsefulBits</dfn>;</td></tr>
<tr><th id="2422">2422</th><td>  <a class="tu ref" href="#_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj" title='getUsefulBits' data-use='c' data-ref="_ZL13getUsefulBitsN4llvm7SDValueERNS_5APIntEj">getUsefulBits</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#741N" title='N' data-ref="741N">N</a>, <var>0</var>), <span class='refarg'><a class="local col2 ref" href="#742NUsefulBits" title='NUsefulBits' data-ref="742NUsefulBits">NUsefulBits</a></span>);</td></tr>
<tr><th id="2423">2423</th><td></td></tr>
<tr><th id="2424">2424</th><td>  <i>// If all bits are not useful, just return UNDEF.</i></td></tr>
<tr><th id="2425">2425</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntntEv" title='llvm::APInt::operator!' data-ref="_ZNK4llvm5APIntntEv">!</a><a class="local col2 ref" href="#742NUsefulBits" title='NUsefulBits' data-ref="742NUsefulBits">NUsefulBits</a>) {</td></tr>
<tr><th id="2426">2426</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTE">SelectNodeTo</a>(<a class="local col1 ref" href="#741N" title='N' data-ref="741N">N</a>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="local col1 ref" href="#741N" title='N' data-ref="741N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>));</td></tr>
<tr><th id="2427">2427</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2428">2428</th><td>  }</td></tr>
<tr><th id="2429">2429</th><td></td></tr>
<tr><th id="2430">2430</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL25tryBitfieldInsertOpFromOrPN4llvm6SDNodeERKNS_5APIntEPNS_12SelectionDAGE" title='tryBitfieldInsertOpFromOr' data-use='c' data-ref="_ZL25tryBitfieldInsertOpFromOrPN4llvm6SDNodeERKNS_5APIntEPNS_12SelectionDAGE">tryBitfieldInsertOpFromOr</a>(<a class="local col1 ref" href="#741N" title='N' data-ref="741N">N</a>, <a class="local col2 ref" href="#742NUsefulBits" title='NUsefulBits' data-ref="742NUsefulBits">NUsefulBits</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>))</td></tr>
<tr><th id="2431">2431</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td>  <b>return</b> <a class="tu ref" href="#_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE" title='tryBitfieldInsertOpFromOrAndImm' data-use='c' data-ref="_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE">tryBitfieldInsertOpFromOrAndImm</a>(<a class="local col1 ref" href="#741N" title='N' data-ref="741N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>);</td></tr>
<tr><th id="2434">2434</th><td>}</td></tr>
<tr><th id="2435">2435</th><td></td></tr>
<tr><th id="2436">2436</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25tryBitfieldInsertInZeroOpEPN4llvm6SDNodeE">/// SelectBitfieldInsertInZeroOp - Match a UBFIZ instruction that is the</i></td></tr>
<tr><th id="2437">2437</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25tryBitfieldInsertInZeroOpEPN4llvm6SDNodeE">/// equivalent of a left shift by a constant amount followed by an and masking</i></td></tr>
<tr><th id="2438">2438</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25tryBitfieldInsertInZeroOpEPN4llvm6SDNodeE">/// out a contiguous set of bits.</i></td></tr>
<tr><th id="2439">2439</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25tryBitfieldInsertInZeroOpEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertInZeroOp' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertInZeroOp(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25tryBitfieldInsertInZeroOpEPN4llvm6SDNodeE">tryBitfieldInsertInZeroOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="743N" title='N' data-type='llvm::SDNode *' data-ref="743N">N</dfn>) {</td></tr>
<tr><th id="2440">2440</th><td>  <b>if</b> (<a class="local col3 ref" href="#743N" title='N' data-ref="743N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>)</td></tr>
<tr><th id="2441">2441</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="744VT" title='VT' data-type='llvm::EVT' data-ref="744VT">VT</dfn> = <a class="local col3 ref" href="#743N" title='N' data-ref="743N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2444">2444</th><td>  <b>if</b> (<a class="local col4 ref" href="#744VT" title='VT' data-ref="744VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col4 ref" href="#744VT" title='VT' data-ref="744VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="2445">2445</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="745Op0" title='Op0' data-type='llvm::SDValue' data-ref="745Op0">Op0</dfn>;</td></tr>
<tr><th id="2448">2448</th><td>  <em>int</em> <dfn class="local col6 decl" id="746DstLSB" title='DstLSB' data-type='int' data-ref="746DstLSB">DstLSB</dfn>, <dfn class="local col7 decl" id="747Width" title='Width' data-type='int' data-ref="747Width">Width</dfn>;</td></tr>
<tr><th id="2449">2449</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL23isBitfieldPositioningOpPN4llvm12SelectionDAGENS_7SDValueEbRS2_RiS4_" title='isBitfieldPositioningOp' data-use='c' data-ref="_ZL23isBitfieldPositioningOpPN4llvm12SelectionDAGENS_7SDValueEbRS2_RiS4_">isBitfieldPositioningOp</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#743N" title='N' data-ref="743N">N</a>, <var>0</var>), <i>/*BiggerPattern=*/</i><b>false</b>,</td></tr>
<tr><th id="2450">2450</th><td>                               <span class='refarg'><a class="local col5 ref" href="#745Op0" title='Op0' data-ref="745Op0">Op0</a></span>, <span class='refarg'><a class="local col6 ref" href="#746DstLSB" title='DstLSB' data-ref="746DstLSB">DstLSB</a></span>, <span class='refarg'><a class="local col7 ref" href="#747Width" title='Width' data-ref="747Width">Width</a></span>))</td></tr>
<tr><th id="2451">2451</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td>  <i>// ImmR is the rotate right amount.</i></td></tr>
<tr><th id="2454">2454</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="748ImmR" title='ImmR' data-type='unsigned int' data-ref="748ImmR">ImmR</dfn> = (<a class="local col4 ref" href="#744VT" title='VT' data-ref="744VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() - <a class="local col6 ref" href="#746DstLSB" title='DstLSB' data-ref="746DstLSB">DstLSB</a>) % <a class="local col4 ref" href="#744VT" title='VT' data-ref="744VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2455">2455</th><td>  <i>// ImmS is the most significant bit of the source to be moved.</i></td></tr>
<tr><th id="2456">2456</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="749ImmS" title='ImmS' data-type='unsigned int' data-ref="749ImmS">ImmS</dfn> = <a class="local col7 ref" href="#747Width" title='Width' data-ref="747Width">Width</a> - <var>1</var>;</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="750DL" title='DL' data-type='llvm::SDLoc' data-ref="750DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#743N" title='N' data-ref="743N">N</a>);</td></tr>
<tr><th id="2459">2459</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="751Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="751Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#745Op0" title='Op0' data-ref="745Op0">Op0</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#748ImmR" title='ImmR' data-ref="748ImmR">ImmR</a>, <a class="local col0 ref" href="#750DL" title='DL' data-ref="750DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#744VT" title='VT' data-ref="744VT">VT</a>),</td></tr>
<tr><th id="2460">2460</th><td>                   <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col9 ref" href="#749ImmS" title='ImmS' data-ref="749ImmS">ImmS</a>, <a class="local col0 ref" href="#750DL" title='DL' data-ref="750DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#744VT" title='VT' data-ref="744VT">VT</a>)};</td></tr>
<tr><th id="2461">2461</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="752Opc" title='Opc' data-type='unsigned int' data-ref="752Opc">Opc</dfn> = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span> : AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>;</td></tr>
<tr><th id="2462">2462</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col3 ref" href="#743N" title='N' data-ref="743N">N</a>, <a class="local col2 ref" href="#752Opc" title='Opc' data-ref="752Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#744VT" title='VT' data-ref="744VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col1 ref" href="#751Ops" title='Ops' data-ref="751Ops">Ops</a>);</td></tr>
<tr><th id="2463">2463</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2464">2464</th><td>}</td></tr>
<tr><th id="2465">2465</th><td></td></tr>
<tr><th id="2466">2466</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryShiftAmountModEPN4llvm6SDNodeE">/// tryShiftAmountMod - Take advantage of built-in mod of shift amount in</i></td></tr>
<tr><th id="2467">2467</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryShiftAmountModEPN4llvm6SDNodeE">/// variable shift/rotate instructions.</i></td></tr>
<tr><th id="2468">2468</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryShiftAmountModEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryShiftAmountMod' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryShiftAmountMod(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryShiftAmountModEPN4llvm6SDNodeE">tryShiftAmountMod</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="753N" title='N' data-type='llvm::SDNode *' data-ref="753N">N</dfn>) {</td></tr>
<tr><th id="2469">2469</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="754VT" title='VT' data-type='llvm::EVT' data-ref="754VT">VT</dfn> = <a class="local col3 ref" href="#753N" title='N' data-ref="753N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2470">2470</th><td></td></tr>
<tr><th id="2471">2471</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="755Opc" title='Opc' data-type='unsigned int' data-ref="755Opc">Opc</dfn>;</td></tr>
<tr><th id="2472">2472</th><td>  <b>switch</b> (<a class="local col3 ref" href="#753N" title='N' data-ref="753N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2473">2473</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ROTR" title='llvm::ISD::NodeType::ROTR' data-ref="llvm::ISD::NodeType::ROTR">ROTR</a>:</td></tr>
<tr><th id="2474">2474</th><td>    Opc = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;RORVWr&apos; in namespace &apos;llvm::AArch64&apos;">RORVWr</span> : AArch64::<span class='error' title="no member named &apos;RORVXr&apos; in namespace &apos;llvm::AArch64&apos;">RORVXr</span>;</td></tr>
<tr><th id="2475">2475</th><td>    <b>break</b>;</td></tr>
<tr><th id="2476">2476</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>:</td></tr>
<tr><th id="2477">2477</th><td>    Opc = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;LSLVWr&apos; in namespace &apos;llvm::AArch64&apos;">LSLVWr</span> : AArch64::<span class='error' title="no member named &apos;LSLVXr&apos; in namespace &apos;llvm::AArch64&apos;">LSLVXr</span>;</td></tr>
<tr><th id="2478">2478</th><td>    <b>break</b>;</td></tr>
<tr><th id="2479">2479</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>:</td></tr>
<tr><th id="2480">2480</th><td>    Opc = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;LSRVWr&apos; in namespace &apos;llvm::AArch64&apos;">LSRVWr</span> : AArch64::<span class='error' title="no member named &apos;LSRVXr&apos; in namespace &apos;llvm::AArch64&apos;">LSRVXr</span>;</td></tr>
<tr><th id="2481">2481</th><td>    <b>break</b>;</td></tr>
<tr><th id="2482">2482</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>:</td></tr>
<tr><th id="2483">2483</th><td>    Opc = (VT == MVT::i32) ? AArch64::<span class='error' title="no member named &apos;ASRVWr&apos; in namespace &apos;llvm::AArch64&apos;">ASRVWr</span> : AArch64::<span class='error' title="no member named &apos;ASRVXr&apos; in namespace &apos;llvm::AArch64&apos;">ASRVXr</span>;</td></tr>
<tr><th id="2484">2484</th><td>    <b>break</b>;</td></tr>
<tr><th id="2485">2485</th><td>  <b>default</b>:</td></tr>
<tr><th id="2486">2486</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2487">2487</th><td>  }</td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="756Size" title='Size' data-type='uint64_t' data-ref="756Size">Size</dfn>;</td></tr>
<tr><th id="2490">2490</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="757Bits" title='Bits' data-type='uint64_t' data-ref="757Bits">Bits</dfn>;</td></tr>
<tr><th id="2491">2491</th><td>  <b>if</b> (<a class="local col4 ref" href="#754VT" title='VT' data-ref="754VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="2492">2492</th><td>    <a class="local col7 ref" href="#757Bits" title='Bits' data-ref="757Bits">Bits</a> = <var>5</var>;</td></tr>
<tr><th id="2493">2493</th><td>    <a class="local col6 ref" href="#756Size" title='Size' data-ref="756Size">Size</a> = <var>32</var>;</td></tr>
<tr><th id="2494">2494</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#754VT" title='VT' data-ref="754VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) {</td></tr>
<tr><th id="2495">2495</th><td>    <a class="local col7 ref" href="#757Bits" title='Bits' data-ref="757Bits">Bits</a> = <var>6</var>;</td></tr>
<tr><th id="2496">2496</th><td>    <a class="local col6 ref" href="#756Size" title='Size' data-ref="756Size">Size</a> = <var>64</var>;</td></tr>
<tr><th id="2497">2497</th><td>  } <b>else</b></td></tr>
<tr><th id="2498">2498</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2499">2499</th><td></td></tr>
<tr><th id="2500">2500</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="758ShiftAmt" title='ShiftAmt' data-type='llvm::SDValue' data-ref="758ShiftAmt">ShiftAmt</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#753N" title='N' data-ref="753N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2501">2501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="759DL" title='DL' data-type='llvm::SDLoc' data-ref="759DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#753N" title='N' data-ref="753N">N</a>);</td></tr>
<tr><th id="2502">2502</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="760NewShiftAmt" title='NewShiftAmt' data-type='llvm::SDValue' data-ref="760NewShiftAmt">NewShiftAmt</dfn>;</td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td>  <i>// Skip over an extend of the shift amount.</i></td></tr>
<tr><th id="2505">2505</th><td>  <b>if</b> (<a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ZERO_EXTEND" title='llvm::ISD::NodeType::ZERO_EXTEND' data-ref="llvm::ISD::NodeType::ZERO_EXTEND">ZERO_EXTEND</a> ||</td></tr>
<tr><th id="2506">2506</th><td>      <a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ANY_EXTEND" title='llvm::ISD::NodeType::ANY_EXTEND' data-ref="llvm::ISD::NodeType::ANY_EXTEND">ANY_EXTEND</a>)</td></tr>
<tr><th id="2507">2507</th><td>    <a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td>  <b>if</b> (<a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> || <a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>) {</td></tr>
<tr><th id="2510">2510</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="761Add0" title='Add0' data-type='llvm::SDValue' data-ref="761Add0">Add0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2511">2511</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="762Add1" title='Add1' data-type='llvm::SDValue' data-ref="762Add1">Add1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2512">2512</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="763Add0Imm" title='Add0Imm' data-type='uint64_t' data-ref="763Add0Imm">Add0Imm</dfn>;</td></tr>
<tr><th id="2513">2513</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="764Add1Imm" title='Add1Imm' data-type='uint64_t' data-ref="764Add1Imm">Add1Imm</dfn>;</td></tr>
<tr><th id="2514">2514</th><td>    <i>// If we are shifting by X+/-N where N == 0 mod Size, then just shift by X</i></td></tr>
<tr><th id="2515">2515</th><td><i>    // to avoid the ADD/SUB.</i></td></tr>
<tr><th id="2516">2516</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL14isIntImmediateN4llvm7SDValueERm" title='isIntImmediate' data-use='c' data-ref="_ZL14isIntImmediateN4llvm7SDValueERm">isIntImmediate</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#762Add1" title='Add1' data-ref="762Add1">Add1</a>, <span class='refarg'><a class="local col4 ref" href="#764Add1Imm" title='Add1Imm' data-ref="764Add1Imm">Add1Imm</a></span>) &amp;&amp; (<a class="local col4 ref" href="#764Add1Imm" title='Add1Imm' data-ref="764Add1Imm">Add1Imm</a> % <a class="local col6 ref" href="#756Size" title='Size' data-ref="756Size">Size</a> == <var>0</var>))</td></tr>
<tr><th id="2517">2517</th><td>      <a class="local col0 ref" href="#760NewShiftAmt" title='NewShiftAmt' data-ref="760NewShiftAmt">NewShiftAmt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#761Add0" title='Add0' data-ref="761Add0">Add0</a>;</td></tr>
<tr><th id="2518">2518</th><td>    <i>// If we are shifting by N-X where N == 0 mod Size, then just shift by -X to</i></td></tr>
<tr><th id="2519">2519</th><td><i>    // generate a NEG instead of a SUB of a constant.</i></td></tr>
<tr><th id="2520">2520</th><td>    <b>else</b> <b>if</b> (<a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a> &amp;&amp;</td></tr>
<tr><th id="2521">2521</th><td>             <a class="tu ref" href="#_ZL14isIntImmediateN4llvm7SDValueERm" title='isIntImmediate' data-use='c' data-ref="_ZL14isIntImmediateN4llvm7SDValueERm">isIntImmediate</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#761Add0" title='Add0' data-ref="761Add0">Add0</a>, <span class='refarg'><a class="local col3 ref" href="#763Add0Imm" title='Add0Imm' data-ref="763Add0Imm">Add0Imm</a></span>) &amp;&amp; <a class="local col3 ref" href="#763Add0Imm" title='Add0Imm' data-ref="763Add0Imm">Add0Imm</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2522">2522</th><td>             (<a class="local col3 ref" href="#763Add0Imm" title='Add0Imm' data-ref="763Add0Imm">Add0Imm</a> % <a class="local col6 ref" href="#756Size" title='Size' data-ref="756Size">Size</a> == <var>0</var>)) {</td></tr>
<tr><th id="2523">2523</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="765NegOpc" title='NegOpc' data-type='unsigned int' data-ref="765NegOpc">NegOpc</dfn>;</td></tr>
<tr><th id="2524">2524</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="766ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="766ZeroReg">ZeroReg</dfn>;</td></tr>
<tr><th id="2525">2525</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="767SubVT" title='SubVT' data-type='llvm::EVT' data-ref="767SubVT">SubVT</dfn> = <a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2526">2526</th><td>      <b>if</b> (<a class="local col7 ref" href="#767SubVT" title='SubVT' data-ref="767SubVT">SubVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="2527">2527</th><td>        NegOpc = AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>;</td></tr>
<tr><th id="2528">2528</th><td>        ZeroReg = AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>;</td></tr>
<tr><th id="2529">2529</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2530">2530</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubVT == MVT::i64) ? void (0) : __assert_fail (&quot;SubVT == MVT::i64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2530, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#767SubVT" title='SubVT' data-ref="767SubVT">SubVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="2531">2531</th><td>        NegOpc = AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>;</td></tr>
<tr><th id="2532">2532</th><td>        ZeroReg = AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>;</td></tr>
<tr><th id="2533">2533</th><td>      }</td></tr>
<tr><th id="2534">2534</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="768Zero" title='Zero' data-type='llvm::SDValue' data-ref="768Zero">Zero</dfn> =</td></tr>
<tr><th id="2535">2535</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE">getCopyFromReg</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(), <a class="local col9 ref" href="#759DL" title='DL' data-ref="759DL">DL</a>, <a class="local col6 ref" href="#766ZeroReg" title='ZeroReg' data-ref="766ZeroReg">ZeroReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#767SubVT" title='SubVT' data-ref="767SubVT">SubVT</a>);</td></tr>
<tr><th id="2536">2536</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col9 decl" id="769Neg" title='Neg' data-type='llvm::MachineSDNode *' data-ref="769Neg">Neg</dfn> =</td></tr>
<tr><th id="2537">2537</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_">getMachineNode</a>(<a class="local col5 ref" href="#765NegOpc" title='NegOpc' data-ref="765NegOpc">NegOpc</a>, <a class="local col9 ref" href="#759DL" title='DL' data-ref="759DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#767SubVT" title='SubVT' data-ref="767SubVT">SubVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#768Zero" title='Zero' data-ref="768Zero">Zero</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#762Add1" title='Add1' data-ref="762Add1">Add1</a>);</td></tr>
<tr><th id="2538">2538</th><td>      <a class="local col0 ref" href="#760NewShiftAmt" title='NewShiftAmt' data-ref="760NewShiftAmt">NewShiftAmt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#769Neg" title='Neg' data-ref="769Neg">Neg</a>, <var>0</var>);</td></tr>
<tr><th id="2539">2539</th><td>    } <b>else</b></td></tr>
<tr><th id="2540">2540</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2541">2541</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2542">2542</th><td>    <i>// If the shift amount is masked with an AND, check that the mask covers the</i></td></tr>
<tr><th id="2543">2543</th><td><i>    // bits that are implicitly ANDed off by the above opcodes and if so, skip</i></td></tr>
<tr><th id="2544">2544</th><td><i>    // the AND.</i></td></tr>
<tr><th id="2545">2545</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="770MaskImm" title='MaskImm' data-type='uint64_t' data-ref="770MaskImm">MaskImm</dfn>;</td></tr>
<tr><th id="2546">2546</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePKN4llvm6SDNodeEjRm">isOpcWithIntImmediate</a>(<a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col0 ref" href="#770MaskImm" title='MaskImm' data-ref="770MaskImm">MaskImm</a></span>))</td></tr>
<tr><th id="2547">2547</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE" title='llvm::countTrailingOnes' data-ref="_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE">countTrailingOnes</a>(<a class="local col0 ref" href="#770MaskImm" title='MaskImm' data-ref="770MaskImm">MaskImm</a>) &lt; <a class="local col7 ref" href="#757Bits" title='Bits' data-ref="757Bits">Bits</a>)</td></tr>
<tr><th id="2550">2550</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2551">2551</th><td></td></tr>
<tr><th id="2552">2552</th><td>    <a class="local col0 ref" href="#760NewShiftAmt" title='NewShiftAmt' data-ref="760NewShiftAmt">NewShiftAmt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#758ShiftAmt" title='ShiftAmt' data-ref="758ShiftAmt">ShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2553">2553</th><td>  }</td></tr>
<tr><th id="2554">2554</th><td></td></tr>
<tr><th id="2555">2555</th><td>  <i>// Narrow/widen the shift amount to match the size of the shift operation.</i></td></tr>
<tr><th id="2556">2556</th><td>  <b>if</b> (<a class="local col4 ref" href="#754VT" title='VT' data-ref="754VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="2557">2557</th><td>    <a class="local col0 ref" href="#760NewShiftAmt" title='NewShiftAmt' data-ref="760NewShiftAmt">NewShiftAmt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu ref" href="#_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE" title='narrowIfNeeded' data-use='c' data-ref="_ZL14narrowIfNeededPN4llvm12SelectionDAGENS_7SDValueE">narrowIfNeeded</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#760NewShiftAmt" title='NewShiftAmt' data-ref="760NewShiftAmt">NewShiftAmt</a>);</td></tr>
<tr><th id="2558">2558</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#754VT" title='VT' data-ref="754VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> &amp;&amp; <a class="local col0 ref" href="#760NewShiftAmt" title='NewShiftAmt' data-ref="760NewShiftAmt">NewShiftAmt</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="2559">2559</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="771SubReg" title='SubReg' data-type='llvm::SDValue' data-ref="771SubReg">SubReg</dfn> = CurDAG-&gt;getTargetConstant(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>, DL, MVT::i32);</td></tr>
<tr><th id="2560">2560</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col2 decl" id="772Ext" title='Ext' data-type='llvm::MachineSDNode *' data-ref="772Ext">Ext</dfn> = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="2561">2561</th><td>        AArch64::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::AArch64&apos;">SUBREG_TO_REG</span>, DL, VT,</td></tr>
<tr><th id="2562">2562</th><td>        CurDAG-&gt;getTargetConstant(<var>0</var>, DL, MVT::i64), NewShiftAmt, SubReg);</td></tr>
<tr><th id="2563">2563</th><td>    <a class="local col0 ref" href="#760NewShiftAmt" title='NewShiftAmt' data-ref="760NewShiftAmt">NewShiftAmt</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col2 ref" href="#772Ext" title='Ext' data-ref="772Ext">Ext</a>, <var>0</var>);</td></tr>
<tr><th id="2564">2564</th><td>  }</td></tr>
<tr><th id="2565">2565</th><td></td></tr>
<tr><th id="2566">2566</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="773Ops" title='Ops' data-type='llvm::SDValue [2]' data-ref="773Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#753N" title='N' data-ref="753N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#760NewShiftAmt" title='NewShiftAmt' data-ref="760NewShiftAmt">NewShiftAmt</a>};</td></tr>
<tr><th id="2567">2567</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col3 ref" href="#753N" title='N' data-ref="753N">N</a>, <a class="local col5 ref" href="#755Opc" title='Opc' data-ref="755Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#754VT" title='VT' data-ref="754VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#773Ops" title='Ops' data-ref="773Ops">Ops</a>);</td></tr>
<tr><th id="2568">2568</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2569">2569</th><td>}</td></tr>
<tr><th id="2570">2570</th><td></td></tr>
<tr><th id="2571">2571</th><td><em>bool</em></td></tr>
<tr><th id="2572">2572</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectCVTFixedPosOperandEN4llvm7SDValueERS2_j" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectCVTFixedPosOperand' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectCVTFixedPosOperand(llvm::SDValue N, llvm::SDValue &amp; FixedPos, unsigned int RegWidth)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel24SelectCVTFixedPosOperandEN4llvm7SDValueERS2_j">SelectCVTFixedPosOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="774N" title='N' data-type='llvm::SDValue' data-ref="774N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="775FixedPos" title='FixedPos' data-type='llvm::SDValue &amp;' data-ref="775FixedPos">FixedPos</dfn>,</td></tr>
<tr><th id="2573">2573</th><td>                                              <em>unsigned</em> <dfn class="local col6 decl" id="776RegWidth" title='RegWidth' data-type='unsigned int' data-ref="776RegWidth">RegWidth</dfn>) {</td></tr>
<tr><th id="2574">2574</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col7 decl" id="777FVal" title='FVal' data-type='llvm::APFloat' data-ref="777FVal">FVal</dfn><a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1Ed" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1Ed">(</a><var>0.0</var>);</td></tr>
<tr><th id="2575">2575</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col8 decl" id="778CN" title='CN' data-type='llvm::ConstantFPSDNode *' data-ref="778CN"><a class="local col8 ref" href="#778CN" title='CN' data-ref="778CN">CN</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#774N" title='N' data-ref="774N">N</a></span>))</td></tr>
<tr><th id="2576">2576</th><td>    <a class="local col7 ref" href="#777FVal" title='FVal' data-ref="777FVal">FVal</a> <a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloataSERKS0_" title='llvm::APFloat::operator=' data-ref="_ZN4llvm7APFloataSERKS0_">=</a> <a class="local col8 ref" href="#778CN" title='CN' data-ref="778CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode11getValueAPFEv" title='llvm::ConstantFPSDNode::getValueAPF' data-ref="_ZNK4llvm16ConstantFPSDNode11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="2577">2577</th><td>  <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> *<dfn class="local col9 decl" id="779LN" title='LN' data-type='llvm::LoadSDNode *' data-ref="779LN"><a class="local col9 ref" href="#779LN" title='LN' data-ref="779LN">LN</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#774N" title='N' data-ref="774N">N</a></span>)) {</td></tr>
<tr><th id="2578">2578</th><td>    <i>// Some otherwise illegal constants are allowed in this case.</i></td></tr>
<tr><th id="2579">2579</th><td>    <b>if</b> (<a class="local col9 ref" href="#779LN" title='LN' data-ref="779LN">LN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ADDlow" title='llvm::AArch64ISD::NodeType::ADDlow' data-ref="llvm::AArch64ISD::NodeType::ADDlow">ADDlow</a> ||</td></tr>
<tr><th id="2580">2580</th><td>        !<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode">ConstantPoolSDNode</a>&gt;(<a class="local col9 ref" href="#779LN" title='LN' data-ref="779LN">LN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)))</td></tr>
<tr><th id="2581">2581</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2582">2582</th><td></td></tr>
<tr><th id="2583">2583</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode">ConstantPoolSDNode</a> *<dfn class="local col0 decl" id="780CN" title='CN' data-type='llvm::ConstantPoolSDNode *' data-ref="780CN">CN</dfn> =</td></tr>
<tr><th id="2584">2584</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode">ConstantPoolSDNode</a>&gt;(<a class="local col9 ref" href="#779LN" title='LN' data-ref="779LN">LN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="2585">2585</th><td>    <a class="local col7 ref" href="#777FVal" title='FVal' data-ref="777FVal">FVal</a> <a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloataSERKS0_" title='llvm::APFloat::operator=' data-ref="_ZN4llvm7APFloataSERKS0_">=</a> <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col0 ref" href="#780CN" title='CN' data-ref="780CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18ConstantPoolSDNode11getConstValEv" title='llvm::ConstantPoolSDNode::getConstVal' data-ref="_ZNK4llvm18ConstantPoolSDNode11getConstValEv">getConstVal</a>())-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="2586">2586</th><td>  } <b>else</b></td></tr>
<tr><th id="2587">2587</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2588">2588</th><td></td></tr>
<tr><th id="2589">2589</th><td>  <i>// An FCVT[SU] instruction performs: convertToInt(Val * 2^fbits) where fbits</i></td></tr>
<tr><th id="2590">2590</th><td><i>  // is between 1 and 32 for a destination w-register, or 1 and 64 for an</i></td></tr>
<tr><th id="2591">2591</th><td><i>  // x-register.</i></td></tr>
<tr><th id="2592">2592</th><td><i>  //</i></td></tr>
<tr><th id="2593">2593</th><td><i>  // By this stage, we've detected (fp_to_[su]int (fmul Val, THIS_NODE)) so we</i></td></tr>
<tr><th id="2594">2594</th><td><i>  // want THIS_NODE to be 2^fbits. This is much easier to deal with using</i></td></tr>
<tr><th id="2595">2595</th><td><i>  // integers.</i></td></tr>
<tr><th id="2596">2596</th><td>  <em>bool</em> <dfn class="local col1 decl" id="781IsExact" title='IsExact' data-type='bool' data-ref="781IsExact">IsExact</dfn>;</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td>  <i>// fbits is between 1 and 64 in the worst-case, which means the fmul</i></td></tr>
<tr><th id="2599">2599</th><td><i>  // could have 2^64 as an actual operand. Need 65 bits of precision.</i></td></tr>
<tr><th id="2600">2600</th><td>  <a class="type" href="../../../include/llvm/ADT/APSInt.h.html#llvm::APSInt" title='llvm::APSInt' data-ref="llvm::APSInt">APSInt</a> <dfn class="local col2 decl" id="782IntVal" title='IntVal' data-type='llvm::APSInt' data-ref="782IntVal">IntVal</dfn><a class="ref" href="../../../include/llvm/ADT/APSInt.h.html#_ZN4llvm6APSIntC1Ejb" title='llvm::APSInt::APSInt' data-ref="_ZN4llvm6APSIntC1Ejb">(</a><var>65</var>, <b>true</b>);</td></tr>
<tr><th id="2601">2601</th><td>  <a class="local col7 ref" href="#777FVal" title='FVal' data-ref="777FVal">FVal</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat16convertToIntegerERNS_6APSIntENS_11APFloatBase12roundingModeEPb" title='llvm::APFloat::convertToInteger' data-ref="_ZNK4llvm7APFloat16convertToIntegerERNS_6APSIntENS_11APFloatBase12roundingModeEPb">convertToInteger</a>(<span class='refarg'><a class="local col2 ref" href="#782IntVal" title='IntVal' data-ref="782IntVal">IntVal</a></span>, <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="enum" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloatBase::roundingMode::rmTowardZero" title='llvm::APFloatBase::roundingMode::rmTowardZero' data-ref="llvm::APFloatBase::roundingMode::rmTowardZero">rmTowardZero</a>, &amp;<a class="local col1 ref" href="#781IsExact" title='IsExact' data-ref="781IsExact">IsExact</a>);</td></tr>
<tr><th id="2602">2602</th><td></td></tr>
<tr><th id="2603">2603</th><td>  <i>// N.b. isPowerOf2 also checks for &gt; 0.</i></td></tr>
<tr><th id="2604">2604</th><td>  <b>if</b> (!<a class="local col1 ref" href="#781IsExact" title='IsExact' data-ref="781IsExact">IsExact</a> || !<a class="local col2 ref" href="#782IntVal" title='IntVal' data-ref="782IntVal">IntVal</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2605">2605</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="783FBits" title='FBits' data-type='unsigned int' data-ref="783FBits">FBits</dfn> = <a class="local col2 ref" href="#782IntVal" title='IntVal' data-ref="782IntVal">IntVal</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="2606">2606</th><td></td></tr>
<tr><th id="2607">2607</th><td>  <i>// Checks above should have guaranteed that we haven't lost information in</i></td></tr>
<tr><th id="2608">2608</th><td><i>  // finding FBits, but it must still be in range.</i></td></tr>
<tr><th id="2609">2609</th><td>  <b>if</b> (<a class="local col3 ref" href="#783FBits" title='FBits' data-ref="783FBits">FBits</a> == <var>0</var> || <a class="local col3 ref" href="#783FBits" title='FBits' data-ref="783FBits">FBits</a> &gt; <a class="local col6 ref" href="#776RegWidth" title='RegWidth' data-ref="776RegWidth">RegWidth</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2610">2610</th><td></td></tr>
<tr><th id="2611">2611</th><td>  <a class="local col5 ref" href="#775FixedPos" title='FixedPos' data-ref="775FixedPos">FixedPos</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#783FBits" title='FBits' data-ref="783FBits">FBits</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#774N" title='N' data-ref="774N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2612">2612</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2613">2613</th><td>}</td></tr>
<tr><th id="2614">2614</th><td></td></tr>
<tr><th id="2615">2615</th><td><i  data-doc="_ZL31getIntOperandFromRegisterStringN4llvm9StringRefE">// Inspects a register string of the form o0:op1:CRn:CRm:op2 gets the fields</i></td></tr>
<tr><th id="2616">2616</th><td><i  data-doc="_ZL31getIntOperandFromRegisterStringN4llvm9StringRefE">// of the string and obtains the integer values from them and combines these</i></td></tr>
<tr><th id="2617">2617</th><td><i  data-doc="_ZL31getIntOperandFromRegisterStringN4llvm9StringRefE">// into a single value to be used in the MRS/MSR instruction.</i></td></tr>
<tr><th id="2618">2618</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL31getIntOperandFromRegisterStringN4llvm9StringRefE" title='getIntOperandFromRegisterString' data-type='int getIntOperandFromRegisterString(llvm::StringRef RegString)' data-ref="_ZL31getIntOperandFromRegisterStringN4llvm9StringRefE">getIntOperandFromRegisterString</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="784RegString" title='RegString' data-type='llvm::StringRef' data-ref="784RegString">RegString</dfn>) {</td></tr>
<tr><th id="2619">2619</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <var>5</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="785Fields" title='Fields' data-type='SmallVector&lt;llvm::StringRef, 5&gt;' data-ref="785Fields">Fields</dfn>;</td></tr>
<tr><th id="2620">2620</th><td>  <a class="local col4 ref" href="#784RegString" title='RegString' data-ref="784RegString">RegString</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib">split</a>(<span class='refarg'><a class="local col5 ref" href="#785Fields" title='Fields' data-ref="785Fields">Fields</a></span>, <kbd>':'</kbd>);</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td>  <b>if</b> (<a class="local col5 ref" href="#785Fields" title='Fields' data-ref="785Fields">Fields</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="2623">2623</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="2624">2624</th><td></td></tr>
<tr><th id="2625">2625</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Fields.size() == 5 &amp;&amp; &quot;Invalid number of fields in read register string&quot;) ? void (0) : __assert_fail (&quot;Fields.size() == 5 &amp;&amp; \&quot;Invalid number of fields in read register string\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2626, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#785Fields" title='Fields' data-ref="785Fields">Fields</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>5</var></td></tr>
<tr><th id="2626">2626</th><td>            &amp;&amp; <q>"Invalid number of fields in read register string"</q>);</td></tr>
<tr><th id="2627">2627</th><td></td></tr>
<tr><th id="2628">2628</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>5</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="786Ops" title='Ops' data-type='SmallVector&lt;int, 5&gt;' data-ref="786Ops">Ops</dfn>;</td></tr>
<tr><th id="2629">2629</th><td>  <em>bool</em> <dfn class="local col7 decl" id="787AllIntFields" title='AllIntFields' data-type='bool' data-ref="787AllIntFields">AllIntFields</dfn> = <b>true</b>;</td></tr>
<tr><th id="2630">2630</th><td></td></tr>
<tr><th id="2631">2631</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="788Field" title='Field' data-type='llvm::StringRef' data-ref="788Field">Field</dfn> : <a class="local col5 ref" href="#785Fields" title='Fields' data-ref="785Fields">Fields</a>) {</td></tr>
<tr><th id="2632">2632</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="789IntField" title='IntField' data-type='unsigned int' data-ref="789IntField">IntField</dfn>;</td></tr>
<tr><th id="2633">2633</th><td>    <a class="local col7 ref" href="#787AllIntFields" title='AllIntFields' data-ref="787AllIntFields">AllIntFields</a> &amp;= !<a class="local col8 ref" href="#788Field" title='Field' data-ref="788Field">Field</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>10</var>, <span class='refarg'><a class="local col9 ref" href="#789IntField" title='IntField' data-ref="789IntField">IntField</a></span>);</td></tr>
<tr><th id="2634">2634</th><td>    <a class="local col6 ref" href="#786Ops" title='Ops' data-ref="786Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#789IntField" title='IntField' data-ref="789IntField">IntField</a>);</td></tr>
<tr><th id="2635">2635</th><td>  }</td></tr>
<tr><th id="2636">2636</th><td></td></tr>
<tr><th id="2637">2637</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AllIntFields &amp;&amp; &quot;Unexpected non-integer value in special register string.&quot;) ? void (0) : __assert_fail (&quot;AllIntFields &amp;&amp; \&quot;Unexpected non-integer value in special register string.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2638, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#787AllIntFields" title='AllIntFields' data-ref="787AllIntFields">AllIntFields</a> &amp;&amp;</td></tr>
<tr><th id="2638">2638</th><td>          <q>"Unexpected non-integer value in special register string."</q>);</td></tr>
<tr><th id="2639">2639</th><td></td></tr>
<tr><th id="2640">2640</th><td>  <i>// Need to combine the integer fields of the string into a single value</i></td></tr>
<tr><th id="2641">2641</th><td><i>  // based on the bit encoding of MRS/MSR instruction.</i></td></tr>
<tr><th id="2642">2642</th><td>  <b>return</b> (<a class="local col6 ref" href="#786Ops" title='Ops' data-ref="786Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> &lt;&lt; <var>14</var>) | (<a class="local col6 ref" href="#786Ops" title='Ops' data-ref="786Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> &lt;&lt; <var>11</var>) | (<a class="local col6 ref" href="#786Ops" title='Ops' data-ref="786Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> &lt;&lt; <var>7</var>) |</td></tr>
<tr><th id="2643">2643</th><td>         (<a class="local col6 ref" href="#786Ops" title='Ops' data-ref="786Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> &lt;&lt; <var>3</var>) | (<a class="local col6 ref" href="#786Ops" title='Ops' data-ref="786Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a>);</td></tr>
<tr><th id="2644">2644</th><td>}</td></tr>
<tr><th id="2645">2645</th><td></td></tr>
<tr><th id="2646">2646</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">// Lower the read_register intrinsic to an MRS instruction node if the special</i></td></tr>
<tr><th id="2647">2647</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">// register string argument is either of the form detailed in the ALCE (the</i></td></tr>
<tr><th id="2648">2648</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">// form described in getIntOperandsFromRegsterString) or is a named register</i></td></tr>
<tr><th id="2649">2649</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">// known by the MRS SysReg mapper.</i></td></tr>
<tr><th id="2650">2650</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryReadRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryReadRegister(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">tryReadRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="790N" title='N' data-type='llvm::SDNode *' data-ref="790N">N</dfn>) {</td></tr>
<tr><th id="2651">2651</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a> *<dfn class="local col1 decl" id="791MD" title='MD' data-type='const llvm::MDNodeSDNode *' data-ref="791MD">MD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a>&gt;(<a class="local col0 ref" href="#790N" title='N' data-ref="790N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="2652">2652</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a> *<dfn class="local col2 decl" id="792RegString" title='RegString' data-type='const llvm::MDString *' data-ref="792RegString">RegString</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a>&gt;(<a class="local col1 ref" href="#791MD" title='MD' data-ref="791MD">MD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12MDNodeSDNode5getMDEv" title='llvm::MDNodeSDNode::getMD' data-ref="_ZNK4llvm12MDNodeSDNode5getMDEv">getMD</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2653">2653</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col3 decl" id="793DL" title='DL' data-type='llvm::SDLoc' data-ref="793DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#790N" title='N' data-ref="790N">N</a>);</td></tr>
<tr><th id="2654">2654</th><td></td></tr>
<tr><th id="2655">2655</th><td>  <em>int</em> <dfn class="local col4 decl" id="794Reg" title='Reg' data-type='int' data-ref="794Reg">Reg</dfn> = <a class="tu ref" href="#_ZL31getIntOperandFromRegisterStringN4llvm9StringRefE" title='getIntOperandFromRegisterString' data-use='c' data-ref="_ZL31getIntOperandFromRegisterStringN4llvm9StringRefE">getIntOperandFromRegisterString</a>(<a class="local col2 ref" href="#792RegString" title='RegString' data-ref="792RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>());</td></tr>
<tr><th id="2656">2656</th><td>  <b>if</b> (<a class="local col4 ref" href="#794Reg" title='Reg' data-ref="794Reg">Reg</a> != -<var>1</var>) {</td></tr>
<tr><th id="2657">2657</th><td>    ReplaceNode(N, CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="2658">2658</th><td>                       AArch64::<span class='error' title="no member named &apos;MRS&apos; in namespace &apos;llvm::AArch64&apos;">MRS</span>, DL, N-&gt;getSimpleValueType(<var>0</var>), MVT::Other,</td></tr>
<tr><th id="2659">2659</th><td>                       CurDAG-&gt;getTargetConstant(Reg, DL, MVT::i32),</td></tr>
<tr><th id="2660">2660</th><td>                       N-&gt;getOperand(<var>0</var>)));</td></tr>
<tr><th id="2661">2661</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2662">2662</th><td>  }</td></tr>
<tr><th id="2663">2663</th><td></td></tr>
<tr><th id="2664">2664</th><td>  <i>// Use the sysreg mapper to map the remaining possible strings to the</i></td></tr>
<tr><th id="2665">2665</th><td><i>  // value for the register to be used for the instruction operand.</i></td></tr>
<tr><th id="2666">2666</th><td>  <em>auto</em> <dfn class="local col5 decl" id="795TheReg" title='TheReg' data-type='const llvm::AArch64SysReg::SysReg *' data-ref="795TheReg">TheReg</dfn> = <span class="namespace">AArch64SysReg::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm13AArch64SysReg18lookupSysRegByNameENS_9StringRefE" title='llvm::AArch64SysReg::lookupSysRegByName' data-ref="_ZN4llvm13AArch64SysReg18lookupSysRegByNameENS_9StringRefE">lookupSysRegByName</a>(<a class="local col2 ref" href="#792RegString" title='RegString' data-ref="792RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>());</td></tr>
<tr><th id="2667">2667</th><td>  <b>if</b> (TheReg &amp;&amp; TheReg-&gt;Readable &amp;&amp;</td></tr>
<tr><th id="2668">2668</th><td>      TheReg-&gt;haveFeatures(Subtarget-&gt;<span class='error' title="no member named &apos;getFeatureBits&apos; in &apos;llvm::AArch64Subtarget&apos;">getFeatureBits</span>()))</td></tr>
<tr><th id="2669">2669</th><td>    <a class="local col4 ref" href="#794Reg" title='Reg' data-ref="794Reg">Reg</a> = <a class="local col5 ref" href="#795TheReg" title='TheReg' data-ref="795TheReg">TheReg</a>-&gt;<a class="ref" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64SysReg::SysReg::Encoding" title='llvm::AArch64SysReg::SysReg::Encoding' data-ref="llvm::AArch64SysReg::SysReg::Encoding">Encoding</a>;</td></tr>
<tr><th id="2670">2670</th><td>  <b>else</b></td></tr>
<tr><th id="2671">2671</th><td>    <a class="local col4 ref" href="#794Reg" title='Reg' data-ref="794Reg">Reg</a> = <span class="namespace">AArch64SysReg::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm13AArch64SysReg20parseGenericRegisterENS_9StringRefE" title='llvm::AArch64SysReg::parseGenericRegister' data-ref="_ZN4llvm13AArch64SysReg20parseGenericRegisterENS_9StringRefE">parseGenericRegister</a>(<a class="local col2 ref" href="#792RegString" title='RegString' data-ref="792RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>());</td></tr>
<tr><th id="2672">2672</th><td></td></tr>
<tr><th id="2673">2673</th><td>  <b>if</b> (<a class="local col4 ref" href="#794Reg" title='Reg' data-ref="794Reg">Reg</a> != -<var>1</var>) {</td></tr>
<tr><th id="2674">2674</th><td>    ReplaceNode(N, CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="2675">2675</th><td>                       AArch64::<span class='error' title="no member named &apos;MRS&apos; in namespace &apos;llvm::AArch64&apos;">MRS</span>, DL, N-&gt;getSimpleValueType(<var>0</var>), MVT::Other,</td></tr>
<tr><th id="2676">2676</th><td>                       CurDAG-&gt;getTargetConstant(Reg, DL, MVT::i32),</td></tr>
<tr><th id="2677">2677</th><td>                       N-&gt;getOperand(<var>0</var>)));</td></tr>
<tr><th id="2678">2678</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2679">2679</th><td>  }</td></tr>
<tr><th id="2680">2680</th><td></td></tr>
<tr><th id="2681">2681</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2682">2682</th><td>}</td></tr>
<tr><th id="2683">2683</th><td></td></tr>
<tr><th id="2684">2684</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">// Lower the write_register intrinsic to an MSR instruction node if the special</i></td></tr>
<tr><th id="2685">2685</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">// register string argument is either of the form detailed in the ALCE (the</i></td></tr>
<tr><th id="2686">2686</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">// form described in getIntOperandsFromRegsterString) or is a named register</i></td></tr>
<tr><th id="2687">2687</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">// known by the MSR SysReg mapper.</i></td></tr>
<tr><th id="2688">2688</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryWriteRegister' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::tryWriteRegister(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">tryWriteRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="796N" title='N' data-type='llvm::SDNode *' data-ref="796N">N</dfn>) {</td></tr>
<tr><th id="2689">2689</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a> *<dfn class="local col7 decl" id="797MD" title='MD' data-type='const llvm::MDNodeSDNode *' data-ref="797MD">MD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a>&gt;(<a class="local col6 ref" href="#796N" title='N' data-ref="796N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="2690">2690</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a> *<dfn class="local col8 decl" id="798RegString" title='RegString' data-type='const llvm::MDString *' data-ref="798RegString">RegString</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a>&gt;(<a class="local col7 ref" href="#797MD" title='MD' data-ref="797MD">MD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12MDNodeSDNode5getMDEv" title='llvm::MDNodeSDNode::getMD' data-ref="_ZNK4llvm12MDNodeSDNode5getMDEv">getMD</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2691">2691</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="799DL" title='DL' data-type='llvm::SDLoc' data-ref="799DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#796N" title='N' data-ref="796N">N</a>);</td></tr>
<tr><th id="2692">2692</th><td></td></tr>
<tr><th id="2693">2693</th><td>  <em>int</em> <dfn class="local col0 decl" id="800Reg" title='Reg' data-type='int' data-ref="800Reg">Reg</dfn> = <a class="tu ref" href="#_ZL31getIntOperandFromRegisterStringN4llvm9StringRefE" title='getIntOperandFromRegisterString' data-use='c' data-ref="_ZL31getIntOperandFromRegisterStringN4llvm9StringRefE">getIntOperandFromRegisterString</a>(<a class="local col8 ref" href="#798RegString" title='RegString' data-ref="798RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>());</td></tr>
<tr><th id="2694">2694</th><td>  <b>if</b> (<a class="local col0 ref" href="#800Reg" title='Reg' data-ref="800Reg">Reg</a> != -<var>1</var>) {</td></tr>
<tr><th id="2695">2695</th><td>    ReplaceNode(</td></tr>
<tr><th id="2696">2696</th><td>        N, CurDAG-&gt;getMachineNode(AArch64::<span class='error' title="no member named &apos;MSR&apos; in namespace &apos;llvm::AArch64&apos;">MSR</span>, DL, MVT::Other,</td></tr>
<tr><th id="2697">2697</th><td>                                  CurDAG-&gt;getTargetConstant(Reg, DL, MVT::i32),</td></tr>
<tr><th id="2698">2698</th><td>                                  N-&gt;getOperand(<var>2</var>), N-&gt;getOperand(<var>0</var>)));</td></tr>
<tr><th id="2699">2699</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2700">2700</th><td>  }</td></tr>
<tr><th id="2701">2701</th><td></td></tr>
<tr><th id="2702">2702</th><td>  <i>// Check if the register was one of those allowed as the pstatefield value in</i></td></tr>
<tr><th id="2703">2703</th><td><i>  // the MSR (immediate) instruction. To accept the values allowed in the</i></td></tr>
<tr><th id="2704">2704</th><td><i>  // pstatefield for the MSR (immediate) instruction, we also require that an</i></td></tr>
<tr><th id="2705">2705</th><td><i>  // immediate value has been provided as an argument, we know that this is</i></td></tr>
<tr><th id="2706">2706</th><td><i>  // the case as it has been ensured by semantic checking.</i></td></tr>
<tr><th id="2707">2707</th><td>  <em>auto</em> <dfn class="local col1 decl" id="801PMapper" title='PMapper' data-type='auto' data-ref="801PMapper">PMapper</dfn> = AArch64PState::<span class='error' title="no member named &apos;lookupPStateByName&apos; in namespace &apos;llvm::AArch64PState&apos;">lookupPStateByName</span>(RegString-&gt;getString());</td></tr>
<tr><th id="2708">2708</th><td>  <b>if</b> (PMapper) {</td></tr>
<tr><th id="2709">2709</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isa&lt;ConstantSDNode&gt;(N-&gt;getOperand(2)) &amp;&amp; &quot;Expected a constant integer expression.&quot;) ? void (0) : __assert_fail (&quot;isa&lt;ConstantSDNode&gt;(N-&gt;getOperand(2)) &amp;&amp; \&quot;Expected a constant integer expression.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2710, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#796N" title='N' data-ref="796N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="2710">2710</th><td>              &amp;&amp; <q>"Expected a constant integer expression."</q>);</td></tr>
<tr><th id="2711">2711</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="802Reg" title='Reg' data-type='unsigned int' data-ref="802Reg">Reg</dfn> = PMapper-&gt;Encoding;</td></tr>
<tr><th id="2712">2712</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="803Immed" title='Immed' data-type='uint64_t' data-ref="803Immed">Immed</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#796N" title='N' data-ref="796N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2713">2713</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="804State" title='State' data-type='unsigned int' data-ref="804State">State</dfn>;</td></tr>
<tr><th id="2714">2714</th><td>    <b>if</b> (Reg == AArch64PState::<span class='error' title="no member named &apos;PAN&apos; in namespace &apos;llvm::AArch64PState&apos;">PAN</span> || Reg == AArch64PState::<span class='error' title="no member named &apos;UAO&apos; in namespace &apos;llvm::AArch64PState&apos;">UAO</span> || Reg == AArch64PState::<span class='error' title="no member named &apos;SSBS&apos; in namespace &apos;llvm::AArch64PState&apos;">SSBS</span>) {</td></tr>
<tr><th id="2715">2715</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Immed &lt; 2 &amp;&amp; &quot;Bad imm&quot;) ? void (0) : __assert_fail (&quot;Immed &lt; 2 &amp;&amp; \&quot;Bad imm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2715, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#803Immed" title='Immed' data-ref="803Immed">Immed</a> &lt; <var>2</var> &amp;&amp; <q>"Bad imm"</q>);</td></tr>
<tr><th id="2716">2716</th><td>      State = AArch64::<span class='error' title="no member named &apos;MSRpstateImm1&apos; in namespace &apos;llvm::AArch64&apos;">MSRpstateImm1</span>;</td></tr>
<tr><th id="2717">2717</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2718">2718</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Immed &lt; 16 &amp;&amp; &quot;Bad imm&quot;) ? void (0) : __assert_fail (&quot;Immed &lt; 16 &amp;&amp; \&quot;Bad imm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2718, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#803Immed" title='Immed' data-ref="803Immed">Immed</a> &lt; <var>16</var> &amp;&amp; <q>"Bad imm"</q>);</td></tr>
<tr><th id="2719">2719</th><td>      State = AArch64::<span class='error' title="no member named &apos;MSRpstateImm4&apos; in namespace &apos;llvm::AArch64&apos;">MSRpstateImm4</span>;</td></tr>
<tr><th id="2720">2720</th><td>    }</td></tr>
<tr><th id="2721">2721</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col6 ref" href="#796N" title='N' data-ref="796N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_">getMachineNode</a>(</td></tr>
<tr><th id="2722">2722</th><td>                       <a class="local col4 ref" href="#804State" title='State' data-ref="804State">State</a>, <a class="local col9 ref" href="#799DL" title='DL' data-ref="799DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>,</td></tr>
<tr><th id="2723">2723</th><td>                       <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#802Reg" title='Reg' data-ref="802Reg">Reg</a>, <a class="local col9 ref" href="#799DL" title='DL' data-ref="799DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2724">2724</th><td>                       <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#803Immed" title='Immed' data-ref="803Immed">Immed</a>, <a class="local col9 ref" href="#799DL" title='DL' data-ref="799DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>),</td></tr>
<tr><th id="2725">2725</th><td>                       <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#796N" title='N' data-ref="796N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)));</td></tr>
<tr><th id="2726">2726</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2727">2727</th><td>  }</td></tr>
<tr><th id="2728">2728</th><td></td></tr>
<tr><th id="2729">2729</th><td>  <i>// Use the sysreg mapper to attempt to map the remaining possible strings</i></td></tr>
<tr><th id="2730">2730</th><td><i>  // to the value for the register to be used for the MSR (register)</i></td></tr>
<tr><th id="2731">2731</th><td><i>  // instruction operand.</i></td></tr>
<tr><th id="2732">2732</th><td>  <em>auto</em> <dfn class="local col5 decl" id="805TheReg" title='TheReg' data-type='const llvm::AArch64SysReg::SysReg *' data-ref="805TheReg">TheReg</dfn> = <span class="namespace">AArch64SysReg::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm13AArch64SysReg18lookupSysRegByNameENS_9StringRefE" title='llvm::AArch64SysReg::lookupSysRegByName' data-ref="_ZN4llvm13AArch64SysReg18lookupSysRegByNameENS_9StringRefE">lookupSysRegByName</a>(<a class="local col8 ref" href="#798RegString" title='RegString' data-ref="798RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>());</td></tr>
<tr><th id="2733">2733</th><td>  <b>if</b> (TheReg &amp;&amp; TheReg-&gt;Writeable &amp;&amp;</td></tr>
<tr><th id="2734">2734</th><td>      TheReg-&gt;haveFeatures(Subtarget-&gt;<span class='error' title="no member named &apos;getFeatureBits&apos; in &apos;llvm::AArch64Subtarget&apos;">getFeatureBits</span>()))</td></tr>
<tr><th id="2735">2735</th><td>    <a class="local col0 ref" href="#800Reg" title='Reg' data-ref="800Reg">Reg</a> = <a class="local col5 ref" href="#805TheReg" title='TheReg' data-ref="805TheReg">TheReg</a>-&gt;<a class="ref" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64SysReg::SysReg::Encoding" title='llvm::AArch64SysReg::SysReg::Encoding' data-ref="llvm::AArch64SysReg::SysReg::Encoding">Encoding</a>;</td></tr>
<tr><th id="2736">2736</th><td>  <b>else</b></td></tr>
<tr><th id="2737">2737</th><td>    <a class="local col0 ref" href="#800Reg" title='Reg' data-ref="800Reg">Reg</a> = <span class="namespace">AArch64SysReg::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm13AArch64SysReg20parseGenericRegisterENS_9StringRefE" title='llvm::AArch64SysReg::parseGenericRegister' data-ref="_ZN4llvm13AArch64SysReg20parseGenericRegisterENS_9StringRefE">parseGenericRegister</a>(<a class="local col8 ref" href="#798RegString" title='RegString' data-ref="798RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>());</td></tr>
<tr><th id="2738">2738</th><td>  <b>if</b> (<a class="local col0 ref" href="#800Reg" title='Reg' data-ref="800Reg">Reg</a> != -<var>1</var>) {</td></tr>
<tr><th id="2739">2739</th><td>    ReplaceNode(N, CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="2740">2740</th><td>                       AArch64::<span class='error' title="no member named &apos;MSR&apos; in namespace &apos;llvm::AArch64&apos;">MSR</span>, DL, MVT::Other,</td></tr>
<tr><th id="2741">2741</th><td>                       CurDAG-&gt;getTargetConstant(Reg, DL, MVT::i32),</td></tr>
<tr><th id="2742">2742</th><td>                       N-&gt;getOperand(<var>2</var>), N-&gt;getOperand(<var>0</var>)));</td></tr>
<tr><th id="2743">2743</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2744">2744</th><td>  }</td></tr>
<tr><th id="2745">2745</th><td></td></tr>
<tr><th id="2746">2746</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2747">2747</th><td>}</td></tr>
<tr><th id="2748">2748</th><td></td></tr>
<tr><th id="2749">2749</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE">/// We've got special pseudo-instructions for these</i></td></tr>
<tr><th id="2750">2750</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectCMP_SWAP' data-type='bool (anonymous namespace)::AArch64DAGToDAGISel::SelectCMP_SWAP(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE">SelectCMP_SWAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="806N" title='N' data-type='llvm::SDNode *' data-ref="806N">N</dfn>) {</td></tr>
<tr><th id="2751">2751</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="807Opcode" title='Opcode' data-type='unsigned int' data-ref="807Opcode">Opcode</dfn>;</td></tr>
<tr><th id="2752">2752</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="808MemTy" title='MemTy' data-type='llvm::EVT' data-ref="808MemTy">MemTy</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>();</td></tr>
<tr><th id="2753">2753</th><td></td></tr>
<tr><th id="2754">2754</th><td>  <i>// Leave IR for LSE if subtarget supports it.</i></td></tr>
<tr><th id="2755">2755</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget" title='(anonymous namespace)::AArch64DAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget6hasLSEEv" title='llvm::AArch64Subtarget::hasLSE' data-ref="_ZNK4llvm16AArch64Subtarget6hasLSEEv">hasLSE</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2756">2756</th><td></td></tr>
<tr><th id="2757">2757</th><td>  <b>if</b> (<a class="local col8 ref" href="#808MemTy" title='MemTy' data-ref="808MemTy">MemTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="2758">2758</th><td>    Opcode = AArch64::<span class='error' title="no member named &apos;CMP_SWAP_8&apos; in namespace &apos;llvm::AArch64&apos;">CMP_SWAP_8</span>;</td></tr>
<tr><th id="2759">2759</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#808MemTy" title='MemTy' data-ref="808MemTy">MemTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="2760">2760</th><td>    Opcode = AArch64::<span class='error' title="no member named &apos;CMP_SWAP_16&apos; in namespace &apos;llvm::AArch64&apos;">CMP_SWAP_16</span>;</td></tr>
<tr><th id="2761">2761</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#808MemTy" title='MemTy' data-ref="808MemTy">MemTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="2762">2762</th><td>    Opcode = AArch64::<span class='error' title="no member named &apos;CMP_SWAP_32&apos; in namespace &apos;llvm::AArch64&apos;">CMP_SWAP_32</span>;</td></tr>
<tr><th id="2763">2763</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#808MemTy" title='MemTy' data-ref="808MemTy">MemTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="2764">2764</th><td>    Opcode = AArch64::<span class='error' title="no member named &apos;CMP_SWAP_64&apos; in namespace &apos;llvm::AArch64&apos;">CMP_SWAP_64</span>;</td></tr>
<tr><th id="2765">2765</th><td>  <b>else</b></td></tr>
<tr><th id="2766">2766</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown AtomicCmpSwap type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2766)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown AtomicCmpSwap type"</q>);</td></tr>
<tr><th id="2767">2767</th><td></td></tr>
<tr><th id="2768">2768</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="809RegTy" title='RegTy' data-type='llvm::MVT' data-ref="809RegTy">RegTy</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col8 ref" href="#808MemTy" title='MemTy' data-ref="808MemTy">MemTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="2769">2769</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="810Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="810Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>),</td></tr>
<tr><th id="2770">2770</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)};</td></tr>
<tr><th id="2771">2771</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="811CmpSwap" title='CmpSwap' data-type='llvm::SDNode *' data-ref="811CmpSwap">CmpSwap</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(</td></tr>
<tr><th id="2772">2772</th><td>      <a class="local col7 ref" href="#807Opcode" title='Opcode' data-ref="807Opcode">Opcode</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>),</td></tr>
<tr><th id="2773">2773</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_S1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_S1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#809RegTy" title='RegTy' data-ref="809RegTy">RegTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col0 ref" href="#810Ops" title='Ops' data-ref="810Ops">Ops</a>);</td></tr>
<tr><th id="2774">2774</th><td></td></tr>
<tr><th id="2775">2775</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="812MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="812MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="2776">2776</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col1 ref" href="#811CmpSwap" title='CmpSwap' data-ref="811CmpSwap">CmpSwap</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#812MemOp" title='MemOp' data-ref="812MemOp">MemOp</a>});</td></tr>
<tr><th id="2777">2777</th><td></td></tr>
<tr><th id="2778">2778</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>, <var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#811CmpSwap" title='CmpSwap' data-ref="811CmpSwap">CmpSwap</a>, <var>0</var>));</td></tr>
<tr><th id="2779">2779</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>, <var>1</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#811CmpSwap" title='CmpSwap' data-ref="811CmpSwap">CmpSwap</a>, <var>2</var>));</td></tr>
<tr><th id="2780">2780</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col6 ref" href="#806N" title='N' data-ref="806N">N</a>);</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2783">2783</th><td>}</td></tr>
<tr><th id="2784">2784</th><td></td></tr>
<tr><th id="2785">2785</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel6SelectEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::Select' data-type='void (anonymous namespace)::AArch64DAGToDAGISel::Select(llvm::SDNode * Node)' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel6SelectEPN4llvm6SDNodeE">Select</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="813Node" title='Node' data-type='llvm::SDNode *' data-ref="813Node">Node</dfn>) {</td></tr>
<tr><th id="2786">2786</th><td>  <i>// If we have a custom node, we already have selected!</i></td></tr>
<tr><th id="2787">2787</th><td>  <b>if</b> (<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="2788">2788</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { errs() &lt;&lt; &quot;== &quot;; Node-&gt;dump(CurDAG); errs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"== "</q>; <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE" title='llvm::SDNode::dump' data-ref="_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE">dump</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>); <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2789">2789</th><td>    <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(-<var>1</var>);</td></tr>
<tr><th id="2790">2790</th><td>    <b>return</b>;</td></tr>
<tr><th id="2791">2791</th><td>  }</td></tr>
<tr><th id="2792">2792</th><td></td></tr>
<tr><th id="2793">2793</th><td>  <i>// Few custom selection stuff.</i></td></tr>
<tr><th id="2794">2794</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="814VT" title='VT' data-type='llvm::EVT' data-ref="814VT">VT</dfn> = <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2795">2795</th><td></td></tr>
<tr><th id="2796">2796</th><td>  <b>switch</b> (<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2797">2797</th><td>  <b>default</b>:</td></tr>
<tr><th id="2798">2798</th><td>    <b>break</b>;</td></tr>
<tr><th id="2799">2799</th><td></td></tr>
<tr><th id="2800">2800</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</a>:</td></tr>
<tr><th id="2801">2801</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::SelectCMP_SWAP' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE">SelectCMP_SWAP</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2802">2802</th><td>      <b>return</b>;</td></tr>
<tr><th id="2803">2803</th><td>    <b>break</b>;</td></tr>
<tr><th id="2804">2804</th><td></td></tr>
<tr><th id="2805">2805</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::READ_REGISTER" title='llvm::ISD::NodeType::READ_REGISTER' data-ref="llvm::ISD::NodeType::READ_REGISTER">READ_REGISTER</a>:</td></tr>
<tr><th id="2806">2806</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryReadRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">tryReadRegister</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2807">2807</th><td>      <b>return</b>;</td></tr>
<tr><th id="2808">2808</th><td>    <b>break</b>;</td></tr>
<tr><th id="2809">2809</th><td></td></tr>
<tr><th id="2810">2810</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::WRITE_REGISTER" title='llvm::ISD::NodeType::WRITE_REGISTER' data-ref="llvm::ISD::NodeType::WRITE_REGISTER">WRITE_REGISTER</a>:</td></tr>
<tr><th id="2811">2811</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryWriteRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">tryWriteRegister</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2812">2812</th><td>      <b>return</b>;</td></tr>
<tr><th id="2813">2813</th><td>    <b>break</b>;</td></tr>
<tr><th id="2814">2814</th><td></td></tr>
<tr><th id="2815">2815</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>:</td></tr>
<tr><th id="2816">2816</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryMLAV64LaneV128EPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryMLAV64LaneV128' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryMLAV64LaneV128EPN4llvm6SDNodeE">tryMLAV64LaneV128</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2817">2817</th><td>      <b>return</b>;</td></tr>
<tr><th id="2818">2818</th><td>    <b>break</b>;</td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>: {</td></tr>
<tr><th id="2821">2821</th><td>    <i>// Try to select as an indexed load. Fall through to normal processing</i></td></tr>
<tr><th id="2822">2822</th><td><i>    // if we can't.</i></td></tr>
<tr><th id="2823">2823</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14tryIndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryIndexedLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14tryIndexedLoadEPN4llvm6SDNodeE">tryIndexedLoad</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2824">2824</th><td>      <b>return</b>;</td></tr>
<tr><th id="2825">2825</th><td>    <b>break</b>;</td></tr>
<tr><th id="2826">2826</th><td>  }</td></tr>
<tr><th id="2827">2827</th><td></td></tr>
<tr><th id="2828">2828</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>:</td></tr>
<tr><th id="2829">2829</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>:</td></tr>
<tr><th id="2830">2830</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>:</td></tr>
<tr><th id="2831">2831</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>:</td></tr>
<tr><th id="2832">2832</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel20tryBitfieldExtractOpEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOp' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel20tryBitfieldExtractOpEPN4llvm6SDNodeE">tryBitfieldExtractOp</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2833">2833</th><td>      <b>return</b>;</td></tr>
<tr><th id="2834">2834</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25tryBitfieldInsertInZeroOpEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertInZeroOp' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel25tryBitfieldInsertInZeroOpEPN4llvm6SDNodeE">tryBitfieldInsertInZeroOp</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2835">2835</th><td>      <b>return</b>;</td></tr>
<tr><th id="2836">2836</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2837">2837</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ROTR" title='llvm::ISD::NodeType::ROTR' data-ref="llvm::ISD::NodeType::ROTR">ROTR</a>:</td></tr>
<tr><th id="2838">2838</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>:</td></tr>
<tr><th id="2839">2839</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryShiftAmountModEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryShiftAmountMod' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel17tryShiftAmountModEPN4llvm6SDNodeE">tryShiftAmountMod</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2840">2840</th><td>      <b>return</b>;</td></tr>
<tr><th id="2841">2841</th><td>    <b>break</b>;</td></tr>
<tr><th id="2842">2842</th><td></td></tr>
<tr><th id="2843">2843</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND" title='llvm::ISD::NodeType::SIGN_EXTEND' data-ref="llvm::ISD::NodeType::SIGN_EXTEND">SIGN_EXTEND</a>:</td></tr>
<tr><th id="2844">2844</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28tryBitfieldExtractOpFromSExtEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldExtractOpFromSExt' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28tryBitfieldExtractOpFromSExtEPN4llvm6SDNodeE">tryBitfieldExtractOpFromSExt</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2845">2845</th><td>      <b>return</b>;</td></tr>
<tr><th id="2846">2846</th><td>    <b>break</b>;</td></tr>
<tr><th id="2847">2847</th><td></td></tr>
<tr><th id="2848">2848</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>:</td></tr>
<tr><th id="2849">2849</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19tryBitfieldInsertOpEPN4llvm6SDNodeE" title='(anonymous namespace)::AArch64DAGToDAGISel::tryBitfieldInsertOp' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISel19tryBitfieldInsertOpEPN4llvm6SDNodeE">tryBitfieldInsertOp</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>))</td></tr>
<tr><th id="2850">2850</th><td>      <b>return</b>;</td></tr>
<tr><th id="2851">2851</th><td>    <b>break</b>;</td></tr>
<tr><th id="2852">2852</th><td></td></tr>
<tr><th id="2853">2853</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EXTRACT_VECTOR_ELT" title='llvm::ISD::NodeType::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::NodeType::EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="2854">2854</th><td>    <i>// Extracting lane zero is a special case where we can just use a plain</i></td></tr>
<tr><th id="2855">2855</th><td><i>    // EXTRACT_SUBREG instruction, which will become FMOV. This is easier for</i></td></tr>
<tr><th id="2856">2856</th><td><i>    // the rest of the compiler, especially the register allocator and copyi</i></td></tr>
<tr><th id="2857">2857</th><td><i>    // propagation, to reason about, so is preferred when it's possible to</i></td></tr>
<tr><th id="2858">2858</th><td><i>    // use it.</i></td></tr>
<tr><th id="2859">2859</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col5 decl" id="815LaneNode" title='LaneNode' data-type='llvm::ConstantSDNode *' data-ref="815LaneNode">LaneNode</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="2860">2860</th><td>    <i>// Bail and use the default Select() for non-zero lanes.</i></td></tr>
<tr><th id="2861">2861</th><td>    <b>if</b> (<a class="local col5 ref" href="#815LaneNode" title='LaneNode' data-ref="815LaneNode">LaneNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() != <var>0</var>)</td></tr>
<tr><th id="2862">2862</th><td>      <b>break</b>;</td></tr>
<tr><th id="2863">2863</th><td>    <i>// If the element type is not the same as the result type, likewise</i></td></tr>
<tr><th id="2864">2864</th><td><i>    // bail and use the default Select(), as there's more to do than just</i></td></tr>
<tr><th id="2865">2865</th><td><i>    // a cross-class COPY. This catches extracts of i8 and i16 elements</i></td></tr>
<tr><th id="2866">2866</th><td><i>    // since they will need an explicit zext.</i></td></tr>
<tr><th id="2867">2867</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>())</td></tr>
<tr><th id="2868">2868</th><td>      <b>break</b>;</td></tr>
<tr><th id="2869">2869</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="816SubReg" title='SubReg' data-type='unsigned int' data-ref="816SubReg">SubReg</dfn>;</td></tr>
<tr><th id="2870">2870</th><td>    <b>switch</b> (<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)</td></tr>
<tr><th id="2871">2871</th><td>                .<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>()</td></tr>
<tr><th id="2872">2872</th><td>                .<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>()</td></tr>
<tr><th id="2873">2873</th><td>                .<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="2874">2874</th><td>    <b>default</b>:</td></tr>
<tr><th id="2875">2875</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected vector element type!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2875)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected vector element type!"</q>);</td></tr>
<tr><th id="2876">2876</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2877">2877</th><td>      SubReg = AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>;</td></tr>
<tr><th id="2878">2878</th><td>      <b>break</b>;</td></tr>
<tr><th id="2879">2879</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2880">2880</th><td>      SubReg = AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>;</td></tr>
<tr><th id="2881">2881</th><td>      <b>break</b>;</td></tr>
<tr><th id="2882">2882</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2883">2883</th><td>      SubReg = AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>;</td></tr>
<tr><th id="2884">2884</th><td>      <b>break</b>;</td></tr>
<tr><th id="2885">2885</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="2886">2886</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected zext-requiring extract element!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp&quot;, 2886)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected zext-requiring extract element!"</q>);</td></tr>
<tr><th id="2887">2887</th><td>    }</td></tr>
<tr><th id="2888">2888</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="817Extract" title='Extract' data-type='llvm::SDValue' data-ref="817Extract">Extract</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getTargetExtractSubreg' data-ref="_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE">getTargetExtractSubreg</a>(<a class="local col6 ref" href="#816SubReg" title='SubReg' data-ref="816SubReg">SubReg</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a>,</td></tr>
<tr><th id="2889">2889</th><td>                                                     <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2890">2890</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;ISEL: Custom selection!\n=&gt; &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ISEL: Custom selection!\n=&gt; "</q>);</td></tr>
<tr><th id="2891">2891</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { Extract-&gt;dumpr(CurDAG); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col7 ref" href="#817Extract" title='Extract' data-ref="817Extract">Extract</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode5dumprEPKNS_12SelectionDAGE" title='llvm::SDNode::dumpr' data-ref="_ZNK4llvm6SDNode5dumprEPKNS_12SelectionDAGE">dumpr</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>));</td></tr>
<tr><th id="2892">2892</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2893">2893</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>, <a class="local col7 ref" href="#817Extract" title='Extract' data-ref="817Extract">Extract</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2894">2894</th><td>    <b>return</b>;</td></tr>
<tr><th id="2895">2895</th><td>  }</td></tr>
<tr><th id="2896">2896</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a>: {</td></tr>
<tr><th id="2897">2897</th><td>    <i>// Materialize zero constants as copies from WZR/XZR.  This allows</i></td></tr>
<tr><th id="2898">2898</th><td><i>    // the coalescer to propagate these into other instructions.</i></td></tr>
<tr><th id="2899">2899</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col8 decl" id="818ConstNode" title='ConstNode' data-type='llvm::ConstantSDNode *' data-ref="818ConstNode">ConstNode</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>);</td></tr>
<tr><th id="2900">2900</th><td>    <b>if</b> (<a class="local col8 ref" href="#818ConstNode" title='ConstNode' data-ref="818ConstNode">ConstNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode11isNullValueEv" title='llvm::ConstantSDNode::isNullValue' data-ref="_ZNK4llvm14ConstantSDNode11isNullValueEv">isNullValue</a>()) {</td></tr>
<tr><th id="2901">2901</th><td>      <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="2902">2902</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="819New" title='New' data-type='llvm::SDValue' data-ref="819New">New</dfn> = CurDAG-&gt;getCopyFromReg(</td></tr>
<tr><th id="2903">2903</th><td>            CurDAG-&gt;getEntryNode(), SDLoc(Node), AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>, MVT::i32);</td></tr>
<tr><th id="2904">2904</th><td>        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>, <a class="local col9 ref" href="#819New" title='New' data-ref="819New">New</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2905">2905</th><td>        <b>return</b>;</td></tr>
<tr><th id="2906">2906</th><td>      } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) {</td></tr>
<tr><th id="2907">2907</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="820New" title='New' data-type='llvm::SDValue' data-ref="820New">New</dfn> = CurDAG-&gt;getCopyFromReg(</td></tr>
<tr><th id="2908">2908</th><td>            CurDAG-&gt;getEntryNode(), SDLoc(Node), AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>, MVT::i64);</td></tr>
<tr><th id="2909">2909</th><td>        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>, <a class="local col0 ref" href="#820New" title='New' data-ref="820New">New</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2910">2910</th><td>        <b>return</b>;</td></tr>
<tr><th id="2911">2911</th><td>      }</td></tr>
<tr><th id="2912">2912</th><td>    }</td></tr>
<tr><th id="2913">2913</th><td>    <b>break</b>;</td></tr>
<tr><th id="2914">2914</th><td>  }</td></tr>
<tr><th id="2915">2915</th><td></td></tr>
<tr><th id="2916">2916</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>: {</td></tr>
<tr><th id="2917">2917</th><td>    <i>// Selects to ADDXri FI, 0 which in turn will become ADDXri SP, imm.</i></td></tr>
<tr><th id="2918">2918</th><td>    <em>int</em> <dfn class="local col1 decl" id="821FI" title='FI' data-type='int' data-ref="821FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="2919">2919</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="822Shifter" title='Shifter' data-type='unsigned int' data-ref="822Shifter">Shifter</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>, <var>0</var>);</td></tr>
<tr><th id="2920">2920</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col3 decl" id="823TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="823TLI">TLI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv" title='llvm::SelectionDAGISel::getTargetLowering' data-ref="_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="2921">2921</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="824TFI" title='TFI' data-type='llvm::SDValue' data-ref="824TFI">TFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="2922">2922</th><td>        <a class="local col1 ref" href="#821FI" title='FI' data-ref="821FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#823TLI" title='TLI' data-ref="823TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="2923">2923</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="825DL" title='DL' data-type='llvm::SDLoc' data-ref="825DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>);</td></tr>
<tr><th id="2924">2924</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="826Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="826Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#824TFI" title='TFI' data-ref="824TFI">TFI</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col5 ref" href="#825DL" title='DL' data-ref="825DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2925">2925</th><td>                      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#822Shifter" title='Shifter' data-ref="822Shifter">Shifter</a>, <a class="local col5 ref" href="#825DL" title='DL' data-ref="825DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) };</td></tr>
<tr><th id="2926">2926</th><td>    CurDAG-&gt;SelectNodeTo(Node, AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>, MVT::i64, Ops);</td></tr>
<tr><th id="2927">2927</th><td>    <b>return</b>;</td></tr>
<tr><th id="2928">2928</th><td>  }</td></tr>
<tr><th id="2929">2929</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>: {</td></tr>
<tr><th id="2930">2930</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="827IntNo" title='IntNo' data-type='unsigned int' data-ref="827IntNo">IntNo</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2931">2931</th><td>    <b>switch</b> (<a class="local col7 ref" href="#827IntNo" title='IntNo' data-ref="827IntNo">IntNo</a>) {</td></tr>
<tr><th id="2932">2932</th><td>    <b>default</b>:</td></tr>
<tr><th id="2933">2933</th><td>      <b>break</b>;</td></tr>
<tr><th id="2934">2934</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_ldaxp&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_ldaxp</span>:</td></tr>
<tr><th id="2935">2935</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_ldxp&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_ldxp</span>: {</td></tr>
<tr><th id="2936">2936</th><td>      <em>unsigned</em> Op =</td></tr>
<tr><th id="2937">2937</th><td>          IntNo == Intrinsic::<span class='error' title="no member named &apos;aarch64_ldaxp&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_ldaxp</span> ? AArch64::<span class='error' title="no member named &apos;LDAXPX&apos; in namespace &apos;llvm::AArch64&apos;">LDAXPX</span> : AArch64::<span class='error' title="no member named &apos;LDXPX&apos; in namespace &apos;llvm::AArch64&apos;">LDXPX</span>;</td></tr>
<tr><th id="2938">2938</th><td>      SDValue MemAddr = Node-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="2939">2939</th><td>      SDLoc DL(Node);</td></tr>
<tr><th id="2940">2940</th><td>      SDValue Chain = Node-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="2941">2941</th><td></td></tr>
<tr><th id="2942">2942</th><td>      SDNode *Ld = CurDAG-&gt;getMachineNode(Op, DL, MVT::i64, MVT::i64,</td></tr>
<tr><th id="2943">2943</th><td>                                          MVT::Other, MemAddr, Chain);</td></tr>
<tr><th id="2944">2944</th><td></td></tr>
<tr><th id="2945">2945</th><td>      <i>// Transfer memoperands.</i></td></tr>
<tr><th id="2946">2946</th><td>      MachineMemOperand *MemOp =</td></tr>
<tr><th id="2947">2947</th><td>          cast&lt;MemIntrinsicSDNode&gt;(Node)-&gt;getMemOperand();</td></tr>
<tr><th id="2948">2948</th><td>      CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Ld), {MemOp});</td></tr>
<tr><th id="2949">2949</th><td>      ReplaceNode(Node, Ld);</td></tr>
<tr><th id="2950">2950</th><td>      <b>return</b>;</td></tr>
<tr><th id="2951">2951</th><td>    }</td></tr>
<tr><th id="2952">2952</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_stlxp&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_stlxp</span>:</td></tr>
<tr><th id="2953">2953</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_stxp&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_stxp</span>: {</td></tr>
<tr><th id="2954">2954</th><td>      <em>unsigned</em> Op =</td></tr>
<tr><th id="2955">2955</th><td>          IntNo == Intrinsic::<span class='error' title="no member named &apos;aarch64_stlxp&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_stlxp</span> ? AArch64::<span class='error' title="no member named &apos;STLXPX&apos; in namespace &apos;llvm::AArch64&apos;">STLXPX</span> : AArch64::<span class='error' title="no member named &apos;STXPX&apos; in namespace &apos;llvm::AArch64&apos;">STXPX</span>;</td></tr>
<tr><th id="2956">2956</th><td>      SDLoc DL(Node);</td></tr>
<tr><th id="2957">2957</th><td>      SDValue Chain = Node-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="2958">2958</th><td>      SDValue ValLo = Node-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="2959">2959</th><td>      SDValue ValHi = Node-&gt;getOperand(<var>3</var>);</td></tr>
<tr><th id="2960">2960</th><td>      SDValue MemAddr = Node-&gt;getOperand(<var>4</var>);</td></tr>
<tr><th id="2961">2961</th><td></td></tr>
<tr><th id="2962">2962</th><td>      <i>// Place arguments in the right order.</i></td></tr>
<tr><th id="2963">2963</th><td>      SDValue Ops[] = {ValLo, ValHi, MemAddr, Chain};</td></tr>
<tr><th id="2964">2964</th><td></td></tr>
<tr><th id="2965">2965</th><td>      SDNode *St = CurDAG-&gt;getMachineNode(Op, DL, MVT::i32, MVT::Other, Ops);</td></tr>
<tr><th id="2966">2966</th><td>      <i>// Transfer memoperands.</i></td></tr>
<tr><th id="2967">2967</th><td>      MachineMemOperand *MemOp =</td></tr>
<tr><th id="2968">2968</th><td>          cast&lt;MemIntrinsicSDNode&gt;(Node)-&gt;getMemOperand();</td></tr>
<tr><th id="2969">2969</th><td>      CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(St), {MemOp});</td></tr>
<tr><th id="2970">2970</th><td></td></tr>
<tr><th id="2971">2971</th><td>      ReplaceNode(Node, St);</td></tr>
<tr><th id="2972">2972</th><td>      <b>return</b>;</td></tr>
<tr><th id="2973">2973</th><td>    }</td></tr>
<tr><th id="2974">2974</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld1x2&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld1x2</span>:</td></tr>
<tr><th id="2975">2975</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="2976">2976</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov8b&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov8b</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="2977">2977</th><td>        <b>return</b>;</td></tr>
<tr><th id="2978">2978</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="2979">2979</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov16b&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov16b</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="2980">2980</th><td>        <b>return</b>;</td></tr>
<tr><th id="2981">2981</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="2982">2982</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov4h&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov4h</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="2983">2983</th><td>        <b>return</b>;</td></tr>
<tr><th id="2984">2984</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="2985">2985</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov8h&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov8h</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="2986">2986</th><td>        <b>return</b>;</td></tr>
<tr><th id="2987">2987</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="2988">2988</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov2s&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov2s</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="2989">2989</th><td>        <b>return</b>;</td></tr>
<tr><th id="2990">2990</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="2991">2991</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov4s&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov4s</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="2992">2992</th><td>        <b>return</b>;</td></tr>
<tr><th id="2993">2993</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="2994">2994</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov1d</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="2995">2995</th><td>        <b>return</b>;</td></tr>
<tr><th id="2996">2996</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="2997">2997</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov2d</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="2998">2998</th><td>        <b>return</b>;</td></tr>
<tr><th id="2999">2999</th><td>      }</td></tr>
<tr><th id="3000">3000</th><td>      <b>break</b>;</td></tr>
<tr><th id="3001">3001</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld1x3&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld1x3</span>:</td></tr>
<tr><th id="3002">3002</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3003">3003</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev8b&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev8b</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3004">3004</th><td>        <b>return</b>;</td></tr>
<tr><th id="3005">3005</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3006">3006</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev16b&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev16b</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3007">3007</th><td>        <b>return</b>;</td></tr>
<tr><th id="3008">3008</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3009">3009</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev4h&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev4h</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3010">3010</th><td>        <b>return</b>;</td></tr>
<tr><th id="3011">3011</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3012">3012</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev8h&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev8h</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3013">3013</th><td>        <b>return</b>;</td></tr>
<tr><th id="3014">3014</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3015">3015</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev2s&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev2s</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3016">3016</th><td>        <b>return</b>;</td></tr>
<tr><th id="3017">3017</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3018">3018</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev4s&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev4s</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3019">3019</th><td>        <b>return</b>;</td></tr>
<tr><th id="3020">3020</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3021">3021</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev1d</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3022">3022</th><td>        <b>return</b>;</td></tr>
<tr><th id="3023">3023</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3024">3024</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev2d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev2d</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3025">3025</th><td>        <b>return</b>;</td></tr>
<tr><th id="3026">3026</th><td>      }</td></tr>
<tr><th id="3027">3027</th><td>      <b>break</b>;</td></tr>
<tr><th id="3028">3028</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld1x4&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld1x4</span>:</td></tr>
<tr><th id="3029">3029</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3030">3030</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv8b&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv8b</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3031">3031</th><td>        <b>return</b>;</td></tr>
<tr><th id="3032">3032</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3033">3033</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv16b&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv16b</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3034">3034</th><td>        <b>return</b>;</td></tr>
<tr><th id="3035">3035</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3036">3036</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv4h&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv4h</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3037">3037</th><td>        <b>return</b>;</td></tr>
<tr><th id="3038">3038</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3039">3039</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv8h&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv8h</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3040">3040</th><td>        <b>return</b>;</td></tr>
<tr><th id="3041">3041</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3042">3042</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv2s&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv2s</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3043">3043</th><td>        <b>return</b>;</td></tr>
<tr><th id="3044">3044</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3045">3045</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv4s&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv4s</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3046">3046</th><td>        <b>return</b>;</td></tr>
<tr><th id="3047">3047</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3048">3048</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv1d</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3049">3049</th><td>        <b>return</b>;</td></tr>
<tr><th id="3050">3050</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3051">3051</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv2d</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3052">3052</th><td>        <b>return</b>;</td></tr>
<tr><th id="3053">3053</th><td>      }</td></tr>
<tr><th id="3054">3054</th><td>      <b>break</b>;</td></tr>
<tr><th id="3055">3055</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld2&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld2</span>:</td></tr>
<tr><th id="3056">3056</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3057">3057</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov8b&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov8b</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3058">3058</th><td>        <b>return</b>;</td></tr>
<tr><th id="3059">3059</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3060">3060</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov16b&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov16b</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3061">3061</th><td>        <b>return</b>;</td></tr>
<tr><th id="3062">3062</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3063">3063</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov4h&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov4h</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3064">3064</th><td>        <b>return</b>;</td></tr>
<tr><th id="3065">3065</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3066">3066</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov8h&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov8h</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3067">3067</th><td>        <b>return</b>;</td></tr>
<tr><th id="3068">3068</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3069">3069</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov2s&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov2s</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3070">3070</th><td>        <b>return</b>;</td></tr>
<tr><th id="3071">3071</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3072">3072</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov4s&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov4s</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3073">3073</th><td>        <b>return</b>;</td></tr>
<tr><th id="3074">3074</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3075">3075</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov1d</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3076">3076</th><td>        <b>return</b>;</td></tr>
<tr><th id="3077">3077</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3078">3078</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov2d</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3079">3079</th><td>        <b>return</b>;</td></tr>
<tr><th id="3080">3080</th><td>      }</td></tr>
<tr><th id="3081">3081</th><td>      <b>break</b>;</td></tr>
<tr><th id="3082">3082</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld3&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld3</span>:</td></tr>
<tr><th id="3083">3083</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3084">3084</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev8b&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev8b</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3085">3085</th><td>        <b>return</b>;</td></tr>
<tr><th id="3086">3086</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3087">3087</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev16b&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev16b</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3088">3088</th><td>        <b>return</b>;</td></tr>
<tr><th id="3089">3089</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3090">3090</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev4h&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev4h</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3091">3091</th><td>        <b>return</b>;</td></tr>
<tr><th id="3092">3092</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3093">3093</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev8h&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev8h</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3094">3094</th><td>        <b>return</b>;</td></tr>
<tr><th id="3095">3095</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3096">3096</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev2s&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev2s</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3097">3097</th><td>        <b>return</b>;</td></tr>
<tr><th id="3098">3098</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3099">3099</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev4s&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev4s</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3100">3100</th><td>        <b>return</b>;</td></tr>
<tr><th id="3101">3101</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3102">3102</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev1d</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3103">3103</th><td>        <b>return</b>;</td></tr>
<tr><th id="3104">3104</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3105">3105</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev2d&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev2d</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3106">3106</th><td>        <b>return</b>;</td></tr>
<tr><th id="3107">3107</th><td>      }</td></tr>
<tr><th id="3108">3108</th><td>      <b>break</b>;</td></tr>
<tr><th id="3109">3109</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld4&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld4</span>:</td></tr>
<tr><th id="3110">3110</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3111">3111</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv8b&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv8b</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3112">3112</th><td>        <b>return</b>;</td></tr>
<tr><th id="3113">3113</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3114">3114</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv16b&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv16b</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3115">3115</th><td>        <b>return</b>;</td></tr>
<tr><th id="3116">3116</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3117">3117</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv4h&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv4h</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3118">3118</th><td>        <b>return</b>;</td></tr>
<tr><th id="3119">3119</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3120">3120</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv8h&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv8h</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3121">3121</th><td>        <b>return</b>;</td></tr>
<tr><th id="3122">3122</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3123">3123</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv2s&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv2s</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3124">3124</th><td>        <b>return</b>;</td></tr>
<tr><th id="3125">3125</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3126">3126</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv4s&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv4s</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3127">3127</th><td>        <b>return</b>;</td></tr>
<tr><th id="3128">3128</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3129">3129</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv1d&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv1d</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3130">3130</th><td>        <b>return</b>;</td></tr>
<tr><th id="3131">3131</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3132">3132</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv2d</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3133">3133</th><td>        <b>return</b>;</td></tr>
<tr><th id="3134">3134</th><td>      }</td></tr>
<tr><th id="3135">3135</th><td>      <b>break</b>;</td></tr>
<tr><th id="3136">3136</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld2r&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld2r</span>:</td></tr>
<tr><th id="3137">3137</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3138">3138</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv8b&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv8b</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3139">3139</th><td>        <b>return</b>;</td></tr>
<tr><th id="3140">3140</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3141">3141</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv16b&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv16b</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3142">3142</th><td>        <b>return</b>;</td></tr>
<tr><th id="3143">3143</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3144">3144</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv4h&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv4h</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3145">3145</th><td>        <b>return</b>;</td></tr>
<tr><th id="3146">3146</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3147">3147</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv8h&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv8h</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3148">3148</th><td>        <b>return</b>;</td></tr>
<tr><th id="3149">3149</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3150">3150</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv2s&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv2s</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3151">3151</th><td>        <b>return</b>;</td></tr>
<tr><th id="3152">3152</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3153">3153</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv4s&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv4s</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3154">3154</th><td>        <b>return</b>;</td></tr>
<tr><th id="3155">3155</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3156">3156</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv1d&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv1d</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3157">3157</th><td>        <b>return</b>;</td></tr>
<tr><th id="3158">3158</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3159">3159</th><td>        SelectLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv2d&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv2d</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3160">3160</th><td>        <b>return</b>;</td></tr>
<tr><th id="3161">3161</th><td>      }</td></tr>
<tr><th id="3162">3162</th><td>      <b>break</b>;</td></tr>
<tr><th id="3163">3163</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld3r&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld3r</span>:</td></tr>
<tr><th id="3164">3164</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3165">3165</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv8b&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv8b</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3166">3166</th><td>        <b>return</b>;</td></tr>
<tr><th id="3167">3167</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3168">3168</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv16b&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv16b</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3169">3169</th><td>        <b>return</b>;</td></tr>
<tr><th id="3170">3170</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3171">3171</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv4h&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv4h</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3172">3172</th><td>        <b>return</b>;</td></tr>
<tr><th id="3173">3173</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3174">3174</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv8h&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv8h</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3175">3175</th><td>        <b>return</b>;</td></tr>
<tr><th id="3176">3176</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3177">3177</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv2s&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv2s</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3178">3178</th><td>        <b>return</b>;</td></tr>
<tr><th id="3179">3179</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3180">3180</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv4s&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv4s</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3181">3181</th><td>        <b>return</b>;</td></tr>
<tr><th id="3182">3182</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3183">3183</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv1d&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv1d</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3184">3184</th><td>        <b>return</b>;</td></tr>
<tr><th id="3185">3185</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3186">3186</th><td>        SelectLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv2d&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv2d</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3187">3187</th><td>        <b>return</b>;</td></tr>
<tr><th id="3188">3188</th><td>      }</td></tr>
<tr><th id="3189">3189</th><td>      <b>break</b>;</td></tr>
<tr><th id="3190">3190</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld4r&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld4r</span>:</td></tr>
<tr><th id="3191">3191</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3192">3192</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv8b&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv8b</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3193">3193</th><td>        <b>return</b>;</td></tr>
<tr><th id="3194">3194</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3195">3195</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv16b&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv16b</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3196">3196</th><td>        <b>return</b>;</td></tr>
<tr><th id="3197">3197</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3198">3198</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv4h&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv4h</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3199">3199</th><td>        <b>return</b>;</td></tr>
<tr><th id="3200">3200</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3201">3201</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv8h&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv8h</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3202">3202</th><td>        <b>return</b>;</td></tr>
<tr><th id="3203">3203</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3204">3204</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv2s&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv2s</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3205">3205</th><td>        <b>return</b>;</td></tr>
<tr><th id="3206">3206</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3207">3207</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv4s&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv4s</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3208">3208</th><td>        <b>return</b>;</td></tr>
<tr><th id="3209">3209</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3210">3210</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv1d&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv1d</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3211">3211</th><td>        <b>return</b>;</td></tr>
<tr><th id="3212">3212</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3213">3213</th><td>        SelectLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv2d&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv2d</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3214">3214</th><td>        <b>return</b>;</td></tr>
<tr><th id="3215">3215</th><td>      }</td></tr>
<tr><th id="3216">3216</th><td>      <b>break</b>;</td></tr>
<tr><th id="3217">3217</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld2lane&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld2lane</span>:</td></tr>
<tr><th id="3218">3218</th><td>      <b>if</b> (VT == MVT::v16i8 || VT == MVT::v8i8) {</td></tr>
<tr><th id="3219">3219</th><td>        SelectLoadLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2i8&apos; in namespace &apos;llvm::AArch64&apos;">LD2i8</span>);</td></tr>
<tr><th id="3220">3220</th><td>        <b>return</b>;</td></tr>
<tr><th id="3221">3221</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v4i16 || VT == MVT::v4f16 ||</td></tr>
<tr><th id="3222">3222</th><td>                 VT == MVT::v8f16) {</td></tr>
<tr><th id="3223">3223</th><td>        SelectLoadLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2i16&apos; in namespace &apos;llvm::AArch64&apos;">LD2i16</span>);</td></tr>
<tr><th id="3224">3224</th><td>        <b>return</b>;</td></tr>
<tr><th id="3225">3225</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v2i32 || VT == MVT::v4f32 ||</td></tr>
<tr><th id="3226">3226</th><td>                 VT == MVT::v2f32) {</td></tr>
<tr><th id="3227">3227</th><td>        SelectLoadLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2i32&apos; in namespace &apos;llvm::AArch64&apos;">LD2i32</span>);</td></tr>
<tr><th id="3228">3228</th><td>        <b>return</b>;</td></tr>
<tr><th id="3229">3229</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v1i64 || VT == MVT::v2f64 ||</td></tr>
<tr><th id="3230">3230</th><td>                 VT == MVT::v1f64) {</td></tr>
<tr><th id="3231">3231</th><td>        SelectLoadLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2i64&apos; in namespace &apos;llvm::AArch64&apos;">LD2i64</span>);</td></tr>
<tr><th id="3232">3232</th><td>        <b>return</b>;</td></tr>
<tr><th id="3233">3233</th><td>      }</td></tr>
<tr><th id="3234">3234</th><td>      <b>break</b>;</td></tr>
<tr><th id="3235">3235</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld3lane&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld3lane</span>:</td></tr>
<tr><th id="3236">3236</th><td>      <b>if</b> (VT == MVT::v16i8 || VT == MVT::v8i8) {</td></tr>
<tr><th id="3237">3237</th><td>        SelectLoadLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3i8&apos; in namespace &apos;llvm::AArch64&apos;">LD3i8</span>);</td></tr>
<tr><th id="3238">3238</th><td>        <b>return</b>;</td></tr>
<tr><th id="3239">3239</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v4i16 || VT == MVT::v4f16 ||</td></tr>
<tr><th id="3240">3240</th><td>                 VT == MVT::v8f16) {</td></tr>
<tr><th id="3241">3241</th><td>        SelectLoadLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3i16&apos; in namespace &apos;llvm::AArch64&apos;">LD3i16</span>);</td></tr>
<tr><th id="3242">3242</th><td>        <b>return</b>;</td></tr>
<tr><th id="3243">3243</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v2i32 || VT == MVT::v4f32 ||</td></tr>
<tr><th id="3244">3244</th><td>                 VT == MVT::v2f32) {</td></tr>
<tr><th id="3245">3245</th><td>        SelectLoadLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3i32&apos; in namespace &apos;llvm::AArch64&apos;">LD3i32</span>);</td></tr>
<tr><th id="3246">3246</th><td>        <b>return</b>;</td></tr>
<tr><th id="3247">3247</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v1i64 || VT == MVT::v2f64 ||</td></tr>
<tr><th id="3248">3248</th><td>                 VT == MVT::v1f64) {</td></tr>
<tr><th id="3249">3249</th><td>        SelectLoadLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3i64&apos; in namespace &apos;llvm::AArch64&apos;">LD3i64</span>);</td></tr>
<tr><th id="3250">3250</th><td>        <b>return</b>;</td></tr>
<tr><th id="3251">3251</th><td>      }</td></tr>
<tr><th id="3252">3252</th><td>      <b>break</b>;</td></tr>
<tr><th id="3253">3253</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_ld4lane&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_ld4lane</span>:</td></tr>
<tr><th id="3254">3254</th><td>      <b>if</b> (VT == MVT::v16i8 || VT == MVT::v8i8) {</td></tr>
<tr><th id="3255">3255</th><td>        SelectLoadLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4i8&apos; in namespace &apos;llvm::AArch64&apos;">LD4i8</span>);</td></tr>
<tr><th id="3256">3256</th><td>        <b>return</b>;</td></tr>
<tr><th id="3257">3257</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v4i16 || VT == MVT::v4f16 ||</td></tr>
<tr><th id="3258">3258</th><td>                 VT == MVT::v8f16) {</td></tr>
<tr><th id="3259">3259</th><td>        SelectLoadLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4i16&apos; in namespace &apos;llvm::AArch64&apos;">LD4i16</span>);</td></tr>
<tr><th id="3260">3260</th><td>        <b>return</b>;</td></tr>
<tr><th id="3261">3261</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v2i32 || VT == MVT::v4f32 ||</td></tr>
<tr><th id="3262">3262</th><td>                 VT == MVT::v2f32) {</td></tr>
<tr><th id="3263">3263</th><td>        SelectLoadLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4i32&apos; in namespace &apos;llvm::AArch64&apos;">LD4i32</span>);</td></tr>
<tr><th id="3264">3264</th><td>        <b>return</b>;</td></tr>
<tr><th id="3265">3265</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v1i64 || VT == MVT::v2f64 ||</td></tr>
<tr><th id="3266">3266</th><td>                 VT == MVT::v1f64) {</td></tr>
<tr><th id="3267">3267</th><td>        SelectLoadLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4i64&apos; in namespace &apos;llvm::AArch64&apos;">LD4i64</span>);</td></tr>
<tr><th id="3268">3268</th><td>        <b>return</b>;</td></tr>
<tr><th id="3269">3269</th><td>      }</td></tr>
<tr><th id="3270">3270</th><td>      <b>break</b>;</td></tr>
<tr><th id="3271">3271</th><td>    }</td></tr>
<tr><th id="3272">3272</th><td>  } <b>break</b>;</td></tr>
<tr><th id="3273">3273</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>: {</td></tr>
<tr><th id="3274">3274</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="828IntNo" title='IntNo' data-type='unsigned int' data-ref="828IntNo">IntNo</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3275">3275</th><td>    <b>switch</b> (<a class="local col8 ref" href="#828IntNo" title='IntNo' data-ref="828IntNo">IntNo</a>) {</td></tr>
<tr><th id="3276">3276</th><td>    <b>default</b>:</td></tr>
<tr><th id="3277">3277</th><td>      <b>break</b>;</td></tr>
<tr><th id="3278">3278</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_tbl2&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_tbl2</span>:</td></tr>
<tr><th id="3279">3279</th><td>      SelectTable(Node, <var>2</var>,</td></tr>
<tr><th id="3280">3280</th><td>                  VT == MVT::v8i8 ? AArch64::<span class='error' title="no member named &apos;TBLv8i8Two&apos; in namespace &apos;llvm::AArch64&apos;">TBLv8i8Two</span> : AArch64::<span class='error' title="no member named &apos;TBLv16i8Two&apos; in namespace &apos;llvm::AArch64&apos;">TBLv16i8Two</span>,</td></tr>
<tr><th id="3281">3281</th><td>                  <b>false</b>);</td></tr>
<tr><th id="3282">3282</th><td>      <b>return</b>;</td></tr>
<tr><th id="3283">3283</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_tbl3&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_tbl3</span>:</td></tr>
<tr><th id="3284">3284</th><td>      SelectTable(Node, <var>3</var>, VT == MVT::v8i8 ? AArch64::<span class='error' title="no member named &apos;TBLv8i8Three&apos; in namespace &apos;llvm::AArch64&apos;">TBLv8i8Three</span></td></tr>
<tr><th id="3285">3285</th><td>                                           : AArch64::<span class='error' title="no member named &apos;TBLv16i8Three&apos; in namespace &apos;llvm::AArch64&apos;">TBLv16i8Three</span>,</td></tr>
<tr><th id="3286">3286</th><td>                  <b>false</b>);</td></tr>
<tr><th id="3287">3287</th><td>      <b>return</b>;</td></tr>
<tr><th id="3288">3288</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_tbl4&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_tbl4</span>:</td></tr>
<tr><th id="3289">3289</th><td>      SelectTable(Node, <var>4</var>, VT == MVT::v8i8 ? AArch64::<span class='error' title="no member named &apos;TBLv8i8Four&apos; in namespace &apos;llvm::AArch64&apos;">TBLv8i8Four</span></td></tr>
<tr><th id="3290">3290</th><td>                                           : AArch64::<span class='error' title="no member named &apos;TBLv16i8Four&apos; in namespace &apos;llvm::AArch64&apos;">TBLv16i8Four</span>,</td></tr>
<tr><th id="3291">3291</th><td>                  <b>false</b>);</td></tr>
<tr><th id="3292">3292</th><td>      <b>return</b>;</td></tr>
<tr><th id="3293">3293</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_tbx2&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_tbx2</span>:</td></tr>
<tr><th id="3294">3294</th><td>      SelectTable(Node, <var>2</var>,</td></tr>
<tr><th id="3295">3295</th><td>                  VT == MVT::v8i8 ? AArch64::<span class='error' title="no member named &apos;TBXv8i8Two&apos; in namespace &apos;llvm::AArch64&apos;">TBXv8i8Two</span> : AArch64::<span class='error' title="no member named &apos;TBXv16i8Two&apos; in namespace &apos;llvm::AArch64&apos;">TBXv16i8Two</span>,</td></tr>
<tr><th id="3296">3296</th><td>                  <b>true</b>);</td></tr>
<tr><th id="3297">3297</th><td>      <b>return</b>;</td></tr>
<tr><th id="3298">3298</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_tbx3&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_tbx3</span>:</td></tr>
<tr><th id="3299">3299</th><td>      SelectTable(Node, <var>3</var>, VT == MVT::v8i8 ? AArch64::<span class='error' title="no member named &apos;TBXv8i8Three&apos; in namespace &apos;llvm::AArch64&apos;">TBXv8i8Three</span></td></tr>
<tr><th id="3300">3300</th><td>                                           : AArch64::<span class='error' title="no member named &apos;TBXv16i8Three&apos; in namespace &apos;llvm::AArch64&apos;">TBXv16i8Three</span>,</td></tr>
<tr><th id="3301">3301</th><td>                  <b>true</b>);</td></tr>
<tr><th id="3302">3302</th><td>      <b>return</b>;</td></tr>
<tr><th id="3303">3303</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_tbx4&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_tbx4</span>:</td></tr>
<tr><th id="3304">3304</th><td>      SelectTable(Node, <var>4</var>, VT == MVT::v8i8 ? AArch64::<span class='error' title="no member named &apos;TBXv8i8Four&apos; in namespace &apos;llvm::AArch64&apos;">TBXv8i8Four</span></td></tr>
<tr><th id="3305">3305</th><td>                                           : AArch64::<span class='error' title="no member named &apos;TBXv16i8Four&apos; in namespace &apos;llvm::AArch64&apos;">TBXv16i8Four</span>,</td></tr>
<tr><th id="3306">3306</th><td>                  <b>true</b>);</td></tr>
<tr><th id="3307">3307</th><td>      <b>return</b>;</td></tr>
<tr><th id="3308">3308</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_smull&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_smull</span>:</td></tr>
<tr><th id="3309">3309</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_umull&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_umull</span>:</td></tr>
<tr><th id="3310">3310</th><td>      <b>if</b> (tryMULLV64LaneV128(IntNo, Node))</td></tr>
<tr><th id="3311">3311</th><td>        <b>return</b>;</td></tr>
<tr><th id="3312">3312</th><td>      <b>break</b>;</td></tr>
<tr><th id="3313">3313</th><td>    }</td></tr>
<tr><th id="3314">3314</th><td>    <b>break</b>;</td></tr>
<tr><th id="3315">3315</th><td>  }</td></tr>
<tr><th id="3316">3316</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>: {</td></tr>
<tr><th id="3317">3317</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="829IntNo" title='IntNo' data-type='unsigned int' data-ref="829IntNo">IntNo</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3318">3318</th><td>    <b>if</b> (<a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>() &gt;= <var>3</var>)</td></tr>
<tr><th id="3319">3319</th><td>      <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3320">3320</th><td>    <b>switch</b> (<a class="local col9 ref" href="#829IntNo" title='IntNo' data-ref="829IntNo">IntNo</a>) {</td></tr>
<tr><th id="3321">3321</th><td>    <b>default</b>:</td></tr>
<tr><th id="3322">3322</th><td>      <b>break</b>;</td></tr>
<tr><th id="3323">3323</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_st1x2&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_st1x2</span>: {</td></tr>
<tr><th id="3324">3324</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3325">3325</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov8b&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov8b</span>);</td></tr>
<tr><th id="3326">3326</th><td>        <b>return</b>;</td></tr>
<tr><th id="3327">3327</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3328">3328</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov16b&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov16b</span>);</td></tr>
<tr><th id="3329">3329</th><td>        <b>return</b>;</td></tr>
<tr><th id="3330">3330</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3331">3331</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov4h&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov4h</span>);</td></tr>
<tr><th id="3332">3332</th><td>        <b>return</b>;</td></tr>
<tr><th id="3333">3333</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3334">3334</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov8h&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov8h</span>);</td></tr>
<tr><th id="3335">3335</th><td>        <b>return</b>;</td></tr>
<tr><th id="3336">3336</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3337">3337</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov2s&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov2s</span>);</td></tr>
<tr><th id="3338">3338</th><td>        <b>return</b>;</td></tr>
<tr><th id="3339">3339</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3340">3340</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov4s&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov4s</span>);</td></tr>
<tr><th id="3341">3341</th><td>        <b>return</b>;</td></tr>
<tr><th id="3342">3342</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3343">3343</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov2d</span>);</td></tr>
<tr><th id="3344">3344</th><td>        <b>return</b>;</td></tr>
<tr><th id="3345">3345</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3346">3346</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov1d</span>);</td></tr>
<tr><th id="3347">3347</th><td>        <b>return</b>;</td></tr>
<tr><th id="3348">3348</th><td>      }</td></tr>
<tr><th id="3349">3349</th><td>      <b>break</b>;</td></tr>
<tr><th id="3350">3350</th><td>    }</td></tr>
<tr><th id="3351">3351</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_st1x3&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_st1x3</span>: {</td></tr>
<tr><th id="3352">3352</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3353">3353</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev8b&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev8b</span>);</td></tr>
<tr><th id="3354">3354</th><td>        <b>return</b>;</td></tr>
<tr><th id="3355">3355</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3356">3356</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev16b&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev16b</span>);</td></tr>
<tr><th id="3357">3357</th><td>        <b>return</b>;</td></tr>
<tr><th id="3358">3358</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3359">3359</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev4h&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev4h</span>);</td></tr>
<tr><th id="3360">3360</th><td>        <b>return</b>;</td></tr>
<tr><th id="3361">3361</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3362">3362</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev8h&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev8h</span>);</td></tr>
<tr><th id="3363">3363</th><td>        <b>return</b>;</td></tr>
<tr><th id="3364">3364</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3365">3365</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev2s&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev2s</span>);</td></tr>
<tr><th id="3366">3366</th><td>        <b>return</b>;</td></tr>
<tr><th id="3367">3367</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3368">3368</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev4s&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev4s</span>);</td></tr>
<tr><th id="3369">3369</th><td>        <b>return</b>;</td></tr>
<tr><th id="3370">3370</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3371">3371</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev2d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev2d</span>);</td></tr>
<tr><th id="3372">3372</th><td>        <b>return</b>;</td></tr>
<tr><th id="3373">3373</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3374">3374</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev1d</span>);</td></tr>
<tr><th id="3375">3375</th><td>        <b>return</b>;</td></tr>
<tr><th id="3376">3376</th><td>      }</td></tr>
<tr><th id="3377">3377</th><td>      <b>break</b>;</td></tr>
<tr><th id="3378">3378</th><td>    }</td></tr>
<tr><th id="3379">3379</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_st1x4&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_st1x4</span>: {</td></tr>
<tr><th id="3380">3380</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3381">3381</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv8b&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv8b</span>);</td></tr>
<tr><th id="3382">3382</th><td>        <b>return</b>;</td></tr>
<tr><th id="3383">3383</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3384">3384</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv16b&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv16b</span>);</td></tr>
<tr><th id="3385">3385</th><td>        <b>return</b>;</td></tr>
<tr><th id="3386">3386</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3387">3387</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv4h&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv4h</span>);</td></tr>
<tr><th id="3388">3388</th><td>        <b>return</b>;</td></tr>
<tr><th id="3389">3389</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3390">3390</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv8h&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv8h</span>);</td></tr>
<tr><th id="3391">3391</th><td>        <b>return</b>;</td></tr>
<tr><th id="3392">3392</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3393">3393</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv2s&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv2s</span>);</td></tr>
<tr><th id="3394">3394</th><td>        <b>return</b>;</td></tr>
<tr><th id="3395">3395</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3396">3396</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv4s&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv4s</span>);</td></tr>
<tr><th id="3397">3397</th><td>        <b>return</b>;</td></tr>
<tr><th id="3398">3398</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3399">3399</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv2d</span>);</td></tr>
<tr><th id="3400">3400</th><td>        <b>return</b>;</td></tr>
<tr><th id="3401">3401</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3402">3402</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv1d</span>);</td></tr>
<tr><th id="3403">3403</th><td>        <b>return</b>;</td></tr>
<tr><th id="3404">3404</th><td>      }</td></tr>
<tr><th id="3405">3405</th><td>      <b>break</b>;</td></tr>
<tr><th id="3406">3406</th><td>    }</td></tr>
<tr><th id="3407">3407</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_st2&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_st2</span>: {</td></tr>
<tr><th id="3408">3408</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3409">3409</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov8b&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8b</span>);</td></tr>
<tr><th id="3410">3410</th><td>        <b>return</b>;</td></tr>
<tr><th id="3411">3411</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3412">3412</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov16b&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov16b</span>);</td></tr>
<tr><th id="3413">3413</th><td>        <b>return</b>;</td></tr>
<tr><th id="3414">3414</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3415">3415</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov4h&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4h</span>);</td></tr>
<tr><th id="3416">3416</th><td>        <b>return</b>;</td></tr>
<tr><th id="3417">3417</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3418">3418</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov8h&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8h</span>);</td></tr>
<tr><th id="3419">3419</th><td>        <b>return</b>;</td></tr>
<tr><th id="3420">3420</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3421">3421</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov2s&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2s</span>);</td></tr>
<tr><th id="3422">3422</th><td>        <b>return</b>;</td></tr>
<tr><th id="3423">3423</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3424">3424</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov4s&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4s</span>);</td></tr>
<tr><th id="3425">3425</th><td>        <b>return</b>;</td></tr>
<tr><th id="3426">3426</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3427">3427</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2d</span>);</td></tr>
<tr><th id="3428">3428</th><td>        <b>return</b>;</td></tr>
<tr><th id="3429">3429</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3430">3430</th><td>        SelectStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov1d</span>);</td></tr>
<tr><th id="3431">3431</th><td>        <b>return</b>;</td></tr>
<tr><th id="3432">3432</th><td>      }</td></tr>
<tr><th id="3433">3433</th><td>      <b>break</b>;</td></tr>
<tr><th id="3434">3434</th><td>    }</td></tr>
<tr><th id="3435">3435</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_st3&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_st3</span>: {</td></tr>
<tr><th id="3436">3436</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3437">3437</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev8b&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev8b</span>);</td></tr>
<tr><th id="3438">3438</th><td>        <b>return</b>;</td></tr>
<tr><th id="3439">3439</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3440">3440</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev16b&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev16b</span>);</td></tr>
<tr><th id="3441">3441</th><td>        <b>return</b>;</td></tr>
<tr><th id="3442">3442</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3443">3443</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev4h&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev4h</span>);</td></tr>
<tr><th id="3444">3444</th><td>        <b>return</b>;</td></tr>
<tr><th id="3445">3445</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3446">3446</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev8h&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev8h</span>);</td></tr>
<tr><th id="3447">3447</th><td>        <b>return</b>;</td></tr>
<tr><th id="3448">3448</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3449">3449</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev2s&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev2s</span>);</td></tr>
<tr><th id="3450">3450</th><td>        <b>return</b>;</td></tr>
<tr><th id="3451">3451</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3452">3452</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev4s&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev4s</span>);</td></tr>
<tr><th id="3453">3453</th><td>        <b>return</b>;</td></tr>
<tr><th id="3454">3454</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3455">3455</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev2d&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev2d</span>);</td></tr>
<tr><th id="3456">3456</th><td>        <b>return</b>;</td></tr>
<tr><th id="3457">3457</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3458">3458</th><td>        SelectStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev1d</span>);</td></tr>
<tr><th id="3459">3459</th><td>        <b>return</b>;</td></tr>
<tr><th id="3460">3460</th><td>      }</td></tr>
<tr><th id="3461">3461</th><td>      <b>break</b>;</td></tr>
<tr><th id="3462">3462</th><td>    }</td></tr>
<tr><th id="3463">3463</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_st4&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_st4</span>: {</td></tr>
<tr><th id="3464">3464</th><td>      <b>if</b> (VT == MVT::v8i8) {</td></tr>
<tr><th id="3465">3465</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv8b&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8b</span>);</td></tr>
<tr><th id="3466">3466</th><td>        <b>return</b>;</td></tr>
<tr><th id="3467">3467</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v16i8) {</td></tr>
<tr><th id="3468">3468</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv16b&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv16b</span>);</td></tr>
<tr><th id="3469">3469</th><td>        <b>return</b>;</td></tr>
<tr><th id="3470">3470</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i16 || VT == MVT::v4f16) {</td></tr>
<tr><th id="3471">3471</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv4h&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4h</span>);</td></tr>
<tr><th id="3472">3472</th><td>        <b>return</b>;</td></tr>
<tr><th id="3473">3473</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v8f16) {</td></tr>
<tr><th id="3474">3474</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv8h&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8h</span>);</td></tr>
<tr><th id="3475">3475</th><td>        <b>return</b>;</td></tr>
<tr><th id="3476">3476</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i32 || VT == MVT::v2f32) {</td></tr>
<tr><th id="3477">3477</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv2s&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2s</span>);</td></tr>
<tr><th id="3478">3478</th><td>        <b>return</b>;</td></tr>
<tr><th id="3479">3479</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v4f32) {</td></tr>
<tr><th id="3480">3480</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv4s&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4s</span>);</td></tr>
<tr><th id="3481">3481</th><td>        <b>return</b>;</td></tr>
<tr><th id="3482">3482</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v2f64) {</td></tr>
<tr><th id="3483">3483</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2d</span>);</td></tr>
<tr><th id="3484">3484</th><td>        <b>return</b>;</td></tr>
<tr><th id="3485">3485</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v1i64 || VT == MVT::v1f64) {</td></tr>
<tr><th id="3486">3486</th><td>        SelectStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv1d&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv1d</span>);</td></tr>
<tr><th id="3487">3487</th><td>        <b>return</b>;</td></tr>
<tr><th id="3488">3488</th><td>      }</td></tr>
<tr><th id="3489">3489</th><td>      <b>break</b>;</td></tr>
<tr><th id="3490">3490</th><td>    }</td></tr>
<tr><th id="3491">3491</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_st2lane&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_st2lane</span>: {</td></tr>
<tr><th id="3492">3492</th><td>      <b>if</b> (VT == MVT::v16i8 || VT == MVT::v8i8) {</td></tr>
<tr><th id="3493">3493</th><td>        SelectStoreLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2i8&apos; in namespace &apos;llvm::AArch64&apos;">ST2i8</span>);</td></tr>
<tr><th id="3494">3494</th><td>        <b>return</b>;</td></tr>
<tr><th id="3495">3495</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v4i16 || VT == MVT::v4f16 ||</td></tr>
<tr><th id="3496">3496</th><td>                 VT == MVT::v8f16) {</td></tr>
<tr><th id="3497">3497</th><td>        SelectStoreLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2i16&apos; in namespace &apos;llvm::AArch64&apos;">ST2i16</span>);</td></tr>
<tr><th id="3498">3498</th><td>        <b>return</b>;</td></tr>
<tr><th id="3499">3499</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v2i32 || VT == MVT::v4f32 ||</td></tr>
<tr><th id="3500">3500</th><td>                 VT == MVT::v2f32) {</td></tr>
<tr><th id="3501">3501</th><td>        SelectStoreLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2i32&apos; in namespace &apos;llvm::AArch64&apos;">ST2i32</span>);</td></tr>
<tr><th id="3502">3502</th><td>        <b>return</b>;</td></tr>
<tr><th id="3503">3503</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v1i64 || VT == MVT::v2f64 ||</td></tr>
<tr><th id="3504">3504</th><td>                 VT == MVT::v1f64) {</td></tr>
<tr><th id="3505">3505</th><td>        SelectStoreLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2i64&apos; in namespace &apos;llvm::AArch64&apos;">ST2i64</span>);</td></tr>
<tr><th id="3506">3506</th><td>        <b>return</b>;</td></tr>
<tr><th id="3507">3507</th><td>      }</td></tr>
<tr><th id="3508">3508</th><td>      <b>break</b>;</td></tr>
<tr><th id="3509">3509</th><td>    }</td></tr>
<tr><th id="3510">3510</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_st3lane&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_st3lane</span>: {</td></tr>
<tr><th id="3511">3511</th><td>      <b>if</b> (VT == MVT::v16i8 || VT == MVT::v8i8) {</td></tr>
<tr><th id="3512">3512</th><td>        SelectStoreLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3i8&apos; in namespace &apos;llvm::AArch64&apos;">ST3i8</span>);</td></tr>
<tr><th id="3513">3513</th><td>        <b>return</b>;</td></tr>
<tr><th id="3514">3514</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v4i16 || VT == MVT::v4f16 ||</td></tr>
<tr><th id="3515">3515</th><td>                 VT == MVT::v8f16) {</td></tr>
<tr><th id="3516">3516</th><td>        SelectStoreLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3i16&apos; in namespace &apos;llvm::AArch64&apos;">ST3i16</span>);</td></tr>
<tr><th id="3517">3517</th><td>        <b>return</b>;</td></tr>
<tr><th id="3518">3518</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v2i32 || VT == MVT::v4f32 ||</td></tr>
<tr><th id="3519">3519</th><td>                 VT == MVT::v2f32) {</td></tr>
<tr><th id="3520">3520</th><td>        SelectStoreLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3i32&apos; in namespace &apos;llvm::AArch64&apos;">ST3i32</span>);</td></tr>
<tr><th id="3521">3521</th><td>        <b>return</b>;</td></tr>
<tr><th id="3522">3522</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v1i64 || VT == MVT::v2f64 ||</td></tr>
<tr><th id="3523">3523</th><td>                 VT == MVT::v1f64) {</td></tr>
<tr><th id="3524">3524</th><td>        SelectStoreLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3i64&apos; in namespace &apos;llvm::AArch64&apos;">ST3i64</span>);</td></tr>
<tr><th id="3525">3525</th><td>        <b>return</b>;</td></tr>
<tr><th id="3526">3526</th><td>      }</td></tr>
<tr><th id="3527">3527</th><td>      <b>break</b>;</td></tr>
<tr><th id="3528">3528</th><td>    }</td></tr>
<tr><th id="3529">3529</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_neon_st4lane&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_neon_st4lane</span>: {</td></tr>
<tr><th id="3530">3530</th><td>      <b>if</b> (VT == MVT::v16i8 || VT == MVT::v8i8) {</td></tr>
<tr><th id="3531">3531</th><td>        SelectStoreLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4i8&apos; in namespace &apos;llvm::AArch64&apos;">ST4i8</span>);</td></tr>
<tr><th id="3532">3532</th><td>        <b>return</b>;</td></tr>
<tr><th id="3533">3533</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v8i16 || VT == MVT::v4i16 || VT == MVT::v4f16 ||</td></tr>
<tr><th id="3534">3534</th><td>                 VT == MVT::v8f16) {</td></tr>
<tr><th id="3535">3535</th><td>        SelectStoreLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4i16&apos; in namespace &apos;llvm::AArch64&apos;">ST4i16</span>);</td></tr>
<tr><th id="3536">3536</th><td>        <b>return</b>;</td></tr>
<tr><th id="3537">3537</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v4i32 || VT == MVT::v2i32 || VT == MVT::v4f32 ||</td></tr>
<tr><th id="3538">3538</th><td>                 VT == MVT::v2f32) {</td></tr>
<tr><th id="3539">3539</th><td>        SelectStoreLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4i32&apos; in namespace &apos;llvm::AArch64&apos;">ST4i32</span>);</td></tr>
<tr><th id="3540">3540</th><td>        <b>return</b>;</td></tr>
<tr><th id="3541">3541</th><td>      } <b>else</b> <b>if</b> (VT == MVT::v2i64 || VT == MVT::v1i64 || VT == MVT::v2f64 ||</td></tr>
<tr><th id="3542">3542</th><td>                 VT == MVT::v1f64) {</td></tr>
<tr><th id="3543">3543</th><td>        SelectStoreLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4i64&apos; in namespace &apos;llvm::AArch64&apos;">ST4i64</span>);</td></tr>
<tr><th id="3544">3544</th><td>        <b>return</b>;</td></tr>
<tr><th id="3545">3545</th><td>      }</td></tr>
<tr><th id="3546">3546</th><td>      <b>break</b>;</td></tr>
<tr><th id="3547">3547</th><td>    }</td></tr>
<tr><th id="3548">3548</th><td>    }</td></tr>
<tr><th id="3549">3549</th><td>    <b>break</b>;</td></tr>
<tr><th id="3550">3550</th><td>  }</td></tr>
<tr><th id="3551">3551</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD2post" title='llvm::AArch64ISD::NodeType::LD2post' data-ref="llvm::AArch64ISD::NodeType::LD2post">LD2post</a>: {</td></tr>
<tr><th id="3552">3552</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3553">3553</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3554">3554</th><td>      <b>return</b>;</td></tr>
<tr><th id="3555">3555</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3556">3556</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3557">3557</th><td>      <b>return</b>;</td></tr>
<tr><th id="3558">3558</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3559">3559</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3560">3560</th><td>      <b>return</b>;</td></tr>
<tr><th id="3561">3561</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3562">3562</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3563">3563</th><td>      <b>return</b>;</td></tr>
<tr><th id="3564">3564</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3565">3565</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3566">3566</th><td>      <b>return</b>;</td></tr>
<tr><th id="3567">3567</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3568">3568</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3569">3569</th><td>      <b>return</b>;</td></tr>
<tr><th id="3570">3570</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3571">3571</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3572">3572</th><td>      <b>return</b>;</td></tr>
<tr><th id="3573">3573</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3574">3574</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Twov2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Twov2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3575">3575</th><td>      <b>return</b>;</td></tr>
<tr><th id="3576">3576</th><td>    }</td></tr>
<tr><th id="3577">3577</th><td>    <b>break</b>;</td></tr>
<tr><th id="3578">3578</th><td>  }</td></tr>
<tr><th id="3579">3579</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD3post" title='llvm::AArch64ISD::NodeType::LD3post' data-ref="llvm::AArch64ISD::NodeType::LD3post">LD3post</a>: {</td></tr>
<tr><th id="3580">3580</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3581">3581</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3582">3582</th><td>      <b>return</b>;</td></tr>
<tr><th id="3583">3583</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3584">3584</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3585">3585</th><td>      <b>return</b>;</td></tr>
<tr><th id="3586">3586</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3587">3587</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3588">3588</th><td>      <b>return</b>;</td></tr>
<tr><th id="3589">3589</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3590">3590</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3591">3591</th><td>      <b>return</b>;</td></tr>
<tr><th id="3592">3592</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3593">3593</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3594">3594</th><td>      <b>return</b>;</td></tr>
<tr><th id="3595">3595</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3596">3596</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3597">3597</th><td>      <b>return</b>;</td></tr>
<tr><th id="3598">3598</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3599">3599</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3600">3600</th><td>      <b>return</b>;</td></tr>
<tr><th id="3601">3601</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3602">3602</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Threev2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Threev2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3603">3603</th><td>      <b>return</b>;</td></tr>
<tr><th id="3604">3604</th><td>    }</td></tr>
<tr><th id="3605">3605</th><td>    <b>break</b>;</td></tr>
<tr><th id="3606">3606</th><td>  }</td></tr>
<tr><th id="3607">3607</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD4post" title='llvm::AArch64ISD::NodeType::LD4post' data-ref="llvm::AArch64ISD::NodeType::LD4post">LD4post</a>: {</td></tr>
<tr><th id="3608">3608</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3609">3609</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3610">3610</th><td>      <b>return</b>;</td></tr>
<tr><th id="3611">3611</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3612">3612</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3613">3613</th><td>      <b>return</b>;</td></tr>
<tr><th id="3614">3614</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3615">3615</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3616">3616</th><td>      <b>return</b>;</td></tr>
<tr><th id="3617">3617</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3618">3618</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3619">3619</th><td>      <b>return</b>;</td></tr>
<tr><th id="3620">3620</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3621">3621</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3622">3622</th><td>      <b>return</b>;</td></tr>
<tr><th id="3623">3623</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3624">3624</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3625">3625</th><td>      <b>return</b>;</td></tr>
<tr><th id="3626">3626</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3627">3627</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3628">3628</th><td>      <b>return</b>;</td></tr>
<tr><th id="3629">3629</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3630">3630</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Fourv2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Fourv2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3631">3631</th><td>      <b>return</b>;</td></tr>
<tr><th id="3632">3632</th><td>    }</td></tr>
<tr><th id="3633">3633</th><td>    <b>break</b>;</td></tr>
<tr><th id="3634">3634</th><td>  }</td></tr>
<tr><th id="3635">3635</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD1x2post" title='llvm::AArch64ISD::NodeType::LD1x2post' data-ref="llvm::AArch64ISD::NodeType::LD1x2post">LD1x2post</a>: {</td></tr>
<tr><th id="3636">3636</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3637">3637</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3638">3638</th><td>      <b>return</b>;</td></tr>
<tr><th id="3639">3639</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3640">3640</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3641">3641</th><td>      <b>return</b>;</td></tr>
<tr><th id="3642">3642</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3643">3643</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3644">3644</th><td>      <b>return</b>;</td></tr>
<tr><th id="3645">3645</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3646">3646</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3647">3647</th><td>      <b>return</b>;</td></tr>
<tr><th id="3648">3648</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3649">3649</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3650">3650</th><td>      <b>return</b>;</td></tr>
<tr><th id="3651">3651</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3652">3652</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3653">3653</th><td>      <b>return</b>;</td></tr>
<tr><th id="3654">3654</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3655">3655</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3656">3656</th><td>      <b>return</b>;</td></tr>
<tr><th id="3657">3657</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3658">3658</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD1Twov2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Twov2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3659">3659</th><td>      <b>return</b>;</td></tr>
<tr><th id="3660">3660</th><td>    }</td></tr>
<tr><th id="3661">3661</th><td>    <b>break</b>;</td></tr>
<tr><th id="3662">3662</th><td>  }</td></tr>
<tr><th id="3663">3663</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD1x3post" title='llvm::AArch64ISD::NodeType::LD1x3post' data-ref="llvm::AArch64ISD::NodeType::LD1x3post">LD1x3post</a>: {</td></tr>
<tr><th id="3664">3664</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3665">3665</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3666">3666</th><td>      <b>return</b>;</td></tr>
<tr><th id="3667">3667</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3668">3668</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3669">3669</th><td>      <b>return</b>;</td></tr>
<tr><th id="3670">3670</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3671">3671</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3672">3672</th><td>      <b>return</b>;</td></tr>
<tr><th id="3673">3673</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3674">3674</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3675">3675</th><td>      <b>return</b>;</td></tr>
<tr><th id="3676">3676</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3677">3677</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3678">3678</th><td>      <b>return</b>;</td></tr>
<tr><th id="3679">3679</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3680">3680</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3681">3681</th><td>      <b>return</b>;</td></tr>
<tr><th id="3682">3682</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3683">3683</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3684">3684</th><td>      <b>return</b>;</td></tr>
<tr><th id="3685">3685</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3686">3686</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD1Threev2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Threev2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3687">3687</th><td>      <b>return</b>;</td></tr>
<tr><th id="3688">3688</th><td>    }</td></tr>
<tr><th id="3689">3689</th><td>    <b>break</b>;</td></tr>
<tr><th id="3690">3690</th><td>  }</td></tr>
<tr><th id="3691">3691</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD1x4post" title='llvm::AArch64ISD::NodeType::LD1x4post' data-ref="llvm::AArch64ISD::NodeType::LD1x4post">LD1x4post</a>: {</td></tr>
<tr><th id="3692">3692</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3693">3693</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3694">3694</th><td>      <b>return</b>;</td></tr>
<tr><th id="3695">3695</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3696">3696</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3697">3697</th><td>      <b>return</b>;</td></tr>
<tr><th id="3698">3698</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3699">3699</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3700">3700</th><td>      <b>return</b>;</td></tr>
<tr><th id="3701">3701</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3702">3702</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3703">3703</th><td>      <b>return</b>;</td></tr>
<tr><th id="3704">3704</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3705">3705</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3706">3706</th><td>      <b>return</b>;</td></tr>
<tr><th id="3707">3707</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3708">3708</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3709">3709</th><td>      <b>return</b>;</td></tr>
<tr><th id="3710">3710</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3711">3711</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3712">3712</th><td>      <b>return</b>;</td></tr>
<tr><th id="3713">3713</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3714">3714</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD1Fourv2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Fourv2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3715">3715</th><td>      <b>return</b>;</td></tr>
<tr><th id="3716">3716</th><td>    }</td></tr>
<tr><th id="3717">3717</th><td>    <b>break</b>;</td></tr>
<tr><th id="3718">3718</th><td>  }</td></tr>
<tr><th id="3719">3719</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD1DUPpost" title='llvm::AArch64ISD::NodeType::LD1DUPpost' data-ref="llvm::AArch64ISD::NodeType::LD1DUPpost">LD1DUPpost</a>: {</td></tr>
<tr><th id="3720">3720</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3721">3721</th><td>      SelectPostLoad(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1Rv8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Rv8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3722">3722</th><td>      <b>return</b>;</td></tr>
<tr><th id="3723">3723</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3724">3724</th><td>      SelectPostLoad(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1Rv16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Rv16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3725">3725</th><td>      <b>return</b>;</td></tr>
<tr><th id="3726">3726</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3727">3727</th><td>      SelectPostLoad(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1Rv4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Rv4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3728">3728</th><td>      <b>return</b>;</td></tr>
<tr><th id="3729">3729</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3730">3730</th><td>      SelectPostLoad(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1Rv8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Rv8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3731">3731</th><td>      <b>return</b>;</td></tr>
<tr><th id="3732">3732</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3733">3733</th><td>      SelectPostLoad(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1Rv2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Rv2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3734">3734</th><td>      <b>return</b>;</td></tr>
<tr><th id="3735">3735</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3736">3736</th><td>      SelectPostLoad(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1Rv4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Rv4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3737">3737</th><td>      <b>return</b>;</td></tr>
<tr><th id="3738">3738</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3739">3739</th><td>      SelectPostLoad(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1Rv1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Rv1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3740">3740</th><td>      <b>return</b>;</td></tr>
<tr><th id="3741">3741</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3742">3742</th><td>      SelectPostLoad(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1Rv2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1Rv2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3743">3743</th><td>      <b>return</b>;</td></tr>
<tr><th id="3744">3744</th><td>    }</td></tr>
<tr><th id="3745">3745</th><td>    <b>break</b>;</td></tr>
<tr><th id="3746">3746</th><td>  }</td></tr>
<tr><th id="3747">3747</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD2DUPpost" title='llvm::AArch64ISD::NodeType::LD2DUPpost' data-ref="llvm::AArch64ISD::NodeType::LD2DUPpost">LD2DUPpost</a>: {</td></tr>
<tr><th id="3748">3748</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3749">3749</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3750">3750</th><td>      <b>return</b>;</td></tr>
<tr><th id="3751">3751</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3752">3752</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3753">3753</th><td>      <b>return</b>;</td></tr>
<tr><th id="3754">3754</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3755">3755</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3756">3756</th><td>      <b>return</b>;</td></tr>
<tr><th id="3757">3757</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3758">3758</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3759">3759</th><td>      <b>return</b>;</td></tr>
<tr><th id="3760">3760</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3761">3761</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3762">3762</th><td>      <b>return</b>;</td></tr>
<tr><th id="3763">3763</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3764">3764</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3765">3765</th><td>      <b>return</b>;</td></tr>
<tr><th id="3766">3766</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3767">3767</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3768">3768</th><td>      <b>return</b>;</td></tr>
<tr><th id="3769">3769</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3770">3770</th><td>      SelectPostLoad(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2Rv2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2Rv2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3771">3771</th><td>      <b>return</b>;</td></tr>
<tr><th id="3772">3772</th><td>    }</td></tr>
<tr><th id="3773">3773</th><td>    <b>break</b>;</td></tr>
<tr><th id="3774">3774</th><td>  }</td></tr>
<tr><th id="3775">3775</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD3DUPpost" title='llvm::AArch64ISD::NodeType::LD3DUPpost' data-ref="llvm::AArch64ISD::NodeType::LD3DUPpost">LD3DUPpost</a>: {</td></tr>
<tr><th id="3776">3776</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3777">3777</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3778">3778</th><td>      <b>return</b>;</td></tr>
<tr><th id="3779">3779</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3780">3780</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3781">3781</th><td>      <b>return</b>;</td></tr>
<tr><th id="3782">3782</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3783">3783</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3784">3784</th><td>      <b>return</b>;</td></tr>
<tr><th id="3785">3785</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3786">3786</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3787">3787</th><td>      <b>return</b>;</td></tr>
<tr><th id="3788">3788</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3789">3789</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3790">3790</th><td>      <b>return</b>;</td></tr>
<tr><th id="3791">3791</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3792">3792</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3793">3793</th><td>      <b>return</b>;</td></tr>
<tr><th id="3794">3794</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3795">3795</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3796">3796</th><td>      <b>return</b>;</td></tr>
<tr><th id="3797">3797</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3798">3798</th><td>      SelectPostLoad(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3Rv2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3Rv2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3799">3799</th><td>      <b>return</b>;</td></tr>
<tr><th id="3800">3800</th><td>    }</td></tr>
<tr><th id="3801">3801</th><td>    <b>break</b>;</td></tr>
<tr><th id="3802">3802</th><td>  }</td></tr>
<tr><th id="3803">3803</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD4DUPpost" title='llvm::AArch64ISD::NodeType::LD4DUPpost' data-ref="llvm::AArch64ISD::NodeType::LD4DUPpost">LD4DUPpost</a>: {</td></tr>
<tr><th id="3804">3804</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3805">3805</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv8b_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3806">3806</th><td>      <b>return</b>;</td></tr>
<tr><th id="3807">3807</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3808">3808</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv16b_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3809">3809</th><td>      <b>return</b>;</td></tr>
<tr><th id="3810">3810</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3811">3811</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv4h_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3812">3812</th><td>      <b>return</b>;</td></tr>
<tr><th id="3813">3813</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3814">3814</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv8h_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3815">3815</th><td>      <b>return</b>;</td></tr>
<tr><th id="3816">3816</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3817">3817</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv2s_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3818">3818</th><td>      <b>return</b>;</td></tr>
<tr><th id="3819">3819</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3820">3820</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv4s_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3821">3821</th><td>      <b>return</b>;</td></tr>
<tr><th id="3822">3822</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3823">3823</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv1d_POST</span>, AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>);</td></tr>
<tr><th id="3824">3824</th><td>      <b>return</b>;</td></tr>
<tr><th id="3825">3825</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3826">3826</th><td>      SelectPostLoad(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4Rv2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4Rv2d_POST</span>, AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>);</td></tr>
<tr><th id="3827">3827</th><td>      <b>return</b>;</td></tr>
<tr><th id="3828">3828</th><td>    }</td></tr>
<tr><th id="3829">3829</th><td>    <b>break</b>;</td></tr>
<tr><th id="3830">3830</th><td>  }</td></tr>
<tr><th id="3831">3831</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD1LANEpost" title='llvm::AArch64ISD::NodeType::LD1LANEpost' data-ref="llvm::AArch64ISD::NodeType::LD1LANEpost">LD1LANEpost</a>: {</td></tr>
<tr><th id="3832">3832</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3833">3833</th><td>      SelectPostLoadLane(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1i8_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1i8_POST</span>);</td></tr>
<tr><th id="3834">3834</th><td>      <b>return</b>;</td></tr>
<tr><th id="3835">3835</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a> ||</td></tr>
<tr><th id="3836">3836</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3837">3837</th><td>      SelectPostLoadLane(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1i16_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1i16_POST</span>);</td></tr>
<tr><th id="3838">3838</th><td>      <b>return</b>;</td></tr>
<tr><th id="3839">3839</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a> ||</td></tr>
<tr><th id="3840">3840</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3841">3841</th><td>      SelectPostLoadLane(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1i32_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1i32_POST</span>);</td></tr>
<tr><th id="3842">3842</th><td>      <b>return</b>;</td></tr>
<tr><th id="3843">3843</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a> ||</td></tr>
<tr><th id="3844">3844</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3845">3845</th><td>      SelectPostLoadLane(Node, <var>1</var>, AArch64::<span class='error' title="no member named &apos;LD1i64_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD1i64_POST</span>);</td></tr>
<tr><th id="3846">3846</th><td>      <b>return</b>;</td></tr>
<tr><th id="3847">3847</th><td>    }</td></tr>
<tr><th id="3848">3848</th><td>    <b>break</b>;</td></tr>
<tr><th id="3849">3849</th><td>  }</td></tr>
<tr><th id="3850">3850</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD2LANEpost" title='llvm::AArch64ISD::NodeType::LD2LANEpost' data-ref="llvm::AArch64ISD::NodeType::LD2LANEpost">LD2LANEpost</a>: {</td></tr>
<tr><th id="3851">3851</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3852">3852</th><td>      SelectPostLoadLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2i8_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2i8_POST</span>);</td></tr>
<tr><th id="3853">3853</th><td>      <b>return</b>;</td></tr>
<tr><th id="3854">3854</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a> ||</td></tr>
<tr><th id="3855">3855</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3856">3856</th><td>      SelectPostLoadLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2i16_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2i16_POST</span>);</td></tr>
<tr><th id="3857">3857</th><td>      <b>return</b>;</td></tr>
<tr><th id="3858">3858</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a> ||</td></tr>
<tr><th id="3859">3859</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3860">3860</th><td>      SelectPostLoadLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2i32_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2i32_POST</span>);</td></tr>
<tr><th id="3861">3861</th><td>      <b>return</b>;</td></tr>
<tr><th id="3862">3862</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a> ||</td></tr>
<tr><th id="3863">3863</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3864">3864</th><td>      SelectPostLoadLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;LD2i64_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD2i64_POST</span>);</td></tr>
<tr><th id="3865">3865</th><td>      <b>return</b>;</td></tr>
<tr><th id="3866">3866</th><td>    }</td></tr>
<tr><th id="3867">3867</th><td>    <b>break</b>;</td></tr>
<tr><th id="3868">3868</th><td>  }</td></tr>
<tr><th id="3869">3869</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD3LANEpost" title='llvm::AArch64ISD::NodeType::LD3LANEpost' data-ref="llvm::AArch64ISD::NodeType::LD3LANEpost">LD3LANEpost</a>: {</td></tr>
<tr><th id="3870">3870</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3871">3871</th><td>      SelectPostLoadLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3i8_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3i8_POST</span>);</td></tr>
<tr><th id="3872">3872</th><td>      <b>return</b>;</td></tr>
<tr><th id="3873">3873</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a> ||</td></tr>
<tr><th id="3874">3874</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3875">3875</th><td>      SelectPostLoadLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3i16_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3i16_POST</span>);</td></tr>
<tr><th id="3876">3876</th><td>      <b>return</b>;</td></tr>
<tr><th id="3877">3877</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a> ||</td></tr>
<tr><th id="3878">3878</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3879">3879</th><td>      SelectPostLoadLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3i32_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3i32_POST</span>);</td></tr>
<tr><th id="3880">3880</th><td>      <b>return</b>;</td></tr>
<tr><th id="3881">3881</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a> ||</td></tr>
<tr><th id="3882">3882</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3883">3883</th><td>      SelectPostLoadLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;LD3i64_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD3i64_POST</span>);</td></tr>
<tr><th id="3884">3884</th><td>      <b>return</b>;</td></tr>
<tr><th id="3885">3885</th><td>    }</td></tr>
<tr><th id="3886">3886</th><td>    <b>break</b>;</td></tr>
<tr><th id="3887">3887</th><td>  }</td></tr>
<tr><th id="3888">3888</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::LD4LANEpost" title='llvm::AArch64ISD::NodeType::LD4LANEpost' data-ref="llvm::AArch64ISD::NodeType::LD4LANEpost">LD4LANEpost</a>: {</td></tr>
<tr><th id="3889">3889</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3890">3890</th><td>      SelectPostLoadLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4i8_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4i8_POST</span>);</td></tr>
<tr><th id="3891">3891</th><td>      <b>return</b>;</td></tr>
<tr><th id="3892">3892</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a> ||</td></tr>
<tr><th id="3893">3893</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3894">3894</th><td>      SelectPostLoadLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4i16_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4i16_POST</span>);</td></tr>
<tr><th id="3895">3895</th><td>      <b>return</b>;</td></tr>
<tr><th id="3896">3896</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a> ||</td></tr>
<tr><th id="3897">3897</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3898">3898</th><td>      SelectPostLoadLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4i32_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4i32_POST</span>);</td></tr>
<tr><th id="3899">3899</th><td>      <b>return</b>;</td></tr>
<tr><th id="3900">3900</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a> ||</td></tr>
<tr><th id="3901">3901</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3902">3902</th><td>      SelectPostLoadLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;LD4i64_POST&apos; in namespace &apos;llvm::AArch64&apos;">LD4i64_POST</span>);</td></tr>
<tr><th id="3903">3903</th><td>      <b>return</b>;</td></tr>
<tr><th id="3904">3904</th><td>    }</td></tr>
<tr><th id="3905">3905</th><td>    <b>break</b>;</td></tr>
<tr><th id="3906">3906</th><td>  }</td></tr>
<tr><th id="3907">3907</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ST2post" title='llvm::AArch64ISD::NodeType::ST2post' data-ref="llvm::AArch64ISD::NodeType::ST2post">ST2post</a>: {</td></tr>
<tr><th id="3908">3908</th><td>    <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="3909">3909</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3910">3910</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8b_POST</span>);</td></tr>
<tr><th id="3911">3911</th><td>      <b>return</b>;</td></tr>
<tr><th id="3912">3912</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3913">3913</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov16b_POST</span>);</td></tr>
<tr><th id="3914">3914</th><td>      <b>return</b>;</td></tr>
<tr><th id="3915">3915</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3916">3916</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4h_POST</span>);</td></tr>
<tr><th id="3917">3917</th><td>      <b>return</b>;</td></tr>
<tr><th id="3918">3918</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3919">3919</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8h_POST</span>);</td></tr>
<tr><th id="3920">3920</th><td>      <b>return</b>;</td></tr>
<tr><th id="3921">3921</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3922">3922</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2s_POST</span>);</td></tr>
<tr><th id="3923">3923</th><td>      <b>return</b>;</td></tr>
<tr><th id="3924">3924</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3925">3925</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4s_POST</span>);</td></tr>
<tr><th id="3926">3926</th><td>      <b>return</b>;</td></tr>
<tr><th id="3927">3927</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3928">3928</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2Twov2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2d_POST</span>);</td></tr>
<tr><th id="3929">3929</th><td>      <b>return</b>;</td></tr>
<tr><th id="3930">3930</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3931">3931</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov1d_POST</span>);</td></tr>
<tr><th id="3932">3932</th><td>      <b>return</b>;</td></tr>
<tr><th id="3933">3933</th><td>    }</td></tr>
<tr><th id="3934">3934</th><td>    <b>break</b>;</td></tr>
<tr><th id="3935">3935</th><td>  }</td></tr>
<tr><th id="3936">3936</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ST3post" title='llvm::AArch64ISD::NodeType::ST3post' data-ref="llvm::AArch64ISD::NodeType::ST3post">ST3post</a>: {</td></tr>
<tr><th id="3937">3937</th><td>    <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="3938">3938</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3939">3939</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev8b_POST</span>);</td></tr>
<tr><th id="3940">3940</th><td>      <b>return</b>;</td></tr>
<tr><th id="3941">3941</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3942">3942</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev16b_POST</span>);</td></tr>
<tr><th id="3943">3943</th><td>      <b>return</b>;</td></tr>
<tr><th id="3944">3944</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3945">3945</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev4h_POST</span>);</td></tr>
<tr><th id="3946">3946</th><td>      <b>return</b>;</td></tr>
<tr><th id="3947">3947</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3948">3948</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev8h_POST</span>);</td></tr>
<tr><th id="3949">3949</th><td>      <b>return</b>;</td></tr>
<tr><th id="3950">3950</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3951">3951</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev2s_POST</span>);</td></tr>
<tr><th id="3952">3952</th><td>      <b>return</b>;</td></tr>
<tr><th id="3953">3953</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3954">3954</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev4s_POST</span>);</td></tr>
<tr><th id="3955">3955</th><td>      <b>return</b>;</td></tr>
<tr><th id="3956">3956</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3957">3957</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3Threev2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3Threev2d_POST</span>);</td></tr>
<tr><th id="3958">3958</th><td>      <b>return</b>;</td></tr>
<tr><th id="3959">3959</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3960">3960</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev1d_POST</span>);</td></tr>
<tr><th id="3961">3961</th><td>      <b>return</b>;</td></tr>
<tr><th id="3962">3962</th><td>    }</td></tr>
<tr><th id="3963">3963</th><td>    <b>break</b>;</td></tr>
<tr><th id="3964">3964</th><td>  }</td></tr>
<tr><th id="3965">3965</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ST4post" title='llvm::AArch64ISD::NodeType::ST4post' data-ref="llvm::AArch64ISD::NodeType::ST4post">ST4post</a>: {</td></tr>
<tr><th id="3966">3966</th><td>    <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="3967">3967</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3968">3968</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8b_POST</span>);</td></tr>
<tr><th id="3969">3969</th><td>      <b>return</b>;</td></tr>
<tr><th id="3970">3970</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="3971">3971</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv16b_POST</span>);</td></tr>
<tr><th id="3972">3972</th><td>      <b>return</b>;</td></tr>
<tr><th id="3973">3973</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="3974">3974</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4h_POST</span>);</td></tr>
<tr><th id="3975">3975</th><td>      <b>return</b>;</td></tr>
<tr><th id="3976">3976</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="3977">3977</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8h_POST</span>);</td></tr>
<tr><th id="3978">3978</th><td>      <b>return</b>;</td></tr>
<tr><th id="3979">3979</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="3980">3980</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2s_POST</span>);</td></tr>
<tr><th id="3981">3981</th><td>      <b>return</b>;</td></tr>
<tr><th id="3982">3982</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="3983">3983</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4s_POST</span>);</td></tr>
<tr><th id="3984">3984</th><td>      <b>return</b>;</td></tr>
<tr><th id="3985">3985</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="3986">3986</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4Fourv2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2d_POST</span>);</td></tr>
<tr><th id="3987">3987</th><td>      <b>return</b>;</td></tr>
<tr><th id="3988">3988</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="3989">3989</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv1d_POST</span>);</td></tr>
<tr><th id="3990">3990</th><td>      <b>return</b>;</td></tr>
<tr><th id="3991">3991</th><td>    }</td></tr>
<tr><th id="3992">3992</th><td>    <b>break</b>;</td></tr>
<tr><th id="3993">3993</th><td>  }</td></tr>
<tr><th id="3994">3994</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ST1x2post" title='llvm::AArch64ISD::NodeType::ST1x2post' data-ref="llvm::AArch64ISD::NodeType::ST1x2post">ST1x2post</a>: {</td></tr>
<tr><th id="3995">3995</th><td>    <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="3996">3996</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="3997">3997</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov8b_POST</span>);</td></tr>
<tr><th id="3998">3998</th><td>      <b>return</b>;</td></tr>
<tr><th id="3999">3999</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="4000">4000</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov16b_POST</span>);</td></tr>
<tr><th id="4001">4001</th><td>      <b>return</b>;</td></tr>
<tr><th id="4002">4002</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="4003">4003</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov4h_POST</span>);</td></tr>
<tr><th id="4004">4004</th><td>      <b>return</b>;</td></tr>
<tr><th id="4005">4005</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="4006">4006</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov8h_POST</span>);</td></tr>
<tr><th id="4007">4007</th><td>      <b>return</b>;</td></tr>
<tr><th id="4008">4008</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="4009">4009</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov2s_POST</span>);</td></tr>
<tr><th id="4010">4010</th><td>      <b>return</b>;</td></tr>
<tr><th id="4011">4011</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="4012">4012</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov4s_POST</span>);</td></tr>
<tr><th id="4013">4013</th><td>      <b>return</b>;</td></tr>
<tr><th id="4014">4014</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="4015">4015</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov1d_POST</span>);</td></tr>
<tr><th id="4016">4016</th><td>      <b>return</b>;</td></tr>
<tr><th id="4017">4017</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="4018">4018</th><td>      SelectPostStore(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST1Twov2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Twov2d_POST</span>);</td></tr>
<tr><th id="4019">4019</th><td>      <b>return</b>;</td></tr>
<tr><th id="4020">4020</th><td>    }</td></tr>
<tr><th id="4021">4021</th><td>    <b>break</b>;</td></tr>
<tr><th id="4022">4022</th><td>  }</td></tr>
<tr><th id="4023">4023</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ST1x3post" title='llvm::AArch64ISD::NodeType::ST1x3post' data-ref="llvm::AArch64ISD::NodeType::ST1x3post">ST1x3post</a>: {</td></tr>
<tr><th id="4024">4024</th><td>    <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4025">4025</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="4026">4026</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev8b_POST</span>);</td></tr>
<tr><th id="4027">4027</th><td>      <b>return</b>;</td></tr>
<tr><th id="4028">4028</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="4029">4029</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev16b_POST</span>);</td></tr>
<tr><th id="4030">4030</th><td>      <b>return</b>;</td></tr>
<tr><th id="4031">4031</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="4032">4032</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev4h_POST</span>);</td></tr>
<tr><th id="4033">4033</th><td>      <b>return</b>;</td></tr>
<tr><th id="4034">4034</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="4035">4035</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev8h_POST</span>);</td></tr>
<tr><th id="4036">4036</th><td>      <b>return</b>;</td></tr>
<tr><th id="4037">4037</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="4038">4038</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev2s_POST</span>);</td></tr>
<tr><th id="4039">4039</th><td>      <b>return</b>;</td></tr>
<tr><th id="4040">4040</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="4041">4041</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev4s_POST</span>);</td></tr>
<tr><th id="4042">4042</th><td>      <b>return</b>;</td></tr>
<tr><th id="4043">4043</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="4044">4044</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev1d_POST</span>);</td></tr>
<tr><th id="4045">4045</th><td>      <b>return</b>;</td></tr>
<tr><th id="4046">4046</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="4047">4047</th><td>      SelectPostStore(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST1Threev2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Threev2d_POST</span>);</td></tr>
<tr><th id="4048">4048</th><td>      <b>return</b>;</td></tr>
<tr><th id="4049">4049</th><td>    }</td></tr>
<tr><th id="4050">4050</th><td>    <b>break</b>;</td></tr>
<tr><th id="4051">4051</th><td>  }</td></tr>
<tr><th id="4052">4052</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ST1x4post" title='llvm::AArch64ISD::NodeType::ST1x4post' data-ref="llvm::AArch64ISD::NodeType::ST1x4post">ST1x4post</a>: {</td></tr>
<tr><th id="4053">4053</th><td>    <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4054">4054</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="4055">4055</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv8b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv8b_POST</span>);</td></tr>
<tr><th id="4056">4056</th><td>      <b>return</b>;</td></tr>
<tr><th id="4057">4057</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>) {</td></tr>
<tr><th id="4058">4058</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv16b_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv16b_POST</span>);</td></tr>
<tr><th id="4059">4059</th><td>      <b>return</b>;</td></tr>
<tr><th id="4060">4060</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>) {</td></tr>
<tr><th id="4061">4061</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv4h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv4h_POST</span>);</td></tr>
<tr><th id="4062">4062</th><td>      <b>return</b>;</td></tr>
<tr><th id="4063">4063</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="4064">4064</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv8h_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv8h_POST</span>);</td></tr>
<tr><th id="4065">4065</th><td>      <b>return</b>;</td></tr>
<tr><th id="4066">4066</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="4067">4067</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv2s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv2s_POST</span>);</td></tr>
<tr><th id="4068">4068</th><td>      <b>return</b>;</td></tr>
<tr><th id="4069">4069</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>) {</td></tr>
<tr><th id="4070">4070</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv4s_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv4s_POST</span>);</td></tr>
<tr><th id="4071">4071</th><td>      <b>return</b>;</td></tr>
<tr><th id="4072">4072</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="4073">4073</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv1d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv1d_POST</span>);</td></tr>
<tr><th id="4074">4074</th><td>      <b>return</b>;</td></tr>
<tr><th id="4075">4075</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>) {</td></tr>
<tr><th id="4076">4076</th><td>      SelectPostStore(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST1Fourv2d_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST1Fourv2d_POST</span>);</td></tr>
<tr><th id="4077">4077</th><td>      <b>return</b>;</td></tr>
<tr><th id="4078">4078</th><td>    }</td></tr>
<tr><th id="4079">4079</th><td>    <b>break</b>;</td></tr>
<tr><th id="4080">4080</th><td>  }</td></tr>
<tr><th id="4081">4081</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ST2LANEpost" title='llvm::AArch64ISD::NodeType::ST2LANEpost' data-ref="llvm::AArch64ISD::NodeType::ST2LANEpost">ST2LANEpost</a>: {</td></tr>
<tr><th id="4082">4082</th><td>    <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4083">4083</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="4084">4084</th><td>      SelectPostStoreLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2i8_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2i8_POST</span>);</td></tr>
<tr><th id="4085">4085</th><td>      <b>return</b>;</td></tr>
<tr><th id="4086">4086</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a> ||</td></tr>
<tr><th id="4087">4087</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="4088">4088</th><td>      SelectPostStoreLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2i16_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2i16_POST</span>);</td></tr>
<tr><th id="4089">4089</th><td>      <b>return</b>;</td></tr>
<tr><th id="4090">4090</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a> ||</td></tr>
<tr><th id="4091">4091</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="4092">4092</th><td>      SelectPostStoreLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2i32_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2i32_POST</span>);</td></tr>
<tr><th id="4093">4093</th><td>      <b>return</b>;</td></tr>
<tr><th id="4094">4094</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a> ||</td></tr>
<tr><th id="4095">4095</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="4096">4096</th><td>      SelectPostStoreLane(Node, <var>2</var>, AArch64::<span class='error' title="no member named &apos;ST2i64_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST2i64_POST</span>);</td></tr>
<tr><th id="4097">4097</th><td>      <b>return</b>;</td></tr>
<tr><th id="4098">4098</th><td>    }</td></tr>
<tr><th id="4099">4099</th><td>    <b>break</b>;</td></tr>
<tr><th id="4100">4100</th><td>  }</td></tr>
<tr><th id="4101">4101</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ST3LANEpost" title='llvm::AArch64ISD::NodeType::ST3LANEpost' data-ref="llvm::AArch64ISD::NodeType::ST3LANEpost">ST3LANEpost</a>: {</td></tr>
<tr><th id="4102">4102</th><td>    <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4103">4103</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="4104">4104</th><td>      SelectPostStoreLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3i8_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3i8_POST</span>);</td></tr>
<tr><th id="4105">4105</th><td>      <b>return</b>;</td></tr>
<tr><th id="4106">4106</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a> ||</td></tr>
<tr><th id="4107">4107</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="4108">4108</th><td>      SelectPostStoreLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3i16_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3i16_POST</span>);</td></tr>
<tr><th id="4109">4109</th><td>      <b>return</b>;</td></tr>
<tr><th id="4110">4110</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a> ||</td></tr>
<tr><th id="4111">4111</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="4112">4112</th><td>      SelectPostStoreLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3i32_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3i32_POST</span>);</td></tr>
<tr><th id="4113">4113</th><td>      <b>return</b>;</td></tr>
<tr><th id="4114">4114</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a> ||</td></tr>
<tr><th id="4115">4115</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="4116">4116</th><td>      SelectPostStoreLane(Node, <var>3</var>, AArch64::<span class='error' title="no member named &apos;ST3i64_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST3i64_POST</span>);</td></tr>
<tr><th id="4117">4117</th><td>      <b>return</b>;</td></tr>
<tr><th id="4118">4118</th><td>    }</td></tr>
<tr><th id="4119">4119</th><td>    <b>break</b>;</td></tr>
<tr><th id="4120">4120</th><td>  }</td></tr>
<tr><th id="4121">4121</th><td>  <b>case</b> <span class="namespace">AArch64ISD::</span><a class="enum" href="AArch64ISelLowering.h.html#llvm::AArch64ISD::NodeType::ST4LANEpost" title='llvm::AArch64ISD::NodeType::ST4LANEpost' data-ref="llvm::AArch64ISD::NodeType::ST4LANEpost">ST4LANEpost</a>: {</td></tr>
<tr><th id="4122">4122</th><td>    <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="local col3 ref" href="#813Node" title='Node' data-ref="813Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="4123">4123</th><td>    <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>) {</td></tr>
<tr><th id="4124">4124</th><td>      SelectPostStoreLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4i8_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4i8_POST</span>);</td></tr>
<tr><th id="4125">4125</th><td>      <b>return</b>;</td></tr>
<tr><th id="4126">4126</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a> ||</td></tr>
<tr><th id="4127">4127</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>) {</td></tr>
<tr><th id="4128">4128</th><td>      SelectPostStoreLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4i16_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4i16_POST</span>);</td></tr>
<tr><th id="4129">4129</th><td>      <b>return</b>;</td></tr>
<tr><th id="4130">4130</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a> ||</td></tr>
<tr><th id="4131">4131</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>) {</td></tr>
<tr><th id="4132">4132</th><td>      SelectPostStoreLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4i32_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4i32_POST</span>);</td></tr>
<tr><th id="4133">4133</th><td>      <b>return</b>;</td></tr>
<tr><th id="4134">4134</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a> || <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a> ||</td></tr>
<tr><th id="4135">4135</th><td>               <a class="local col4 ref" href="#814VT" title='VT' data-ref="814VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>) {</td></tr>
<tr><th id="4136">4136</th><td>      SelectPostStoreLane(Node, <var>4</var>, AArch64::<span class='error' title="no member named &apos;ST4i64_POST&apos; in namespace &apos;llvm::AArch64&apos;">ST4i64_POST</span>);</td></tr>
<tr><th id="4137">4137</th><td>      <b>return</b>;</td></tr>
<tr><th id="4138">4138</th><td>    }</td></tr>
<tr><th id="4139">4139</th><td>    <b>break</b>;</td></tr>
<tr><th id="4140">4140</th><td>  }</td></tr>
<tr><th id="4141">4141</th><td>  }</td></tr>
<tr><th id="4142">4142</th><td></td></tr>
<tr><th id="4143">4143</th><td>  <i>// Select the default instruction</i></td></tr>
<tr><th id="4144">4144</th><td>  <span class='error' title="use of undeclared identifier &apos;SelectCode&apos;">SelectCode</span>(Node);</td></tr>
<tr><th id="4145">4145</th><td>}</td></tr>
<tr><th id="4146">4146</th><td></td></tr>
<tr><th id="4147">4147</th><td><i class="doc">/// createAArch64ISelDag - This pass converts a legalized DAG into a</i></td></tr>
<tr><th id="4148">4148</th><td><i class="doc">/// AArch64-specific DAG, ready for instruction scheduling.</i></td></tr>
<tr><th id="4149">4149</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm20createAArch64ISelDagERNS_20AArch64TargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createAArch64ISelDag' data-ref="_ZN4llvm20createAArch64ISelDagERNS_20AArch64TargetMachineENS_10CodeGenOpt5LevelE">createAArch64ISelDag</dfn>(<a class="type" href="AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="local col0 decl" id="830TM" title='TM' data-type='llvm::AArch64TargetMachine &amp;' data-ref="830TM">TM</dfn>,</td></tr>
<tr><th id="4150">4150</th><td>                                         <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col1 decl" id="831OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="831OptLevel">OptLevel</dfn>) {</td></tr>
<tr><th id="4151">4151</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64DAGToDAGISel" title='(anonymous namespace)::AArch64DAGToDAGISel' data-ref="(anonymousnamespace)::AArch64DAGToDAGISel">AArch64DAGToDAGISel</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119AArch64DAGToDAGISelC1ERN4llvm20AArch64TargetMachineENS1_10CodeGenOpt5LevelE" title='(anonymous namespace)::AArch64DAGToDAGISel::AArch64DAGToDAGISel' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64DAGToDAGISelC1ERN4llvm20AArch64TargetMachineENS1_10CodeGenOpt5LevelE">(</a><a class="local col0 ref" href="#830TM" title='TM' data-ref="830TM">TM</a>, <a class="local col1 ref" href="#831OptLevel" title='OptLevel' data-ref="831OptLevel">OptLevel</a>);</td></tr>
<tr><th id="4152">4152</th><td>}</td></tr>
<tr><th id="4153">4153</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
