<stg><name>WBSlave::WBSlave_WBSlave::processSlave</name>


<trans_list>

<trans id="865" from="1" to="2">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="2" to="3">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="3" to="4">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="4" to="5">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="5" to="6">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="6" to="7">
<condition id="219">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="6" to="78">
<condition id="218">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="7" to="8">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="8" to="9">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="9" to="10">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="10" to="11">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="11" to="12">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="12" to="13">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="13" to="14">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="14" to="15">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="15" to="16">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="16" to="17">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="17" to="18">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="18" to="19">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="19" to="20">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="20" to="21">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="21" to="22">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="22" to="23">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="23" to="24">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="24" to="25">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="25" to="26">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="26" to="27">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="27" to="28">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="28" to="29">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="29" to="30">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="30" to="31">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="31" to="32">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="32" to="33">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="33" to="34">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="34" to="35">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="35" to="36">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="36" to="37">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="37" to="38">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="38" to="39">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="39" to="40">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="40" to="41">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="41" to="42">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="42" to="43">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="43" to="44">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="44" to="45">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="45" to="46">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="46" to="47">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="47" to="48">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="48" to="49">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="49" to="50">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="50" to="51">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="51" to="52">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="52" to="53">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="53" to="54">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="54" to="55">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="55" to="56">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="56" to="57">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="57" to="58">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="58" to="59">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="59" to="60">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="60" to="61">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="61" to="62">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="62" to="63">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="63" to="64">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="64" to="65">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="65" to="66">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="66" to="67">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="67" to="68">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="68" to="69">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="69" to="70">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="70" to="71">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="71" to="72">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="72" to="73">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="73" to="74">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="74" to="75">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="75" to="76">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="76" to="77">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="77" to="6">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="78" to="79">
<condition id="293">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="78" to="98">
<condition id="325">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="79" to="80">
<condition id="298">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="79" to="97">
<condition id="296">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="80" to="81">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="81" to="82">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="82" to="83">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="83" to="84">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="84" to="85">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="85" to="86">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="86" to="87">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="87" to="88">
<condition id="308">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="87" to="97">
<condition id="307">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="88" to="89">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="89" to="90">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="90" to="91">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="91" to="92">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="92" to="93">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="93" to="94">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="94" to="95">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="95" to="96">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="96" to="97">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="97" to="78">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="98" to="99">
<condition id="328">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="98" to="177">
<condition id="326">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="99" to="100">
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="99" to="119">
<condition id="362">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="99" to="175">
<condition id="361">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="100" to="101">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="101" to="102">
<condition id="334">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="101" to="118">
<condition id="333">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="102" to="103">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="103" to="104">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="104" to="105">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="105" to="106">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="106" to="107">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="107" to="108">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="108" to="109">
<condition id="342">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="108" to="118">
<condition id="344">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="109" to="110">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="110" to="111">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="111" to="112">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="112" to="113">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="113" to="114">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="114" to="115">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="115" to="116">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="116" to="117">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="117" to="118">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="118" to="99">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="119" to="120">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="120" to="121">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="121" to="122">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="122" to="123">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="123" to="124">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="124" to="125">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="125" to="126">
<condition id="370">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="125" to="175">
<condition id="372">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="126" to="127">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="127" to="128">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="128" to="129">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="129" to="130">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="130" to="131">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="131" to="132">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="132" to="133">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="133" to="134">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="134" to="135">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="135" to="136">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="136" to="137">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="137" to="138">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="138" to="139">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="139" to="140">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="140" to="141">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="141" to="142">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="142" to="143">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="143" to="144">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="144" to="145">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="145" to="146">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="146" to="147">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="147" to="148">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="148" to="149">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="149" to="150">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="150" to="151">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="151" to="152">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="152" to="153">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="153" to="154">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="154" to="155">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="155" to="156">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="156" to="157">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="157" to="158">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="158" to="159">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="159" to="160">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="160" to="161">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="161" to="162">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="162" to="163">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="163" to="164">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="164" to="165">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="165" to="166">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="166" to="167">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="167" to="168">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="168" to="169">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="169" to="170">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="170" to="171">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="171" to="172">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="172" to="173">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="173" to="174">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="174" to="175">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="175" to="176">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="176" to="98">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="177" to="178">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="178" to="179">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="179" to="4">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %thresh = alloca i32, align 4

]]></node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="21" op_0_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %psiMax_V_1 = alloca i21, align 4

]]></node>
<StgValue><ssdm name="psiMax_V_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="21" op_0_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:28  %prob_V = alloca [256 x i21], align 4

]]></node>
<StgValue><ssdm name="prob_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !156

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !160

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %adr_i), !map !164

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_i), !map !168

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %we_i), !map !172

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stb_i), !map !176

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %cyc_i), !map !180

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %sel_i), !map !184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_o), !map !188

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ack_o), !map !192

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %int_o), !map !196

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:13  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %WBSlave_regs), !map !200

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:14  call void (...)* @_ssdm_op_SpecBitsMap([500 x i32]* %WBSlave_PBuffer), !map !204

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:15  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_CTRL_ADDR_V), !map !208

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:16  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_STAT_ADDR_V), !map !212

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="21">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:17  call void (...)* @_ssdm_op_SpecBitsMap(i21* %WBSlave_log_in_V), !map !216

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="21">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:18  call void (...)* @_ssdm_op_SpecBitsMap(i21* %WBSlave_log_out_V), !map !220

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_start_V), !map !224

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_done_V), !map !228

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:21  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG0_ADDR_V), !map !232

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:22  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG1_ADDR_V), !map !236

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:23  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG2_ADDR_V), !map !240

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:24  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG3_ADDR_V), !map !244

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:25  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG4_ADDR_V), !map !248

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:26  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_DELAY_ADDR_V), !map !252

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:27  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_LAST_ADDR_V), !map !256

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:29  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [4 x i8]* @p_str10, i32 0, i32 0, i1* %clk) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:30  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str11, i32 0, i32 0, i1* %reset) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:31  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str16, i32 0, i32 0, i32* %adr_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:32  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str17, i32 0, i32 0, i32* %dat_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:33  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [5 x i8]* @p_str18, i32 0, i32 0, i1* %we_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:34  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str19, i32 0, i32 0, i1* %stb_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:35  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str20, i32 0, i32 0, i1* %cyc_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:36  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [31 x i8]* @p_str21, [6 x i8]* @p_str22, i32 0, i32 0, i4* %sel_i) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:37  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [8 x i8]* @p_str15, [6 x i8]* @p_str23, i32 0, i32 0, i32* %dat_o) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:38  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str24, i32 0, i32 0, i1* %ack_o) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:39  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str25, i32 0, i32 0, i1* %int_o) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:40  call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str8, i32 2, [13 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:41  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str42)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:42  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str43) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:43  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

]]></node>
<StgValue><ssdm name="p_ssdm_reset_v"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:44  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:45  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str42, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:46  %WBSlave_PBuffer_addr = getelementptr [500 x i32]* %WBSlave_PBuffer, i64 0, i64 64

]]></node>
<StgValue><ssdm name="WBSlave_PBuffer_addr"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:47  %WBSlave_log_done_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %WBSlave_log_done_V)

]]></node>
<StgValue><ssdm name="WBSlave_log_done_V_read"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:48  %p_Val2_9 = call i21 @_ssdm_op_Read.ap_auto.i21P(i21* %WBSlave_log_out_V)

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="42" op_0_bw="21">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:49  %OP2_V_cast = sext i21 %p_Val2_9 to i42

]]></node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="26" op_0_bw="26" op_1_bw="21" op_2_bw="5">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:50  %tmp_32 = call i26 @_ssdm_op_BitConcatenate.i26.i21.i5(i21 %p_Val2_9, i5 0)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="43" op_0_bw="26">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:51  %tmp_102_cast = sext i26 %tmp_32 to i43

]]></node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:52  store i32 0, i32* %thresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:53  br label %_ZN7_ap_sc_7sc_core4waitEi.exit6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:2  %WBSlave_CTRL_ADDR_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %WBSlave_CTRL_ADDR_V)

]]></node>
<StgValue><ssdm name="WBSlave_CTRL_ADDR_V_read"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="3">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:3  %tmp_s = zext i3 %WBSlave_CTRL_ADDR_V_read to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:4  %WBSlave_regs_addr = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="WBSlave_regs_addr"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:5  %WBSlave_regs_load = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:8  %WBSlave_REG1_ADDR_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %WBSlave_REG1_ADDR_V)

]]></node>
<StgValue><ssdm name="WBSlave_REG1_ADDR_V_read"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="3">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:9  %tmp_35 = zext i3 %WBSlave_REG1_ADDR_V_read to i64

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:10  %WBSlave_regs_addr_4 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="WBSlave_regs_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:11  %p_Val2_s = load i32* %WBSlave_regs_addr_4, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

]]></node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:5  %WBSlave_regs_load = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:6  %tmp_33 = icmp ne i32 %WBSlave_regs_load, 0

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:7  call void (...)* @_ssdm_op_Poll(i1 %tmp_33)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:11  %p_Val2_s = load i32* %WBSlave_regs_addr_4, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:12  %p_Val2_1 = shl i32 %p_Val2_s, 16

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:13  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 15)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:14  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 16)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:15  %tmp_36 = or i1 %tmp_56, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:16  %tmp_37 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %p_Val2_s, i32 17, i32 31)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="15" op_3_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:17  %tmp_38 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i15.i1(i16 0, i15 %tmp_37, i1 %tmp_36)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:18  %overflow = icmp eq i32 %tmp_38, 0

]]></node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:19  %n_V = select i1 %overflow, i32 %p_Val2_1, i32 2147483647

]]></node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:20  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:21  %tmp_39 = sext i32 %n_V to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit6:22  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i = phi i9 [ 0, %_ZN7_ap_sc_7sc_core4waitEi.exit6 ], [ %i_8, %_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond1 = icmp eq i9 %i, -256

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_8 = add i9 %i, 1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader8, label %_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:0  %tmp_40 = add i9 %i, 64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="9">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:1  %tmp_43 = zext i9 %tmp_40 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:2  %WBSlave_PBuffer_addr_2 = getelementptr [500 x i32]* %WBSlave_PBuffer, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="WBSlave_PBuffer_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="9">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:3  %p_Val2_2 = load i32* %WBSlave_PBuffer_addr_2, align 4

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="268" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="9">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:3  %p_Val2_2 = load i32* %WBSlave_PBuffer_addr_2, align 4

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:4  %p_Val2_3 = shl i32 %p_Val2_2, 16

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:5  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 15)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:6  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 16)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:7  %tmp_41 = or i1 %tmp_94, %tmp_92

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:8  %tmp_42 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %p_Val2_2, i32 17, i32 31)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="15" op_3_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:9  %tmp_44 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i15.i1(i16 0, i15 %tmp_42, i1 %tmp_41)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:10  %overflow_1 = icmp eq i32 %tmp_44, 0

]]></node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:12  %tmp_46 = select i1 %overflow_1, i32 %p_Val2_3, i32 2147483647

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:13  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_46, i32 0)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="279" st_id="9" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="280" st_id="10" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="281" st_id="11" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="282" st_id="12" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="283" st_id="13" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="284" st_id="14" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="285" st_id="15" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="286" st_id="16" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="287" st_id="17" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="288" st_id="18" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="289" st_id="19" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="290" st_id="20" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="291" st_id="21" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="292" st_id="22" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="293" st_id="23" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="294" st_id="24" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="295" st_id="25" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="296" st_id="26" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="297" st_id="27" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="298" st_id="28" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="299" st_id="29" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="300" st_id="30" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="301" st_id="31" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="302" st_id="32" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="303" st_id="33" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="304" st_id="34" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="305" st_id="35" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="306" st_id="36" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="307" st_id="37" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="308" st_id="38" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="309" st_id="39" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="310" st_id="40" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="311" st_id="41" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="312" st_id="42" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="313" st_id="43" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="314" st_id="44" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="315" st_id="45" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="316" st_id="46" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="317" st_id="47" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="318" st_id="48" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="319" st_id="49" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="320" st_id="50" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="321" st_id="51" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="322" st_id="52" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="323" st_id="53" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="324" st_id="54" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="325" st_id="55" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="326" st_id="56" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="327" st_id="57" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="328" st_id="58" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="329" st_id="59" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="330" st_id="60" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="331" st_id="61" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="332" st_id="62" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="333" st_id="63" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="334" st_id="64" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="335" st_id="65" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="336" st_id="66" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="337" st_id="67" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="338" st_id="68" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="339" st_id="69" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="340" st_id="70" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="341" st_id="71" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="342" st_id="72" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="343" st_id="73" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="344" st_id="74" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="345" st_id="75" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:14  %tmp_48 = sdiv i64 %tmp_47, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="346" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:15  %signbit = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_48, i32 63)

]]></node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="347" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="21" op_0_bw="21" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:16  %p_Val2_4 = call i21 @_ssdm_op_PartSelect.i21.i64.i32.i32(i64 %tmp_48, i32 16, i32 36)

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="348" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:17  %qbit = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_48, i32 15)

]]></node>
<StgValue><ssdm name="qbit"/></StgValue>
</operation>

<operation id="349" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="15" op_0_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:18  %tmp_126 = trunc i64 %tmp_48 to i15

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="350" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:19  %r = icmp ne i15 %tmp_126, 0

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="351" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:20  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_48, i32 36)

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="352" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:21  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_48, i32 16)

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="353" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:29  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_48, i32 37)

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="354" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:30  %tmp_52 = call i26 @_ssdm_op_PartSelect.i26.i64.i32.i32(i64 %tmp_48, i32 38, i32 63)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="355" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:31  %Range2_all_ones = icmp eq i26 %tmp_52, -1

]]></node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="356" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="27" op_0_bw="27" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:32  %tmp_53 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %tmp_48, i32 37, i32 63)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="357" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:33  %Range1_all_ones = icmp eq i27 %tmp_53, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="358" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:34  %Range1_all_zeros = icmp eq i27 %tmp_53, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="359" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:22  %r_i_i = or i1 %tmp_128, %r

]]></node>
<StgValue><ssdm name="r_i_i"/></StgValue>
</operation>

<operation id="360" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:23  %qb_assign_1 = and i1 %r_i_i, %qbit

]]></node>
<StgValue><ssdm name="qb_assign_1"/></StgValue>
</operation>

<operation id="361" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="21" op_0_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:24  %tmp_49 = zext i1 %qb_assign_1 to i21

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="362" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:25  %p_Val2_5 = add i21 %p_Val2_4, %tmp_49

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="363" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:26  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_5, i32 20)

]]></node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="364" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:27  %tmp_51 = xor i1 %newsignbit, true

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="365" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:28  %carry = and i1 %tmp_127, %tmp_51

]]></node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="366" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:35  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="367" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:36  %tmp_57 = xor i1 %tmp_130, true

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="368" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:37  %p_41_i = and i1 %Range2_all_ones, %tmp_57

]]></node>
<StgValue><ssdm name="p_41_i"/></StgValue>
</operation>

<operation id="369" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:38  %deleted_ones = select i1 %carry, i1 %p_41_i, i1 %Range1_all_ones

]]></node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="370" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:39  %p_38_i = and i1 %carry, %Range1_all_ones

]]></node>
<StgValue><ssdm name="p_38_i"/></StgValue>
</operation>

<operation id="371" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:41  %p_not_i = xor i1 %deleted_zeros, true

]]></node>
<StgValue><ssdm name="p_not_i"/></StgValue>
</operation>

<operation id="372" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:42  %brmerge_i = or i1 %newsignbit, %p_not_i

]]></node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="373" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:45  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

]]></node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="374" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:46  %brmerge40_i = xor i1 %brmerge40_demorgan_i, true

]]></node>
<StgValue><ssdm name="brmerge40_i"/></StgValue>
</operation>

<operation id="375" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="20" op_0_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:47  %tmp_131 = trunc i21 %p_Val2_5 to i20

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="376" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:48  %tmp_60 = icmp eq i20 %tmp_131, 0

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="377" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="9">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:11  %tmp_45 = zext i9 %i to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="378" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:40  %tmp_58 = xor i1 %p_38_i, true

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="379" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:43  %tmp_59 = xor i1 %signbit, true

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="380" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:44  %overflow_2 = and i1 %brmerge_i, %tmp_59

]]></node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="381" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:49  %tmp_64 = or i1 %tmp_60, %brmerge40_i

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="382" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:50  %tmp7 = and i1 %tmp_64, %tmp_58

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="383" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:51  %underflow = and i1 %tmp7, %signbit

]]></node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="384" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:52  %brmerge_i_i1 = or i1 %underflow, %overflow_2

]]></node>
<StgValue><ssdm name="brmerge_i_i1"/></StgValue>
</operation>

<operation id="385" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:53  %underflow_12_not = xor i1 %underflow, true

]]></node>
<StgValue><ssdm name="underflow_12_not"/></StgValue>
</operation>

<operation id="386" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:54  %brmerge = or i1 %overflow_2, %underflow_12_not

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="387" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:55  %p_Val2_8_mux = select i1 %brmerge_i_i1, i21 1048575, i21 %p_Val2_5

]]></node>
<StgValue><ssdm name="p_Val2_8_mux"/></StgValue>
</operation>

<operation id="388" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:56  %p_Val2_8 = select i1 %underflow, i21 -1048575, i21 %p_Val2_5

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="389" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:57  %this_assign_9_1 = select i1 %brmerge, i21 %p_Val2_8_mux, i21 %p_Val2_8

]]></node>
<StgValue><ssdm name="this_assign_9_1"/></StgValue>
</operation>

<operation id="390" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:58  %prob_V_addr_2 = getelementptr [256 x i21]* %prob_V, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="prob_V_addr_2"/></StgValue>
</operation>

<operation id="391" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="21" op_1_bw="8">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:59  store i21 %this_assign_9_1, i21* %prob_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:60  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit8_ifconv:61  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="394" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader8:0  %p_Val2_11 = phi i21 [ %Hn_1, %_ZN7_ap_sc_7sc_core4waitEi.exit12 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="395" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader8:1  %i_1 = phi i9 [ %i_9, %_ZN7_ap_sc_7sc_core4waitEi.exit12 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="396" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:2  %exitcond2 = icmp eq i9 %i_1, -256

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="397" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:3  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="398" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:4  %i_9 = add i9 %i_1, 1

]]></node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="399" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:5  br i1 %exitcond2, label %.preheader7.preheader, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_54 = zext i9 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="401" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %prob_V_addr = getelementptr [256 x i21]* %prob_V, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="prob_V_addr"/></StgValue>
</operation>

<operation id="402" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="21" op_0_bw="8">
<![CDATA[
:2  %prob_V_load = load i21* %prob_V_addr, align 4

]]></node>
<StgValue><ssdm name="prob_V_load"/></StgValue>
</operation>

<operation id="403" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="22" op_0_bw="21">
<![CDATA[
.preheader7.preheader:0  %tmp_69 = sext i21 %p_Val2_11 to i22

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="404" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:1  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="405" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="21" op_0_bw="8">
<![CDATA[
:2  %prob_V_load = load i21* %prob_V_addr, align 4

]]></node>
<StgValue><ssdm name="prob_V_load"/></StgValue>
</operation>

<operation id="406" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_55 = icmp eq i21 %prob_V_load, 0

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="407" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_55, label %_ZN7_ap_sc_7sc_core4waitEi.exit12, label %to_double.exit463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="408" st_id="80" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit463:0  %dp_1 = sitofp i21 %prob_V_load to double

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="409" st_id="81" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit463:0  %dp_1 = sitofp i21 %prob_V_load to double

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="410" st_id="82" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit463:0  %dp_1 = sitofp i21 %prob_V_load to double

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="411" st_id="83" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit463:0  %dp_1 = sitofp i21 %prob_V_load to double

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="412" st_id="84" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit463:0  %dp_1 = sitofp i21 %prob_V_load to double

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="413" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="64" op_0_bw="64">
<![CDATA[
to_double.exit463:1  %res_V_7 = bitcast double %dp_1 to i64

]]></node>
<StgValue><ssdm name="res_V_7"/></StgValue>
</operation>

<operation id="414" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
to_double.exit463:2  %exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_7, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="415" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
to_double.exit463:3  %exp_V_7 = add i11 %exp_V, -16

]]></node>
<StgValue><ssdm name="exp_V_7"/></StgValue>
</operation>

<operation id="416" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
to_double.exit463:4  %p_Result_s = call i64 @llvm.part.set.i64.i11(i64 %res_V_7, i11 %exp_V_7, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="417" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="64" op_0_bw="64">
<![CDATA[
to_double.exit463:5  %dp = bitcast i64 %p_Result_s to double

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>

<operation id="418" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="52" op_0_bw="64">
<![CDATA[
to_double.exit463:6  %tmp_132 = trunc i64 %res_V_7 to i52

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="419" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
to_double.exit463:7  %notlhs = icmp ne i11 %exp_V_7, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="420" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
to_double.exit463:8  %notrhs = icmp eq i52 %tmp_132, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="421" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_double.exit463:9  %tmp_22 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="422" st_id="85" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit463:10  %tmp_23 = fcmp oeq double %dp, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="423" st_id="86" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit463:10  %tmp_23 = fcmp oeq double %dp, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="424" st_id="87" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit463:10  %tmp_23 = fcmp oeq double %dp, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="425" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_double.exit463:11  %tmp_24 = and i1 %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="426" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
to_double.exit463:12  br i1 %tmp_24, label %_ZN7_ap_sc_7sc_core4waitEi.exit12, label %_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:0  call void @_ssdm_op_Write.ap_auto.i21P(i21* %WBSlave_log_in_V, i21 %prob_V_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="42" op_0_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:5  %OP1_V_cast = sext i21 %prob_V_load to i42

]]></node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="429" st_id="87" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:6  %p_Val2_10 = mul i42 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="430" st_id="88" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:6  %p_Val2_10 = mul i42 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="431" st_id="89" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:6  %p_Val2_10 = mul i42 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="432" st_id="90" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:6  %p_Val2_10 = mul i42 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="433" st_id="91" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:6  %p_Val2_10 = mul i42 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="434" st_id="92" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:6  %p_Val2_10 = mul i42 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="435" st_id="93" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:6  %p_Val2_10 = mul i42 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="436" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:7  %tmp_70 = call i37 @_ssdm_op_BitConcatenate.i37.i21.i16(i21 %p_Val2_11, i16 0)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="437" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="42" op_0_bw="37">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:8  %tmp_70_cast = sext i37 %tmp_70 to i42

]]></node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="438" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:9  %p_Val2_13 = sub i42 %tmp_70_cast, %p_Val2_10

]]></node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="439" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:10  %signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 41)

]]></node>
<StgValue><ssdm name="signbit_1"/></StgValue>
</operation>

<operation id="440" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="21" op_0_bw="21" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:11  %p_Val2_14 = call i21 @_ssdm_op_PartSelect.i21.i42.i32.i32(i42 %p_Val2_13, i32 16, i32 36)

]]></node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="441" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:12  %qbit_1 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 15)

]]></node>
<StgValue><ssdm name="qbit_1"/></StgValue>
</operation>

<operation id="442" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="15" op_0_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:13  %tmp_135 = trunc i42 %p_Val2_13 to i15

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="443" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:14  %r_1 = icmp ne i15 %tmp_135, 0

]]></node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="444" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:15  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 36)

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="445" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:16  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 16)

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="446" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:17  %r_i_i_i1 = or i1 %tmp_137, %r_1

]]></node>
<StgValue><ssdm name="r_i_i_i1"/></StgValue>
</operation>

<operation id="447" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:24  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 37)

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="448" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="4" op_0_bw="4" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:25  %tmp_25 = call i4 @_ssdm_op_PartSelect.i4.i42.i32.i32(i42 %p_Val2_13, i32 38, i32 41)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="449" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:26  %Range2_all_ones_1 = icmp eq i4 %tmp_25, -1

]]></node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="450" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="5" op_0_bw="5" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:27  %tmp_26 = call i5 @_ssdm_op_PartSelect.i5.i42.i32.i32(i42 %p_Val2_13, i32 37, i32 41)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="451" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:28  %Range1_all_ones_1 = icmp eq i5 %tmp_26, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="452" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:29  %Range1_all_zeros_1 = icmp eq i5 %tmp_26, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="453" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:31  %tmp_73 = xor i1 %tmp_139, true

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="454" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:32  %p_41_i_i1 = and i1 %Range2_all_ones_1, %tmp_73

]]></node>
<StgValue><ssdm name="p_41_i_i1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="455" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:2  call void (...)* @_ssdm_op_Poll(i1 %WBSlave_log_done_V_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:3  call void @_ssdm_op_Write.ap_auto.i1P(i1* %WBSlave_log_start_V, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:18  %qb_assign_3 = and i1 %r_i_i_i1, %qbit_1

]]></node>
<StgValue><ssdm name="qb_assign_3"/></StgValue>
</operation>

<operation id="459" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="21" op_0_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:19  %tmp_71 = zext i1 %qb_assign_3 to i21

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="460" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:20  %p_Val2_15 = add i21 %p_Val2_14, %tmp_71

]]></node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="461" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:21  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_15, i32 20)

]]></node>
<StgValue><ssdm name="newsignbit_1"/></StgValue>
</operation>

<operation id="462" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:22  %tmp_72 = xor i1 %newsignbit_1, true

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="463" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:23  %carry_1 = and i1 %tmp_136, %tmp_72

]]></node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="464" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:30  %deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="465" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:33  %deleted_ones_1 = select i1 %carry_1, i1 %p_41_i_i1, i1 %Range1_all_ones_1

]]></node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="466" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:34  %p_38_i_i1 = and i1 %carry_1, %Range1_all_ones_1

]]></node>
<StgValue><ssdm name="p_38_i_i1"/></StgValue>
</operation>

<operation id="467" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:36  %p_not_i_i1 = xor i1 %deleted_zeros_1, true

]]></node>
<StgValue><ssdm name="p_not_i_i1"/></StgValue>
</operation>

<operation id="468" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:37  %brmerge_i_i2 = or i1 %newsignbit_1, %p_not_i_i1

]]></node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="469" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:40  %brmerge40_demorgan_i_i1 = and i1 %newsignbit_1, %deleted_ones_1

]]></node>
<StgValue><ssdm name="brmerge40_demorgan_i_i1"/></StgValue>
</operation>

<operation id="470" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:41  %brmerge40_i_i1 = xor i1 %brmerge40_demorgan_i_i1, true

]]></node>
<StgValue><ssdm name="brmerge40_i_i1"/></StgValue>
</operation>

<operation id="471" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="20" op_0_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:42  %tmp_140 = trunc i21 %p_Val2_15 to i20

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="472" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:43  %tmp_76 = icmp eq i20 %tmp_140, 0

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="473" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:44  %tmp_78 = or i1 %tmp_76, %brmerge40_i_i1

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="474" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:35  %tmp_74 = xor i1 %p_38_i_i1, true

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="476" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:38  %tmp_75 = xor i1 %signbit_1, true

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="477" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:39  %overflow_3 = and i1 %brmerge_i_i2, %tmp_75

]]></node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="478" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:45  %tmp8 = and i1 %tmp_78, %tmp_74

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="479" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:46  %underflow_1 = and i1 %tmp8, %signbit_1

]]></node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="480" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:47  %brmerge_i_i_i1 = or i1 %underflow_1, %overflow_3

]]></node>
<StgValue><ssdm name="brmerge_i_i_i1"/></StgValue>
</operation>

<operation id="481" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:48  %underflow_13_not = xor i1 %underflow_1, true

]]></node>
<StgValue><ssdm name="underflow_13_not"/></StgValue>
</operation>

<operation id="482" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:49  %brmerge2 = or i1 %overflow_3, %underflow_13_not

]]></node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>

<operation id="483" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:50  %p_Val2_14_mux = select i1 %brmerge_i_i_i1, i21 1048575, i21 %p_Val2_15

]]></node>
<StgValue><ssdm name="p_Val2_14_mux"/></StgValue>
</operation>

<operation id="484" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv:51  br i1 %brmerge2, label %_ZN7_ap_sc_7sc_core4waitEi.exit12, label %._crit_edge1.i.i.i517

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
._crit_edge1.i.i.i517:0  %p_Val2_2_32 = select i1 %underflow_1, i21 -1048575, i21 %p_Val2_15

]]></node>
<StgValue><ssdm name="p_Val2_2_32"/></StgValue>
</operation>

<operation id="486" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i.i.i517:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="487" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit12:0  %Hn_1 = phi i21 [ %p_Val2_11, %1 ], [ %p_Val2_11, %to_double.exit463 ], [ %p_Val2_2_32, %._crit_edge1.i.i.i517 ], [ %p_Val2_14_mux, %_ZN7_ap_sc_7sc_core4waitEi.exit10_ifconv ]

]]></node>
<StgValue><ssdm name="Hn_1"/></StgValue>
</operation>

<operation id="488" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit12:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit12:2  br label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="490" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader7:0  %psiMax = phi i21 [ %psiMax_1, %_ZN7_ap_sc_7sc_core4waitEi.exit2 ], [ 0, %.preheader7.preheader ]

]]></node>
<StgValue><ssdm name="psiMax"/></StgValue>
</operation>

<operation id="491" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader7:1  %thresh_1 = phi i9 [ %i_10, %_ZN7_ap_sc_7sc_core4waitEi.exit2 ], [ 1, %.preheader7.preheader ]

]]></node>
<StgValue><ssdm name="thresh_1"/></StgValue>
</operation>

<operation id="492" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="9">
<![CDATA[
.preheader7:2  %thresh_3_cast1 = zext i9 %thresh_1 to i32

]]></node>
<StgValue><ssdm name="thresh_3_cast1"/></StgValue>
</operation>

<operation id="493" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="10" op_0_bw="9">
<![CDATA[
.preheader7:3  %thresh_3_cast = zext i9 %thresh_1 to i10

]]></node>
<StgValue><ssdm name="thresh_3_cast"/></StgValue>
</operation>

<operation id="494" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:4  %exitcond3 = icmp eq i9 %thresh_1, -256

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="495" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:5  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255)

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="496" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6  br i1 %exitcond3, label %_ZN7_ap_sc_7sc_core4waitEi.exit, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %thresh_load = load i32* %thresh, align 4

]]></node>
<StgValue><ssdm name="thresh_load"/></StgValue>
</operation>

<operation id="498" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:1  store i32 %thresh_load, i32* %WBSlave_PBuffer_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %WBSlave_STAT_ADDR_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %WBSlave_STAT_ADDR_V)

]]></node>
<StgValue><ssdm name="WBSlave_STAT_ADDR_V_read"/></StgValue>
</operation>

<operation id="500" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="64" op_0_bw="3">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:3  %tmp_61 = zext i3 %WBSlave_STAT_ADDR_V_read to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="501" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %WBSlave_regs_addr_5 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="WBSlave_regs_addr_5"/></StgValue>
</operation>

<operation id="502" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:5  %WBSlave_regs_load_11 = load i32* %WBSlave_regs_addr_5, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_11"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="503" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_7 = phi i21 [ %Hs_1, %_ZN7_ap_sc_7sc_core4waitEi.exit25 ], [ 0, %.preheader7 ]

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="504" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader:1  %p_Val2_8_34 = phi i21 [ %Ps_V, %_ZN7_ap_sc_7sc_core4waitEi.exit25 ], [ 0, %.preheader7 ]

]]></node>
<StgValue><ssdm name="p_Val2_8_34"/></StgValue>
</operation>

<operation id="505" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %j = phi i8 [ %j_1, %_ZN7_ap_sc_7sc_core4waitEi.exit25 ], [ 0, %.preheader7 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="506" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="10" op_0_bw="8">
<![CDATA[
.preheader:3  %j_cast = zext i8 %j to i10

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="507" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %exitcond = icmp eq i10 %j_cast, %thresh_3_cast

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="508" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 255, i64 0)

]]></node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="509" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:6  %j_1 = add i8 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="510" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond, label %2, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:0  %tmp_66 = zext i8 %j to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="512" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %prob_V_addr_1 = getelementptr [256 x i21]* %prob_V, i64 0, i64 %tmp_66

]]></node>
<StgValue><ssdm name="prob_V_addr_1"/></StgValue>
</operation>

<operation id="513" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="21" op_0_bw="8">
<![CDATA[
_ifconv:3  %p_Val2_16 = load i21* %prob_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="514" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_65 = icmp eq i21 %p_Val2_8_34, 0

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="515" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_65, label %._crit_edge, label %to_double.exit449

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="99" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit449:0  %dp_3 = sitofp i21 %p_Val2_8_34 to double

]]></node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="517" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="21" op_0_bw="8">
<![CDATA[
_ifconv:3  %p_Val2_16 = load i21* %prob_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="518" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="22" op_0_bw="21">
<![CDATA[
_ifconv:1  %tmp_67 = sext i21 %p_Val2_8_34 to i22

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="519" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="22" op_0_bw="21">
<![CDATA[
_ifconv:4  %tmp_68 = sext i21 %p_Val2_16 to i22

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="520" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:5  %p_Val2_17 = add i22 %tmp_68, %tmp_67

]]></node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="521" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
_ifconv:6  %isneg = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_17, i32 21)

]]></node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="522" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="21" op_0_bw="22">
<![CDATA[
_ifconv:7  %p_Val2_18 = trunc i22 %p_Val2_17 to i21

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="523" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
_ifconv:8  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_17, i32 20)

]]></node>
<StgValue><ssdm name="newsignbit_2"/></StgValue>
</operation>

<operation id="524" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %tmp_27 = xor i1 %isneg, true

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="525" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %overflow_4 = and i1 %newsignbit_2, %tmp_27

]]></node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="526" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %tmp_77 = xor i1 %newsignbit_2, true

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="527" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="20" op_0_bw="22">
<![CDATA[
_ifconv:12  %tmp_144 = trunc i22 %p_Val2_17 to i20

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="528" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:13  %tmp_79 = icmp eq i20 %tmp_144, 0

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="529" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %tmp_80 = or i1 %tmp_79, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="530" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %underflow_2 = and i1 %isneg, %tmp_80

]]></node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="531" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %brmerge_i_i_i = or i1 %underflow_2, %overflow_4

]]></node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="532" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %underflow_14_not = xor i1 %underflow_2, true

]]></node>
<StgValue><ssdm name="underflow_14_not"/></StgValue>
</operation>

<operation id="533" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %brmerge3 = or i1 %overflow_4, %underflow_14_not

]]></node>
<StgValue><ssdm name="brmerge3"/></StgValue>
</operation>

<operation id="534" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ifconv:19  %p_Val2_18_mux = select i1 %brmerge_i_i_i, i21 1048575, i21 %p_Val2_18

]]></node>
<StgValue><ssdm name="p_Val2_18_mux"/></StgValue>
</operation>

<operation id="535" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ifconv:20  %p_Val2_s_36 = select i1 %underflow_2, i21 -1048575, i21 %p_Val2_18

]]></node>
<StgValue><ssdm name="p_Val2_s_36"/></StgValue>
</operation>

<operation id="536" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ifconv:21  %Ps_V = select i1 %brmerge3, i21 %p_Val2_18_mux, i21 %p_Val2_s_36

]]></node>
<StgValue><ssdm name="Ps_V"/></StgValue>
</operation>

<operation id="537" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:22  %tmp_81 = icmp eq i21 %p_Val2_16, 0

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="538" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:23  br i1 %tmp_81, label %_ZN7_ap_sc_7sc_core4waitEi.exit25, label %to_double.exit456

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="101" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit456:0  %dp_4 = sitofp i21 %p_Val2_16 to double

]]></node>
<StgValue><ssdm name="dp_4"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="540" st_id="102" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit456:0  %dp_4 = sitofp i21 %p_Val2_16 to double

]]></node>
<StgValue><ssdm name="dp_4"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="541" st_id="103" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit456:0  %dp_4 = sitofp i21 %p_Val2_16 to double

]]></node>
<StgValue><ssdm name="dp_4"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="542" st_id="104" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit456:0  %dp_4 = sitofp i21 %p_Val2_16 to double

]]></node>
<StgValue><ssdm name="dp_4"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="543" st_id="105" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit456:0  %dp_4 = sitofp i21 %p_Val2_16 to double

]]></node>
<StgValue><ssdm name="dp_4"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="544" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="64" op_0_bw="64">
<![CDATA[
to_double.exit456:1  %res_V_8 = bitcast double %dp_4 to i64

]]></node>
<StgValue><ssdm name="res_V_8"/></StgValue>
</operation>

<operation id="545" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
to_double.exit456:2  %exp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_8, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="exp_V_5"/></StgValue>
</operation>

<operation id="546" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
to_double.exit456:3  %exp_V_8 = add i11 %exp_V_5, -16

]]></node>
<StgValue><ssdm name="exp_V_8"/></StgValue>
</operation>

<operation id="547" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
to_double.exit456:4  %p_Result_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_8, i11 %exp_V_8, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="548" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="64" op_0_bw="64">
<![CDATA[
to_double.exit456:5  %dp_5 = bitcast i64 %p_Result_1 to double

]]></node>
<StgValue><ssdm name="dp_5"/></StgValue>
</operation>

<operation id="549" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="52" op_0_bw="64">
<![CDATA[
to_double.exit456:6  %tmp_146 = trunc i64 %res_V_8 to i52

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="550" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
to_double.exit456:7  %notlhs3 = icmp ne i11 %exp_V_8, -1

]]></node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="551" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
to_double.exit456:8  %notrhs3 = icmp eq i52 %tmp_146, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="552" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_double.exit456:9  %tmp_83 = or i1 %notrhs3, %notlhs3

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="553" st_id="106" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit456:10  %tmp_84 = fcmp ogt double %dp_5, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="554" st_id="107" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit456:10  %tmp_84 = fcmp ogt double %dp_5, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="555" st_id="108" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit456:10  %tmp_84 = fcmp ogt double %dp_5, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="556" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_double.exit456:11  %tmp_85 = and i1 %tmp_83, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="557" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
to_double.exit456:12  br i1 %tmp_85, label %_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv, label %_ZN7_ap_sc_7sc_core4waitEi.exit25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:0  call void @_ssdm_op_Write.ap_auto.i21P(i21* %WBSlave_log_in_V, i21 %p_Val2_16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="42" op_0_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:5  %OP1_V_2_cast = sext i21 %p_Val2_16 to i42

]]></node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="560" st_id="108" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:6  %p_Val2_30 = mul i42 %OP2_V_cast, %OP1_V_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="561" st_id="109" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:6  %p_Val2_30 = mul i42 %OP2_V_cast, %OP1_V_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="562" st_id="110" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:6  %p_Val2_30 = mul i42 %OP2_V_cast, %OP1_V_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="563" st_id="111" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:6  %p_Val2_30 = mul i42 %OP2_V_cast, %OP1_V_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="564" st_id="112" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:6  %p_Val2_30 = mul i42 %OP2_V_cast, %OP1_V_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="565" st_id="113" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:6  %p_Val2_30 = mul i42 %OP2_V_cast, %OP1_V_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="566" st_id="114" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:6  %p_Val2_30 = mul i42 %OP2_V_cast, %OP1_V_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="567" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:7  %tmp_108 = call i37 @_ssdm_op_BitConcatenate.i37.i21.i16(i21 %p_Val2_7, i16 0)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="568" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="42" op_0_bw="37">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:8  %tmp_117_cast = sext i37 %tmp_108 to i42

]]></node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="569" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:9  %p_Val2_31 = sub i42 %tmp_117_cast, %p_Val2_30

]]></node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="570" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:10  %signbit_2 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_31, i32 41)

]]></node>
<StgValue><ssdm name="signbit_2"/></StgValue>
</operation>

<operation id="571" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="21" op_0_bw="21" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:11  %p_Val2_32 = call i21 @_ssdm_op_PartSelect.i21.i42.i32.i32(i42 %p_Val2_31, i32 16, i32 36)

]]></node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="572" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:12  %qbit_2 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_31, i32 15)

]]></node>
<StgValue><ssdm name="qbit_2"/></StgValue>
</operation>

<operation id="573" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="15" op_0_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:13  %tmp_166 = trunc i42 %p_Val2_31 to i15

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="574" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:14  %r_2 = icmp ne i15 %tmp_166, 0

]]></node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="575" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:15  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_31, i32 36)

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="576" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:16  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_31, i32 16)

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="577" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:17  %r_i_i_i = or i1 %tmp_168, %r_2

]]></node>
<StgValue><ssdm name="r_i_i_i"/></StgValue>
</operation>

<operation id="578" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:24  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_31, i32 37)

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="579" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="4" op_0_bw="4" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:25  %tmp_111 = call i4 @_ssdm_op_PartSelect.i4.i42.i32.i32(i42 %p_Val2_31, i32 38, i32 41)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="580" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:26  %Range2_all_ones_2 = icmp eq i4 %tmp_111, -1

]]></node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="581" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="5" op_0_bw="5" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:27  %tmp_112 = call i5 @_ssdm_op_PartSelect.i5.i42.i32.i32(i42 %p_Val2_31, i32 37, i32 41)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="582" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:28  %Range1_all_ones_3 = icmp eq i5 %tmp_112, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="583" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:29  %Range1_all_zeros_2 = icmp eq i5 %tmp_112, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="584" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:31  %tmp_113 = xor i1 %tmp_170, true

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="585" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:32  %p_41_i_i = and i1 %Range2_all_ones_2, %tmp_113

]]></node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="586" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:2  call void (...)* @_ssdm_op_Poll(i1 %WBSlave_log_done_V_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:3  call void @_ssdm_op_Write.ap_auto.i1P(i1* %WBSlave_log_start_V, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:18  %qb_assign_7 = and i1 %r_i_i_i, %qbit_2

]]></node>
<StgValue><ssdm name="qb_assign_7"/></StgValue>
</operation>

<operation id="590" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="21" op_0_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:19  %tmp_109 = zext i1 %qb_assign_7 to i21

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="591" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:20  %p_Val2_33 = add i21 %p_Val2_32, %tmp_109

]]></node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="592" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:21  %newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_33, i32 20)

]]></node>
<StgValue><ssdm name="newsignbit_3"/></StgValue>
</operation>

<operation id="593" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:22  %tmp_110 = xor i1 %newsignbit_3, true

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="594" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:23  %carry_3 = and i1 %tmp_167, %tmp_110

]]></node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="595" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:30  %deleted_zeros_2 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2

]]></node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="596" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:33  %deleted_ones_3 = select i1 %carry_3, i1 %p_41_i_i, i1 %Range1_all_ones_3

]]></node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="597" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:34  %p_38_i_i = and i1 %carry_3, %Range1_all_ones_3

]]></node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="598" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:36  %p_not_i_i = xor i1 %deleted_zeros_2, true

]]></node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="599" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:37  %brmerge_i_i4 = or i1 %newsignbit_3, %p_not_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i4"/></StgValue>
</operation>

<operation id="600" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:40  %brmerge40_demorgan_i_i = and i1 %newsignbit_3, %deleted_ones_3

]]></node>
<StgValue><ssdm name="brmerge40_demorgan_i_i"/></StgValue>
</operation>

<operation id="601" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:41  %brmerge40_i_i = xor i1 %brmerge40_demorgan_i_i, true

]]></node>
<StgValue><ssdm name="brmerge40_i_i"/></StgValue>
</operation>

<operation id="602" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="20" op_0_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:42  %tmp_171 = trunc i21 %p_Val2_33 to i20

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="603" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:43  %tmp_116 = icmp eq i20 %tmp_171, 0

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="604" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:44  %tmp_117 = or i1 %tmp_116, %brmerge40_i_i

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="605" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:35  %tmp_114 = xor i1 %p_38_i_i, true

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="607" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:38  %tmp_115 = xor i1 %signbit_2, true

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="608" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:39  %overflow_5 = and i1 %brmerge_i_i4, %tmp_115

]]></node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="609" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:45  %tmp9 = and i1 %tmp_117, %tmp_114

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="610" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:46  %underflow_3 = and i1 %tmp9, %signbit_2

]]></node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="611" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:47  %brmerge_i_i_i2 = or i1 %underflow_3, %overflow_5

]]></node>
<StgValue><ssdm name="brmerge_i_i_i2"/></StgValue>
</operation>

<operation id="612" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:48  %underflow_15_not = xor i1 %underflow_3, true

]]></node>
<StgValue><ssdm name="underflow_15_not"/></StgValue>
</operation>

<operation id="613" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:49  %brmerge4 = or i1 %overflow_5, %underflow_15_not

]]></node>
<StgValue><ssdm name="brmerge4"/></StgValue>
</operation>

<operation id="614" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:50  %p_Val2_33_mux = select i1 %brmerge_i_i_i2, i21 1048575, i21 %p_Val2_33

]]></node>
<StgValue><ssdm name="p_Val2_33_mux"/></StgValue>
</operation>

<operation id="615" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv:51  br i1 %brmerge4, label %_ZN7_ap_sc_7sc_core4waitEi.exit25, label %._crit_edge1.i.i.i480

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="brmerge4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
._crit_edge1.i.i.i480:0  %p_Val2_4_37 = select i1 %underflow_3, i21 -1048575, i21 %p_Val2_33

]]></node>
<StgValue><ssdm name="p_Val2_4_37"/></StgValue>
</operation>

<operation id="617" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="brmerge4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i.i.i480:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="618" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit25:0  %Hs_1 = phi i21 [ %p_Val2_7, %_ifconv ], [ %p_Val2_7, %to_double.exit456 ], [ %p_Val2_4_37, %._crit_edge1.i.i.i480 ], [ %p_Val2_33_mux, %_ZN7_ap_sc_7sc_core4waitEi.exit19_ifconv ]

]]></node>
<StgValue><ssdm name="Hs_1"/></StgValue>
</operation>

<operation id="619" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit25:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit25:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="621" st_id="119" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit449:0  %dp_3 = sitofp i21 %p_Val2_8_34 to double

]]></node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="622" st_id="120" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit449:0  %dp_3 = sitofp i21 %p_Val2_8_34 to double

]]></node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="623" st_id="121" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit449:0  %dp_3 = sitofp i21 %p_Val2_8_34 to double

]]></node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="624" st_id="122" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="64" op_0_bw="21">
<![CDATA[
to_double.exit449:0  %dp_3 = sitofp i21 %p_Val2_8_34 to double

]]></node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="625" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="64" op_0_bw="64">
<![CDATA[
to_double.exit449:1  %res_V = bitcast double %dp_3 to i64

]]></node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="626" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
to_double.exit449:2  %exp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="627" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
to_double.exit449:3  %exp_V_9 = add i11 %exp_V_2, -16

]]></node>
<StgValue><ssdm name="exp_V_9"/></StgValue>
</operation>

<operation id="628" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
to_double.exit449:4  %p_Result_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V, i11 %exp_V_9, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="629" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="64" op_0_bw="64">
<![CDATA[
to_double.exit449:5  %dp_2 = bitcast i64 %p_Result_2 to double

]]></node>
<StgValue><ssdm name="dp_2"/></StgValue>
</operation>

<operation id="630" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="52" op_0_bw="64">
<![CDATA[
to_double.exit449:6  %tmp_145 = trunc i64 %res_V to i52

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="631" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
to_double.exit449:7  %notlhs1 = icmp ne i11 %exp_V_9, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="632" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
to_double.exit449:8  %notrhs1 = icmp eq i52 %tmp_145, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="633" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_double.exit449:9  %tmp_29 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="634" st_id="123" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit449:10  %tmp_30 = fcmp ogt double %dp_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="635" st_id="123" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit449:12  %tmp_34 = fcmp olt double %dp_2, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="636" st_id="124" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit449:10  %tmp_30 = fcmp ogt double %dp_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="637" st_id="124" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit449:12  %tmp_34 = fcmp olt double %dp_2, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="638" st_id="125" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit449:10  %tmp_30 = fcmp ogt double %dp_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="639" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_double.exit449:11  %tmp_31 = and i1 %tmp_29, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="640" st_id="125" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
to_double.exit449:12  %tmp_34 = fcmp olt double %dp_2, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="641" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
to_double.exit449:13  %or_cond = and i1 %tmp_31, %tmp_34

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="642" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
to_double.exit449:14  br i1 %or_cond, label %_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="42" op_0_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:0  %OP1_V = sext i21 %p_Val2_8_34 to i42

]]></node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="644" st_id="125" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:1  %p_Val2_22 = mul nsw i42 %OP1_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="645" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="42" op_0_bw="42" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:42  %tmp_88 = call i42 @_ssdm_op_BitConcatenate.i42.i21.i21(i21 %p_Val2_7, i21 0)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="646" st_id="125" stage="46" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="647" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="22" op_0_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:46  %tmp_90 = sext i21 %p_Val2_7 to i22

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="648" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:47  %p_Val2_12 = sub i22 %tmp_69, %tmp_90

]]></node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="649" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="22" op_0_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:48  %tmp_91 = sext i21 %p_Val2_8_34 to i22

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="650" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:49  %r_V = sub i22 65536, %tmp_91

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="651" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="44" op_0_bw="44" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:50  %tmp_93 = call i44 @_ssdm_op_BitConcatenate.i44.i22.i22(i22 %p_Val2_12, i22 0)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="652" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="44" op_0_bw="22">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:51  %tmp_95 = sext i22 %r_V to i44

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="653" st_id="125" stage="48" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="654" st_id="126" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:1  %p_Val2_22 = mul nsw i42 %OP1_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="655" st_id="126" stage="45" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="656" st_id="126" stage="47" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="657" st_id="127" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:1  %p_Val2_22 = mul nsw i42 %OP1_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="658" st_id="127" stage="44" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="659" st_id="127" stage="46" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="660" st_id="128" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:1  %p_Val2_22 = mul nsw i42 %OP1_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="661" st_id="128" stage="43" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="662" st_id="128" stage="45" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="663" st_id="129" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:1  %p_Val2_22 = mul nsw i42 %OP1_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="664" st_id="129" stage="42" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="665" st_id="129" stage="44" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="666" st_id="130" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:1  %p_Val2_22 = mul nsw i42 %OP1_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="667" st_id="130" stage="41" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="668" st_id="130" stage="43" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="669" st_id="131" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:1  %p_Val2_22 = mul nsw i42 %OP1_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="670" st_id="131" stage="40" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="671" st_id="131" stage="42" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="672" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="37" op_0_bw="37" op_1_bw="21" op_2_bw="16">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:2  %tmp_82 = call i37 @_ssdm_op_BitConcatenate.i37.i21.i16(i21 %p_Val2_8_34, i16 0)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="673" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="42" op_0_bw="37">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:3  %tmp_82_cast = sext i37 %tmp_82 to i42

]]></node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="674" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:4  %p_Val2_23 = sub i42 %tmp_82_cast, %p_Val2_22

]]></node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="675" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="26" op_0_bw="26" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:5  %tmp_147 = call i26 @_ssdm_op_PartSelect.i26.i42.i32.i32(i42 %p_Val2_23, i32 16, i32 41)

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="676" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:7  %qbit_3 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_23, i32 15)

]]></node>
<StgValue><ssdm name="qbit_3"/></StgValue>
</operation>

<operation id="677" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="15" op_0_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:8  %tmp_149 = trunc i42 %p_Val2_23 to i15

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="678" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:9  %r_3 = icmp ne i15 %tmp_149, 0

]]></node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="679" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:10  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_23, i32 16)

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="680" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:11  %r_i_i1 = or i1 %tmp_150, %r_3

]]></node>
<StgValue><ssdm name="r_i_i1"/></StgValue>
</operation>

<operation id="681" st_id="132" stage="39" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="682" st_id="132" stage="41" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="683" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="27" op_0_bw="26">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:6  %p_Val2_43_cast_cast = sext i26 %tmp_147 to i27

]]></node>
<StgValue><ssdm name="p_Val2_43_cast_cast"/></StgValue>
</operation>

<operation id="684" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:12  %qb_assign_5 = and i1 %r_i_i1, %qbit_3

]]></node>
<StgValue><ssdm name="qb_assign_5"/></StgValue>
</operation>

<operation id="685" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="27" op_0_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:13  %tmp_86_cast_cast = zext i1 %qb_assign_5 to i27

]]></node>
<StgValue><ssdm name="tmp_86_cast_cast"/></StgValue>
</operation>

<operation id="686" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:14  %p_Val2_24 = add i27 %p_Val2_43_cast_cast, %tmp_86_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="687" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:16  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_24, i32 26)

]]></node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="688" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="21" op_0_bw="27">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:17  %p_Val2_25 = trunc i27 %p_Val2_24 to i21

]]></node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="689" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:18  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_24, i32 20)

]]></node>
<StgValue><ssdm name="newsignbit_4"/></StgValue>
</operation>

<operation id="690" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="6" op_0_bw="6" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:19  %tmp_154 = call i6 @_ssdm_op_PartSelect.i6.i27.i32.i32(i27 %p_Val2_24, i32 21, i32 26)

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="691" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:20  %p_not_i1 = icmp ne i6 %tmp_154, 0

]]></node>
<StgValue><ssdm name="p_not_i1"/></StgValue>
</operation>

<operation id="692" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:21  %brmerge_i1 = or i1 %newsignbit_4, %p_not_i1

]]></node>
<StgValue><ssdm name="brmerge_i1"/></StgValue>
</operation>

<operation id="693" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:22  %tmp_86 = xor i1 %isneg_1, true

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="694" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:23  %overflow_6 = and i1 %brmerge_i1, %tmp_86

]]></node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="695" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:24  %newsignbit_0_not_i = xor i1 %newsignbit_4, true

]]></node>
<StgValue><ssdm name="newsignbit_0_not_i"/></StgValue>
</operation>

<operation id="696" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:25  %p_not38_i = icmp ne i6 %tmp_154, -1

]]></node>
<StgValue><ssdm name="p_not38_i"/></StgValue>
</operation>

<operation id="697" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="20" op_0_bw="27">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:26  %tmp_155 = trunc i27 %p_Val2_24 to i20

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="698" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:27  %tmp_87 = icmp eq i20 %tmp_155, 0

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="699" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:28  %tmp10 = or i1 %tmp_87, %newsignbit_0_not_i

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="700" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:29  %underflow_s = or i1 %tmp10, %p_not38_i

]]></node>
<StgValue><ssdm name="underflow_s"/></StgValue>
</operation>

<operation id="701" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:30  %underflow_4 = and i1 %underflow_s, %isneg_1

]]></node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="702" st_id="133" stage="38" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="703" st_id="133" stage="40" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="704" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:15  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:31  %brmerge_i_i3 = or i1 %underflow_4, %overflow_6

]]></node>
<StgValue><ssdm name="brmerge_i_i3"/></StgValue>
</operation>

<operation id="706" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:32  %underflow_16_not = xor i1 %underflow_4, true

]]></node>
<StgValue><ssdm name="underflow_16_not"/></StgValue>
</operation>

<operation id="707" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:33  %brmerge5 = or i1 %overflow_6, %underflow_16_not

]]></node>
<StgValue><ssdm name="brmerge5"/></StgValue>
</operation>

<operation id="708" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:34  %p_Val2_26_mux = select i1 %brmerge_i_i3, i21 1048575, i21 %p_Val2_25

]]></node>
<StgValue><ssdm name="p_Val2_26_mux"/></StgValue>
</operation>

<operation id="709" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:35  %p_Val2_1_38 = select i1 %underflow_4, i21 -1048575, i21 %p_Val2_25

]]></node>
<StgValue><ssdm name="p_Val2_1_38"/></StgValue>
</operation>

<operation id="710" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:36  %this_assign_13_1 = select i1 %brmerge5, i21 %p_Val2_26_mux, i21 %p_Val2_1_38

]]></node>
<StgValue><ssdm name="this_assign_13_1"/></StgValue>
</operation>

<operation id="711" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:37  call void @_ssdm_op_Write.ap_auto.i21P(i21* %WBSlave_log_in_V, i21 %this_assign_13_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="134" stage="37" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="713" st_id="134" stage="39" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="714" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:38  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:39  call void (...)* @_ssdm_op_Poll(i1 %WBSlave_log_done_V_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="135" stage="36" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="717" st_id="135" stage="38" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="718" st_id="136" stage="35" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="719" st_id="136" stage="37" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="720" st_id="137" stage="34" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="721" st_id="137" stage="36" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="722" st_id="138" stage="33" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="723" st_id="138" stage="35" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="724" st_id="139" stage="32" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="725" st_id="139" stage="34" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="726" st_id="140" stage="31" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="727" st_id="140" stage="33" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="728" st_id="141" stage="30" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="729" st_id="141" stage="32" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="730" st_id="142" stage="29" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="731" st_id="142" stage="31" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="732" st_id="143" stage="28" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="733" st_id="143" stage="30" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="734" st_id="144" stage="27" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="735" st_id="144" stage="29" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="736" st_id="145" stage="26" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="737" st_id="145" stage="28" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="738" st_id="146" stage="25" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="739" st_id="146" stage="27" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="740" st_id="147" stage="24" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="741" st_id="147" stage="26" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="742" st_id="148" stage="23" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="743" st_id="148" stage="25" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="744" st_id="149" stage="22" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="745" st_id="149" stage="24" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="746" st_id="150" stage="21" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="747" st_id="150" stage="23" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="748" st_id="151" stage="20" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="749" st_id="151" stage="22" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="750" st_id="152" stage="19" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="751" st_id="152" stage="21" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="752" st_id="153" stage="18" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="753" st_id="153" stage="20" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="754" st_id="154" stage="17" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="755" st_id="154" stage="19" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="756" st_id="155" stage="16" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="757" st_id="155" stage="18" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="758" st_id="156" stage="15" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="759" st_id="156" stage="17" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="760" st_id="157" stage="14" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="761" st_id="157" stage="16" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="762" st_id="158" stage="13" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="763" st_id="158" stage="15" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="764" st_id="159" stage="12" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="765" st_id="159" stage="14" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="766" st_id="160" stage="11" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="767" st_id="160" stage="13" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="768" st_id="161" stage="10" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="769" st_id="161" stage="12" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="770" st_id="162" stage="9" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="771" st_id="162" stage="11" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="772" st_id="163" stage="8" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="773" st_id="163" stage="10" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="774" st_id="164" stage="7" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="775" st_id="164" stage="9" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="776" st_id="165" stage="6" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="777" st_id="165" stage="8" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="778" st_id="166" stage="5" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="779" st_id="166" stage="7" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="780" st_id="167" stage="4" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="781" st_id="167" stage="6" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="782" st_id="168" stage="3" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="783" st_id="168" stage="5" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="784" st_id="169" stage="2" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="785" st_id="169" stage="4" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="786" st_id="170" stage="1" lat="46">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:43  %tmp_89 = sdiv i42 %tmp_88, %OP1_V

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="787" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="43" op_0_bw="42">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:44  %tmp_103_cast = sext i42 %tmp_89 to i43

]]></node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="788" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:45  %p_Val2_26 = add i43 %tmp_102_cast, %tmp_103_cast

]]></node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="789" st_id="170" stage="3" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="790" st_id="171" stage="2" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="791" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:40  call void @_ssdm_op_Write.ap_auto.i1P(i1* %WBSlave_log_start_V, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="172" stage="1" lat="48">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:52  %tmp_96 = sdiv i44 %tmp_93, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="793" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="44" op_0_bw="44" op_1_bw="43" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:53  %tmp_97 = call i44 @_ssdm_op_BitConcatenate.i44.i43.i1(i43 %p_Val2_26, i1 false)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="794" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="45" op_0_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:54  %tmp_112_cast = sext i44 %tmp_97 to i45

]]></node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="795" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="45" op_0_bw="44">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:55  %tmp_113_cast = sext i44 %tmp_96 to i45

]]></node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="796" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:56  %p_Val2_27 = add i45 %tmp_112_cast, %tmp_113_cast

]]></node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="797" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:57  %signbit_3 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_27, i32 44)

]]></node>
<StgValue><ssdm name="signbit_3"/></StgValue>
</operation>

<operation id="798" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="21" op_0_bw="21" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:58  %p_Val2_28 = call i21 @_ssdm_op_PartSelect.i21.i45.i32.i32(i45 %p_Val2_27, i32 6, i32 26)

]]></node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="799" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:59  %qbit_4 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_27, i32 5)

]]></node>
<StgValue><ssdm name="qbit_4"/></StgValue>
</operation>

<operation id="800" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="5" op_0_bw="45">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:60  %tmp_158 = trunc i45 %p_Val2_27 to i5

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="801" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:62  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_27, i32 26)

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="802" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:63  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_27, i32 6)

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="803" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:71  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_27, i32 27)

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="804" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="17" op_0_bw="17" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:72  %tmp_100 = call i17 @_ssdm_op_PartSelect.i17.i45.i32.i32(i45 %p_Val2_27, i32 28, i32 44)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="805" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="18" op_0_bw="18" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:74  %tmp_101 = call i18 @_ssdm_op_PartSelect.i18.i45.i32.i32(i45 %p_Val2_27, i32 27, i32 44)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="806" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:41  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:61  %r_4 = icmp ne i5 %tmp_158, 0

]]></node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="808" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:64  %r_i_i2 = or i1 %tmp_160, %r_4

]]></node>
<StgValue><ssdm name="r_i_i2"/></StgValue>
</operation>

<operation id="809" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:65  %qb_assign_8 = and i1 %r_i_i2, %qbit_4

]]></node>
<StgValue><ssdm name="qb_assign_8"/></StgValue>
</operation>

<operation id="810" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="21" op_0_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:66  %tmp_98 = zext i1 %qb_assign_8 to i21

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="811" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:67  %p_Val2_29 = add i21 %p_Val2_28, %tmp_98

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="812" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:68  %newsignbit_5 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_29, i32 20)

]]></node>
<StgValue><ssdm name="newsignbit_5"/></StgValue>
</operation>

<operation id="813" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:69  %tmp_99 = xor i1 %newsignbit_5, true

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="814" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:70  %carry_2 = and i1 %tmp_159, %tmp_99

]]></node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="815" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:73  %Range2_all_ones_3 = icmp eq i17 %tmp_100, -1

]]></node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="816" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:75  %Range1_all_ones_4 = icmp eq i18 %tmp_101, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="817" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:76  %Range1_all_zeros_3 = icmp eq i18 %tmp_101, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="818" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:77  %deleted_zeros_3 = select i1 %carry_2, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_3

]]></node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="819" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:78  %tmp_102 = xor i1 %tmp_162, true

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="820" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:79  %p_41_i1 = and i1 %Range2_all_ones_3, %tmp_102

]]></node>
<StgValue><ssdm name="p_41_i1"/></StgValue>
</operation>

<operation id="821" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:80  %deleted_ones_4 = select i1 %carry_2, i1 %p_41_i1, i1 %Range1_all_ones_4

]]></node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="822" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:81  %p_38_i1 = and i1 %carry_2, %Range1_all_ones_4

]]></node>
<StgValue><ssdm name="p_38_i1"/></StgValue>
</operation>

<operation id="823" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="20" op_0_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:89  %tmp_163 = trunc i21 %p_Val2_29 to i20

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="824" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:90  %tmp_105 = icmp eq i20 %tmp_163, 0

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="825" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:82  %tmp_103 = xor i1 %p_38_i1, true

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="826" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:83  %p_not_i2 = xor i1 %deleted_zeros_3, true

]]></node>
<StgValue><ssdm name="p_not_i2"/></StgValue>
</operation>

<operation id="827" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:84  %brmerge_i2 = or i1 %newsignbit_5, %p_not_i2

]]></node>
<StgValue><ssdm name="brmerge_i2"/></StgValue>
</operation>

<operation id="828" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:85  %tmp_104 = xor i1 %signbit_3, true

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="829" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:86  %overflow_7 = and i1 %brmerge_i2, %tmp_104

]]></node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="830" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:87  %brmerge40_demorgan_i1 = and i1 %newsignbit_5, %deleted_ones_4

]]></node>
<StgValue><ssdm name="brmerge40_demorgan_i1"/></StgValue>
</operation>

<operation id="831" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:88  %brmerge40_i1 = xor i1 %brmerge40_demorgan_i1, true

]]></node>
<StgValue><ssdm name="brmerge40_i1"/></StgValue>
</operation>

<operation id="832" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:91  %tmp_106 = or i1 %tmp_105, %brmerge40_i1

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="833" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:92  %tmp11 = and i1 %tmp_106, %tmp_103

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="834" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:93  %underflow_5 = and i1 %tmp11, %signbit_3

]]></node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="835" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:94  %brmerge_i_i5 = or i1 %underflow_5, %overflow_7

]]></node>
<StgValue><ssdm name="brmerge_i_i5"/></StgValue>
</operation>

<operation id="836" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:95  %underflow_17_not = xor i1 %underflow_5, true

]]></node>
<StgValue><ssdm name="underflow_17_not"/></StgValue>
</operation>

<operation id="837" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:96  %brmerge6 = or i1 %overflow_7, %underflow_17_not

]]></node>
<StgValue><ssdm name="brmerge6"/></StgValue>
</operation>

<operation id="838" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:97  %p_Val2_41_mux = select i1 %brmerge_i_i5, i21 1048575, i21 %p_Val2_29

]]></node>
<StgValue><ssdm name="p_Val2_41_mux"/></StgValue>
</operation>

<operation id="839" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:98  %p_Val2_3_39 = select i1 %underflow_5, i21 -1048575, i21 %p_Val2_29

]]></node>
<StgValue><ssdm name="p_Val2_3_39"/></StgValue>
</operation>

<operation id="840" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:99  %psi_V = select i1 %brmerge6, i21 %p_Val2_41_mux, i21 %p_Val2_3_39

]]></node>
<StgValue><ssdm name="psi_V"/></StgValue>
</operation>

<operation id="841" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:100  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:101  store i21 %psi_V, i21* %psiMax_V_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit29_ifconv:102  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="844" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="21" op_0_bw="21">
<![CDATA[
._crit_edge:0  %psiMax_V_2 = load i21* %psiMax_V_1, align 4

]]></node>
<StgValue><ssdm name="psiMax_V_2"/></StgValue>
</operation>

<operation id="845" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge:1  %tmp_107 = icmp sgt i21 %psiMax_V_2, %psiMax

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="846" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2  br i1 %tmp_107, label %_ZN7_ap_sc_7sc_core4waitEi.exit4, label %_ZN7_ap_sc_7sc_core4waitEi.exit2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit4:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit4:1  store i32 %thresh_3_cast1, i32* %thresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit4:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  %i_10 = add i9 %thresh_1, 1

]]></node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="851" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  %psiMax_1 = phi i21 [ %psiMax_V_2, %_ZN7_ap_sc_7sc_core4waitEi.exit4 ], [ %psiMax, %._crit_edge ]

]]></node>
<StgValue><ssdm name="psiMax_1"/></StgValue>
</operation>

<operation id="852" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="854" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:5  %WBSlave_regs_load_11 = load i32* %WBSlave_regs_addr_5, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_11"/></StgValue>
</operation>

<operation id="855" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:6  %tmp_62 = or i32 %WBSlave_regs_load_11, 1

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="856" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:7  store i32 %tmp_62, i32* %WBSlave_regs_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="857" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:9  %WBSlave_regs_load_12 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_12"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="859" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:9  %WBSlave_regs_load_12 = load i32* %WBSlave_regs_addr, align 4

]]></node>
<StgValue><ssdm name="WBSlave_regs_load_12"/></StgValue>
</operation>

<operation id="860" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:10  %tmp_63 = icmp eq i32 %WBSlave_regs_load_12, 0

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="861" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_Poll(i1 %tmp_63)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:12  store i32 0, i32* %WBSlave_regs_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="0" op_0_bw="0">
<![CDATA[
_ZN7_ap_sc_7sc_core4waitEi.exit:14  br label %_ZN7_ap_sc_7sc_core4waitEi.exit6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
