{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"cou",
				"counter_type"
			],
			[
				"bus",
				"reconfig_busy"
			],
			[
				"in",
				"input"
			],
			[
				"re",
				"reconfig"
			],
			[
				"down",
				"down_button_press"
			],
			[
				"up",
				"up_button_press"
			],
			[
				"pll_s",
				"pll_scandata"
			],
			[
				"pll_sc",
				"pll_scandone"
			],
			[
				"pll_scancl",
				"pll_scanclkena"
			],
			[
				"st",
				"strobe_latch"
			],
			[
				"out",
				"output"
			],
			[
				"con",
				"_config_busy"
			],
			[
				"button",
				"button_down"
			],
			[
				"pll",
				"pll_lock"
			],
			[
				"_",
				"_reset"
			],
			[
				"data",
				"data_out"
			],
			[
				"if",
				"if_freq"
			],
			[
				"fre",
				"freq_strobe"
			]
		]
	},
	"buffers":
	[
		{
			"file": "HEARTBEAT.v",
			"settings":
			{
				"buffer_size": 665,
				"line_ending": "Windows"
			}
		},
		{
			"contents": "\n//=======================================================\n//  This code implements a variable frequency synthesizer\n//	 using one of the built in PLLs and decoding logic to\n//  created quadrature signals\n//  \n//  Copyright Lee Szuba 2012\n//=======================================================\n\n\nmodule IF_SYNTH( input clk,\n				 output [3:0] quad_out,\n				 input  [8:0] if_freq,\n				 input  freq_strobe,\n				 output locked );\n	// clk\n	// Main system clock\n	//\n	// quad_out\n	// Output of quadrature signal to analog switches\n	// used to sample radio signal\n	// 1-4 demultiplexed signal\n	// with one output active at a time\n	// and 90 degree out of phase signals at 1/4\n	// of the pll clock frequency\n	//\n	// if_freq\n	// Desired if output frequency\n	//\n	// freq_strobe\n	// Input to command the PLL to switch frequencies\n	//\n	// locked\n	// Output signalling the PLL is reconfigured and locked\n\n\n\n	wire pll_areset,\n		 pll_configupdate,\n		 pll_scanclk,\n		 pll_scanclkena,\n		 pll_scandata,\n		 pll_scandataout,\n		 pll_scandone;\n\n	wire [2:0] counter_param = 3'b111; //Nominal division ratio setting\n	wire [3:0] counter_type = 4'b0001; //M (loop) counter\n\n	PLL_CONFIG pll_config( \n					.busy(busy),\n					.clock(clk), //Main system clock\n					.counter_param(counter_param),\n					.counter_type(counter_type),\n					.data_in(if_freq),\n					.pll_areset(pll_areset),       \n					.pll_areset_in(pll_reset), //PLL reset\n					.pll_configupdate(pll_configupdate),\n					.pll_scanclk(pll_scanclk),\n					.pll_scanclkena(pll_scanclkena),\n					.pll_scandata(pll_scandata),\n					.pll_scandataout(pll_scandataout),\n					.pll_scandone(pll_scandone),\n					.reconfig(reconfig),\n					.write_param(write_param) );\n	\n	// PLL module\n	IF_CLK lo_a( \n			  .areset(pll_areset),\n			  .configupdate(pll_configupdate),\n			  .inclk0(clk), //PLL input clock, main system clock\n			  .scanclk(pll_scanclk),\n			  .scanclkena(pll_scanclkena),\n			  .scandata(pll_scandata),\n			  .c0(lo_clk_signal), //PLL output signal\n			  .locked(pll_lock),\n			  .scandataout(pll_scandataout),\n			  .scandone(pll_scandone) );\n\n	\n	\n	// This code implements a two bit binary counter and\n   // a 1-4 demultiplexer used to create intermediate\n   // frequencies in the radio receiver\n   //\n   // The four quadrature signals are created directly to\n   // output to the analog switches\n	// Note the quadrature generator divides by 4 so the IF\n	// clock has to be four times faster than the output\n	\n	// Binary counter, 2 bits wide\n	reg [1:0] counter;\n	always @(posedge lo_clk_signal) counter <= counter + 1'b1;\n	// 2-4 demultiplexer\n	assign quad_out = (1'b1 << counter);\n	\nendmodule",
			"file": "IF_SYNTH.v",
			"file_size": 4466,
			"file_write_time": 129846369187454380,
			"settings":
			{
				"buffer_size": 2616,
				"line_ending": "Windows"
			}
		},
		{
			"file": "DEBOUNCER.v",
			"settings":
			{
				"buffer_size": 1466,
				"line_ending": "Windows"
			}
		},
		{
			"contents": "\n//=======================================================\n//  This code is template generated by\n//  Terasic System Builder\n//=======================================================\n\n\n//=======================================================\n//  This code implements a software defined radio based\n//  on the DEO Nano board\n//\n//  Copyright Lee Szuba 2012\n//=======================================================\n\n\nmodule SDR_REV_A(\n\n		//////////// CLOCK //////////\n		CLOCK_50,\n\n		//////////// LED //////////\n		LED,\n\n		//////////// KEY //////////\n		KEY,\n\n		//////////// SW //////////\n		SW,\n\n		//////////// EPCS //////////\n		EPCS_ASDO,\n		EPCS_DATA0,\n		EPCS_DCLK,\n		EPCS_NCSO,\n\n		//////////// 2x13 GPIO Header //////////\n		GPIO_2,\n		GPIO_2_IN,\n\n		//////////// GPIO_0, GPIO_0 connect to GPIO Default //////////\n		A,\n		A_IN,\n\n		//////////// GPIO_1, GPIO_1 connect to GPIO Default //////////\n		B,\n		B_IN\n	);\n\n	//=======================================================\n	//  PARAMETER declarations\n	//=======================================================\n\n\n	//=======================================================\n	//  PORT declarations\n	//=======================================================\n\n	//////////// CLOCK //////////\n	input 		          		CLOCK_50;\n\n	//////////// LED //////////\n	output		     [7:0]		LED;\n\n	//////////// KEY //////////\n	input 		     [1:0]		KEY;\n\n	//////////// SW //////////\n	input 		     [3:0]		SW;\n\n	//////////// EPCS //////////\n	output		          		EPCS_ASDO;\n	input 		          		EPCS_DATA0;\n	output		          		EPCS_DCLK;\n	output		          		EPCS_NCSO;\n\n	//////////// 2x13 GPIO Header //////////\n	inout 		    [12:0]		GPIO_2;\n	input 		     [2:0]		GPIO_2_IN;\n\n	//////////// GPIO_0, GPIO_0 connect to GPIO Default //////////\n	inout 		    [33:0]		A;\n	input 		     [1:0]		A_IN;\n\n	//////////// GPIO_1, GPIO_1 connect to GPIO Default //////////\n	inout 		    [33:0]		B;\n	input 		     [1:0]		B_IN;\n\n\n	//=======================================================\n	//  REG/WIRE declarations\n	//=======================================================\n\n	// Alias the 50 MHz system clock to a signal just in case\n	// a PLL is later used to synthesize a faster clock rate\n	// in the future\n	wire clk = CLOCK_50;\n\n	// Clock outputs\n	wire [3:0] l_osc;\n	wire lo_lock;\n\n	// Heartbeat signal\n	wire beat_out;\n\n	// Outputs to LCD\n	wire LCD_E;\n	wire LCD_RS;\n	wire [7:0] LCD_DATA;\n\n	// Center tuning frequency -- the current PLL frequency\n	reg [8:0] tuning;\n	reg lo_strobe;\n	\n	wire up_button_press, down_button_press, down_pressed, up_pressed;\n	\n\n	parameter TUNING_STEP = 9'b00010000;\n\n	//=======================================================\n	//  Structural coding\n	//=======================================================\n\n\n	// Human interface\n	// One button raises the clock frequency, the other\n	// lowers it. To be used to tune the device\n	// 256 discrete values to start, depending on the tuning\n	// range, this may be increased\n\n	DEBOUNCER freq_up( .clk(clk), .button(KEY[0]), .button_down(up_button_press), .button_pressed(up_pressed) );\n	DEBOUNCER freq_down( .clk(clk), .button(KEY[1]), .button_down(down_button_press), .button_pressed(down_pressed) );\n\n	assign LED[4] = down_pressed || up_pressed;\n\n	always @(posedge clk)\n		begin\n			if(up_button_press)\n				begin\n					tuning <= tuning + TUNING_STEP;\n					lo_strobe <= 1'b1;\n				end\n			else if(down_button_press)\n				begin\n					tuning <= tuning - TUNING_STEP;\n					lo_strobe <= 1'b1;\n				end\n			else lo_strobe <= 1'b0;\n		end //Tuning counter control\n\n	assign LED[3:0] = tuning[8:5];\n\n	// Module to take clock frequency and synthesize\n	// quadrature outputs at adjustable frequency\n	IF_SYNTH if_synth( .clk(clk), .quad_out(l_osc), .if_freq(tuning),\n					   .freq_strobe(lo_strobe), .locked(lo_lock) );\n\n	// Quadrature signal on GPIO-1, pins 0,1,3,5\n	assign {B[5], B[3], B[1:0]} = l_osc[3:0];\n\n	// LED 7 indicates the PLL has locked to it's target\n	// frequency\n	assign LED[6] = lo_lock;x\n	\n	// Generate a simple heartbeat signal on one of the on-\n	// board LEDs (LED 0) to indicate the fpga is active\n	// Frequency < 1Hz\n	HEARTBEAT sdr_heartbeat( .clk(clk), .beat_out(beat_out) );\n	assign LED[7] = beat_out;\n	\nendmodule\n",
			"file": "SDR_REV_A.v",
			"file_size": 4668,
			"file_write_time": 129845595728881680,
			"settings":
			{
				"buffer_size": 4185,
				"line_ending": "Windows"
			}
		}
	],
	"build_system": "",
	"command_palette":
	{
		"height": 311.0,
		"selected_items":
		[
			[
				"Package Control: ",
				"Package Control: Discover Packages"
			]
		],
		"width": 400.0
	},
	"console":
	{
		"height": 125.0
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/C/Repositories/Pulsar_SDR/IF_CLK.v",
		"/C/Repositories/Pulsar_SDR/PLL.v",
		"/C/Repositories/Pulsar_SDR/IF_CLK_bb.v",
		"/C/Users/owner/Documents/iClicker/AVR asm/AVR asm/rapidfire asm/gistfile1.asm",
		"/C/Repositories/Pulsar_SDR/PLL_CONFIG.v",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/User/SystemVerilog.sublime-settings",
		"/C/Repositories/Pulsar_SDR/Debouncer.v",
		"/C/Repositories/Pulsar_SDR/LCD.v",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/Default/Default (Windows).sublime-keymap",
		"/C/Users/owner/Downloads/Verilog.sublime-package",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/Verilog/Verilog.sublime-package",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/Package Control/Package Control.sublime-settings",
		"/C/Repositories/Pulsar_SDR/HEARTBEAT.v",
		"/C/Repositories/Pulsar_SDR/IF_SYNTH.v",
		"/C/Repositories/Pulsar_SDR/SDR_REV_A.v",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/Default/Preferences.sublime-settings"
	],
	"find":
	{
		"height": 34.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"pll_lock",
			"read_param"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 1,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "HEARTBEAT.v",
					"settings":
					{
						"buffer_size": 665,
						"regions":
						{
						},
						"selection":
						[
							[
								665,
								665
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "IF_SYNTH.v",
					"settings":
					{
						"buffer_size": 2616,
						"regions":
						{
						},
						"selection":
						[
							[
								2067,
								2067
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 653.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "DEBOUNCER.v",
					"settings":
					{
						"buffer_size": 1466,
						"regions":
						{
						},
						"selection":
						[
							[
								1466,
								1466
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				}
			]
		},
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 3,
					"file": "SDR_REV_A.v",
					"settings":
					{
						"buffer_size": 4185,
						"regions":
						{
						},
						"selection":
						[
							[
								4174,
								4174
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 1575.0,
						"zoom_level": 1.0
					},
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 0.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			],
			[
				1,
				0,
				2,
				1
			]
		],
		"cols":
		[
			0.0,
			0.5,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"replace":
	{
		"height": 0.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"show_minimap": true,
	"show_open_files": true,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 150.0,
	"status_bar_visible": true
}
