# ğŸš€ HÆ¯á»šNG DáºªN CHáº Y OPENLANE CHO VITERBI DECODER

**Dá»± Ã¡n**: Viterbi Decoder RTL-to-GDSII  
**PDK**: SKY130  
**Top Module**: `system_top`  
**Táº§n sá»‘ má»¥c tiÃªu**: 50 MHz

---

## ğŸ“‹ Má»¥c lá»¥c

1. [YÃªu cáº§u há»‡ thá»‘ng](#1-yÃªu-cáº§u-há»‡-thá»‘ng)
2. [Chuáº©n bá»‹ mÃ´i trÆ°á»ng](#2-chuáº©n-bá»‹-mÃ´i-trÆ°á»ng)
3. [CÃ¡c bÆ°á»›c cháº¡y OpenLane](#3-cÃ¡c-bÆ°á»›c-cháº¡y-openlane)
4. [Kiá»ƒm tra káº¿t quáº£](#4-kiá»ƒm-tra-káº¿t-quáº£)
5. [Xá»­ lÃ½ lá»—i thÆ°á»ng gáº·p](#5-xá»­-lÃ½-lá»—i-thÆ°á»ng-gáº·p)
6. [Tá»‘i Æ°u hÃ³a thiáº¿t káº¿](#6-tá»‘i-Æ°u-hÃ³a-thiáº¿t-káº¿)

---

## 1. YÃªu cáº§u há»‡ thá»‘ng

### Pháº§n cá»©ng tá»‘i thiá»ƒu:
- **RAM**: 8GB (khuyáº¿n nghá»‹ 16GB)
- **Disk**: 50GB trá»‘ng
- **CPU**: 4 cores (khuyáº¿n nghá»‹ 8 cores)

### Pháº§n má»m:
- **OS**: Ubuntu 20.04/22.04 hoáº·c WSL2
- **Docker**: Version 20.10+
- **OpenLane**: Version 2 (khuyáº¿n nghá»‹)
- **PDK**: SKY130A

---

## 2. Chuáº©n bá»‹ mÃ´i trÆ°á»ng

### BÆ°á»›c 2.1: Kiá»ƒm tra Docker

```bash
# Kiá»ƒm tra Docker Ä‘Ã£ cÃ i Ä‘áº·t chÆ°a
docker --version

# Náº¿u chÆ°a cÃ³, cÃ i Ä‘áº·t Docker
sudo apt update
sudo apt install docker.io -y
sudo systemctl start docker
sudo systemctl enable docker

# ThÃªm user vÃ o group docker (khÃ´ng cáº§n sudo)
sudo usermod -aG docker $USER
newgrp docker
```

### BÆ°á»›c 2.2: CÃ i Ä‘áº·t OpenLane (náº¿u chÆ°a cÃ³)

**Option 1: Sá»­ dá»¥ng OpenLane v2 (khuyáº¿n nghá»‹)**

```bash
cd ~
git clone --depth 1 https://github.com/The-OpenROAD-Project/OpenLane.git
cd OpenLane
make
```

**Option 2: Sá»­ dá»¥ng OpenLane v1**

```bash
cd ~
git clone --depth 1 https://github.com/efabless/openlane.git
cd openlane
make
```

### BÆ°á»›c 2.3: Kiá»ƒm tra PDK

```bash
# Kiá»ƒm tra biáº¿n mÃ´i trÆ°á»ng PDK_ROOT
echo $PDK_ROOT

# Náº¿u chÆ°a cÃ³, OpenLane sáº½ tá»± Ä‘á»™ng táº£i PDK khi cháº¡y láº§n Ä‘áº§u
# Hoáº·c cÃ i thá»§ cÃ´ng:
cd ~/OpenLane
make pdk
```

---

## 3. CÃ¡c bÆ°á»›c cháº¡y OpenLane

### ğŸ”§ BÆ°á»›c 3.1: Copy design vÃ o OpenLane

```bash
# Di chuyá»ƒn Ä‘áº¿n thÆ° má»¥c dá»± Ã¡n
cd /home/iot/Study/VLSI/Open_Lane/Viterbi-Decoder-Implementation-and-Verification

# Copy design vÃ o thÆ° má»¥c OpenLane (náº¿u OpenLane á»Ÿ ~/OpenLane)
cp -r OpenLane/designs/viterbi ~/OpenLane/designs/

# Hoáº·c táº¡o symbolic link (khuyáº¿n nghá»‹)
ln -s $(pwd)/OpenLane/designs/viterbi ~/OpenLane/designs/viterbi
```

### ğŸš€ BÆ°á»›c 3.2: Cháº¡y OpenLane Flow

#### **PhÆ°Æ¡ng phÃ¡p 1: Automatic Flow (Khuyáº¿n nghá»‹ cho láº§n Ä‘áº§u)**

```bash
cd ~/OpenLane

# Khá»Ÿi Ä‘á»™ng Docker container
make mount

# Trong container, cháº¡y flow tá»± Ä‘á»™ng
./flow.tcl -design viterbi
```

**LÆ°u Ã½**: Flow nÃ y sáº½ cháº¡y táº¥t cáº£ cÃ¡c bÆ°á»›c tá»« synthesis Ä‘áº¿n GDSII tá»± Ä‘á»™ng.

#### **PhÆ°Æ¡ng phÃ¡p 2: Interactive Flow (Khuyáº¿n nghá»‹ Ä‘á»ƒ debug)**

```bash
cd ~/OpenLane

# Khá»Ÿi Ä‘á»™ng Docker container
make mount

# Trong container, cháº¡y interactive mode
./flow.tcl -design viterbi -interactive
```

Trong interactive mode, cháº¡y tá»«ng bÆ°á»›c:

```tcl
# 1. Load OpenLane package
package require openlane 0.9

# 2. Chuáº©n bá»‹ design
prep -design viterbi

# 3. Synthesis (Tá»•ng há»£p RTL thÃ nh netlist)
run_synthesis

# 4. Floorplanning (Láº­p káº¿ hoáº¡ch máº·t báº±ng)
run_floorplan

# 5. Placement (Äáº·t cÃ¡c cell)
run_placement

# 6. Clock Tree Synthesis (Táº¡o cÃ¢y clock)
run_cts

# 7. Routing (Äá»‹nh tuyáº¿n dÃ¢y ná»‘i)
run_routing

# 8. Magic DRC (Kiá»ƒm tra Design Rule)
run_magic

# 9. LVS (Layout vs Schematic)
run_lvs

# 10. Antenna Check
run_antenna_check

# 11. Táº¡o GDSII final
run_magic_spice_export
run_magic_drc
```

### ğŸ“Š BÆ°á»›c 3.3: Theo dÃµi tiáº¿n trÃ¬nh

Trong quÃ¡ trÃ¬nh cháº¡y, báº¡n sáº½ tháº¥y cÃ¡c log nhÆ°:

```
[INFO]: Running Synthesis...
[INFO]: Synthesis was successful
[INFO]: Running Floorplan...
[INFO]: Floorplan was successful
[INFO]: Running Placement...
[INFO]: Placement was successful
...
```

**Thá»i gian Æ°á»›c tÃ­nh**:
- Synthesis: 2-5 phÃºt
- Floorplan: 1-2 phÃºt
- Placement: 5-10 phÃºt
- CTS: 3-5 phÃºt
- Routing: 10-30 phÃºt
- DRC/LVS: 5-10 phÃºt

**Tá»•ng thá»i gian**: 30-60 phÃºt (tÃ¹y cáº¥u hÃ¬nh mÃ¡y)

---

## 4. Kiá»ƒm tra káº¿t quáº£

### BÆ°á»›c 4.1: Xem tá»•ng quan káº¿t quáº£

```bash
cd ~/OpenLane/designs/viterbi

# TÃ¬m thÆ° má»¥c run má»›i nháº¥t
ls -lt runs/

# VÃ­ dá»¥: runs/RUN_2026.01.21_02.51.09
cd runs/RUN_2026.01.21_02.51.09
```

### BÆ°á»›c 4.2: Kiá»ƒm tra Synthesis Report

```bash
# Xem thá»‘ng kÃª synthesis
cat reports/synthesis/1-synthesis.stat.rpt

# CÃ¡c thÃ´ng tin quan trá»ng:
# - Number of cells
# - Number of nets
# - Chip area
# - Number of wires
```

**VÃ­ dá»¥ output**:

```
=== system_top ===
   Number of wires:               1234
   Number of wire bits:           1234
   Number of public wires:         123
   Number of public wire bits:     123
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                567
     sky130_fd_sc_hd__a21o_1         12
     sky130_fd_sc_hd__a22o_1          8
     ...
   Chip area for module '\system_top': 15234.567890
```

### BÆ°á»›c 4.3: Kiá»ƒm tra Timing Report

```bash
# Xem timing summary
cat reports/signoff/system_top-sta-rcx_nom/summary.rpt

# Hoáº·c xem chi tiáº¿t
cat reports/signoff/system_top-sta-rcx_nom/max_ss_100C_1v60/checks.rpt
```

**Kiá»ƒm tra cÃ¡c thÃ´ng sá»‘**:
- âœ… **Setup slack**: Pháº£i > 0 (náº¿u Ã¢m = timing violation)
- âœ… **Hold slack**: Pháº£i > 0
- âœ… **Clock period**: Äáº¡t 20ns (50MHz)

### BÆ°á»›c 4.4: Kiá»ƒm tra DRC Violations

```bash
# Xem DRC report
cat reports/signoff/system_top-drc.rpt

# Káº¿t quáº£ mong Ä‘á»£i:
# Total DRC violations: 0
```

### BÆ°á»›c 4.5: Kiá»ƒm tra LVS

```bash
# Xem LVS report
cat reports/signoff/system_top-lvs.rpt

# TÃ¬m dÃ²ng:
# Circuits match uniquely.
```

### BÆ°á»›c 4.6: Xem Layout (GDSII)

```bash
# Sá»­ dá»¥ng KLayout Ä‘á»ƒ xem layout
klayout results/final/gds/system_top.gds

# Hoáº·c xem screenshot (náº¿u Ä‘Ã£ enable TAKE_LAYOUT_SCROT)
ls results/final/png/
```

### BÆ°á»›c 4.7: Xem tá»•ng há»£p metrics

```bash
# File CSV chá»©a táº¥t cáº£ metrics
cat reports/metrics.csv

# Hoáº·c xem dáº¡ng JSON
cat reports/metrics.json
```

**CÃ¡c metrics quan trá»ng**:
- `DIEAREA_mm^2`: Diá»‡n tÃ­ch die
- `CellPer_mm^2`: Máº­t Ä‘á»™ cell
- `OpenDP_Util`: Utilization thá»±c táº¿
- `wire_length`: Tá»•ng chiá»u dÃ i dÃ¢y
- `wns`: Worst Negative Slack (timing)
- `CLOCK_PERIOD`: Clock period Ä‘áº¡t Ä‘Æ°á»£c

---

## 5. Xá»­ lÃ½ lá»—i thÆ°á»ng gáº·p

### âŒ Lá»—i 1: "Clock port not found"

**NguyÃªn nhÃ¢n**: TÃªn clock port trong `config.tcl` khÃ´ng khá»›p vá»›i RTL

**Giáº£i phÃ¡p**:

```bash
# Kiá»ƒm tra tÃªn clock trong RTL
grep -n "input.*clk" ~/OpenLane/designs/viterbi/src/system_top.v

# Sá»­a config.tcl
nano ~/OpenLane/designs/viterbi/config.tcl
# Äáº£m báº£o: set ::env(CLOCK_PORT) "clk"
```

### âŒ Lá»—i 2: "Timing violation" (Setup/Hold slack Ã¢m)

**NguyÃªn nhÃ¢n**: Clock period quÃ¡ ngáº¯n (táº§n sá»‘ quÃ¡ cao)

**Giáº£i phÃ¡p**:

```tcl
# Trong config.tcl, tÄƒng clock period
set ::env(CLOCK_PERIOD) "25.0"  # Giáº£m tá»« 50MHz xuá»‘ng 40MHz

# Hoáº·c thay Ä‘á»•i synthesis strategy
set ::env(SYNTH_STRATEGY) "DELAY 0"  # Tá»‘i Æ°u delay thay vÃ¬ area
```

### âŒ Lá»—i 3: "DRC violations"

**NguyÃªn nhÃ¢n**: Die area quÃ¡ nhá», routing quÃ¡ cháº­t

**Giáº£i phÃ¡p**:

```tcl
# TÄƒng die area
set ::env(DIE_AREA) "0 0 500 500"  # TÄƒng tá»« 400x400 lÃªn 500x500

# Giáº£m utilization
set ::env(FP_CORE_UTIL) 35  # Giáº£m tá»« 40% xuá»‘ng 35%

# Giáº£m placement density
set ::env(PL_TARGET_DENSITY) 0.40  # Giáº£m tá»« 0.45 xuá»‘ng 0.40
```

### âŒ Lá»—i 4: "Module not found"

**NguyÃªn nhÃ¢n**: Thiáº¿u file RTL hoáº·c `include` chÆ°a Ä‘Æ°á»£c comment

**Giáº£i phÃ¡p**:

```bash
# Kiá»ƒm tra táº¥t cáº£ file .v Ä‘Ã£ cÃ³
ls ~/OpenLane/designs/viterbi/src/

# Kiá»ƒm tra vÃ  comment táº¥t cáº£ dÃ²ng `include
grep -n "^\`include" ~/OpenLane/designs/viterbi/src/*.v

# Náº¿u cÃ³, comment chÃºng:
sed -i 's/^`include/\/\/ `include/' ~/OpenLane/designs/viterbi/src/*.v
```

### âŒ Lá»—i 5: "Antenna violations"

**NguyÃªn nhÃ¢n**: DÃ¢y dÃ i tÃ­ch tá»¥ Ä‘iá»‡n tÃ­ch

**Giáº£i phÃ¡p**:

```tcl
# Trong config.tcl
set ::env(DIODE_INSERTION_STRATEGY) 4
set ::env(RUN_HEURISTIC_DIODE_INSERTION) 1
```

---

## 6. Tá»‘i Æ°u hÃ³a thiáº¿t káº¿

### ğŸ¯ Má»¥c tiÃªu tá»‘i Æ°u

| Má»¥c tiÃªu | Tham sá»‘ cáº§n Ä‘iá»u chá»‰nh |
|----------|------------------------|
| **Giáº£m diá»‡n tÃ­ch** | `SYNTH_STRATEGY = AREA 0`, tÄƒng `FP_CORE_UTIL` |
| **TÄƒng tá»‘c Ä‘á»™** | `SYNTH_STRATEGY = DELAY 0`, giáº£m `CLOCK_PERIOD` |
| **Giáº£m cÃ´ng suáº¥t** | `SYNTH_STRATEGY = AREA 0`, giáº£m `CLOCK_PERIOD` |
| **Cáº£i thiá»‡n routing** | TÄƒng `DIE_AREA`, giáº£m `PL_TARGET_DENSITY` |

### ğŸ“ˆ Quy trÃ¬nh tá»‘i Æ°u

1. **Cháº¡y baseline flow** (vá»›i config máº·c Ä‘á»‹nh)
2. **PhÃ¢n tÃ­ch metrics** (area, timing, power)
3. **Äiá»u chá»‰nh config.tcl** theo má»¥c tiÃªu
4. **Cháº¡y láº¡i flow**
5. **So sÃ¡nh káº¿t quáº£**
6. **Láº·p láº¡i** cho Ä‘áº¿n khi Ä‘áº¡t yÃªu cáº§u

### ğŸ”§ CÃ¡c tham sá»‘ nÃ¢ng cao

```tcl
# Tá»‘i Æ°u synthesis
set ::env(SYNTH_BUFFERING) 1
set ::env(SYNTH_SIZING) 1
set ::env(SYNTH_MAX_FANOUT) 6

# Tá»‘i Æ°u placement
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) 1
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) 1

# Tá»‘i Æ°u routing
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) 1
set ::env(ROUTING_OPT_ITERS) 64
```

---

## ğŸ“š TÃ i liá»‡u tham kháº£o

- [OpenLane Documentation](https://openlane.readthedocs.io/)
- [OpenLane GitHub](https://github.com/The-OpenROAD-Project/OpenLane)
- [SKY130 PDK](https://skywater-pdk.readthedocs.io/)
- [OpenROAD Flow](https://openroad.readthedocs.io/)

---

## ğŸ“ Checklist hoÃ n thÃ nh

- [ ] Docker Ä‘Ã£ cÃ i Ä‘áº·t vÃ  cháº¡y Ä‘Æ°á»£c
- [ ] OpenLane Ä‘Ã£ cÃ i Ä‘áº·t
- [ ] PDK SKY130 Ä‘Ã£ cÃ³
- [ ] Design Ä‘Ã£ copy vÃ o `~/OpenLane/designs/viterbi`
- [ ] ÄÃ£ cháº¡y synthesis thÃ nh cÃ´ng
- [ ] ÄÃ£ cháº¡y floorplan thÃ nh cÃ´ng
- [ ] ÄÃ£ cháº¡y placement thÃ nh cÃ´ng
- [ ] ÄÃ£ cháº¡y CTS thÃ nh cÃ´ng
- [ ] ÄÃ£ cháº¡y routing thÃ nh cÃ´ng
- [ ] Timing Ä‘áº¡t yÃªu cáº§u (slack > 0)
- [ ] DRC violations = 0
- [ ] LVS pass (circuits match)
- [ ] ÄÃ£ xem layout trong KLayout
- [ ] ÄÃ£ lÆ°u GDSII file

---

## ğŸ’¡ Tips & Tricks

1. **Sá»­ dá»¥ng interactive mode** cho láº§n cháº¡y Ä‘áº§u tiÃªn Ä‘á»ƒ dá»… debug
2. **Backup config.tcl** trÆ°á»›c khi thay Ä‘á»•i
3. **So sÃ¡nh nhiá»u runs** báº±ng cÃ¡ch xem `metrics.csv`
4. **Sá»­ dá»¥ng `make mount`** thay vÃ¬ `docker run` thá»§ cÃ´ng
5. **Äá»c log files** trong `logs/` náº¿u gáº·p lá»—i
6. **Tham kháº£o designs máº«u** trong `~/OpenLane/designs/spm/` hoáº·c `picorv32a/`

---

**ChÃºc báº¡n thÃ nh cÃ´ng! ğŸš€**

Náº¿u gáº·p váº¥n Ä‘á», hÃ£y kiá»ƒm tra:
1. Log files trong `runs/*/logs/`
2. Reports trong `runs/*/reports/`
3. OpenLane GitHub Issues
4. SKY130 PDK documentation
