

================================================================
== Vivado HLS Report for 'load_data48'
================================================================
* Date:           Wed Feb 11 20:56:02 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ADSD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  107|  107|  107|  107|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- load_image_loop  |   99|   99|         3|          1|          1|    98|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond1_i_i)
	9  / (!exitcond1_i_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V_offset)"   --->   Operation 12 'read' 'x_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_V_offset1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x_V_offset_read, i32 3, i32 31)"   --->   Operation 13 'partselect' 'x_V_offset1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext = zext i29 %x_V_offset1 to i64"   --->   Operation 14 'zext' 'sext' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr i64* %x_V, i64 %sext"   --->   Operation 15 'getelementptr' 'x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [7/7] (8.75ns)   --->   "%x_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %x_V_addr, i32 98)" [ADSD/Classifier.cpp:14]   --->   Operation 16 'readreq' 'x_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 17 [6/7] (8.75ns)   --->   "%x_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %x_V_addr, i32 98)" [ADSD/Classifier.cpp:14]   --->   Operation 17 'readreq' 'x_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 18 [5/7] (8.75ns)   --->   "%x_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %x_V_addr, i32 98)" [ADSD/Classifier.cpp:14]   --->   Operation 18 'readreq' 'x_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 19 [4/7] (8.75ns)   --->   "%x_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %x_V_addr, i32 98)" [ADSD/Classifier.cpp:14]   --->   Operation 19 'readreq' 'x_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 20 [3/7] (8.75ns)   --->   "%x_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %x_V_addr, i32 98)" [ADSD/Classifier.cpp:14]   --->   Operation 20 'readreq' 'x_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 21 [2/7] (8.75ns)   --->   "%x_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %x_V_addr, i32 98)" [ADSD/Classifier.cpp:14]   --->   Operation 21 'readreq' 'x_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%x_norm_in_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %x_norm_in_V)"   --->   Operation 22 'read' 'x_norm_in_V_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %x_V, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 98, [5 x i8]* @p_str16, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %x_V, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 98, [5 x i8]* @p_str16, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %x_norm_in_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i24P(i24* %x_norm_in_V_out, i24 %x_norm_in_V_read)"   --->   Operation 26 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %x_V, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 98, [5 x i8]* @p_str16, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %x_V, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 98, [5 x i8]* @p_str16, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/7] (8.75ns)   --->   "%x_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %x_V_addr, i32 98)" [ADSD/Classifier.cpp:14]   --->   Operation 29 'readreq' 'x_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 30 [1/1] (1.76ns)   --->   "br label %0" [ADSD/Classifier.cpp:12]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 2.46>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%i_i_i = phi i7 [ 0, %entry ], [ %i, %9 ]"   --->   Operation 31 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (1.48ns)   --->   "%exitcond1_i_i = icmp eq i7 %i_i_i, -30" [ADSD/Classifier.cpp:12]   --->   Operation 32 'icmp' 'exitcond1_i_i' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 98, i64 98, i64 98)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (1.87ns)   --->   "%i = add i7 %i_i_i, 1" [ADSD/Classifier.cpp:12]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i, label %.exit, label %1" [ADSD/Classifier.cpp:12]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %i_i_i to i1" [ADSD/Classifier.cpp:18]   --->   Operation 36 'trunc' 'tmp' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3_cast_i_i = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i_i_i, i32 1, i32 6)" [ADSD/Classifier.cpp:12]   --->   Operation 37 'partselect' 'tmp_3_cast_i_i' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch120.i.i, label %branch112.i.i" [ADSD/Classifier.cpp:19]   --->   Operation 38 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch104.i.i, label %branch96.i.i" [ADSD/Classifier.cpp:19]   --->   Operation 39 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch88.i.i, label %branch80.i.i" [ADSD/Classifier.cpp:19]   --->   Operation 40 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch72.i.i, label %branch64.i.i" [ADSD/Classifier.cpp:19]   --->   Operation 41 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch56.i.i, label %branch48.i.i" [ADSD/Classifier.cpp:19]   --->   Operation 42 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch40.i.i, label %branch32.i.i" [ADSD/Classifier.cpp:19]   --->   Operation 43 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch24.i.i, label %branch16.i.i" [ADSD/Classifier.cpp:19]   --->   Operation 44 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch8.i.i, label %branch0.i.i" [ADSD/Classifier.cpp:19]   --->   Operation 45 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 46 [1/1] (8.75ns)   --->   "%packet_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %x_V_addr)" [ADSD/Classifier.cpp:14]   --->   Operation 46 'read' 'packet_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i64 %packet_V to i8" [ADSD/Classifier.cpp:18]   --->   Operation 47 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 8, i32 15)" [ADSD/Classifier.cpp:18]   --->   Operation 48 'partselect' 'p_Result_1_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 16, i32 23)" [ADSD/Classifier.cpp:18]   --->   Operation 49 'partselect' 'p_Result_2_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 24, i32 31)" [ADSD/Classifier.cpp:18]   --->   Operation 50 'partselect' 'p_Result_3_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_4_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 32, i32 39)" [ADSD/Classifier.cpp:18]   --->   Operation 51 'partselect' 'p_Result_4_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 40, i32 47)" [ADSD/Classifier.cpp:18]   --->   Operation 52 'partselect' 'p_Result_5_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_6_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 48, i32 55)" [ADSD/Classifier.cpp:18]   --->   Operation 53 'partselect' 'p_Result_6_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_7_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 56, i32 63)" [ADSD/Classifier.cpp:18]   --->   Operation 54 'partselect' 'p_Result_7_i_i' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind" [ADSD/Classifier.cpp:12]   --->   Operation 55 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)" [ADSD/Classifier.cpp:12]   --->   Operation 56 'specregionbegin' 'tmp_2_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:13]   --->   Operation 57 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%newIndex1_i_i = zext i6 %tmp_3_cast_i_i to i64" [ADSD/Classifier.cpp:12]   --->   Operation 58 'zext' 'newIndex1_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%x_local_0_V_addr = getelementptr [49 x i8]* %x_local_0_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 59 'getelementptr' 'x_local_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%x_local_8_V_addr = getelementptr [49 x i8]* %x_local_8_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 60 'getelementptr' 'x_local_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (2.32ns)   --->   "store i8 %tmp_1, i8* %x_local_0_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 61 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "br label %2" [ADSD/Classifier.cpp:19]   --->   Operation 62 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (2.32ns)   --->   "store i8 %tmp_1, i8* %x_local_8_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 63 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [ADSD/Classifier.cpp:19]   --->   Operation 64 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%x_local_1_V_addr = getelementptr [49 x i8]* %x_local_1_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 65 'getelementptr' 'x_local_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%x_local_9_V_addr = getelementptr [49 x i8]* %x_local_9_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 66 'getelementptr' 'x_local_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (2.32ns)   --->   "store i8 %p_Result_1_i_i, i8* %x_local_1_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 67 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [ADSD/Classifier.cpp:19]   --->   Operation 68 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (2.32ns)   --->   "store i8 %p_Result_1_i_i, i8* %x_local_9_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 69 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "br label %3" [ADSD/Classifier.cpp:19]   --->   Operation 70 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%x_local_2_V_addr = getelementptr [49 x i8]* %x_local_2_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 71 'getelementptr' 'x_local_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%x_local_10_V_addr = getelementptr [49 x i8]* %x_local_10_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 72 'getelementptr' 'x_local_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (2.32ns)   --->   "store i8 %p_Result_2_i_i, i8* %x_local_2_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 73 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "br label %4" [ADSD/Classifier.cpp:19]   --->   Operation 74 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (2.32ns)   --->   "store i8 %p_Result_2_i_i, i8* %x_local_10_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 75 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "br label %4" [ADSD/Classifier.cpp:19]   --->   Operation 76 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%x_local_3_V_addr = getelementptr [49 x i8]* %x_local_3_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 77 'getelementptr' 'x_local_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%x_local_11_V_addr = getelementptr [49 x i8]* %x_local_11_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 78 'getelementptr' 'x_local_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (2.32ns)   --->   "store i8 %p_Result_3_i_i, i8* %x_local_3_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 79 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "br label %5" [ADSD/Classifier.cpp:19]   --->   Operation 80 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (2.32ns)   --->   "store i8 %p_Result_3_i_i, i8* %x_local_11_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 81 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "br label %5" [ADSD/Classifier.cpp:19]   --->   Operation 82 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%x_local_4_V_addr = getelementptr [49 x i8]* %x_local_4_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 83 'getelementptr' 'x_local_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%x_local_12_V_addr = getelementptr [49 x i8]* %x_local_12_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 84 'getelementptr' 'x_local_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_i_i, i8* %x_local_4_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 85 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "br label %6" [ADSD/Classifier.cpp:19]   --->   Operation 86 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_i_i, i8* %x_local_12_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 87 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "br label %6" [ADSD/Classifier.cpp:19]   --->   Operation 88 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%x_local_5_V_addr = getelementptr [49 x i8]* %x_local_5_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 89 'getelementptr' 'x_local_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%x_local_13_V_addr = getelementptr [49 x i8]* %x_local_13_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 90 'getelementptr' 'x_local_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (2.32ns)   --->   "store i8 %p_Result_5_i_i, i8* %x_local_5_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 91 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "br label %7" [ADSD/Classifier.cpp:19]   --->   Operation 92 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (2.32ns)   --->   "store i8 %p_Result_5_i_i, i8* %x_local_13_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 93 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br label %7" [ADSD/Classifier.cpp:19]   --->   Operation 94 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%x_local_6_V_addr = getelementptr [49 x i8]* %x_local_6_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 95 'getelementptr' 'x_local_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%x_local_14_V_addr = getelementptr [49 x i8]* %x_local_14_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 96 'getelementptr' 'x_local_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (2.32ns)   --->   "store i8 %p_Result_6_i_i, i8* %x_local_6_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 97 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "br label %8" [ADSD/Classifier.cpp:19]   --->   Operation 98 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (2.32ns)   --->   "store i8 %p_Result_6_i_i, i8* %x_local_14_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 99 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "br label %8" [ADSD/Classifier.cpp:19]   --->   Operation 100 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%x_local_7_V_addr = getelementptr [49 x i8]* %x_local_7_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 101 'getelementptr' 'x_local_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%x_local_15_V_addr = getelementptr [49 x i8]* %x_local_15_V, i64 0, i64 %newIndex1_i_i" [ADSD/Classifier.cpp:19]   --->   Operation 102 'getelementptr' 'x_local_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.32ns)   --->   "store i8 %p_Result_7_i_i, i8* %x_local_7_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 103 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br label %9" [ADSD/Classifier.cpp:19]   --->   Operation 104 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (2.32ns)   --->   "store i8 %p_Result_7_i_i, i8* %x_local_15_V_addr, align 1" [ADSD/Classifier.cpp:19]   --->   Operation 105 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "br label %9" [ADSD/Classifier.cpp:19]   --->   Operation 106 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_2_i_i)" [ADSD/Classifier.cpp:21]   --->   Operation 107 'specregionend' 'empty_35' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "br label %0" [ADSD/Classifier.cpp:12]   --->   Operation 108 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 109 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'x_V_offset' [22]  (0 ns)
	'getelementptr' operation ('x_V_addr') [31]  (0 ns)
	bus request on port 'x_V' (ADSD/Classifier.cpp:14) [32]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'x_V' (ADSD/Classifier.cpp:14) [32]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'x_V' (ADSD/Classifier.cpp:14) [32]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'x_V' (ADSD/Classifier.cpp:14) [32]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'x_V' (ADSD/Classifier.cpp:14) [32]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'x_V' (ADSD/Classifier.cpp:14) [32]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'x_V' (ADSD/Classifier.cpp:14) [32]  (8.75 ns)

 <State 8>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('exitcond1_i_i', ADSD/Classifier.cpp:12) [36]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'x_V' (ADSD/Classifier.cpp:14) [44]  (8.75 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('x_local_1_V_addr', ADSD/Classifier.cpp:19) [60]  (0 ns)
	'store' operation (ADSD/Classifier.cpp:19) of variable 'p_Result_1_i_i', ADSD/Classifier.cpp:18 on array 'x_local_1_V' [64]  (2.32 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
