FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 91;
0"NC";
1"Z7_FPGA_7511_CEC_CLK";
2"Z7_7511_D35";
3"Z7_7511_D34";
4"Z7_7511_D33";
5"Z7_7511_D30";
6"Z7_7511_D29";
7"Z7_7511_D28";
8"Z7_7511_D27";
9"Z7_7511_D26";
10"Z7_7511_D25";
11"Z7_7511_D24";
12"Z7_7511_D23";
13"Z7_7511_D22";
14"Z7_7511_D21";
15"Z7_7511_D20";
16"Z7_7511_D19";
17"Z7_7511_D18";
18"Z7_7511_D17";
19"Z7_7511_D14";
20"Z7_7511_CLK";
21"Z7_7511_D13";
22"Z7_7511_D12";
23"Z7_7511_D11";
24"Z7_7511_D10";
25"Z7_7511_D9";
26"Z7_7511_D8";
27"Z7_7511_D7";
28"Z7_7511_D6";
29"Z7_7511_D5";
30"Z7_7511_D4";
31"Z7_7511_D3";
32"Z7_7511_D2";
33"Z7_7511_D1";
34"Z7_7511_D0";
35"Z7_7511_VSYNC";
36"Z7_7511_SPDIF_OUT";
37"Z7_7511_SPDIF";
38"Z7_FPGA_7511_PD";
39"Z7_FPGA_7511_SDA";
40"Z7_FPGA_7511_SCL";
41"Z7_FPGA_7511_INT";
42"Z7_7511_HSYNC";
43"Z7_7511_DE";
44"Z7_PL_DDR_RESET_3V3_N";
45"Z7_PL_DDR_RESET_N";
46"Z7_PL_DDR_RESET_N";
47"Z7_7511_D32";
48"Z7_7511_D31";
49"Z7_7511_D15";
50"Z7_7511_D16";
51"GND_SIGNAL\g";
%"XC7Z015_1CLG485C"
"2","(-6150,4200)","0","ic","I1";
;
$LOCATION"U59"
CDS_LOCATION"U59"
$SEC"2"
CDS_SEC"2"
VALUE"XC7Z015_1CLG485C"
CDS_LMAN_SYM_OUTLINE"-125,1250,1125,-100"
CDS_LIB"ic";
"U16"
$PN"U16"0;
"Y17"
$PN"Y17"0;
"W17"
$PN"W17"46;
"W16"
$PN"W16"1;
"V16"
$PN"V16"2;
"U18"
$PN"U18"3;
"U17"
$PN"U17"4;
"W18"
$PN"W18"47;
"V18"
$PN"V18"48;
"V19"
$PN"V19"5;
"U19"
$PN"U19"6;
"T17"
$PN"T17"7;
"R17"
$PN"R17"8;
"AA20"
$PN"AA20"9;
"AA19"
$PN"AA19"10;
"AB17"
$PN"AB17"11;
"AB16"
$PN"AB16"12;
"AB19"
$PN"AB19"13;
"AB18"
$PN"AB18"14;
"AB22"
$PN"AB22"15;
"AB21"
$PN"AB21"16;
"AA17"
$PN"AA17"17;
"AA16"
$PN"AA16"18;
"Y19"
$PN"Y19"50;
"Y18"
$PN"Y18"49;
"Y15"
$PN"Y15"19;
"Y14"
$PN"Y14"20;
"AA15"
$PN"AA15"21;
"AA14"
$PN"AA14"22;
"Y13"
$PN"Y13"23;
"Y12"
$PN"Y12"24;
"AB14"
$PN"AB14"25;
"AB13"
$PN"AB13"26;
"AB12"
$PN"AB12"27;
"AA12"
$PN"AA12"28;
"AB11"
$PN"AB11"29;
"AA11"
$PN"AA11"30;
"U14"
$PN"U14"31;
"U13"
$PN"U13"32;
"U12"
$PN"U12"33;
"U11"
$PN"U11"34;
"W11"
$PN"W11"35;
"V11"
$PN"V11"36;
"W13"
$PN"W13"37;
"W12"
$PN"W12"38;
"W15"
$PN"W15"39;
"V15"
$PN"V15"40;
"V14"
$PN"V14"41;
"V13"
$PN"V13"42;
"T16"
$PN"T16"43;
%"GND_SIGNAL"
"1","(-6100,1850)","0","standard","I2";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"51;
%"R"
"1","(-6050,2250)","1","resistor","I3";
;
$LOCATION"R467"
CDS_LOCATION"R467"
$SEC"1"
CDS_SEC"1"
VALUE"4.7K"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25"
CDS_LIB"resistor"
CODE"07090246";
"A"
$PN"1"51;
"B"
$PN"2"45;
%"R"
"1","(-6050,2800)","1","resistor","I4";
;
$LOCATION"R466"
CDS_LOCATION"R466"
$SEC"1"
CDS_SEC"1"
VALUE"4.7K"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25"
CDS_LIB"resistor"
CODE"07090246";
"A"
$PN"1"45;
"B"
$PN"2"44;
END.
