<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl.v</a>
defines: 
time_elapsed: 0.571s
ram usage: 15784 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl.v</a>
module bsg_cache_to_dram_ctrl (
	clk_i,
	reset_i,
	dram_size_i,
	dma_pkt_i,
	dma_pkt_v_i,
	dma_pkt_yumi_o,
	dma_data_o,
	dma_data_v_o,
	dma_data_ready_i,
	dma_data_i,
	dma_data_v_i,
	dma_data_yumi_o,
	app_en_o,
	app_rdy_i,
	app_cmd_o,
	app_addr_o,
	app_wdf_wren_o,
	app_wdf_rdy_i,
	app_wdf_data_o,
	app_wdf_mask_o,
	app_wdf_end_o,
	app_rd_data_valid_i,
	app_rd_data_i,
	app_rd_data_end_i
);
	localparam [3:0] e_cache_amo_swap = 4&#39;b0000;
	localparam [3:0] e_cache_amo_add = 4&#39;b0001;
	localparam [3:0] e_cache_amo_xor = 4&#39;b0010;
	localparam [3:0] e_cache_amo_and = 4&#39;b0011;
	localparam [3:0] e_cache_amo_or = 4&#39;b0100;
	localparam [3:0] e_cache_amo_min = 4&#39;b0101;
	localparam [3:0] e_cache_amo_max = 4&#39;b0110;
	localparam [3:0] e_cache_amo_minu = 4&#39;b0111;
	localparam [3:0] e_cache_amo_maxu = 4&#39;b1000;
	localparam amo_support_level_none_lp = 1&#39;sb0;
	localparam amo_support_level_swap_lp = amo_support_level_none_lp | (1 &lt;&lt; e_cache_amo_swap);
	localparam amo_support_level_logical_lp = ((amo_support_level_swap_lp | (1 &lt;&lt; e_cache_amo_xor)) | (1 &lt;&lt; e_cache_amo_and)) | (1 &lt;&lt; e_cache_amo_or);
	localparam amo_support_level_arithmetic_lp = ((((amo_support_level_logical_lp | (1 &lt;&lt; e_cache_amo_add)) | (1 &lt;&lt; e_cache_amo_min)) | (1 &lt;&lt; e_cache_amo_max)) | (1 &lt;&lt; e_cache_amo_minu)) | (1 &lt;&lt; e_cache_amo_maxu);
	localparam [5:0] LB = 6&#39;b000000;
	localparam [5:0] LH = 6&#39;b000001;
	localparam [5:0] LW = 6&#39;b000010;
	localparam [5:0] LD = 6&#39;b000011;
	localparam [5:0] LBU = 6&#39;b000100;
	localparam [5:0] LHU = 6&#39;b000101;
	localparam [5:0] LWU = 6&#39;b000110;
	localparam [5:0] LDU = 6&#39;b000111;
	localparam [5:0] SB = 6&#39;b001000;
	localparam [5:0] SH = 6&#39;b001001;
	localparam [5:0] SW = 6&#39;b001010;
	localparam [5:0] SD = 6&#39;b001011;
	localparam [5:0] LM = 6&#39;b001100;
	localparam [5:0] SM = 6&#39;b001101;
	localparam [5:0] TAGST = 6&#39;b010000;
	localparam [5:0] TAGFL = 6&#39;b010001;
	localparam [5:0] TAGLV = 6&#39;b010010;
	localparam [5:0] TAGLA = 6&#39;b010011;
	localparam [5:0] AFL = 6&#39;b011000;
	localparam [5:0] AFLINV = 6&#39;b011001;
	localparam [5:0] AINV = 6&#39;b011010;
	localparam [5:0] ALOCK = 6&#39;b011011;
	localparam [5:0] AUNLOCK = 6&#39;b011100;
	localparam [5:0] AMOSWAP_W = 6&#39;b100000;
	localparam [5:0] AMOADD_W = 6&#39;b100001;
	localparam [5:0] AMOXOR_W = 6&#39;b100010;
	localparam [5:0] AMOAND_W = 6&#39;b100011;
	localparam [5:0] AMOOR_W = 6&#39;b100100;
	localparam [5:0] AMOMIN_W = 6&#39;b100101;
	localparam [5:0] AMOMAX_W = 6&#39;b100110;
	localparam [5:0] AMOMINU_W = 6&#39;b100111;
	localparam [5:0] AMOMAXU_W = 6&#39;b101000;
	localparam [5:0] AMOSWAP_D = 6&#39;b110000;
	localparam [5:0] AMOADD_D = 6&#39;b110001;
	localparam [5:0] AMOXOR_D = 6&#39;b110010;
	localparam [5:0] AMOAND_D = 6&#39;b110011;
	localparam [5:0] AMOOR_D = 6&#39;b110100;
	localparam [5:0] AMOMIN_D = 6&#39;b110101;
	localparam [5:0] AMOMAX_D = 6&#39;b110110;
	localparam [5:0] AMOMINU_D = 6&#39;b110111;
	localparam [5:0] AMOMAXU_D = 6&#39;b111000;
	localparam [3:0] e_dma_nop = 4&#39;b0000;
	localparam [3:0] e_dma_send_fill_addr = 4&#39;b0001;
	localparam [3:0] e_dma_send_evict_addr = 4&#39;b0010;
	localparam [3:0] e_dma_get_fill_data = 4&#39;b0100;
	localparam [3:0] e_dma_send_evict_data = 4&#39;b1000;
	parameter _sv2v_width_num_cache_p = 24;
	parameter [_sv2v_width_num_cache_p - 1:0] num_cache_p = &#34;inv&#34;;
	parameter _sv2v_width_addr_width_p = 24;
	parameter [_sv2v_width_addr_width_p - 1:0] addr_width_p = &#34;inv&#34;;
	parameter _sv2v_width_data_width_p = 24;
	parameter [_sv2v_width_data_width_p - 1:0] data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_block_size_in_words_p = 24;
	parameter [_sv2v_width_block_size_in_words_p - 1:0] block_size_in_words_p = &#34;inv&#34;;
	localparam mask_width_lp = data_width_p &gt;&gt; 3;
	localparam lg_num_cache_lp = (num_cache_p == 1 ? 1 : $clog2(num_cache_p));
	localparam dma_pkt_width_lp = 1 + addr_width_p;
	parameter _sv2v_width_dram_ctrl_burst_len_p = 24;
	parameter [_sv2v_width_dram_ctrl_burst_len_p - 1:0] dram_ctrl_burst_len_p = &#34;inv&#34;;
	parameter dram_ctrl_addr_width_p = addr_width_p + lg_num_cache_lp;
	localparam num_req_lp = block_size_in_words_p / dram_ctrl_burst_len_p;
	input clk_i;
	input reset_i;
	input [2:0] dram_size_i;
	input [(num_cache_p * dma_pkt_width_lp) - 1:0] dma_pkt_i;
	input [num_cache_p - 1:0] dma_pkt_v_i;
	output wire [num_cache_p - 1:0] dma_pkt_yumi_o;
	output wire [(num_cache_p * data_width_p) - 1:0] dma_data_o;
	output wire [num_cache_p - 1:0] dma_data_v_o;
	input [num_cache_p - 1:0] dma_data_ready_i;
	input [(num_cache_p * data_width_p) - 1:0] dma_data_i;
	input [num_cache_p - 1:0] dma_data_v_i;
	output wire [num_cache_p - 1:0] dma_data_yumi_o;
	output reg app_en_o;
	input app_rdy_i;
	output reg [2:0] app_cmd_o;
	output reg [dram_ctrl_addr_width_p - 1:0] app_addr_o;
	output wire app_wdf_wren_o;
	input app_wdf_rdy_i;
	output wire [data_width_p - 1:0] app_wdf_data_o;
	output wire [mask_width_lp - 1:0] app_wdf_mask_o;
	output wire app_wdf_end_o;
	input app_rd_data_valid_i;
	input [data_width_p - 1:0] app_rd_data_i;
	input app_rd_data_end_i;
	wire [(1 + addr_width_p) - 1:0] dma_pkt;
	wire rr_v_lo;
	wire [lg_num_cache_lp - 1:0] rr_tag_lo;
	reg rr_yumi_li;
	bsg_round_robin_n_to_1 #(
		.width_p(dma_pkt_width_lp),
		.num_in_p(num_cache_p),
		.strict_p(0)
	) cache_rr(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.data_i(dma_pkt_i),
		.v_i(dma_pkt_v_i),
		.yumi_o(dma_pkt_yumi_o),
		.v_o(rr_v_lo),
		.data_o(dma_pkt),
		.tag_o(rr_tag_lo),
		.yumi_i(rr_yumi_li)
	);
	reg [lg_num_cache_lp - 1:0] tag_r;
	reg [lg_num_cache_lp - 1:0] tag_n;
	reg rx_v_li;
	wire rx_ready_lo;
	bsg_cache_to_dram_ctrl_rx #(
		.num_cache_p(num_cache_p),
		.data_width_p(data_width_p),
		.block_size_in_words_p(block_size_in_words_p),
		.dram_ctrl_burst_len_p(dram_ctrl_burst_len_p)
	) rx(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.v_i(rx_v_li),
		.tag_i(tag_r),
		.ready_o(rx_ready_lo),
		.dma_data_o(dma_data_o),
		.dma_data_v_o(dma_data_v_o),
		.dma_data_ready_i(dma_data_ready_i),
		.app_rd_data_valid_i(app_rd_data_valid_i),
		.app_rd_data_i(app_rd_data_i),
		.app_rd_data_end_i(app_rd_data_end_i)
	);
	reg tx_v_li;
	wire tx_ready_lo;
	bsg_cache_to_dram_ctrl_tx #(
		.num_cache_p(num_cache_p),
		.data_width_p(data_width_p),
		.block_size_in_words_p(block_size_in_words_p),
		.dram_ctrl_burst_len_p(dram_ctrl_burst_len_p)
	) tx(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.v_i(tx_v_li),
		.tag_i(tag_r),
		.ready_o(tx_ready_lo),
		.dma_data_i(dma_data_i),
		.dma_data_v_i(dma_data_v_i),
		.dma_data_yumi_o(dma_data_yumi_o),
		.app_wdf_wren_o(app_wdf_wren_o),
		.app_wdf_rdy_i(app_wdf_rdy_i),
		.app_wdf_data_o(app_wdf_data_o),
		.app_wdf_mask_o(app_wdf_mask_o),
		.app_wdf_end_o(app_wdf_end_o)
	);
	reg req_state_r;
	reg req_state_n;
	reg [addr_width_p - 1:0] addr_r;
	reg [addr_width_p - 1:0] addr_n;
	reg write_not_read_r;
	reg write_not_read_n;
	reg [(num_req_lp == 1 ? 1 : $clog2(num_req_lp)) - 1:0] req_cnt_r;
	reg [(num_req_lp == 1 ? 1 : $clog2(num_req_lp)) - 1:0] req_cnt_n;
	localparam [0:0] SEND_REQ = 1;
	localparam [0:0] WAIT = 0;
	always @(*) begin
		app_en_o = 1&#39;b0;
		app_cmd_o = 3&#39;b000;
		rr_yumi_li = 1&#39;b0;
		tag_n = tag_r;
		write_not_read_n = write_not_read_r;
		rx_v_li = 1&#39;b0;
		tx_v_li = 1&#39;b0;
		req_state_n = req_state_r;
		req_cnt_n = req_cnt_r;
		addr_n = addr_r;
		case (req_state_r)
			WAIT:
				if (rr_v_lo) begin
					rr_yumi_li = 1&#39;b1;
					tag_n = rr_tag_lo;
					addr_n = dma_pkt[addr_width_p - 1-:addr_width_p];
					write_not_read_n = dma_pkt[addr_width_p];
					req_cnt_n = {(num_req_lp == 1 ? 1 : $clog2(num_req_lp)) {1&#39;sb0}};
					req_state_n = SEND_REQ;
				end
			SEND_REQ: begin
				app_en_o = (write_not_read_r ? tx_ready_lo : rx_ready_lo);
				app_cmd_o = (write_not_read_r ? 3&#39;b000 : 3&#39;b001);
				rx_v_li = (~write_not_read_r &amp; rx_ready_lo) &amp; app_rdy_i;
				tx_v_li = (write_not_read_r &amp; tx_ready_lo) &amp; app_rdy_i;
				addr_n = (app_rdy_i &amp; app_en_o ? addr_r + (1 &lt;&lt; (((dram_ctrl_burst_len_p * data_width_p) / 8) == 1 ? 1 : $clog2((dram_ctrl_burst_len_p * data_width_p) / 8))) : addr_r);
				req_cnt_n = (app_rdy_i &amp; app_en_o ? req_cnt_r + 1 : req_cnt_r);
				req_state_n = ((app_rdy_i &amp; app_en_o) &amp; (req_cnt_r == (num_req_lp - 1)) ? WAIT : SEND_REQ);
			end
		endcase
	end
	function automatic [dram_ctrl_addr_width_p - 1:0] sv2v_cast_85D4E;
		input reg [dram_ctrl_addr_width_p - 1:0] inp;
		sv2v_cast_85D4E = inp;
	endfunction
	always @(*)
		case (dram_size_i)
			0: app_addr_o = sv2v_cast_85D4E({tag_r, addr_r[(25 - $clog2(num_cache_p)) - 1:0]});
			1: app_addr_o = sv2v_cast_85D4E({tag_r, addr_r[(26 - $clog2(num_cache_p)) - 1:0]});
			2: app_addr_o = sv2v_cast_85D4E({tag_r, addr_r[(27 - $clog2(num_cache_p)) - 1:0]});
			3: app_addr_o = sv2v_cast_85D4E({tag_r, addr_r[(28 - $clog2(num_cache_p)) - 1:0]});
			4: app_addr_o = sv2v_cast_85D4E({tag_r, addr_r[(29 - $clog2(num_cache_p)) - 1:0]});
			default: app_addr_o = {tag_r, addr_r};
		endcase
	always @(posedge clk_i)
		if (reset_i) begin
			req_state_r &lt;= WAIT;
			tag_r &lt;= {lg_num_cache_lp {1&#39;sb0}};
			addr_r &lt;= {addr_width_p {1&#39;sb0}};
			req_cnt_r &lt;= {(num_req_lp == 1 ? 1 : $clog2(num_req_lp)) {1&#39;sb0}};
			write_not_read_r &lt;= 1&#39;b0;
		end
		else begin
			req_state_r &lt;= req_state_n;
			tag_r &lt;= tag_n;
			addr_r &lt;= addr_n;
			req_cnt_r &lt;= req_cnt_n;
			write_not_read_r &lt;= write_not_read_n;
		end
endmodule

</pre>
</body>