<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>ESP32 SoC Series</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__cpu__esp32.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#files">Files</a>  </div>
  <div class="headertitle">
<div class="title">ESP32 SoC Series<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><br />
Implementation for Espressif ESP32 SoC Series  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><br />
</p>
<p>Implementation for Espressif ESP32 SoC Series </p>
<p>This document describes the RIOT implementation for supported variants (families) of Espressif's ESP32 SoC series.</p>
<dl class="section author"><dt>Author</dt><dd>Gunar Schorcht <a href="#" onclick="location.href='mai'+'lto:'+'gun'+'ar'+'@sc'+'ho'+'rch'+'t.'+'net'; return false;">gunar<span style="display: none;">.nosp@m.</span>@sch<span style="display: none;">.nosp@m.</span>orcht<span style="display: none;">.nosp@m.</span>.net</a></dd></dl>
<h1><a class="anchor" id="esp32_riot"></a>
RIOT-OS on ESP32 SoC Series Boards</h1>
<h2><a class="anchor" id="esp32_toc"></a>
Table of Contents</h2>
<ol type="1">
<li><a href="#esp32_overview">Overview</a></li>
<li><a href="#esp32_short_configuration_reference">Short Configuration Reference</a></li>
<li><a href="#esp32_mcu_esp32">ESP32x MCU</a><ol type="a">
<li><a href="#esp32_features">Features of ESP32x SoCs</a></li>
<li><a href="#esp32_supported_features">Features Supported by RIOT-OS</a></li>
<li><a href="#esp32_limitations">Limitations of the RIOT-port</a></li>
</ol>
</li>
<li><a href="#esp32_toolchain">Toolchain</a><ol type="a">
<li><a href="#esp32_riot_docker_toolchain">RIOT Docker Toolchain (riotdocker)</a></li>
<li><a href="#esp32_local_toolchain_installation">Local Toolchain Installation</a></li>
</ol>
</li>
<li><a href="#esp32_flashing_the_device">Flashing the Device</a><ol type="a">
<li><a href="#esp32_toolchain_usage">Toolchain Usage</a></li>
<li><a href="#esp32_compile_options">Compile Options</a></li>
<li><a href="#esp32_flash_modes">Flash Modes</a></li>
<li><a href="#esp32_esp_idf_heap_implementation">ESP-IDF Heap Implementation</a></li>
</ol>
</li>
<li><a href="#esp32_peripherals">Common Peripherals</a><ol type="a">
<li><a href="#esp32_gpio_pins">GPIO pins</a></li>
<li><a href="#esp32_adc_channels">ADC Channels</a></li>
<li><a href="#esp32_dac_channels">DAC Channels</a></li>
<li><a href="#esp32_i2c_interfaces">I2C Interfaces</a></li>
<li><a href="#esp32_pwm_channels">PWM Channels</a></li>
<li><a href="#esp32_sdmmc_interfaces">SDMMC Interfaces</a></li>
<li><a href="#esp32_spi_interfaces">SPI Interfaces</a></li>
<li><a href="#esp32_timers">Timers</a></li>
<li><a href="#esp32_rtt_counter">RTT Implementation</a></li>
<li><a href="#esp32_uart_interfaces">UART Interfaces</a></li>
<li><a href="#esp32_can_interfaces">CAN Interfaces</a></li>
<li><a href="#esp32_power_management">Power Management</a></li>
<li><a href="#esp32_other_peripherals">Other Peripherals</a></li>
</ol>
</li>
<li><a href="#esp32_special_on_board_peripherals">Special On-board Peripherals</a><ol type="a">
<li><a href="#esp32_spi_ram">SPI RAM Modules</a></li>
<li><a href="#esp32_spiffs_device">SPIFFS Device</a></li>
</ol>
</li>
<li><a href="#esp32_network_interfaces">Network Interfaces</a><ol type="a">
<li><a href="#esp32_ethernet_network_interface">Ethernet MAC Network Interface</a></li>
<li><a href="#esp32_wifi_network_interface">WiFi Network Interface</a></li>
<li><a href="#esp32_wifi_ap_network_interface">WiFi SoftAP Network Interface</a></li>
<li><a href="#esp32_esp_now_network_interface">ESP-NOW Network Interface</a></li>
</ol>
<ol type="a">
<li><a href="#esp32_esp_bluetooth_interface">Bluetooth Interface</a></li>
<li><a href="#esp32_other_network_devices">Other Network Devices</a></li>
</ol>
</li>
<li><a href="#esp32_application_specific_configurations">Application-Specific Configurations</a><ol type="a">
<li><a href="#esp32_config_make_variable">Make Variable <code>CFLAGS</code></a></li>
<li><a href="#esp32_application_specific_board_configuration">Application-Specific Board Configuration</a></li>
<li><a href="#esp32_application_specific_driver_configuration">Application-Specific Driver Configuration</a></li>
</ol>
</li>
<li><a href="#esp32_debugging">Debugging</a><ol type="a">
<li><a href="#esp32_jtag_debugging">JTAG Debugging</a></li>
<li><a href="#esp32_qemu_mode_and_gdb">QEMU Mode and GDB</a></li>
</ol>
</li>
</ol>
<h1><a class="anchor" id="esp32_overview"></a>
Overview</h1>
<p>The <b>RIOT port for ESP32</b> is an implementation of <b>RIOT-OS</b> for the <b>Espressif ESP32 SoC series</b> (hereafter called ESP32x), which supports most of the functions of RIOT-OS.</p>
<p>Due to the potential confusion caused by referring to the SoC series in exactly the same way as the namesaking SoC variant, we need to define a terminology in this document to distinguish between a variant and a set of variants:</p>
<ul>
<li><b>ESP32 SoC Series</b> denotes the set of all supported SoC variants (families).</li>
<li><b>ESP32x SoC</b> or short <b>ESP32x</b> denotes any or a couple of SoC variants (families).</li>
<li><b>EPS32 SoC</b> or short <b>ESP32</b> denotes the ESP32 SoC variant (family).</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Variants of Espressif's ESP32 SoC Series are called ESP32x families in RIOT's terminology.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h1><a class="anchor" id="esp32_short_configuration_reference"></a>
Short Configuration Reference</h1>
<p>The following table gives a short reference of all board configuration parameters used by the RIOT port for ESP32x SoCs in alphabetical order.</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Parameter  </th><th class="markdownTableHeadNone">Short Description  </th><th class="markdownTableHeadNone">Type[   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_adc_channels">ADC_GPIOS</a>  </td><td class="markdownTableBodyNone">GPIOs that can be used as ADC channels  </td><td class="markdownTableBodyNone">m   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_can_interfaces">CAN_TX</a>  </td><td class="markdownTableBodyNone">GPIO used as CAN transceiver TX signal  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_can_interfaces">CAN_RX</a>  </td><td class="markdownTableBodyNone">GPIO used as CAN transceiver RX signal  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_dac_channels">DAC_GPIOS</a>  </td><td class="markdownTableBodyNone">GPIOs that can be used as DAC channels  </td><td class="markdownTableBodyNone">m   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_i2c_interfaces">I2C0_SPEED</a>  </td><td class="markdownTableBodyNone">Bus speed of <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(0)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_i2c_interfaces">I2C0_SCL</a>  </td><td class="markdownTableBodyNone">GPIO used as SCL for <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(0)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_i2c_interfaces">I2C0_SDA</a>  </td><td class="markdownTableBodyNone">GPIO used as SCL for I2C_DEV(0  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_i2c_interfaces">I2C1_SPEED</a>  </td><td class="markdownTableBodyNone">Bus speed of <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_i2c_interfaces">I2C1_SCL</a>  </td><td class="markdownTableBodyNone">GPIO used as SCL for <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_i2c_interfaces">I2C1_SDA</a>  </td><td class="markdownTableBodyNone">GPIO used as SCL for <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_pwm_channels">PWM0_GPIOS</a>  </td><td class="markdownTableBodyNone">GPIOs that can be used at channels of <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro. ">PWM_DEV(0)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_pwm_channels">PWM1_GPIOS</a>  </td><td class="markdownTableBodyNone">GPIOs that can be used at channels of <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro. ">PWM_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_pwm_channels">PWM3_GPIOS</a>  </td><td class="markdownTableBodyNone">GPIOs that can be used at channels of <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro. ">PWM_DEV(2)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_pwm_channels">PWM4_GPIOS</a>  </td><td class="markdownTableBodyNone">GPIOs that can be used at channels of <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro. ">PWM_DEV(3)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI0_CTRL</a>  </td><td class="markdownTableBodyNone">SPI Controller used for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(0)</a>, can be <code>VSPI</code> <code>HSPI</code>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI0_SCK</a>  </td><td class="markdownTableBodyNone">GPIO used as SCK for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(0)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI0_MOSI</a>  </td><td class="markdownTableBodyNone">GPIO used as MOSI for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(0)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI0_MISO</a>  </td><td class="markdownTableBodyNone">GPIO used as MISO for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(0)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI0_CS0</a>  </td><td class="markdownTableBodyNone">GPIO used as default CS for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(0)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI1_CTRL</a>  </td><td class="markdownTableBodyNone">SPI Controller used for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(1)</a>, can be <code>VSPI</code> <code>HSPI</code>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI1_SCK</a>  </td><td class="markdownTableBodyNone">GPIO used as SCK for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI1_MOSI</a>  </td><td class="markdownTableBodyNone">GPIO used as MOSI for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI1_MISO</a>  </td><td class="markdownTableBodyNone">GPIO used as MISO for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_spi_interfaces">SPI1_CS0</a>  </td><td class="markdownTableBodyNone">GPIO used as default CS for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_uart_interfaces">UART1_TXD</a>  </td><td class="markdownTableBodyNone">GPIO used as TxD for <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_uart_interfaces">UART1_RXD</a>  </td><td class="markdownTableBodyNone">GPIO used as RxD for <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(1)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_uart_interfaces">UART2_TXD</a>  </td><td class="markdownTableBodyNone">GPIO used as TxD for <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(2)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_uart_interfaces">UART2_RXD</a>  </td><td class="markdownTableBodyNone">GPIO used as RxD for <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(2)</a>  </td><td class="markdownTableBodyNone">o   </td></tr>
</table>
</center><center></center><ol type="1">
<li><b>Type</b>: m - mandatory, o - optional</li>
</ol>
<p>The following table gives a short reference in alphabetical order of modules that can be enabled/disabled by board configurations and/or application's makefile using <code>USEMODULE</code> and <code>DISABLE_MODULE</code>.</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Default  </th><th class="markdownTableHeadNone">Short description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_ethernet_network_interface">esp_eth</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable the Ethernet MAC (EMAC) network device   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_debugging">esp_gdb</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable the compilation with debug information for debugging   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_timers">esp_hw_counter</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">use hardware counters for RIOT timers   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_i2c_interfaces">esp_i2c_hw</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">use the i2C hardware implementation   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_esp_idf_heap_implementation">esp_idf_heap</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable ESP-IDF heap implementation   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_esp_log_module">esp_log_colored</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable colored log output   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_esp_log_module">esp_log_startup</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable additional startup information   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_esp_log_module">esp_log_tagged</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">add additional information to the log output   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_esp_now_network_interface">esp_now</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable the ESP-NOW network device   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_esp_qemu">esp_qemu</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">build QEMU for ESP32 application image   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_spi_ram">esp_spi_oct</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable SPI RAM in Octal SPI Mode   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_rtt_counter">esp_rtc_timer_32k</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">use RTC timer with external 32.768 kHz crystal as RTT   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_spi_ram">esp_spi_ram</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable SPI RAM   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_spiffs_device">esp_spiffs</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable SPIFFS for on-board flash memory   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_wifi_network_interface">esp_wifi</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable the Wifi network device in WPA2 personal mode   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a href="#esp32_wifi_ap_network_interface">esp_wifi_ap</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable the WiFi SoftAP network device   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a href="#esp32_wifi_network_interface">esp_wifi_enterprise</a>  </td><td class="markdownTableBodyNone">not used  </td><td class="markdownTableBodyNone">enable the Wifi network device in WPA2 enterprise mode   </td></tr>
</table>
</center><center></center><p><br />
</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h1><a class="anchor" id="esp32_mcu_esp32"></a>
ESP32x MCU</h1>
<p>ESP32x SoCs are low-cost, ultra-low-power, single or dual-core SoCs from Espressif Systems with integrated WiFi and Bluetooth BLE module. The SoCs are either based on</p>
<ul>
<li>Tensilica Xtensa 32-bit LX6 microprocessor (ESP32),</li>
<li>Tensilica Xtensa 32-bit LX7 microprocessor (ESP32-S2, ESP32-S3), or</li>
<li>32-bit RISC-V CPU (ESP32-C3, ESP32-H2).</li>
</ul>
<p>At the moment, ESP32, ESP32-S2, ESP32-S3 and ESP32-C3 variants (families) are supported by RIOT-OS.</p>
<dl class="section note"><dt>Note</dt><dd>Even if the used ESP32x SoC is a dual-core version, RIOT-OS uses only one core.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_features"></a>
Features of ESP32x SoCs</h2>
<p>The ESP32 SoC Series consists of different ESP32x SoC variants (families), which differ in the type and the number of processor cores used and the hardware modules supported.</p>
<h3><a class="anchor" id="autotoc_md35"></a>
Features of The ESP32 SoC variant (family)</h3>
<p>The key features of ESP32 are:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">MCU  </th><th class="markdownTableHeadNone">ESP32  </th><th class="markdownTableHeadNone">Supported by RIOT   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Vendor  </td><td class="markdownTableBodyNone">Espressif  </td><td class="markdownTableBodyNone"></td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Cores  </td><td class="markdownTableBodyNone">1 or 2 x Tensilica Xtensa LX6  </td><td class="markdownTableBodyNone">1 core   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FPU  </td><td class="markdownTableBodyNone">ULP - Ultra low power co-processor  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">RAM  </td><td class="markdownTableBodyNone">520 KiB SRAM <br />
 8 KiB slow RTC SRAM <br />
 8 KiB fast RTC SRAM  </td><td class="markdownTableBodyNone">yes <br />
 yes <br />
 yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ROM  </td><td class="markdownTableBodyNone">448 KiB  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Flash  </td><td class="markdownTableBodyNone">512 KiB ... 16 MiB  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Frequency  </td><td class="markdownTableBodyNone">240 MHz, 160 MHz, 80 MHz  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Power Consumption  </td><td class="markdownTableBodyNone">68 mA @ 240 MHz <br />
 44 mA @ 160 MHz (34 mA @ 160 MHz single core) <br />
 31 mA @ 80 MHz (25 mA @ 80 MHz single core) <br />
 800 uA in light sleep mode <br />
 10 uA in deep sleep mode  </td><td class="markdownTableBodyNone">yes <br />
 yes <br />
 yes <br />
 yes <br />
 yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a>  </td><td class="markdownTableBodyNone">4 x 64 bit  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">ADC  </td><td class="markdownTableBodyNone">2 x SAR-ADC with up to 18 x 12 bit channels total  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DAC  </td><td class="markdownTableBodyNone">2 x DAC with 8 bit  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">34 (6 are only inputs, 18 are RTC GPIOs)  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">2  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">SDMMC  </td><td class="markdownTableBodyNone">2  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SPI  </td><td class="markdownTableBodyNone">4  </td><td class="markdownTableBodyNone">yes (2)   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">3  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">WiFi  </td><td class="markdownTableBodyNone">IEEE 802.11 b/g/n built in  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Bluetooth  </td><td class="markdownTableBodyNone">v4.2 BR/EDR and BLE  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Ethernet  </td><td class="markdownTableBodyNone">MAC interface with dedicated DMA and IEEE 1588 support  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">CAN  </td><td class="markdownTableBodyNone">version 2.0  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IR  </td><td class="markdownTableBodyNone">up to 8 channels TX/RX  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Motor PWM  </td><td class="markdownTableBodyNone">2 devices x 6 channels  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LED PWM  </td><td class="markdownTableBodyNone">16 channels with 20 bit resolution in 2 channel groups with 4 timers  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Crypto  </td><td class="markdownTableBodyNone">Hardware acceleration of AES, SHA-2, RSA, ECC, RNG  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Vcc  </td><td class="markdownTableBodyNone">2.5 - 3.6 V  </td><td class="markdownTableBodyNone"></td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Documents  </td><td class="markdownTableBodyNone"><a href="https://www.espressif.com/sites/default/files/documentation/esp32_datasheet_en.pdf">Datasheet</a> <br />
 <a href="https://www.espressif.com/sites/default/files/documentation/esp32_technical_reference_manual_en.pdf">Technical Reference</a>  </td><td class="markdownTableBodyNone"></td></tr>
</table>
</center><center></center><p><br />
</p>
<h3><a class="anchor" id="autotoc_md36"></a>
Features of The ESP32-C3 SoC variant (family)</h3>
<p>The key features of ESP32-C3 are:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">MCU  </th><th class="markdownTableHeadNone">ESP32-C3  </th><th class="markdownTableHeadNone">Supported by RIOT   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Vendor  </td><td class="markdownTableBodyNone">Espressif  </td><td class="markdownTableBodyNone"></td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Cores  </td><td class="markdownTableBodyNone">1 32-bit RISC-V core  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FPU  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">RAM  </td><td class="markdownTableBodyNone">400 KiB SRAM <br />
 8 KiB RTC SRAM  </td><td class="markdownTableBodyNone">yes <br />
 yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ROM  </td><td class="markdownTableBodyNone">384 KiB  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Flash  </td><td class="markdownTableBodyNone">8 MiB  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Frequency  </td><td class="markdownTableBodyNone">160 MHz, 80 MHz  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Power Consumption  </td><td class="markdownTableBodyNone">20 mA @ 240 MHz <br />
 15 mA @ 80 MHz <br />
 130 uA in light sleep mode <br />
 5 uA in deep sleep mode  </td><td class="markdownTableBodyNone">yes <br />
 yes <br />
 yes <br />
 yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a>  </td><td class="markdownTableBodyNone">2 x 54 bit  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">ADC  </td><td class="markdownTableBodyNone">2 x SAR-ADC with up to 6 x 12 bit channels total  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DAC  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">22  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">1  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">SPI  </td><td class="markdownTableBodyNone">3  </td><td class="markdownTableBodyNone">yes (1)   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">2  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">WiFi  </td><td class="markdownTableBodyNone">IEEE 802.11 b/g/n built in  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Bluetooth  </td><td class="markdownTableBodyNone">Bluetooth 5 (LE)  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Ethernet  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CAN  </td><td class="markdownTableBodyNone">version 2.0  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">IR  </td><td class="markdownTableBodyNone">up to 4 channels TX/RX  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Motor PWM  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">LED PWM  </td><td class="markdownTableBodyNone">6 channels with 14 bit resolution in 1 channel group with 4 timers  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Crypto  </td><td class="markdownTableBodyNone">Hardware acceleration of AES, SHA-2, RSA, ECC, RNG  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Vcc  </td><td class="markdownTableBodyNone">3.0 - 3.6 V  </td><td class="markdownTableBodyNone"></td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Documents  </td><td class="markdownTableBodyNone"><a href="https://www.espressif.com/sites/default/files/documentation/esp32-c3_datasheet_en.pdf">Datasheet</a> <br />
 <a href="https://www.espressif.com/sites/default/files/documentation/esp32-c3_technical_reference_manual_en.pdf">Technical Reference</a>  </td><td class="markdownTableBodyNone"></td></tr>
</table>
</center><center></center><p><br />
</p>
<h3><a class="anchor" id="autotoc_md37"></a>
Features of The ESP32-S2 SoC variant (family)</h3>
<p>The key features of ESP32-S2 are:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">MCU  </th><th class="markdownTableHeadNone">ESP32-S2  </th><th class="markdownTableHeadNone">Supported by RIOT   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Vendor  </td><td class="markdownTableBodyNone">Espressif  </td><td class="markdownTableBodyNone"></td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Cores  </td><td class="markdownTableBodyNone">1 x Tensilica Xtensa LX7  </td><td class="markdownTableBodyNone">1 core   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FPU  </td><td class="markdownTableBodyNone">ULP - Ultra low power co-processor  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">RAM  </td><td class="markdownTableBodyNone">320 KiB SRAM <br />
 8 KiB slow RTC SRAM <br />
 8 KiB fast RTC SRAM  </td><td class="markdownTableBodyNone">yes <br />
 yes <br />
 yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ROM  </td><td class="markdownTableBodyNone">128 KiB  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Flash  </td><td class="markdownTableBodyNone">512 KiB ... 32 MiB Dual/Quad/Octal SPI (external or internal)  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Frequency  </td><td class="markdownTableBodyNone">240 MHz, 160 MHz, 80 MHz  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Power Consumption  </td><td class="markdownTableBodyNone">66 mA @ 240 MHz <br />
 50 mA @ 160 MHz (40 mA @ 160 MHz single core) <br />
 33 mA @ 80 MHz (28 mA @ 80 MHz single core) <br />
 19 mA @ 40 MHz (16 mA @ 40 MHz single core) <br />
240 uA in light sleep mode <br />
 8 uA in deep sleep mode  </td><td class="markdownTableBodyNone">yes <br />
 yes <br />
 yes <br />
 yes <br />
 yes <br />
 yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a>  </td><td class="markdownTableBodyNone">4 x 54 bit  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">ADC  </td><td class="markdownTableBodyNone">2 x SAR-ADC with up to 20 x 13 bit channels total  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DAC  </td><td class="markdownTableBodyNone">2 x DAC with 8 bit  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">43 (22 are RTC GPIOs)  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">2  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">SPI  </td><td class="markdownTableBodyNone">4  </td><td class="markdownTableBodyNone">yes (2)   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">2  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">WiFi  </td><td class="markdownTableBodyNone">IEEE 802.11 b/g/n built in  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Bluetooth  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Ethernet  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CAN  </td><td class="markdownTableBodyNone">version 2.0  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">IR  </td><td class="markdownTableBodyNone">up to 4 channels TX/RX  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Motor PWM  </td><td class="markdownTableBodyNone">2 devices x 6 channels  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">LED PWM  </td><td class="markdownTableBodyNone">8 channels with 14 bit resolution in 1 channel group with 4 timers  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Crypto  </td><td class="markdownTableBodyNone">Hardware acceleration of AES, SHA-2, RSA, ECC, RNG  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Vcc  </td><td class="markdownTableBodyNone">2.8 - 3.6 V  </td><td class="markdownTableBodyNone"></td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Documents  </td><td class="markdownTableBodyNone"><a href="https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_en.pdf">Datasheet</a> <br />
 <a href="https://www.espressif.com/sites/default/files/documentation/esp32-s2_technical_reference_manual_en.pdf">Technical Reference</a>  </td><td class="markdownTableBodyNone"></td></tr>
</table>
</center><center></center><p><br />
</p>
<h3><a class="anchor" id="autotoc_md38"></a>
Features of The ESP32-S3 SoC variant (family)</h3>
<p>The key features of ESP32-S3 are:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">MCU  </th><th class="markdownTableHeadNone">ESP32-S3  </th><th class="markdownTableHeadNone">Supported by RIOT   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Vendor  </td><td class="markdownTableBodyNone">Espressif  </td><td class="markdownTableBodyNone"></td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Cores  </td><td class="markdownTableBodyNone">2 x Tensilica Xtensa LX7  </td><td class="markdownTableBodyNone">1 core   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FPU  </td><td class="markdownTableBodyNone">ULP - Ultra low power co-processor  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">RAM  </td><td class="markdownTableBodyNone">512 KiB SRAM <br />
 8 KiB slow RTC SRAM <br />
 8 KiB fast RTC SRAM  </td><td class="markdownTableBodyNone">yes <br />
 yes <br />
 yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ROM  </td><td class="markdownTableBodyNone">384 KiB  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Flash  </td><td class="markdownTableBodyNone">512 KiB ... 32 MiB Dual/Quad/Octal SPI (external or internal)  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Frequency  </td><td class="markdownTableBodyNone">240 MHz, 160 MHz, 80 MHz  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Power Consumption  </td><td class="markdownTableBodyNone">66 mA @ 240 MHz <br />
 50 mA @ 160 MHz (40 mA @ 160 MHz single core) <br />
 33 mA @ 80 MHz (28 mA @ 80 MHz single core) <br />
 19 mA @ 40 MHz (16 mA @ 40 MHz single core) <br />
240 uA in light sleep mode <br />
 8 uA in deep sleep mode  </td><td class="markdownTableBodyNone">yes <br />
 yes <br />
 yes <br />
 yes <br />
 yes <br />
 yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a>  </td><td class="markdownTableBodyNone">4 x 54 bit  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">ADC  </td><td class="markdownTableBodyNone">2 x SAR-ADC with up to 20 x 12 bit channels total  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DAC  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">45 (22 are RTC GPIOs)  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">2  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">SDMMC  </td><td class="markdownTableBodyNone">2  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SPI  </td><td class="markdownTableBodyNone">4  </td><td class="markdownTableBodyNone">yes (2)   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">3  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">WiFi  </td><td class="markdownTableBodyNone">IEEE 802.11 b/g/n built in  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Bluetooth  </td><td class="markdownTableBodyNone">Bluetooth 5 (LE)  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Ethernet  </td><td class="markdownTableBodyNone">-  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">CAN  </td><td class="markdownTableBodyNone">version 2.0  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IR  </td><td class="markdownTableBodyNone">up to 8 channels TX/RX  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Motor PWM  </td><td class="markdownTableBodyNone">2 devices x 6 channels  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LED PWM  </td><td class="markdownTableBodyNone">8 channels with 14 bit resolution in 1 channel group with 4 timers  </td><td class="markdownTableBodyNone">yes   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Crypto  </td><td class="markdownTableBodyNone">Hardware acceleration of AES, SHA-2, RSA, ECC, RNG  </td><td class="markdownTableBodyNone">no   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Vcc  </td><td class="markdownTableBodyNone">2.3 - 3.6 V  </td><td class="markdownTableBodyNone"></td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">Documents  </td><td class="markdownTableBodyNone"><a href="https://www.espressif.com/sites/default/files/documentation/esp32-s3_datasheet_en.pdf">Datasheet</a> <br />
 <a href="https://www.espressif.com/sites/default/files/documentation/esp32-s3_technical_reference_manual_en.pdf">Technical Reference</a>  </td><td class="markdownTableBodyNone"></td></tr>
</table>
</center><center></center><p><br />
</p>
<p>Rather than using the ESP32x SoCs directly, ESP32x boards use an <a href="https://www.espressif.com/en/products/hardware/modules">ESP32x module from Espressif</a> which integrates additionally to the SoC some key components, like SPI flash memory, SPI RAM, or crystal oscillator. Some of these components are optional.</p>
<p>Most common modules used by ESP32x SoC boards are:</p>
<ul>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-wroom-32_datasheet_en.pdf">ESP32-WROOM-32</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-wrover_datasheet_en.pdf">ESP32-WROVER</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-c3-mini-1_datasheet_en.pdf">ESP32-C3-MINI-1</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-c3-wroom-02_datasheet_en.pdf">ESP32-C3-WROOM-02</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_en.pdf">ESP32-S2-MINI-1</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-s2-solo_esp32-s2-solo-u_datasheet_en.pdf">ESP32-S2-SOLO</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-s2-wroom_esp32-s2-wroom-i_datasheet_en.pdf">ESP32-S2-WROOM</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-s2-wrover_esp32-s2-wrover-i_datasheet_en.pdf">ESP32-S2-WROVER</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-s3-mini-1_mini-1u_datasheet_en.pdf">ESP32-S3-MINI-1</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-s3-wroom-1_wroom-1u_datasheet_en.pdf">ESP32-S3-WROOM-1</a></li>
<li><a href="https://www.espressif.com/sites/default/files/documentation/esp32-s3-wroom-2_datasheet_en.pdf">ESP32-S3-WROOM-2</a></li>
</ul>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_supported_features"></a>
Features Supported by RIOT-OS</h2>
<p>The RIOT-OS for ESP32x SoCs supports the following features at the moment:</p>
<ul>
<li>I2C interfaces</li>
<li>SPI interfaces</li>
<li>UART interfaces</li>
<li>CAN interface</li>
<li>CPU ID access</li>
<li>RTT module</li>
<li>ADC and DAC channels</li>
<li>PWM channels</li>
<li>SPI RAM</li>
<li>SPI Flash Drive (MTD with SPIFFS and VFS)</li>
<li>Layered Power Management</li>
<li>Hardware number generator</li>
<li>Hardware timer devices</li>
<li>ESP-NOW netdev interface</li>
<li>ESP WiFi netdev interface in (WPA2 Personal Mode/Enterprise Mode, SoftAP mode)</li>
<li>ESP Ethernet MAC (EMAC) netdev interface</li>
</ul>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_limitations"></a>
Limitations of the RIOT port</h2>
<p>The implementation of RIOT-OS for ESP32x SoCs has the following limitations at the moment:</p>
<ul>
<li>Only <b>one core</b> (the PRO CPU) is used because RIOT does not support running multiple threads simultaneously.</li>
<li><b>Flash encryption</b> is not yet supported.</li>
</ul>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h1><a class="anchor" id="esp32_toolchain"></a>
Toolchain</h1>
<p>To build RIOT applications for ESP32x SoCs, the following components are required:</p>
<ul>
<li>ESP32 Toolchain including GCC, GDB and optionally OpenOCD and QEMU</li>
<li>ESP32 SDK called ESP-IDF (Espressif IoT Development Framework)</li>
<li><code>esptool.py</code> for flashing</li>
</ul>
<p>Principally, there are two ways to install and use the ESP32 toolchain, either</p>
<ul>
<li>using the <b>RIOT Docker build image</b>, see section <a href="#esp32_riot_docker_toolchain">Using RIOT Docker Toolchain</a>, or</li>
<li>using a <b>local installation</b> of the ESP32 toolchain, see section <a href="#esp32_local_toolchain_installation">Using Local Toolchain Installation</a>.</li>
</ul>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_riot_docker_toolchain"></a>
Using RIOT Docker Toolchain</h2>
<p>The easiest way to use the ESP32 toolchain is to use the RIOT Docker build image. It is specially prepared for building RIOT applications for various platforms and already has all the required tools and packages installed. Details on how to setup Docker can be found in section <a href="https://doc.riot-os.org/getting-started.html#docker">Getting Started</a>.</p>
<p>The building process using Docker comprises two steps:</p>
<ol type="1">
<li>Building the RIOT application <b>in Docker</b> using command: <div class="fragment"><div class="line">$ sudo docker run --rm -i -t -u $UID -v $(pwd):/data/riotbuild <a class="code" href="namespaceriot.html">riot</a>/riotbuild</div><div class="line">riotbuild@container-<span class="keywordtype">id</span>:~$ make BOARD= ...</div><div class="line">riotbuild@container_id:~$ exit</div></div><!-- fragment --></li>
<li>Flashing the RIOT application <b>on the host system</b> using command <div class="fragment"><div class="line">$ make flash-only BOARD=...</div></div><!-- fragment --></li>
</ol>
<p>Both steps can also be performed with a single command on the host system by setting the <code>BUILD_IN_DOCKER</code> variable: </p><div class="fragment"><div class="line">$ BUILD_IN_DOCKER=1 DOCKER=<span class="stringliteral">&quot;sudo docker&quot;</span> \</div><div class="line">  make flash BOARD=...</div></div><!-- fragment --><dl class="section note"><dt>Note</dt><dd>During the migration phase from the ESP32 toolchain with GCC 5.2.0, which was specially compiled for RIOT, to Espressif's precompiled ESP32 vendor toolchain with GCC 8.4.0, the RIOT Docker build image <a href="https://hub.docker.com/repository/docker/schorcht/riotbuild_esp32_espressif_gcc_8.4.0">schorcht/riotbuild_esp32_espressif_gcc_8.4.0</a> has to be used instead of <code>riot/riotbuild</code> as this already contains the precompiled ESP32 vendor toolchain from Espressif while <code>riot/riotbuild</code> does not. Therefore, the RIOT Docker build image has to be pulled with command: <div class="fragment"><div class="line">$ sudo docker pull schorcht/riotbuild_esp32_espressif_gcc_8.4.0</div></div><!-- fragment --> and the RIOT Docker build image in step 1 has to be started with command: <div class="fragment"><div class="line">$ sudo docker run --rm -i -t -u $UID -v $(pwd):/data/riotbuild schorcht/riotbuild_esp32_espressif_gcc_8.4.0</div></div><!-- fragment --> The single step build command on the host system has then to be: <div class="fragment"><div class="line">$ BUILD_IN_DOCKER=1 DOCKER=<span class="stringliteral">&quot;sudo docker&quot;</span> DOCKER_IMAGE=schorcht/riotbuild_esp32_espressif_gcc_8.4.0 \</div><div class="line">  make flash BOARD=...</div></div><!-- fragment --></dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_local_toolchain_installation"></a>
Using Local Toolchain Installation</h2>
<h3><a class="anchor" id="autotoc_md39"></a>
Prerequisites</h3>
<p>In addition to the common tools defined in section <a href="https://doc.riot-os.org/getting-started.html#compiling-riot">Getting Started - Common Tools</a>, the following tools or packages are required to install and use the ESP32 toolchain (Debian/Ubuntu package names):</p>
<ul>
<li><code>curl</code></li>
<li><code>python3</code></li>
<li><code>python3-serial</code></li>
<li><code>telnet</code></li>
</ul>
<h3><a class="anchor" id="autotoc_md40"></a>
Script-based installation</h3>
<p>The shell script <code>$RIOTBASE/dist/tools/esptools/install.sh</code> is used to install Espressif's precompiled versions of the following tools:</p>
<ul>
<li>ESP32 vendor toolchain (for ESP8266, ESP32, ESP32-S2, ESP32-S3 and ESP32-C3)</li>
<li>GDB for ESP32x SoCs based on Xtensa or RISC-V</li>
<li>OpenOCD for ESP32 (for ESP32, ESP32-S2, ESP32-S3 and ESP32-C3)</li>
<li>QEMU for ESP32 (only for ESP32)</li>
</ul>
<p><code>$RIOTBASE</code> defines the root directory of the RIOT repository. The shell script takes an argument that specifies which tools to download and install:</p>
<div class="fragment"><div class="line">$ dist/tools/esptools/install.sh</div><div class="line"></div><div class="line">Usage: install.sh &lt;tool&gt;</div><div class="line">       install.sh gdb &lt;platform&gt;</div><div class="line">&lt;tool&gt; = all | esp8266 | esp32 | esp32c3 | esp32s2 | esp32s3 | gdb | openocd | qemu</div><div class="line">&lt;platform&gt; = xtensa | riscv</div></div><!-- fragment --><p>Thus, either all tools or only certain tools can be installed.</p>
<p>The ESP32x tools are installed within a subdirectory of the directory specified by the environment variable <code>$IDF_TOOLS_PATH</code>. If the environment variable <code>$IDF_TOOLS_PATH</code> is not defined, <code>$HOME/.espressif</code> is used as default.</p>
<p>Using the variable <code>IDF_TOOLS_PATH</code> and its default value <code>$HOME/.espressif</code> for the toolchain installation in RIOT allows to reuse the tools that have already been installed according to the section <a href="https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/linux-macos-setup.html#get-started-set-up-tools">"Get Started, Step 3. Set up the tools"</a>. if you have already used ESP-IDF directly.</p>
<h3><a class="anchor" id="autotoc_md41"></a>
Using the toolchain</h3>
<p>Once the ESP32x tools are installed in the directory specified by the environment variable <code>$IDF_TOOLS_PATH</code>, the shell script <code>$RIOTBASE/dist/tools/esptools/install.sh</code> can be sourced to export the paths of the installed tools using again the environment variable <code>$IDF_TOOLS_PATH</code>.</p>
<div class="fragment"><div class="line">$ . dist/tools/esptools/export.sh</div><div class="line"></div><div class="line">Usage: export.sh &lt;tool&gt;</div><div class="line">       export.sh gdb &lt;platform&gt;</div><div class="line">&lt;tool&gt; = all | esp32 | esp32c3 | esp32s2 | esp32s3 | gdb | openocd | qemu</div><div class="line">&lt;platform&gt; = xtensa | riscv</div></div><!-- fragment --><p>All the tools required for building a RIOT application for ESP32x SoCs should then be found in the path.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h3><a class="anchor" id="esp32_installation_of_esp_idf"></a>
Installation of the ESP32 SDK (ESP-IDF)</h3>
<p>RIOT-OS uses the ESP-IDF, the official SDK from Espressif, as part of the build. It is downloaded as a package at build-time and there is no need to install it separately.</p>
<h3><a class="anchor" id="esp32_installation_of_esptool"></a>
Installation of esptool.py (ESP flash programmer tool)</h3>
<p>The RIOT port does not work with the <code>esptool.py</code> ESP flasher program available on <a href="https://github.com/espressif/esptool">GitHub</a> or as a package for your OS. Instead, a modified version included in ESP-IDF SDK is required.</p>
<p>To avoid the installation of the complete ESP-IDF SDK, for example, because RIOT Docker build image is used for compilation, <code>esptool.py</code> has been extracted from the SDK and placed in RIOT's directory <code>dist/tools/esptool</code>. For convenience, the build system uses always the version from this directory.</p>
<p>Therefore, it is <b>not necessary to install</b> <code>esptool.py</code> explicitly. However <code>esptool.py</code> depends on <code>pySerial</code> which can be installed either using <code>pip</code> </p><div class="fragment"><div class="line">$ sudo pip3 install pyserial</div></div><!-- fragment --><p> or the package manager of your OS, for example on Debian/Ubuntu systems: </p><div class="fragment"><div class="line">$ apt install python3-serial</div></div><!-- fragment --><p>For more information on <code>esptool.py</code>, please refer to the <a href="https://github.com/espressif/esptool">git repository</a>.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h1><a class="anchor" id="esp32_flashing_the_device"></a>
Flashing the Device</h1>
<h2><a class="anchor" id="esp32_toolchain_usage"></a>
Toolchain Usage</h2>
<p>Once the toolchain is installed either as RIOT docker build image or as local installation, a RIOT application can be compiled and flashed for an ESP32x boards. For that purpose change to RIOT's root directory and execute the make command, for example:</p>
<ul>
<li>RIOT Docker build image installation <div class="fragment"><div class="line">$ BUILD_IN_DOCKER=1 DOCKER=<span class="stringliteral">&quot;sudo docker&quot;</span> \</div><div class="line">  make flash BOARD=esp32-wroom-32 -C tests/sys/shell/ [Compile Options]</div></div><!-- fragment --></li>
<li>Local toolchain installation <div class="fragment"><div class="line">$ make flash BOARD=esp32-wroom-32 -C tests/sys/shell/ [Compile Options]</div></div><!-- fragment --></li>
</ul>
<p>The <code>BOARD</code> variable in the example specifies the generic ESP32 board that uses the ESP32-WROOM-32 module and option <code>-C</code> the directory of the application.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_compile_options"></a>
Compile Options</h2>
<p>The compilation process can be controlled by a number of variables for the make command:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Option  </th><th class="markdownTableHeadNone">Values  </th><th class="markdownTableHeadNone">Default  </th><th class="markdownTableHeadNone">Description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>CFLAGS</code>  </td><td class="markdownTableBodyNone">string  </td><td class="markdownTableBodyNone">empty  </td><td class="markdownTableBodyNone">Override default board and driver configurations, see section <a href="#esp32_application_specific_configurations">Application-Specific Configurations</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>FLASH_MODE</code>  </td><td class="markdownTableBodyNone">dout, dio, qout, qio  </td><td class="markdownTableBodyNone">dout  </td><td class="markdownTableBodyNone">Set the flash mode, see section <a href="#esp32_flash_modes">Flash Modes</a>   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>PORT</code>  </td><td class="markdownTableBodyNone"><code>/dev/tty*</code>  </td><td class="markdownTableBodyNone"><code>/dev/ttyUSB0</code>  </td><td class="markdownTableBodyNone">Set the port for flashing the firmware.   </td></tr>
</table>
</center><center></center><p><br />
</p>
<p>Optional features of ESP32 can be enabled by <code>USEMODULE</code> definitions in the makefile of the application. These are:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">esp_eth  </td><td class="markdownTableBodyNone">Enable the Ethernet MAC (EMAC) interface as <code>netdev</code> network device, see section <a href="#esp32_ethernet_network_interface">Ethernet Network Interface</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">esp_gdb  </td><td class="markdownTableBodyNone">Enable the compilation with debug information for debugging with <a href="#esp32_qemu_mode_and_gdb">QEMU and GDB</a> (<code>QEMU=1</code>) or via <a href="#esp32_jtag_debugging">JTAG interface with OpenOCD</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">esp_i2c_hw  </td><td class="markdownTableBodyNone">Use the hardware I2C implementation, see section <a href="#esp32_i2c_interfaces">I2C Interfaces</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">esp_idf_heap  </td><td class="markdownTableBodyNone">Use the ESP-IDF heap implementation, see section <a href="#esp32_esp_idf_heap_implementation">ESP-IDF Heap Implementation</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">esp_log_colored  </td><td class="markdownTableBodyNone">Enable colored log output, see section <a href="#esp32_esp_log_module">Log output</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">esp_log_startup  </td><td class="markdownTableBodyNone">Enable additional startup information, see section <a href="#esp32_esp_log_module">Log output</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">esp_log_tagged  </td><td class="markdownTableBodyNone">Add additional information to the log output, see section <a href="#esp32_esp_log_module">Log output</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">esp_now  </td><td class="markdownTableBodyNone">Enable the built-in WiFi module with the ESP-NOW protocol as <code>netdev</code> network device, see section <a href="#esp32_esp_now_network_interface">ESP-NOW Network Interface</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">esp_spi_oct  </td><td class="markdownTableBodyNone">Enable the optional SPI RAM in Octal SPI mode, see section <a href="#esp32_spi_ram">SPI RAM Modules</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">esp_qemu  </td><td class="markdownTableBodyNone">Generate an application image for QEMU, see section <a href="#esp32_qemu_mode_and_gdb">QEMU Mode and GDB</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">esp_rtc_timer_32k  </td><td class="markdownTableBodyNone">Enable RTC hardware timer with external 32.768 kHz crystal.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">esp_spiffs  </td><td class="markdownTableBodyNone">Enable the optional SPIFFS drive in on-board flash memory, see section <a href="#esp32_spiffs_device">SPIFFS Device</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">esp_spi_ram  </td><td class="markdownTableBodyNone">Enable the optional SPI RAM, see section <a href="#esp32_spi_ram">SPI RAM Modules</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">esp_wifi  </td><td class="markdownTableBodyNone">Enable the built-in WiFi module as <code>netdev</code> network device in WPA2 personal mode, see section <a href="#esp32_wifi_network_interface">WiFi Network Interface</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">esp_wifi_ap  </td><td class="markdownTableBodyNone">Enable the built-in WiFi SoftAP module as <code>netdev</code> network device, see section <a href="#esp32_wifi_ap_network_interface">WiFi SoftAP Network Interface</a>.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">esp_wifi_enterprise  </td><td class="markdownTableBodyNone">Enable the built-in WiFi module as <code>netdev</code> network device in WPA2 enterprise mode, see section <a href="#esp32_wifi_network_interface">WiFi Network Interface</a>.   </td></tr>
</table>
</center><center></center><p><br />
</p>
<p>For example, to activate a SPIFFS drive in on-board flash memory, the makefile of application has simply to add the <code>esp_spiffs</code> module to <code>USEMODULE</code> make variable: </p><div class="fragment"><div class="line">USEMODULE += esp_spiffs</div></div><!-- fragment --><p>Modules can be also be activated temporarily at the command line when calling the make command: </p><div class="fragment"><div class="line">USEMODULE=<span class="stringliteral">&quot;esp_spiffs&quot;</span> make BOARD=...</div></div><!-- fragment --><p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_flash_modes"></a>
Flash Modes</h2>
<p>The <code>FLASH_MODE</code> make command variable determines the mode that is used for flash access in normal operation.</p>
<p>The flash mode determines whether 2 data lines (<code>dio</code> and <code>dout</code>) or 4 data lines (<code>qio</code> and <code>qout</code>) are used for flash addressing and data access. Since one GPIO is required for each data line, <code>qio</code> or <code>qout</code> increases the performance of SPI flash data transfers but uses two additional GPIOs. That means these GPIOs are not available for other purposes in <code>qio</code> or <code>qout</code> flash mode. If you can live with lower flash data transfer rates, you should always use <code>dio</code> or <code>dout</code> to keep them free for other purposes:</p>
<ul>
<li>ESP32 GPIO9 and GPIO10</li>
<li>ESP32-C3 GPIO12 and GPIO13</li>
<li>ESP32-S2 GPIO27 and GPIO28</li>
<li>ESP32-S3 GPIO27 and GPIO28</li>
</ul>
<p>For more information about these flash modes, refer the documentation of <a href="https://docs.espressif.com/projects/esptool/en/latest/esp32/esptool/flash-modes.html">esptool.py</a>.</p>
<dl class="section note"><dt>Note</dt><dd>On some modules and most boards, these additional GPIOs used in <code>qio</code> or <code>qout</code> flash mode are not broken out and therefore not available.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_esp_log_module"></a>
Log output</h2>
<p>The RIOT port for ESP32x SoCs implements a log module with a bunch of macros to generate log output according to the interface as defined in <a class="el" href="core_2lib_2include_2log_8h.html#core_util_log">system logging header</a>. These macros support colored and tagged log output.</p>
<p>The colored log output is enabled by module <code>esp_log_colored</code>. If colored log output is enabled, log messages are displayed in color according to their type: Error messages are displayed in red, warnings in yellow, information messages in green and all other message types in standard color.</p>
<p>When the <code>esp_log_tagged</code> module is used, all log messages are tagged with additional information: the type of message, the system time in ms, and the module or function in which the log message is generated. For example:</p>
<div class="fragment"><div class="line">I (663) [main_trampoline] main(): This is RIOT! (Version: 2019.10-devel-437-gf506a)</div></div><!-- fragment --><p>Either the <code>LOG_*</code> macros as defined in <a class="el" href="core_2lib_2include_2log_8h.html#core_util_log">system logging header</a> or the tagged version <code>LOG_TAG_*</code> of these macros can be used to produce tagged log output. If the <code>LOG_*</code> macros are used, the function which generates the log message is used in the tag while a <code>tag</code> parameter is used for the <code>LOG_TAG_*</code> macros. For example, </p><div class="fragment"><div class="line"><a class="code" href="core_2lib_2include_2log_8h.html#ad4a9117ce894e3319e903142347a0f63">LOG_ERROR</a>(<span class="stringliteral">&quot;error message&quot;</span>);</div></div><!-- fragment --><p> generates a log message in which the name of the calling function is used as tag. With </p><div class="fragment"><div class="line">LOG_TAG_ERROR(<span class="stringliteral">&quot;mod&quot;</span>, <span class="stringliteral">&quot;error message&quot;</span>);</div></div><!-- fragment --><p> a log message with string <code>mod</code> in the tag is generated.</p>
<p>The <code>esp_log_startup</code> module can be used to enable additional information about the boot process, the board configuration, the system configuration, the CPU used by the system, and the available heap. These information may help to detect problems during the startup. If the application does not start as expected, this module should be used.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_esp_idf_heap_implementation"></a>
ESP-IDF Heap Implementation</h2>
<p>ESP-IDF SDK provides a complex heap implementation that supports multiple heap segments in different memory areas such as DRAM, IRAM, and PSRAM. Whenever you want to use these memory areas as heap, you have to use the heap implementation from the ESP-IDF SDK. ESP-IDF heap is not used by default. To use it, it has to be enabled by the makefile of the application: </p><div class="fragment"><div class="line">USEMODULE += esp_heap</div></div><!-- fragment --><dl class="section note"><dt>Note</dt><dd>ESP-IDF heap implementation is used by default, when the following modules are used: <code>esp_spi_ram</code>, <code>esp_wifi_any</code></dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h1><a class="anchor" id="esp32_peripherals"></a>
Common Peripherals</h1>
<p>ESP32x SoCs have a lot of peripherals that are not all supported by the RIOT port. This section describes the supported peripherals and how they have to be configured.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_gpio_pins"></a>
GPIO pins</h2>
<p>The number of GPIOs and their usage depends on the respective ESP32x SoC family. For details, see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_gpio_pins_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_gpio_pins_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_gpio_pins_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_gpio_pins_esp32s3">ESP32-S3</a></li>
</ul>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_adc_channels"></a>
ADC Channels</h2>
<p>ESP32x SoCs integrate two SAR ADCs (ADC1 and ADC2). The bit width of the ADC devices, the number of channels per device and the GPIOs that can be used as ADC channels depend on the respective ESP32x SoC family. For details, see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_adc_channels_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_adc_channels_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_adc_channels_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_adc_channels_esp32s3">ESP32-S3</a></li>
</ul>
<p><a class="el" href="boards_2esp32s3-usb-otg_2include_2periph__conf_8h.html#ac93ef90877386721589730c2219fde48" title="Declaration of GPIOs that can be used as ADC channels. ">ADC_GPIOS</a> in the board-specific peripheral configuration defines the list of GPIOs that can be used as ADC channels on the board, for example: </p><div class="fragment"><div class="line"><span class="preprocessor">#define ADC_GPIOS   { GPIO0, GPIO2, GPIO4 }</span></div></div><!-- fragment --><p>Thereby the order of the listed GPIOs determines the mapping between the ADC lines of the RIOT and the GPIOs. The maximum number of GPIOs in the list is <a class="el" href="esp32_2include_2periph__cpu_8h.html#aea6c293fdfb3bbb0f41e759577366d6f" title="Number of ADC channels that could be used at maximum. ">ADC_NUMOF_MAX</a>. The board specific configuration of <a class="el" href="boards_2esp32s3-usb-otg_2include_2periph__conf_8h.html#ac93ef90877386721589730c2219fde48" title="Declaration of GPIOs that can be used as ADC channels. ">ADC_GPIOS</a> can be overridden by <a href="#esp32_application_specific_configurations">Application specific configurations</a>.</p>
<p>The number of defined ADC channels <a class="el" href="boards_2stm32l496g-disco_2include_2periph__conf_8h.html#a2f0c741db24aa2ccded869ba53f6a302" title="Number of ADC devices. ">ADC_NUMOF</a> is determined automatically from the <a class="el" href="boards_2esp32s3-usb-otg_2include_2periph__conf_8h.html#ac93ef90877386721589730c2219fde48" title="Declaration of GPIOs that can be used as ADC channels. ">ADC_GPIOS</a> definition.</p>
<dl class="section note"><dt>Note</dt><dd>As long as the GPIOs listed in <a class="el" href="boards_2esp32s3-usb-otg_2include_2periph__conf_8h.html#ac93ef90877386721589730c2219fde48" title="Declaration of GPIOs that can be used as ADC channels. ">ADC_GPIOS</a> are not initialized as ADC channels with the <a class="el" href="group__drivers__periph__adc.html#ga259a7b0176a8a6f5a5e61aabce3574f0" title="Initialize the given ADC line. ">adc_init</a> function, they can be used for other purposes.</dd></dl>
<p>With the function <a class="el" href="adc__arch_8h.html#a99ad2f6a0bdea91f7ca3102e5f67fb85" title="Set the attenuation for the ADC line. ">adc_set_attenuation</a> an attenuation of the input signal can be defined separately for each ADC channel. </p><div class="fragment"><div class="line"><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="adc__arch_8h.html#a99ad2f6a0bdea91f7ca3102e5f67fb85">adc_set_attenuation</a>(<a class="code" href="group__drivers__periph__adc.html#ga77e0c958e3549fef6e4067b2ca678a0b">adc_t</a> line, <a class="code" href="adc__arch_8h.html#aa71353583a04674cb8a03f8117e8ecd3">adc_attenuation_t</a> atten);</div></div><!-- fragment --><p>This leads to different measurable maximum values for the voltage at the input. The higher the attenuation is, the higher the voltage measured at the input can be.</p>
<p>The attenuation can be set to 4 fixed values 0 dB, 2.5/3 dB, 6 dB and 11/12 dB, where 11 dB respectively 12 dB is the default attenuation.</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadRight">Attenuation  </th><th class="markdownTableHeadNone">Voltage Range  </th><th class="markdownTableHeadNone">Symbol --------&mdash;:   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyRight">0 dB  </td><td class="markdownTableBodyNone">0 ... 1.1V (Vref)  </td><td class="markdownTableBodyNone"><code>ADC_ATTEN_DB_0</code>   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyRight">2.5 / 3 dB  </td><td class="markdownTableBodyNone">0 ... 1.5V  </td><td class="markdownTableBodyNone"><code>ADC_ATTEN_DB_2_5</code>   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyRight">6 dB  </td><td class="markdownTableBodyNone">0 ... 2.2V  </td><td class="markdownTableBodyNone"><code>ADC_ATTEN_DB_6</code>   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyRight">11 / 12 dB  </td><td class="markdownTableBodyNone">0 ... 3.3V  </td><td class="markdownTableBodyNone"><code>ADC_ATTEN_DB_11</code> (default)   </td></tr>
</table>
</center><center></center><p><br />
</p>
<dl class="section note"><dt>Note</dt><dd>The reference voltage Vref can vary from device to device in the range of 1.0V and 1.2V.</dd></dl>
<p>The Vref of a device can be read at a predefined GPIO with the function <a class="el" href="adc__arch_8h.html#a1ebca9a3af2ed9a9416949f539ba56b4" title="Output reference voltage of a ADC line to GPIO n. ">adc_line_vref_to_gpio</a>. The results of the ADC input can then be adjusted accordingly. </p><div class="fragment"><div class="line"><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="adc__arch_8h.html#a1ebca9a3af2ed9a9416949f539ba56b4">adc_line_vref_to_gpio</a>(<a class="code" href="group__drivers__periph__adc.html#ga77e0c958e3549fef6e4067b2ca678a0b">adc_t</a> line, gpio_t gpio);</div></div><!-- fragment --><p> For the GPIO that can be used with this function, see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_adc_channels_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_adc_channels_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_adc_channels_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_adc_channels_esp32s3">ESP32-S3</a></li>
</ul>
<dl class="section note"><dt>Note</dt><dd>ADC2 is also used by the WiFi module. The GPIOs connected to ADC2 are therefore not available as ADC channels if the modules <code>esp_wifi</code> or <code>esp_now</code> are used.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_dac_channels"></a>
DAC Channels</h2>
<p>Some ESP32x SoCs support 2 DAC lines at predefined GPIOs, depending on the respective ESP32x SoC family. These DACs have a width of 8 bits and produce voltages in the range from 0 V to 3.3 V (VDD_A). The 16 bit DAC values given as parameter of function <a class="el" href="group__drivers__periph__dac.html#ga179ae55de04d356cd6fbb63e9e3f51f6" title="Write a value onto DAC Device on a given Channel. ">dac_set</a> are down-scaled to 8 bit.</p>
<p>The GPIOs that can be used as DAC channels for a given board are defined by the <code><a class="el" href="boards_2esp32s2-wemos-mini_2include_2periph__conf_8h.html#a377e83c8834eecbb7aa5f355da2ae9da" title="Declaration of GPIOs that can be used as DAC channels. ">DAC_GPIOS</a></code> macro in the board-specific peripheral configuration. The specified GPIOs in the list must match the predefined GPIOs that can be used as DAC channels on the respective ESP32x SoC.</p>
<div class="fragment"><div class="line"><span class="preprocessor">#define DAC_GPIOS   { GPIO25, GPIO26 }</span></div></div><!-- fragment --><p>This configuration can be changed by <a href="#esp32_application_specific_configurations">application-specific configurations</a>.</p>
<p>The order of the listed GPIOs determines the mapping between the RIOT's DAC lines and the GPIOs. The maximum number of GPIOs in the list is <a class="el" href="esp32_2include_2periph__cpu_8h.html#afe6215885cf4c6bc1cbbbefdf19ccc80" title="Number of DAC channels that could be used at maximum. ">DAC_NUMOF_MAX</a>.</p>
<p><a class="el" href="boards_2stm32l496g-disco_2include_2periph__conf_8h.html#a2d6ae6694d0a51952fb26d994de93d12" title="Number of DACs. ">DAC_NUMOF</a> is determined automatically from the <a class="el" href="boards_2esp32s2-wemos-mini_2include_2periph__conf_8h.html#a377e83c8834eecbb7aa5f355da2ae9da" title="Declaration of GPIOs that can be used as DAC channels. ">DAC_GPIOS</a> definition.</p>
<dl class="section note"><dt>Note</dt><dd>As long as the GPIOs listed in <a class="el" href="boards_2esp32s2-wemos-mini_2include_2periph__conf_8h.html#a377e83c8834eecbb7aa5f355da2ae9da" title="Declaration of GPIOs that can be used as DAC channels. ">DAC_GPIOS</a> are not initialized as DAC channels with the <a class="el" href="group__drivers__periph__dac.html#gabc514d1757c59929f653c64085d3fd5d" title="Initialize the given DAC line. ">dac_init</a> function, they can be used for other purposes.</dd></dl>
<p>DACs are currently only supported for the <a class="el" href="group__cpu__esp32__esp32.html#esp32_dac_channels_esp32">ESP32 SoC</a> and the <a class="el" href="group__cpu__esp32__esp32s2.html#esp32_dac_channels_esp32s2">ESP32-S2 SoC</a> variant.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_i2c_interfaces"></a>
I2C Interfaces</h2>
<p>ESP32x SoCs integrate up to two I2C hardware interfaces.</p>
<p>The board-specific configuration of the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a> requires the definition of</p>
<p><code>I2Cn_SPEED</code>, the bus speed for <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a>, <code>I2Cn_SCL</code>, the GPIO used as SCL signal for <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a>, and <code>I2Cn_SDA</code>, the GPIO used as SDA signal for <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a>,</p>
<p>where <code>n</code> can be 0 or 1. If they are not defined, the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a> is not used, for example: </p><div class="fragment"><div class="line"><span class="preprocessor">#define I2C0_SPEED  I2C_SPEED_FAST</span></div><div class="line"><span class="preprocessor">#define I2C0_SCL    GPIO22</span></div><div class="line"><span class="preprocessor">#define I2C0_SDA    GPIO21</span></div><div class="line"></div><div class="line"><span class="preprocessor">#define I2C1_SPEED  I2C_SPEED_NORMAL</span></div><div class="line"><span class="preprocessor">#define I2C1_SCL    GPIO13</span></div><div class="line"><span class="preprocessor">#define I2C1_SDA    GPIO16</span></div></div><!-- fragment --><p>The board-specific pin configuration of I2C interfaces can be changed by <a href="#esp32_application_specific_configurations">application specific configurations</a> by overriding the according <code>I2Cn_*</code> symbols.</p>
<p>The default configuration of I2C interfaces for ESP32x SoC boards depend on used ESP32x SoC family, for details see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_i2c_interfaces_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_i2c_interfaces_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_i2c_interfaces_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_i2c_interfaces_esp32s3">ESP32-S3</a></li>
</ul>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>To ensure that the <code>I2Cn_*</code> symbols define the configuration for <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a>, the definition of the configuration of I2C interfaces <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a> must be in continuous ascending order of <code>n</code>. That is, if <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(1)</a> is used by defining the <code>I2C1_*</code> symbols, <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(0)</a> must also be used by defining the <code>I2C0_*</code> symbols.</li>
<li>The GPIOs listed in the configuration are only initialized as I2C signals when the <code>periph_i2c</code> module is used. Otherwise they are not allocated and can be used for other purposes.</li>
<li>The same configuration is used when the I2C bit-banging software implementation is used by enabling module <code>esp_i2c_sw</code> (default).</li>
</ul>
</dd></dl>
<p>The number of used I2C interfaces <a class="el" href="boards_2rpi-pico_2include_2periph__conf_8h.html#abce62e16a6e3b3205801fed93c51692d" title="Number of I2C interfaces. ">I2C_NUMOF</a> is determined automatically from board-specific peripheral definitions of <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro. ">I2C_DEV(n)</a>.</p>
<p>Beside the I2C hardware implementation, a I2C bit-banging protocol software implementation can be used. This implementation allows bus speeds up to 1 Mbps (<code><a class="el" href="group__drivers__periph__i2c.html#gga6e6a870f98abb8cffa95373b69fb8243a42e708fe61f237d88f6cf53f32e17e8e" title="fast plus mode: ~1000 kbit/s ">I2C_SPEED_FAST_PLUS</a></code>). It can be activated by adding </p><div class="fragment"><div class="line">USEMODULE += esp_i2c_sw</div></div><!-- fragment --><p> to application's makefile. The Disadvantage of the software implementation is that it uses busy waiting.</p>
<dl class="section note"><dt>Note</dt><dd>The hardware implementation seems to be very poor and faulty. I2C commands in the I2C command pipeline are sporadically not executed. A number of ACK errors and timeouts caused by protocol errors are the result. The hardware implementation is recommended only if they can be tolerated. Therefore, the software implementation is used by default.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_pwm_channels"></a>
PWM Channels</h2>
<p>The PWM peripheral driver for ESP32x SoCs uses the LED PWM Controller (LEDC) module for implementation. The LEDC module has either 1 or 2 channel groups with 6 or 8 channels each, where the first channel group comprises the low-speed channels and the second channel group comprises the high-speed channels. The difference is that changes in the configuration of the high-speed channels take effect with the next PWM cycle, while the changes in the configuration of the low-speed channels must be explicitly updated by a trigger.</p>
<p>The low-speed channel group always exists while the existence high-speed channel depends on respective ESP32x SoC family. For details, see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_pwm_channels_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_pwm_channels_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_pwm_channels_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_pwm_channels_esp32s3">ESP32-S3</a></li>
</ul>
<p>Each channel group has 4 timers which can be used as clock source by the channels of the respective channel group. Thus it would be possible to define a maximum of 4 virtual PWM devices in RIOT per channel group with different frequencies and resolutions. However, regardless of whether the LEDC module of the ESP32x SoC has one or two channel groups, the PWM driver implementation only allows the available channels to be organized into up to 4 virtual PWM devices.</p>
<p>The assignment of the available channels to the virtual PWM devices is done in the board-specific peripheral configuration by defining the macros <code>PWM0_GPIOS</code>, <code>PWM1_GPIOS</code>, <code>PWM2_GPIOS</code> and <code>PWM3_GPIOS</code> These macros specify the GPIOs that are used as channels for the 4 possible virtual PWM devices <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro. ">PWM_DEV(0)</a> ... <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro. ">PWM_DEV(3)</a> in RIOT, for example: </p><div class="fragment"><div class="line"><span class="preprocessor">#define PWM0_GPIOS  { GPIO0, GPIO2, GPIO4, GPIO16, GPIO17 }</span></div><div class="line"><span class="preprocessor">#define PWM1_GPIOS  { GPIO27, GPIO32, GPIO33 }</span></div></div><!-- fragment --><p>This configuration can be changed by <a href="#esp32_application_specific_configurations">application-specific configurations</a>.</p>
<p>The mapping of the GPIOs as channels of the available channel groups and channel group timers is organized by the driver automatically as follows:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Macro  </th><th class="markdownTableHeadNone">1 Channel Group  </th><th class="markdownTableHeadNone">2 Channel Groups  </th><th class="markdownTableHeadNone"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> -----&mdash;   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>PWM0_GPIOS</code>  </td><td class="markdownTableBodyNone"><code>LEDC_LOW_SPEED_MODE</code>  </td><td class="markdownTableBodyNone"><code>LEDC_LOW_SPEED_MODE</code>  </td><td class="markdownTableBodyNone"><code>LEDC_TIMER_0</code>   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>PWM1_GPIOS</code>  </td><td class="markdownTableBodyNone"><code>LEDC_LOW_SPEED_MODE</code>  </td><td class="markdownTableBodyNone"><code>LEDC_HIGH_SPEED_MODE</code>  </td><td class="markdownTableBodyNone"><code>LEDC_TIMER_1</code>   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>PWM2_GPIOS</code>  </td><td class="markdownTableBodyNone"><code>LEDC_LOW_SPEED_MODE</code>  </td><td class="markdownTableBodyNone"><code>LEDC_LOW_SPEED_MODE</code>  </td><td class="markdownTableBodyNone"><code>LEDC_TIMER_2</code>   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>PWM3_GPIOS</code>  </td><td class="markdownTableBodyNone"><code>LEDC_LOW_SPEED_MODE</code>  </td><td class="markdownTableBodyNone"><code>LEDC_HIGH_SPEED_MODE</code>  </td><td class="markdownTableBodyNone"><code>LEDC_TIMER_3</code>   </td></tr>
</table>
</center><center></center><p>For example, if the LEDC module of the ESP32x SoC has two channel groups, two virtual PWM devices with 2 x 6 (or 8) channels could be used by defining 'PWM0_GPIOS' and 'PWM1_GPIOS' with 6 (or 8) GPIOs each.</p>
<p>The number of used PWM devices <a class="el" href="boards_2nucleo-f767zi_2include_2periph__conf_8h.html#a44adbd579bb180f3cfe8ec78932eb7a1" title="Number of PWM devices. ">PWM_NUMOF</a> is determined automatically from the definition of <code>PWM0_GPIOS</code>, <code>PWM1_GPIOS</code>, <code>PWM2_GPIOS</code> and <code>PWM3_GPIOS</code>.</p>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>The total number of channels defined for a channel group must not exceed <a class="el" href="esp32_2include_2periph__cpu_8h.html#a4c22b512958daca72c8cacd3e12372bd" title="Maximum number of channels per PWM device. ">PWM_CH_NUMOF_MAX</a></li>
<li>The definition of <code>PWM0_GPIOS</code>, <code>PWM1_GPIOS</code>, <code>PWM2_GPIOS</code> and <code>PWM3_GPIOS</code> can be omitted. However, to ensure that <code>PWMn_GPIOS</code> defines the configuration for <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro. ">PWM_DEV(n)</a>, the PWM channels must be defined in continuous ascending order from <code>n</code>. That means, if <code>PWM1_GPIOS</code> is defined, <code>PWM0_GPIOS</code> must be defined before, and so on. So a minimal configuration would define all channels by <code>PWM0_GPIOS</code> as <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro. ">PWM_DEV(0)</a>.</li>
<li>The order of the GPIOs in these macros determines the mapping between RIOT's PWM channels and the GPIOs.</li>
<li>As long as the GPIOs listed in <code>PWM0_GPIOS</code>, <code>PWM1_GPIOS</code>, <code>PWM2_GPIOS</code> and <code>PWM3_GPIOS</code> are not initialized as PWM channels with the <a class="el" href="group__drivers__periph__pwm.html#ga205eedf5331e5646b330d986f2b691f9" title="Initialize a PWM device. ">pwm_init</a> function, they can be used other purposes.</li>
</ul>
</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_sdmmc_interfaces"></a>
SDMMC Interfaces</h2>
<p>ESP32 and ESP32-S3 variants integrate a SD/MMC host controller which supports two slots for</p>
<ul>
<li>SD Memory Cards,</li>
<li>SDIO Cards and</li>
<li>MMC/eMMCs.</li>
</ul>
<p>The SD/MMC host controller on the ESP32 variant</p>
<ul>
<li>supports 1-bit, 4-bit and 8-bit data bus width for slot 0 (<a class="el" href="esp32_2include_2periph__cpu_8h.html#a1003cd6605561c65d1776afc38c0da23ac79f8c9b6bd07f92a08fcd5d2f115591">SDMMC_SLOT_0</a>),</li>
<li>supports 1-bit and 4-bit data bus width for slot 1 (<a class="el" href="esp32_2include_2periph__cpu_8h.html#a1003cd6605561c65d1776afc38c0da23a3ecdc8f14bd264b09cfaa7ead0ff2796">SDMMC_SLOT_1</a>),</li>
<li>uses direct I/O for SD/MMC signals so that the GPIOs used for the slots are therefore fixed.</li>
</ul>
<p>The SD/MMC host controller on the ESP32-S3 variant</p><ul>
<li>supports 1-, 4- and 8-bit data bus width for both slots</li>
<li>uses the GPIO matrix to connect the SD/MMC signals to the GPIOs so that all pins are configurable.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Since the GPIOs are fixed on the ESP32 variant and the same GPIOs are used for slot 0 and the flash, slot 0 cannot be used on ESP32 variant.</dd></dl>
<p>The board-specific configuration is realized by defining the array <a class="el" href="boards_2stm32l496g-disco_2include_2periph__conf_8h.html#a08cad2d5b5be3a456b03795de581a5a9">sdmmc_config</a> </p><div class="fragment"><div class="line"><span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structsdmmc__conf__t.html">sdmmc_conf_t</a> <a class="code" href="boards_2esp32-olimex-evb_2include_2periph__conf_8h.html#a08cad2d5b5be3a456b03795de581a5a9">sdmmc_config</a>[] = {</div><div class="line">    {</div><div class="line">        .<a class="code" href="structsdmmc__conf__t.html#acb7ab2f89deb443c4b26411cf122089a">slot</a> = <a class="code" href="esp32_2include_2periph__cpu_8h.html#a1003cd6605561c65d1776afc38c0da23a3ecdc8f14bd264b09cfaa7ead0ff2796">SDMMC_SLOT_1</a>,</div><div class="line">        .cd = <a class="code" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,</div><div class="line">        .wp = <a class="code" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,</div><div class="line">        ...</div><div class="line">    },</div><div class="line">}</div></div><!-- fragment --><p> and the macro <code>SDMMC_NUMOF</code> </p><div class="fragment"><div class="line"><span class="preprocessor">#define SDMMC_NUMOF 1</span></div></div><!-- fragment --><p>where the value of <a class="el" href="group__drivers__sdmmc.html#ga933a86268a5bd605c19091dbf12b340f">SDMMC_NUMOF</a> must correspond to the number of elements in <a class="el" href="boards_2stm32l496g-disco_2include_2periph__conf_8h.html#a08cad2d5b5be3a456b03795de581a5a9">sdmmc_config</a>.</p>
<p>While for the ESP32 variant it is sufficient to define the data bus width, used GPIOs have to be defined in the configuration for the ESP32-S3 variant instead. For details of ESP32x variant specific configuration, see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_sdmmc_interfaces_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_sdmmc_interfaces_esp32s3">ESP32-S3</a></li>
</ul>
<p>If the board supports a Card Detect pin or a Write Protect pin, the corresponding GPIOs have to be defined in <a class="el" href="structsdmmc__conf__t.html#aea1ccd81fbcded9894faa675956b3c52">sdmmc_conf_t::cd</a> and <a class="el" href="structsdmmc__conf__t.html#a0354710d2dc60c25eecdd9a08e098487">sdmmc_conf_t::wp</a>. Otherwise they have to be set to undefined (<a class="el" href="group__drivers__periph__gpio.html#ga3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>).</p>
<h2><a class="anchor" id="esp32_spi_interfaces"></a>
SPI Interfaces</h2>
<p>ESP32x SoCs have up to four SPI controllers dependent on the specific ESP32x SoC variant (family):</p>
<ul>
<li>Controller SPI0 is reserved for caching external memories like Flash</li>
<li>Controller SPI1 is reserved for external memories like PSRAM</li>
<li>Controller SPI2 can be used as general purpose SPI (GPSPI)</li>
<li>Controller SPI3 can be used as general purpose SPI (GPSPI)</li>
</ul>
<p>The controllers SPI0 and SPI1 share the same bus signals and can only operate in memory mode on most ESP32x SoC variants. Therefore, depending on the specific ESP32x SoC family, a maximum of two SPI controllers can be used as peripheral interfaces:</p>
<ul>
<li>Controller SPI2 is identified by <code>SPI2_HOST</code> (also called FSPI or HSPI)</li>
<li>Controller SPI3 is identified by <code>SPI3_HOST</code> (also called VSPI)</li>
</ul>
<p>In former ESP-IDF versions, SPI interfaces were identified by the alias names <code>FSPI</code>, <code>HSPI</code> and <code>VSPI</code>, which are sometimes also used in data sheets. These alias names have been declared obsolete in ESP-IDF.</p>
<p>SPI interfaces could be used in quad SPI mode, but RIOT's low level device driver doesn't support it.</p>
<p>The board-specific configuration of the SPI interface <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a> requires the definition of</p>
<ul>
<li><code>SPIn_CTRL</code>, the SPI controller (<code>SPI_HOST2</code>/<code>SPI_HOST3</code>) used for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a>,</li>
<li><code>SPIn_SCK</code>, the GPIO used as clock signal used for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a></li>
<li><code>SPIn_MISO</code>, the GPIO used as MISO signal used for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a></li>
<li><code>SPIn_MOSI</code>, the GPIO used as MOSI signal used for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a>, and</li>
<li><code>SPIn_CS0</code>, the GPIO used as CS signal for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a> when the <code>cs</code> parameter in <a class="el" href="group__drivers__periph__spi.html#ga31d89f231c0d6b18a71f2c8f3804e042" title="Start a new SPI transaction. ">spi_acquire</a> is <a class="el" href="group__drivers__periph__gpio.html#ga3969ce1e494a72d3c2925b10ddeb4604" title="GPIO pin not defined. ">GPIO_UNDEF</a>,</li>
</ul>
<p>where <code>n</code> can be 0 and 1. If they are not defined, the according SPI interface <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a> is not used, for example: </p><div class="fragment"><div class="line"><span class="preprocessor">#define SPI0_CTRL   SPI3_HOST   // VSPI could also be used on ESP32 variant</span></div><div class="line"><span class="preprocessor">#define SPI0_SCK    GPIO18      // SCK  signal</span></div><div class="line"><span class="preprocessor">#define SPI0_MISO   GPIO19      // MISO signal</span></div><div class="line"><span class="preprocessor">#define SPI0_MOSI   GPIO23      // MOSI signal</span></div><div class="line"><span class="preprocessor">#define SPI0_CS0    GPIO5       // CS0  signal</span></div><div class="line"></div><div class="line"><span class="preprocessor">#define SPI1_CTRL   SPI2_HOST   // HSPI could also be used here on ESP32 variant</span></div><div class="line"><span class="preprocessor">#define SPI1_SCK    GPIO14      // SCK  Camera</span></div><div class="line"><span class="preprocessor">#define SPI1_MISO   GPIO12      // MISO Camera</span></div><div class="line"><span class="preprocessor">#define SPI1_MOSI   GPIO13      // MOSI Camera</span></div><div class="line"><span class="preprocessor">#define SPI1_CS0    GPIO15      // CS0  Camera</span></div></div><!-- fragment --><p>The pin configuration of SPI interfaces can be changed by <a href="#esp32_application_specific_configurations">application specific configurations</a> by overriding the according <code>SPIn_*</code> symbols.</p>
<p>The default configuration of SPI interface for ESP32x SoC boards depend on used ESP32x SoC family, for details see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_spi_interfaces_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_spi_interfaces_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_spi_interfaces_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_spi_interfaces_esp32s3">ESP32-S3</a></li>
</ul>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>To ensure that the <code>SPIn_*</code> symbols define the configuration for <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a>, the definition of the configuration of SPI interfaces <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a> must be in continuous ascending order of <code>n</code>. That is, if <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(1)</a> is used by defining the <code>SPI1_*</code> symbols, <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(0)</a> must also be used by defining the <code>SPI0_*</code> symbols.</li>
<li>The order in which the available interfaces <code>SPI2_HOST</code> (alias <code>HSPI</code> or <code>FSP</code>) and <code>SPI3_HOST</code> (alias <code>HSPI</code>) are assigned doesn't matter.</li>
<li>The GPIOs listed in the configuration are only initialized as SPI signals when the <code>periph_spi</code> module is used. Otherwise they are not allocated and can be used for other purposes.</li>
</ul>
</dd></dl>
<p><code><a class="el" href="esp8266_2include_2periph__conf__common_8h.html#ab35a2b79568128efef74adf1ba1910a8" title="Number of SPI interfaces. ">SPI_NUMOF</a></code> is determined automatically from the board-specific peripheral definitions of <code><a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro. ">SPI_DEV(n)</a></code>.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_timers"></a>
Timers</h2>
<p>There are two different implementations for hardware timers.</p>
<ul>
<li><b><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> Module implementation</b> Depending on the ESP32x SoC variant (family) it provides up to 4 high speed timers, where 1 timer is used for system time. The remaining timer devices with <b>1 channel</b> each can be used as RIOT timer devices with a clock rate of 1 MHz.</li>
<li><b>Counter implementation</b> Dependent on the ESP32x SoC variant (family), the MCU has up to 3 CCOMPARE (cycle compare) registers. Two of them can be used to implement up to <b>2 timer devices</b> with <b>1 channel</b> each and a clock rate of 1 MHz. This is a feature of Xtensa-based ESP32x SoC variants.</li>
</ul>
<p>By default, the timer module is used. To use the counter implementation, add </p><div class="fragment"><div class="line">USEMODULE += esp_hw_counter</div></div><!-- fragment --><p> to application's makefile.</p>
<p>The number of timers and available timer implementations depend on used ESP32x SoC family, for details see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_timers_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_timers_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_timers_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_timers_esp32s3">ESP32-S3</a></li>
</ul>
<p>Timers are MCU built-in features and not board-specific. There is nothing to be configured.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_rtt_counter"></a>
RTT implementation</h2>
<p>The RTT peripheral low-level driver provides a RTT (Real Time <a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a>) with a frequency of 32.768 kHz. It either uses the RTC hardware timer if an external 32.768 kHz crystal is connected to the ESP32x SoC or the PLL-controlled 64-bit microsecond system timer to emulate the RTC timer.</p>
<p>Whether an external 32.768 kHz crystal is connected to the ESP32x SoC is specified as a feature by the board definition using the pseudomodule <code>esp_rtc_timer_32k</code>. If the feature <code>esp_rtc_timer_32k</code> is defined but the external 32.768 kHz crystal is not recognized during startup, the PLL controlled 64 bit microsecond system timer is used to emulate the RTC timer.</p>
<p>The RTT is retained during light and deep sleep as well as during a restart. The RTC hardware timer is used for this purpose, regardless of whether an external 32.768 kHz crystal is connected to the ESP32x SoC or the internal 150 kHz RC oscillator is used. All current timer values are saved in the RTC memory before entering a sleep mode or restart and are restored after when waking up or restarting.</p>
<dl class="section note"><dt>Note</dt><dd>The RTT implementation is also used to implement a RTC (Real Time Clock) peripheral. For this purpose the module <code>rt_rtc</code> is automatically enabled when the feature <code>periph_rtc</code> is used.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_uart_interfaces"></a>
UART Interfaces</h2>
<p>ESP32x SoCs integrate up to three UART devices, depending on the specific ESP32x SoC variant (family).</p>
<p>The pin configuration of the UART device <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(n)</a> is defined in the board-specific peripheral configuration by</p>
<ul>
<li><code>UARTn_TXD</code>, the GPIO used as TxD signal for <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(n)</a>, and</li>
<li><code>UARTn_RXD</code>, the GPIO used as RxD signal for <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(n)</a>,</li>
</ul>
<p>where <code>n</code> can be in range of 0 and UART_NUMOF_MAX-1. If they are not defined, the according UART interface <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(n)</a> is not used, for example: </p><div class="fragment"><div class="line"><span class="preprocessor">#define UART1_TX    GPIO10  // TxD signal of UART_DEV(1)</span></div><div class="line"><span class="preprocessor">#define UART1_RX    GPIO9   // RxD signal of UART_DEV(1)</span></div></div><!-- fragment --><p>The pin configuration of UART interfaces can be changed by <a href="#esp32_application_specific_configurations">application specific configurations</a> by overriding the according <code>UARTn_*</code> symbols.</p>
<p>The default configuration of the UART interfaces for ESP32x SoC boards depend on used ESP32x SoC family, for details see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_uart_interfaces_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_uart_interfaces_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_uart_interfaces_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_uart_interfaces_esp32s3">ESP32-S3</a></li>
</ul>
<dl class="section note"><dt>Note</dt><dd>To ensure that the <code>UARTn_*</code> symbols define the configuration for <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(n)</a>, the configuration of the UART interfaces <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(n)</a> must be in continuous ascending order of <code>n</code>. That is, if <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(1)</a> is to be used by defining the <code>UART1_*</code> symbols, <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(0)</a> must also be used by defining the <code>UART0_*</code> symbols, and if <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(2)</a> is to be used by defining the <code>UART2_*</code> symbols, <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(0)</a> and <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(1)</a> must also be used by defining the <code>UART0_*</code> and <code>UART1_*</code> symbols</dd></dl>
<p><a class="el" href="boards_2nrf9160dk_2include_2periph__conf_8h.html#a850405f2aaa352ad264346531f0e6230" title="UART configuration NUMOF. ">UART_NUMOF</a> is determined automatically from the board-specific peripheral configuration for <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(n)</a>.</p>
<p><a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(0)</a> has usually a fixed pin configuration that is used by all ESP32x boards as standard configuration for the console. The GPIOs used for <a class="el" href="group__drivers__periph__uart.html#gafc5afd63560d27731d2517b3005f3294" title="Default UART device access macro. ">UART_DEV(0)</a> depend on the ESP32x SoC family.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_can_interfaces"></a>
CAN Interfaces</h2>
<p>ESP32x SoCs intregate a Two-Wire Automotive Interface (TWAI) controller which is compatible with the NXP SJA1000 CAN controller. Thus, it is CAN 2.0B specification compliant and supports two message formats:</p>
<ul>
<li>Base Frame Format (11-bit ID)</li>
<li>Extended Frame Format (29-bit ID)</li>
</ul>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>The TWAI controller does not support CAN-FD and is not CAN-FD tolerant.</li>
<li>The TWAI controller does not support SJA1000's sleep mode and wake-up functionality.</li>
</ul>
</dd></dl>
<p>As with the SJA1000, the TWAI controller provides only the data link layer and the physical layer signaling sublayer. Therefore, depending on physical layer requirements, an external CAN transceiver is required which converts the <code>CAN-RX</code> and <code>CAN-TX</code> signals of the TWAI controller into <code>CAN_H</code> and <code>CAN_L</code> bus signals, e.g., the MCP2551 or SN65HVD23X transceiver for compatibility with ISO 11898-2.</p>
<p>If module <code>periph_can</code> is used, the low-level CAN driver for the TWAI controller is enabled. It provides a CAN DLL device that can be used with RIOT's CAN protocol stack. It uses the TWAI CANcontroller in SJA1000 PeliCAN mode. Please refer the <a href="https://www.nxp.com/documents/data_sheet/SJA1000.pdf">SJA1000 Datasheet</a> for detailed information about the TWAI controller and its programming.</p>
<p>The pin configuration of the CAN transceiver interface is usually defined in board specific peripheral configuration by</p>
<ul>
<li><code><a class="el" href="boards_2esp32-olimex-evb_2include_2periph__conf_8h.html#a2e2a30d5cdfd6401500776811d46cc0a" title="CAN TX transceiver signal. ">CAN_TX</a></code>, the GPIO used as TX transceiver signal, and</li>
<li><code><a class="el" href="boards_2esp32-olimex-evb_2include_2periph__conf_8h.html#a432cd1f58398a7dbba4a3fffa9e2a151" title="CAN RX transceiver signal. ">CAN_RX</a></code>, the GPIO used as RX transceiver signal.</li>
</ul>
<p>Example: </p><div class="fragment"><div class="line"><span class="preprocessor">#define CAN_TX      GPIO10      // CAN TX transceiver signal</span></div><div class="line"><span class="preprocessor">#define CAN_RX      GPIO9       // CAN RX transceiver signal</span></div></div><!-- fragment --><p>If the pin configuration is not defined, the following default configuration is used which can be overridden by the application, see section <a href="#esp32_application_specific_configurations">Application-Specific Configurations</a>.</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Device  </th><th class="markdownTableHeadLeft">Signal  </th><th class="markdownTableHeadLeft">Pin  </th><th class="markdownTableHeadLeft">Symbol  </th><th class="markdownTableHeadLeft">Remarks :----&mdash;   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">CAN  </td><td class="markdownTableBodyLeft">TX  </td><td class="markdownTableBodyLeft">GPIO5  </td><td class="markdownTableBodyLeft"><code>CAN_TX</code>  </td><td class="markdownTableBodyLeft">optional, can be overridden   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft">CAN  </td><td class="markdownTableBodyLeft">RX  </td><td class="markdownTableBodyLeft">GPIO35  </td><td class="markdownTableBodyLeft"><code>CAN_RX</code>  </td><td class="markdownTableBodyLeft">optional, can be overridden   </td></tr>
</table>
<p>If the board has an external transceiver module connected to the ESP32x SoC on-board, module <code>periph_can</code> should be provided as feature in board's <code>Makefile.features</code> </p><div class="fragment"><div class="line">FEATURES_PROVIDED += periph_can     # CAN peripheral interface</div></div><!-- fragment --><p>Otherwise, the application has to add the <code>periph_can</code> module in its makefile when needed.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_power_management"></a>
Power Management</h2>
<h3><a class="anchor" id="autotoc_md42"></a>
Power Modes</h3>
<p>The RIOT port for ESP32x SoCs implements RIOT's layered power management. It supports the following operating modes:</p>
<ul>
<li>The <b>Modem-sleep</b> mode is the default operating mode when the WiFi interface is disabled.</li>
<li>The <b>Active</b> mode is the default operating mode when the WiFi interface is used by either the <code>esp-wifi</code> or <code>esp-now</code> module.</li>
<li>In <b>Light-sleep</b> mode, the CPUs including peripherals are stalled, but the SRAM is retained. The system can continue when it returns from this mode.</li>
<li>In <b>Deep-sleep</b> the CPU and the SRAM are powered down. The RTC memory can be retained. The system must be restarted when it returns from this mode.</li>
</ul>
<p>Since the peripherals are not working during <em>Light-sleep</em> and <em>Deep-sleep</em>, the CPU cannot be woken up by internal interrupt sources such as timers. Therefore, RIOT's layered power management can't select them as idle power mode. They are therefore blocked for normal operation. The application has to select them explicitly using the <code><a class="el" href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104" title="Switches the MCU to a new power mode. ">pm_set</a></code> function. RIOT's layered power management can only select either <em>Modem-sleep</em> or <em>Active</em> as the lowest unblocked mode.</p>
<p>But also in <em>Modem-sleep</em> or <em>Active</em> mode, the lowest possible power level is used. For this purpose, the Xtensa ISA instruction <code>waiti</code> is used, which saves power by setting the current interrupt level, turning off the processor logic and waiting for an interrupt.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h3><a class="anchor" id="autotoc_md43"></a>
Using Power Modes</h3>
<p><em>Modem-sleep</em> mode and <em>Active</em> mode are the default operating modes dependent on whether the WiFi interface is used. They are selected automatically by the system.</p>
<p>To enter the <em>Light-sleep</em> or the <em>Deep-sleep</em> mode, function <code><a class="el" href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104" title="Switches the MCU to a new power mode. ">pm_set</a></code> has to be used with the according mode <code>ESP_PM_LIGHT_SLEEP</code> or <code>ESP_PM_DEEP_SLEEP</code> as parameter. To exit from these modes, several wake-up sources can be used.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h4><a class="anchor" id="autotoc_md44"></a>
Wake-up Sources in _Light-sleep_</h4>
<p>Possible wake-up sources for the <em>Light-sleep</em> mode are:</p>
<ul>
<li>RTC timer (set the RTC timer alarm using <code><a class="el" href="group__drivers__periph__rtc.html#ga28e3abca989cf1fcb76bdf6ffbb5ce62" title="Set an alarm for RTC to the specified value. ">rtc_set_alarm</a></code> before calling <code><a class="el" href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104" title="Switches the MCU to a new power mode. ">pm_set</a></code>)</li>
<li>GPIOs that are configured as input with enabled interrupt</li>
<li>RxD signal of UART0 and/or UART1 (configured with <code>ESP_PM_WUP_UART0</code> and <code>ESP_PM_WUP_UART1</code>)</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Since the digital core (MCU) is stalled during <em>Light-sleep</em>, it is not possible to use timers like <code>periph_timer</code> or <code>ztimer</code> as wake-up source.</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Since only level interrupts are supported in <em>Light-sleep</em> mode, defined edge interrupts of type <code><a class="el" href="group__drivers__periph__gpio.html#gga0e8c3f46deb150e48acaa79fe26b2e86a5aa93b5cade41c8d41e61fbf69f3a2d7" title="emit interrupt on rising flank ">GPIO_RISING</a></code> and <code><a class="el" href="group__drivers__periph__gpio.html#gga0e8c3f46deb150e48acaa79fe26b2e86a1c87b67b13afe4418ae93fcf15989e8f" title="emit interrupt on falling flank ">GPIO_FALLING</a></code> are implicitly mapped to <code>GPIO_HIGH</code> and <code>GPIO_LOW</code>, respectively, when entering <em>Light-sleep</em> mode.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h4><a class="anchor" id="autotoc_md45"></a>
Wake-up Sources in _Deep-sleep_ Mode</h4>
<p>Possible Wake-up sources for the <em>Deep-sleep</em> mode are:</p>
<ul>
<li>RTC timer (set the RTC timer alarm using <code><a class="el" href="group__drivers__periph__rtc.html#ga28e3abca989cf1fcb76bdf6ffbb5ce62" title="Set an alarm for RTC to the specified value. ">rtc_set_alarm</a></code> before calling <code><a class="el" href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104" title="Switches the MCU to a new power mode. ">pm_set</a></code>)</li>
<li>RTC GPIOs (configured by <code>ESP_PM_WUP_PINS</code> and <code>ESP_PM_WUP_LEVEL</code>)</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>RTC GPIOs are the GPIOs that are realized by the RTC unit and can also be used as ADC channels. See section <a href="#esp32_gpio_pins">GPIO pins</a> and <a href="#esp32_adc_channels">ADC Channels</a> for more information.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h3><a class="anchor" id="autotoc_md46"></a>
Configuration</h3>
<p>Several definitions can be used during compile time to configure the <em>Light-sleep</em> and the <em>Deep-sleep</em> mode:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Parameter  </th><th class="markdownTableHeadLeft">Default  </th><th class="markdownTableHeadLeft">Mode  </th><th class="markdownTableHeadLeft">Description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">ESP_PM_GPIO_HOLD  </td><td class="markdownTableBodyLeft">not defined  </td><td class="markdownTableBodyLeft">Deep  </td><td class="markdownTableBodyLeft">Hold GPIO output level if defined   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft">ESP_PM_WUP_PINS  </td><td class="markdownTableBodyLeft">none  </td><td class="markdownTableBodyLeft">Deep  </td><td class="markdownTableBodyLeft">GPIOs used as wake-up source   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">ESP_PM_WUP_LEVEL  </td><td class="markdownTableBodyLeft">ESP_PM_WUP_PINS_ANY_HIGH  </td><td class="markdownTableBodyLeft">Deep  </td><td class="markdownTableBodyLeft">Level for wake-up pins to wake-up   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft">ESP_PM_WUP_UART0  </td><td class="markdownTableBodyLeft">disabled  </td><td class="markdownTableBodyLeft">Light  </td><td class="markdownTableBodyLeft">Positive UART0 RxD signal edges to wake-up   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">ESP_PM_WUP_UART1  </td><td class="markdownTableBodyLeft">disabled  </td><td class="markdownTableBodyLeft">Light  </td><td class="markdownTableBodyLeft">Positive UART1 RxD signal edges to wake-up   </td></tr>
</table>
</center><center></center><p><br />
</p>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>If <code>ESP_PM_GPIO_HOLD</code> is defined, GPIOs hold their last output level when entering <em>Deep-sleep</em> mode. Please note that only RTC GPIOs can hold their output value in <em>Deep-sleep</em> mode. When restarting after a deep sleep, the GPIOs are reset to their default configuration, which is usually the input-only mode. This means that the output level of the GPIOs in output mode may change for up to 150 ms until the GPIOs are reconfigured by the application in output mode. If a continuous output level for such GPIOs is important, external pullups/pulldowns should be used for these GPIOs to pull them to a specific level during deep sleep and restart instead of defining <code>ESP_PM_GPIO_HOLD</code>.</li>
<li><code>ESP_PM_WUP_PINS</code> specifies either a single RTC GPIO or a comma separated list of RTC GPIOs that are used as wake-up source in <em>Deep-sleep</em> mode.</li>
<li><code>ESP_PM_WUP_LEVEL</code> specifies the level for the wake-up pins in <em>Deep-sleep</em> mode:<ul>
<li><code>ESP_PM_WUP_PINS_ANY_HIGH</code> (default) - The system is woken up when any of the GPIOs specified in <code>ESP_PM_WUP_PINS</code> becomes HIGH.</li>
<li><code>ESP_PM_WUP_PINS_ANY_LOW</code> - The system is woken up when any of the GPIOs specified in <code>ESP_PM_WUP_PINS</code> becomes LOW (only available with the ESP32-C3 variant).</li>
<li><code>ESP_PM_WUP_PINS_ALL_LOW</code> - The system is woken up when all GPIOs specified in <code>ESP_PM_WUP_PINS</code> become LOW (not available with the ESP32-C3 variant).</li>
</ul>
</li>
<li><code>ESP_PM_WUP_UART0</code> and <code>ESP_PM_WUP_UART1</code> define the number of positive edges of the RxD signal of the respective UART that are necessary to wake up the system in the <em>Light-sleep</em> mode. The value must be greater than 2, otherwise UART is not activated as wake-up source. The specified value is reduced by 2 so that <code>ESP_PM_WUP_UART0</code> or <code>ESP_PM_WUP_UART1</code> plus 2 is the number of positive edges required to wake up.</li>
</ul>
</dd></dl>
<p>In the following example the system shall be woken up from <em>Deep-sleep</em> if the pulled-up pin <code>GPIO25</code> (<code>ESP_PM_WUP_PINS=GPIO25</code>) goes LOW (<code>ESP_PM_WUP_LEVEL=ESP_PM_WUP_PINS_ALL_LOW</code>). The last GPIO output values are held (<code>ESP_PM_GPIO_HOLD</code>) in <em>Deep-sleep</em> mode. From <em>Light-sleep</em> the system can be woken up by any of the GPIOs defined as input with enabled interrupt or if the RxD signal of UART0 goes HIGH at least 4 times (<code>ESP_PM_WUP_UART0=6</code>). </p><div class="fragment"><div class="line">CFLAGS=<span class="stringliteral">&#39;-DESP_PM_WUP_PINS=GPIO25 -DESP_PM_WUP_LEVEL=ESP_PM_WUP_PINS_ALL_LOW \</span></div><div class="line"><span class="stringliteral">        -DESP_PM_WUP_UART0=6 -DESP_PM_GPIO_HOLD&#39;</span> \</div><div class="line">make BOARD=esp32-wroom-32 -C tests/periph/pm</div></div><!-- fragment --><p><a href="#esp32_toc">Back to table of contents</a></p>
<h3><a class="anchor" id="autotoc_md47"></a>
Saving Data in _Deep-sleep_ Mode</h3>
<p>In <em>Deep-sleep</em> mode the SRAM is powered down. However, the slow RTC memory can be retained. Therefore, data that must be retained during <em>Deep-sleep</em> and the subsequent system restart, must be stored in the slow RTC memory. For that purpose, use</p><ul>
<li><code>__attribute__((section(".rtc.bss")))</code> to place uninitialized data in section <code>.rtc.bss</code>, and</li>
<li><code>__attribute__((section(".rtc.data")))</code> to place initialized data in section <code>.rtc.data</code>.</li>
</ul>
<p>For example: </p><div class="fragment"><div class="line"><span class="keyword">static</span> <span class="keywordtype">int</span> _i_value __attribute__((section(<span class="stringliteral">&quot;.rtc.bss&quot;</span>)));      <span class="comment">// set to 0 at power on</span></div><div class="line"><span class="keyword">static</span> <span class="keywordtype">int</span> _u_value __attribute__((section(<span class="stringliteral">&quot;.rtc.data&quot;</span>))) = 1; <span class="comment">// initialized</span></div></div><!-- fragment --><p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_other_peripherals"></a>
Other Peripherals</h2>
<p>The RIOT port for ESP32x SoCs also supports:</p>
<ul>
<li>hardware number generator with 32 bit</li>
<li>CPU-ID function</li>
<li>Vref measurement function</li>
</ul>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h1><a class="anchor" id="esp32_special_on_board_peripherals"></a>
Special On-board Peripherals</h1>
<h2><a class="anchor" id="esp32_spi_ram"></a>
SPI RAM Modules</h2>
<p>Dependent on the ESP32x SoC variant (family), external SPI RAM can be connected to the SPI interface that is driven by the SPI1 controller (<code>SPI1_HOST</code>). For example, all boards that use the <a href="https://www.espressif.com/sites/default/files/documentation/esp32-wrover-e_esp32-wrover-ie_datasheet_en.pdf">ESP32-WROVER modules</a> have already integrated such SPI RAM. The connected SPI RAM is treated as PSRAM (pseudo-static RAM) and is integrated into the heap.</p>
<p>However, the external SPI RAM requires 4 data lines and thus can only be used in <code>qout</code> (quad output) or <code>qio</code> (quad input/output) flash mode, which makes GPIO9 and GPIO10 unavailable for other purposes. Therefore, if needed, the SPI RAM must be explicitly enabled in the makefile of the application. </p><div class="fragment"><div class="line">USEMODULE += esp_spi_ram</div></div><!-- fragment --><dl class="section note"><dt>Note</dt><dd><ul>
<li>When the SPI RAM is enabled using the <code>esp_spi_ram</code>, the ESP32x SoC uses four data lines to access the external SPI RAM in <code>qout</code> (quad output) flash mode. Therefore, GPIO9 and GPIO10 are used as SPI data lines and are not available for other purposes.</li>
<li>Enabling SPI RAM for modules that don't have SPI RAM may lead to boot problems for some modules. For others it simply throws an error message.</li>
</ul>
</dd></dl>
<p>Newer ESP32x SoC variants (families) like the ESP32-S3 support the Octal SPI mode for Flash and SPI RAMs. Depending on the chip or module used, it must be specified in the board definition whether the optional SPI RAM is used in Octal SPI mode (feature <code>esp_spi_oct</code>). In this case additional GPIOs are needed as data lines and are not available for other purposes. If the feature <code>esp_spi_oct</code> is defined for a board, the pseudomodule <code>esp_spi_oct</code> is automatically enabled when the SPI RAM is used.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_spiffs_device"></a>
SPIFFS Device</h2>
<p>The RIOT port for ESP32x SoCs implements a MTD system drive <code>mtd0</code> using the on-board SPI flash memory. This MTD system drive can be used together with SPIFFS and VFS to realize a persistent file system.</p>
<p>To use the MTD system drive with SPIFFS, the <code>esp_spiffs</code> module has to be enabled in the makefile of the application: </p><div class="fragment"><div class="line">USEMODULE += esp_spiffs</div></div><!-- fragment --><p>When SPIFFS is enabled, the MTD system drive is formatted with SPIFFS the first time the system is started. The start address of the MTD system drive in the SPI flash memory is defined by the board configuration: </p><div class="fragment"><div class="line"><span class="preprocessor">#define SPI_FLASH_DRIVE_START  0x200000</span></div></div><!-- fragment --><p> If this start address is set to 0, as in the default board configuration, the first possible multiple of 0x100000 (1 MiB) will be used in the free SPI flash memory determined from the partition table.</p>
<p>Please refer file <code>$RIOTBASE/tests/unittests/test-spiffs/tests-spiffs.c</code> for more information on how to use SPIFFS and VFS together with a MTD device <code>mtd0</code> alias <code>MTD_0</code>.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h1><a class="anchor" id="esp32_network_interfaces"></a>
Network Interfaces</h1>
<p>ESP32x SoCs integrate different network interfaces:</p>
<ul>
<li><b>EMAC</b>, an Ethernet MAC implementation (requires an external PHY module)</li>
<li><b>ESP WiFi</b>, WiFi in infratructure mode (station or AP mode)</li>
<li><b>ESP-NOW</b>, WiFi based ad-hoc connectionless peer to peer communication protocol</li>
<li><b>ESP-MESH</b>, a WiFi based mesh technology (not yet supported)</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>EMAC interface is only available in ESP32 SoCs.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_ethernet_network_interface"></a>
Ethernet MAC Network Interface</h2>
<p>ESP32 SoC variant (family) provides an <b>Ethernet MAC layer module (EMAC)</b> according to the IEEE 802.3 standard which can be used together with an external physical layer chip (PHY) to realize a 100/10 Mbps Ethernet interface. The following PHY layer chips are supported:</p>
<ul>
<li>IC Plus 101G</li>
<li>Microchip KSZ8041/KSZ8081</li>
<li>Microchip LAN8710/LAN8720</li>
<li>Realtek RTL8201</li>
<li>Texas Instruments DP83848</li>
</ul>
<p>The RIOT port for ESP32 SoCs realizes a <code>netdev</code> driver for the EMAC (module <code>esp_eth</code>) which uses RIOT's standard Ethernet interface.</p>
<p>If the board has one of the supported PHY layer chips connected to the ESP32, feature <code>esp_eth</code> should be enabled. </p><div class="fragment"><div class="line">FEATURES_PROVIDED += periph_eth</div></div><!-- fragment --><p>Furthermore, module <code>esp_eth</code> should be by default in board's <code>Makefile.dep</code> when module <code>netdev_default</code> is used. </p><div class="fragment"><div class="line">ifneq (,$(filter netdev_default,$(USEMODULE)))</div><div class="line">  USEMODULE += esp_eth</div><div class="line">endif</div></div><!-- fragment --><p> Otherwise, the application has to add the <code>esp_eth</code> module in its makefile when needed.</p>
<dl class="section note"><dt>Note</dt><dd>The board has to have one of the supported PHY chips to be able to use the Ethernet MAC module.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_wifi_network_interface"></a>
WiFi Network Interface</h2>
<p>The RIOT port for ESP32x SoC implements a <code>netdev</code> driver for the built-in WiFi interface. This <code>netdev</code> driver supports WPA2 personal mode as well as WPA2 enterprise mode.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h3><a class="anchor" id="autotoc_md48"></a>
WPA2 personal mode</h3>
<p>To use the WiFi <code>netdev</code> driver in WPA2 personal mode with a preshared key (PSK), module <code>esp_wifi</code> has to be enabled.</p>
<div class="fragment"><div class="line">USEMODULE += esp_wifi</div></div><!-- fragment --><p>Furthermore, the following configuration parameters have to be defined:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Parameter  </th><th class="markdownTableHeadLeft">Default  </th><th class="markdownTableHeadLeft">Description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="atwinc15x0__params_8h.html#a586542b79d00e4db7e1d5a667ae83a2b" title="SSID of the AP to be used. ">WIFI_SSID</a>  </td><td class="markdownTableBodyLeft">"RIOT_AP"  </td><td class="markdownTableBodyLeft">SSID of the AP to be used.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="atwinc15x0__params_8h.html#a3c95561b03d0fcf9048b231ae2ba90fb" title="Passphrase used for the AP as clear text (max. ">WIFI_PASS</a>  </td><td class="markdownTableBodyLeft">-  </td><td class="markdownTableBodyLeft">Passphrase used for the AP as clear text (max. 64 chars).   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="esp__wifi__params_8h.html#a46b0a15e70e1fb388c7ba70f5df96e29" title="The size of the stack used for the ESP WIFI netdev driver thread. ">ESP_WIFI_STACKSIZE</a>  </td><td class="markdownTableBodyLeft"><a class="el" href="native_2include_2cpu__conf_8h.html#a713ebddc00581f4d415095cdbfd8791f" title="CPU specific default stack sizes. ">THREAD_STACKSIZE_DEFAULT</a>  </td><td class="markdownTableBodyLeft">Stack size used for the WiFi netdev driver thread.   </td></tr>
</table>
</center><center></center><p><br />
</p>
<p>These configuration parameter definitions, as well as enabling the <code>esp_wifi</code> module, can be done either in the makefile of the project or at make command line, for example:</p>
<div class="fragment"><div class="line">USEMODULE=esp_wifi \</div><div class="line">CFLAGS=<span class="stringliteral">&#39;-DWIFI_SSID=\&quot;MySSID\&quot; -DWIFI_PASS=\&quot;MyPassphrase\&quot;&#39;</span> \</div><div class="line">make -C examples/networking/gnrc/gnrc_networking BOARD=...</div></div><!-- fragment --><dl class="section note"><dt>Note</dt><dd><ul>
<li>Module <code>esp_wifi</code> is not enabled automatically when module <code>netdev_default</code> is used.</li>
<li>Leave 'WIFI_PASS' undefined to connect to an open WiFi access point.</li>
<li>The Wifi network interface (module <code>esp_wifi</code>) and the <a href="#esp32_esp_now_network_interface">ESP-NOW network interface</a> (module <code>esp_now</code>) can be used simultaneously, for example, to realize a border router for a mesh network which uses ESP-NOW.</li>
</ul>
</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h3><a class="anchor" id="autotoc_md49"></a>
WPA2 Enterprise Mode</h3>
<p>To use the WiFi <code>netdev</code> driver in WPA2 enterprise mode with IEEE 802.1X/EAP authentication, module <code>esp_wifi_enterprise</code> has to be enabled.</p>
<div class="fragment"><div class="line">USEMODULE += esp_wifi_enterprise</div></div><!-- fragment --><p>It supports the following EAP authentication methods:</p>
<ul>
<li>PEAPv0</li>
<li>PEAPv1</li>
<li>TTLS</li>
</ul>
<p>As inner (phase 2) EAP authentication method, only MSCHAPv2 is supported.</p>
<p>To use module <code>esp_wifi_enterprise</code> with these authentication methods, the following configuration parameters have to be defined:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Parameter  </th><th class="markdownTableHeadLeft">Default  </th><th class="markdownTableHeadLeft">Description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="atwinc15x0__params_8h.html#a586542b79d00e4db7e1d5a667ae83a2b" title="SSID of the AP to be used. ">WIFI_SSID</a>  </td><td class="markdownTableBodyLeft">"RIOT_AP"  </td><td class="markdownTableBodyLeft">SSID of the AP to be used.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft">WIFI_EAP_ID  </td><td class="markdownTableBodyLeft">none  </td><td class="markdownTableBodyLeft">Optional anonymous identity used in phase 1 (outer) EAP authentication.[1]   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">WIFI_EAP_USER  </td><td class="markdownTableBodyLeft">none  </td><td class="markdownTableBodyLeft">User name used in phase 2 (inner) EAP authentication.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft">WIFI_EAP_PASS  </td><td class="markdownTableBodyLeft">none  </td><td class="markdownTableBodyLeft">Password used in phase 2 (inner) EAP authentication.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="esp__wifi__params_8h.html#a46b0a15e70e1fb388c7ba70f5df96e29" title="The size of the stack used for the ESP WIFI netdev driver thread. ">ESP_WIFI_STACKSIZE</a>  </td><td class="markdownTableBodyLeft"><a class="el" href="native_2include_2cpu__conf_8h.html#a713ebddc00581f4d415095cdbfd8791f" title="CPU specific default stack sizes. ">THREAD_STACKSIZE_DEFAULT</a>  </td><td class="markdownTableBodyLeft">Stack size used for the WiFi netdev driver thread.   </td></tr>
</table>
</center><center></center><p><br />
</p>
<p>[1] If the optional anonymous identy <code>WIFI_EAP_ID</code> is not defined, the user name <code>WIFI_EAP_USER</code> defined for phase 2 (inner) EAP authentication is used as identity in phase 1.</p>
<p>These configuration parameter definitions, as well as enabling the <code>esp_wifi</code> module, can be done either in the makefile of the project or at make command line, for example:</p>
<div class="fragment"><div class="line">USEMODULE=esp_wifi_enterprise \</div><div class="line">CFLAGS=<span class="stringliteral">&#39;-DWIFI_SSID=\&quot;MySSID\&quot; -DWIFI_EAP_ID=\&quot;anonymous\&quot; -DWIFI_EAP_USER=\&quot;MyUserName\&quot; -DWIFI_EAP_PASS=\&quot;MyPassphrase\&quot;&#39;</span> \</div><div class="line">make -C examples/networking/gnrc/gnrc_networking BOARD=...</div></div><!-- fragment --><dl class="section note"><dt>Note</dt><dd><ul>
<li>Since there is no possibility to add the CA certificate to the RIOT image, the verification of the AP certificate is not yet supported.</li>
<li>Module <code>esp_wifi_enterprise</code> is not enabled automatically when module <code>netdev_default</code> is used.</li>
<li>The Wifi network interface (module <code>esp_wifi_enterprise</code>) and the <a href="#esp32_esp_now_network_interface">ESP-NOW network interface</a> (module <code>esp_now</code>) can be used simultaneously, for example, to realize a border router for a mesh network which uses ESP-NOW. In this case the ESP-NOW interface must use the same channel as the AP of the infrastructure WiFi network. All ESP-NOW nodes must therefore be compiled with the channel of the AP as value for the parameter 'ESP_NOW_CHANNEL'.</li>
</ul>
</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_wifi_ap_network_interface"></a>
WiFi SoftAP Network Interface</h2>
<p>The RIOT port for the ESP32x SoCs supports a <code>netdev</code> interface for the ESP WiFi SoftAP mode. Module <code>esp_wifi_ap</code> has to be enabled to use it.</p>
<p>The following parameters can be configured:</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Parameter  </th><th class="markdownTableHeadLeft">Default  </th><th class="markdownTableHeadLeft">Description :   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="atwinc15x0__params_8h.html#a586542b79d00e4db7e1d5a667ae83a2b" title="SSID of the AP to be used. ">WIFI_SSID</a>  </td><td class="markdownTableBodyLeft">"RIOT_AP"  </td><td class="markdownTableBodyLeft">Static SSID definition for the SoftAP   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="atwinc15x0__params_8h.html#a3c95561b03d0fcf9048b231ae2ba90fb" title="Passphrase used for the AP as clear text (max. ">WIFI_PASS</a>  </td><td class="markdownTableBodyLeft">none  </td><td class="markdownTableBodyLeft">The password for the WiFi SoftAP network interface.[1]   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="esp__wifi__params_8h.html#adac60fe8612e20d3b67412bed8f5ccdf" title="Use dynamic SSID for the SoftAP. ">ESP_WIFI_SSID_DYNAMIC</a>  </td><td class="markdownTableBodyLeft">0  </td><td class="markdownTableBodyLeft">Defines whether dynamic SSID is used for the SoftAP [2].   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="esp__wifi__params_8h.html#a16c939ff6e82025ec056586ade2a73ee" title="Whether SoftAP SSID should be hidden. ">ESP_WIFI_SSID_HIDDEN</a>  </td><td class="markdownTableBodyLeft">0  </td><td class="markdownTableBodyLeft">Defines whether the SoftAP SSID should be hidden.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="esp__wifi__params_8h.html#ab3f9fd0aac889d9573032c4d84800638" title="WiFi SoftAP maximum connections (max. ">ESP_WIFI_MAX_CONN</a>  </td><td class="markdownTableBodyLeft">4  </td><td class="markdownTableBodyLeft">The maximum number of connections for the SoftAP.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="esp__wifi__params_8h.html#a26aa84c2778f44d6ec4c883e057d6b15" title="WiFi SoftAP beacon interval, in milliseconds. ">ESP_WIFI_BEACON_INTERVAL</a>  </td><td class="markdownTableBodyLeft">100  </td><td class="markdownTableBodyLeft">The beacon interval time in milliseconds for the SoftAP.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="esp__wifi__params_8h.html#a46b0a15e70e1fb388c7ba70f5df96e29" title="The size of the stack used for the ESP WIFI netdev driver thread. ">ESP_WIFI_STACKSIZE</a>  </td><td class="markdownTableBodyLeft"><a class="el" href="native_2include_2cpu__conf_8h.html#a713ebddc00581f4d415095cdbfd8791f" title="CPU specific default stack sizes. ">THREAD_STACKSIZE_DEFAULT</a>  </td><td class="markdownTableBodyLeft">Stack size used for the WiFi netdev driver thread.   </td></tr>
</table>
</center><center></center><p><br />
</p>
<p>[1] If no password is provided, the interface will be "open", otherwise it uses WPA2-PSK authentication mode.<br />
 [2] If <code><a class="el" href="esp__wifi__params_8h.html#adac60fe8612e20d3b67412bed8f5ccdf" title="Use dynamic SSID for the SoftAP. ">ESP_WIFI_SSID_DYNAMIC</a></code> is set to 1, a dynamic SSID is generated for the SoftAP by extending the defined SSID (<code>WIFI_SSID</code>) with the MAC address of the SoftAP interface used, e.g.: <code>RIOT_AP_aabbccddeeff</code></p>
<p>These configuration parameter definitions, as well as enabling the <code>esp_wifi_ap</code> module, can be done either in the makefile of the project or at make command line, for example:</p>
<div class="fragment"><div class="line">USEMODULE=esp_wifi_ap \</div><div class="line">CFLAGS=<span class="stringliteral">&#39;-DWIFI_SSID=\&quot;MySSID\&quot; -DWIFI_PASS=\&quot;MyPassphrase\&quot; -DESP_WIFI_MAX_CONN=1&#39;</span> \</div><div class="line">make -C examples/networking/gnrc/gnrc_networking BOARD=...</div></div><!-- fragment --><dl class="section note"><dt>Note</dt><dd><ul>
<li>The <code>esp_wifi_ap</code> module is not used by default when <code>netdev_default</code> is used.</li>
<li>Supports open and WPA2-PSK authentication modes.</li>
<li>The ESP-NOW network interface and the WiFi SoftAP network interface can not be used simultaneously.</li>
</ul>
</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The SoftAP may or may not be at all reliable sometimes, this is a known problem with the Wi-Fi network interface, even on the official ESP-IDF. The problem is that the AP doesn't cache multicast data for connected stations, and if stations connected to the AP are power save enabled, they may experience multicast packet loss. This affects RIOT, because NDP relies on multicast packets to work correctly. Refer to the SDK documentation from Espressif on <a href="https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-guides/wifi.html#ap-sleep">AP Sleep</a> for more information.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_esp_now_network_interface"></a>
ESP-NOW Network Interface</h2>
<p>With ESP-NOW, ESP32x SoCs provide a connectionless communication technology, featuring short packet transmission. It applies the IEEE802.11 Action Vendor frame technology, along with the IE function developed by Espressif, and CCMP encryption technology, realizing a secure, connectionless communication solution.</p>
<p>The RIOT port for ESP32x SoCs implements in module <code>esp_now</code> a <code>netdev</code> driver which uses ESP-NOW to provide a link layer interface to a meshed network of ESP32x nodes. In this network, each node can send short packets with up to 250 data bytes to all other nodes that are visible in its range.</p>
<dl class="section note"><dt>Note</dt><dd>Module <code>esp_now</code>module is not enabled automatically if the <code>netdev_default</code> module is used. Instead, the application has to add the <code>esp_now</code> module in its makefile when needed.<br />
 <div class="fragment"><div class="line">USEMODULE += esp_now</div></div><!-- fragment --></dd></dl>
<p>For ESP-NOW, ESP32x nodes are used in WiFi SoftAP + Station mode to advertise their SSID and become visible to other ESP32x nodes. The SSID of an ESP32x node is the concatenation of the prefix <code>RIOT_ESP_</code> with the MAC address of its SoftAP WiFi interface. The driver periodically scans all visible ESP32x nodes.</p>
<p>The following parameters are defined for ESP-NOW nodes. These parameters can be overridden by <a href="#esp32_application_specific_board_configuration">application-specific board configurations</a>.</p>
<center></center><center><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Parameter  </th><th class="markdownTableHeadLeft">Default  </th><th class="markdownTableHeadLeft">Description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">ESP_NOW_SCAN_PERIOD_MS  </td><td class="markdownTableBodyLeft">10000UL  </td><td class="markdownTableBodyLeft">Defines the period in ms at which an node scans for other nodes in its range. The default period is 10 s.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft">ESP_NOW_SOFT_AP_PASS  </td><td class="markdownTableBodyLeft">"ThisistheRIOTporttoESP"  </td><td class="markdownTableBodyLeft">Defines the passphrase as clear text (max. 64 chars) that is used for the SoftAP interface of ESP-NOW nodes. It has to be same for all nodes in one network.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">ESP_NOW_CHANNEL  </td><td class="markdownTableBodyLeft">6  </td><td class="markdownTableBodyLeft">Defines the channel that is used as the broadcast medium by all nodes together.   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft">ESP_NOW_KEY  </td><td class="markdownTableBodyLeft">NULL  </td><td class="markdownTableBodyLeft">Defines a key that is used for encrypted communication between nodes. If it is NULL, encryption is disabled. The key has to be of type <code>uint8_t[16]</code> and has to be exactly 16 bytes long.   </td></tr>
</table>
</center><center></center><p><br />
</p>
<dl class="section note"><dt>Note</dt><dd>The ESP-NOW network interface (module <code>esp_now</code>) and the <a href="#esp32_wifi_network_interface">Wifi network interface</a> (module <code>esp_wifi</code> or <code>esp_wifi_enterprise</code>) can be used simultaneously, for example, to realize a border router for a mesh network which uses ESP-NOW. In this case the ESP-NOW interface must use the same channel as the AP of the infrastructure WiFi network. All ESP-NOW nodes must therefore be compiled with the channel of the AP asvalue for the parameter 'ESP_NOW_CHANNEL'.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_esp_bluetooth_interface"></a>
Bluetooth Network Interface</h2>
<p>The following ESP32x SoC variants (families) integrate a Bluetooth Link Controller and a Bluetooth baseband system:</p>
<ul>
<li>ESP32 supports Bluetooth v4.2 BR/EDR and Bluetooth LE</li>
<li>ESP32-C3, ESP32-S3 support Bluetooth 5 and Bluetooth mesh</li>
</ul>
<p>The Bluetooth interface can be used with the Bluetooth host implementation of the NimBLE package. Use one of the <code>nimble_*</code> modules for different applications to enable the Bluetooth interface and the NimBLE host implementation. Please refer to the NimBle package documentation for details.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_other_network_devices"></a>
Other Network Devices</h2>
<p>RIOT provides a number of driver modules for different types of network devices, e.g., IEEE 802.15.4 radio modules and Ethernet modules. The RIOT port for ESP32x SoCs has been tested with the following network devices:</p>
<ul>
<li><a class="el" href="mrf24j40_8h.html#drivers_mrf24j40">mrf24j40</a> (driver for Microchip MRF24j40 based IEEE 802.15.4)</li>
<li><a class="el" href="enc28j60_8h.html#drivers_enc28j60">enc28j60</a> (driver for Microchip ENC28J60 based Ethernet modules)</li>
</ul>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h3><a class="anchor" id="esp32_using_mrf24j40"></a>
Using MRF24J40 (module mrf24j40)</h3>
<p>To use MRF24J40 based IEEE 802.15.4 modules as network device, the <code>mrf24j40</code> driver module has to be added to the makefile of the application:</p>
<div class="fragment"><div class="line">USEMODULE += mrf24j40</div></div><!-- fragment --><p>The driver parameters that have to be defined by the board configuration for the MRF24J40 driver module are:</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Parameter  </th><th class="markdownTableHeadNone">Description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MRF24J40_PARAM_CS  </td><td class="markdownTableBodyNone">GPIO used as CS signal   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">MRF24J40_PARAM_INT  </td><td class="markdownTableBodyNone">GPIO used as interrupt signal   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MRF24J40_PARAM_RESET  </td><td class="markdownTableBodyNone">GPIO used as reset signal   </td></tr>
</table>
<p>Since each board has different GPIO configurations, refer to the board documentation for the GPIOs recommended for the MRF24J40.</p>
<dl class="section note"><dt>Note</dt><dd>The reset signal of the MRF24J40 based network device can be connected with the ESP32x RESET/EN pin which is broken out on most boards. This keeps the GPIO free defined by <code>MRF24J40_PARAM_RESET</code> free for other purposes.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h3><a class="anchor" id="esp32_using_enc28j60"></a>
Using ENC28J60 (module enc28j60)</h3>
<p>To use ENC28J60 Ethernet modules as network device, the <code>enc28j60</code> driver module has to be added to the makefile of the application:</p>
<div class="fragment"><div class="line">USEMODULE += enc28j60</div></div><!-- fragment --><p>The parameters that have to be defined by board configuration for the ENC28J60 driver module are:</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Parameter  </th><th class="markdownTableHeadNone">Description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ENC28J60_PARAM_CS  </td><td class="markdownTableBodyNone">GPIO used as CS signal   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyNone">ENC28J60_PARAM_INT  </td><td class="markdownTableBodyNone">GPIO used as interrupt signal   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ENC28J60_PARAM_RESET  </td><td class="markdownTableBodyNone">GPIO used as reset signal   </td></tr>
</table>
<p>Since each board has different GPIO configurations, refer to the board documentation for the GPIOs recommended for the ENC28J60.</p>
<dl class="section note"><dt>Note</dt><dd>The reset signal of the ENC28J60 based network device can be connected with the ESP32x RESET/EN pin which is broken out on most boards. This keeps the GPIO free defined by <code><a class="el" href="common_2esp8266_2include_2board__modules_8h.html#add18cefd21f0a31dc22cde3d25cc6ca4" title="ENC28J60 RESET signal (can be overridden) ">ENC28J60_PARAM_RESET</a></code> free for other purposes.</dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h1><a class="anchor" id="esp32_application_specific_configurations"></a>
Application-Specific Configurations</h1>
<p>The board-specific configuration files <code>board.h</code> and <code>periph_conf.h</code> as well well as the driver parameter configuration files <code>&lt;driver&gt;_params.h</code> define the default configurations for peripherals and device driver modules. These are, for example, the GPIOs used, bus interfaces used or available bus speeds. Because there are many possible configurations and many different application requirements, these default configurations are usually only a compromise between different requirements.</p>
<p>Therefore, it is often necessary to change some of these default configurations for individual applications. For example, while many PWM channels are needed in one application, another application does not need PWM channels, but many ADC channels.</p>
<p>There are two ways to give the application the ability to change some of these default configurations:</p>
<ul>
<li>make variable <code>CFLAGS</code></li>
<li>application-specific board or driver configuration file</li>
</ul>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_config_make_variable"></a>
Make Variable CFLAGS</h2>
<p>Using the <code>CFLAGS</code> make variable at the command line, board or driver parameter definitions can be overridden.</p>
<p>Example: </p><div class="fragment"><div class="line">CFLAGS=<span class="stringliteral">&#39;-DESP_LCD_PLUGGED_IN=1 -DLIS3DH_PARAM_INT2=GPIO4&#39;</span></div></div><!-- fragment --><p>When a larger number of board definitions needs be overridden, this approach becomes impractical. In that case, an application-specific board configuration file located in application directory can be used, see sections below.</p>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_application_specific_board_configuration"></a>
Application-Specific Board Configuration</h2>
<p>To override default board configurations, simply create an application-specific board configuration file <code>$APPDIR/board.h</code> in the source directory <code>$APPDIR</code> of the application and add the definitions to be overridden. To force the preprocessor to include board's original <code>board.h</code> after that, add the <code>include_next</code> preprocessor directive as the <b>last</b> line.</p>
<p>For example to override the default definition of the GPIOs that are used as PWM channels, the application-specific board configuration file <code>$APPDIR/board.h</code> could look like the following: </p><div class="fragment"><div class="line"><span class="preprocessor">#ifdef CPU_ESP32</span></div><div class="line"><span class="preprocessor">#define PWM0_CHANNEL_GPIOS { GPIO12, GPIO13, GPIO14, GPIO15 }</span></div><div class="line"><span class="preprocessor">#endif</span></div><div class="line"></div><div class="line"><span class="preprocessor">#include_next &quot;board.h&quot;</span></div></div><!-- fragment --><p>It is important that the application-specific board configuration <code>$APPDIR/board.h</code> is included first. Insert the following line as the <b>first</b> line to the application makefile <code>$APPDIR/Makefile</code>. </p><div class="fragment"><div class="line">INCLUDES += -I$(APPDIR)</div></div><!-- fragment --><dl class="section note"><dt>Note</dt><dd>To make such application-specific board configurations dependent on a certain ESP32x SoC variant (family) or a particular ESP32x board, you should always enclose these definitions in the following constructs <div class="fragment"><div class="line"><span class="preprocessor">#ifdef CPU_FAM_ESP32            // specific ESP32x SoC variant (family)</span></div><div class="line">...</div><div class="line">#endif</div><div class="line"></div><div class="line"><span class="preprocessor">#ifdef BOARD_ESP32_WROVER_KIT   // specific ESP32x board</span></div><div class="line">...</div><div class="line">#endif</div></div><!-- fragment --></dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_application_specific_driver_configuration"></a>
Application-Specific Driver Configuration</h2>
<p>Using the approach for overriding board configurations, the parameters of drivers that are typically defined in <code>drivers/&lt;device&gt;/include/&lt;device&gt;_params.h</code> can be overridden. For that purpose just create an application-specific driver parameter file <code>$APPDIR/&lt;device&gt;_params.h</code> in the source directory <code>$APPDIR</code> of the application and add the definitions to be overridden. To force the preprocessor to include driver's original <code>&lt;device&gt;_params.h</code> after that, add the <code>include_next</code> preprocessor directive as the <b>last</b> line.</p>
<p>For example, to override a GPIO used for LIS3DH sensor, the application-specific driver parameter file <code>$APPDIR/&lt;device&gt;_params.h</code> could look like the following: </p><div class="fragment"><div class="line"><span class="preprocessor">#ifdef CPU_FAM_ESP32</span></div><div class="line"><span class="preprocessor">#define LIS3DH_PARAM_INT2           (GPIO_PIN(0, 4))</span></div><div class="line"><span class="preprocessor">#endif</span></div><div class="line"></div><div class="line"><span class="preprocessor">#include_next &quot;lis3dh_params.h&quot;</span></div></div><!-- fragment --><p>It is important to ensure that the application-specific driver parameter file <code>$APPDIR/&lt;device&gt;_params.h</code> is included first. Insert the following line as the <em>first</em> line to the application makefile <code>$APPDIR/Makefile</code>. </p><div class="fragment"><div class="line">INCLUDES += -I$(APPDIR)</div></div><!-- fragment --><dl class="section note"><dt>Note</dt><dd>To make such application-specific board configurations dependent on a certain ESP32x SoC variant (family) or a particular ESP32x board, you should always enclose these definitions in the following constructs <div class="fragment"><div class="line"><span class="preprocessor">#ifdef CPU_FAM_ESP32            // specific ESP32x SoC variant (family)</span></div><div class="line">...</div><div class="line">#endif</div><div class="line"></div><div class="line"><span class="preprocessor">#ifdef BOARD_ESP32_WROVER_KIT   // specific ESP32x board</span></div><div class="line">...</div><div class="line">#endif</div></div><!-- fragment --></dd></dl>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h1><a class="anchor" id="esp32_debugging"></a>
Debugging</h1>
<h2><a class="anchor" id="esp32_jtag_debugging"></a>
JTAG Debugging</h2>
<p>ESP32x SoCs integrate a JTAG interface for On-Chip Debugging. The GPIOs connected to this JTAG interface depend on the ESP32x SoC variant (family). For details, see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_jtag_interface_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_jtag_interface_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_jtag_interface_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_jtag_interface_esp32s3">ESP32-S3</a></li>
</ul>
<p>This JTAG interface can be used with OpenOCD and GDB for On-Chip debugging of your software on instruction level. When you compile your software with debugging information (module <code>esp_gdb</code>) you can debug on source code level as well.</p>
<dl class="section note"><dt>Note</dt><dd>When debugging, the GPIOs used for the JTAG interface must not be used for anything else.</dd></dl>
<p>Some ESP32 boards like the <a class="el" href="group__boards__esp32__esp-wrover-kit.html#esp32_wrover_kit_toc">ESP-WROVER-KIT V3</a> or the <a class="el" href="group__boards__esp32__esp-ethernet-kit-v1__0.html#esp32-ethernet-kit-v1_0">ESP32-Ethernet-Kit </a> have a USB bridge with JTAG interface on-board that can be directly used for JTAG debugging.</p>
<p>Other ESP32x SoC variants (families) have an built in USB-to-JTAG bridge that can be used without additional chips. For details, see:</p>
<ul>
<li><a class="el" href="group__cpu__esp32__esp32.html#esp32_jtag_interface_esp32">ESP32</a></li>
<li><a class="el" href="group__cpu__esp32__esp32c3.html#esp32_jtag_interface_esp32c3">ESP32-C3</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s2.html#esp32_jtag_interface_esp32s2">ESP32-S2</a></li>
<li><a class="el" href="group__cpu__esp32__esp32s3.html#esp32_jtag_interface_esp32s3">ESP32-S3</a></li>
</ul>
<p>To use the JTAG debugging, the precompiled version of OpenOCD for ESP32 has to be installed using the toolchain install script while being in RIOT's root directory, see also section <a href="#esp32_local_toolchain_installation">Using Local Toolchain Installation</a>. </p><div class="fragment"><div class="line">$ dist/tools/esptools/install.sh openocd</div></div><!-- fragment --><p>Before OpenOCD can be used, the <code>PATH</code> variable has to be set correctly and the <code>OPENOCD</code> variable has to be exported using the following command. </p><div class="fragment"><div class="line">$ . dist/tools/esptools/export.sh openocd</div></div><!-- fragment --><p>Once the <code>PATH</code> variable as well as the <code>OPENOCD</code> variable are set, the debugging session can be started using either </p><div class="fragment"><div class="line">$ PROGRAMMER=openocd USEMODULE=esp_jtag \</div><div class="line">  make debug BOARD=esp32-wrover-kit</div></div><!-- fragment --><p> if the board defines an OpenOCD board configuration file or using </p><div class="fragment"><div class="line">$ PROGRAMMER=openocd USEMODULE=esp_jtag OPENOCD_CONFIG=board/esp-wroom-32.cfg \
  make debug BOARD=esp32-wroom-32</div></div><!-- fragment --><p> if the board does not define an OpenOCD board configuration file.</p>
<dl class="section note"><dt>Note</dt><dd>The board will be reset, but not flashed with this command. However, flashing would be also possible with OpenOCD and the JTAG interface using command: <div class="fragment"><div class="line">$ PROGRAMMER=openocd USEMODULE=esp_jtag \</div><div class="line">  make flash BOARD=esp32-wrover-kit</div></div><!-- fragment --></dd></dl>
<p>Detailed information on how to configure the JTAG interface of the respective ESP32x SoC variant (family) can be found in ESP-IDF Programming Guide:</p>
<ul>
<li><a href="https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-guides/jtag-debugging/index.html">ESP32</a></li>
<li><a href="https://docs.espressif.com/projects/esp-idf/en/latest/esp32s3/api-guides/jtag-debugging/index.html">ESP32-S3</a></li>
<li><a href="https://docs.espressif.com/projects/esp-idf/en/latest/esp32s2/api-guides/jtag-debugging/index.html">ESP32-S2</a></li>
<li><a href="https://docs.espressif.com/projects/esp-idf/en/latest/esp32s3/api-guides/jtag-debugging/index.html">ESP32-S3</a></li>
</ul>
<p><a href="#esp32_toc">Back to table of contents</a></p>
<h2><a class="anchor" id="esp32_qemu_mode_and_gdb"></a>
QEMU Mode and GDB</h2>
<p>RIOT applications that do not require interaction with real hardware such as GPIOs, I2C or SPI devices, WiFi interface, etc. can also be debugged using QEMU for ESP32. For this purpose, either QEMU for ESP32 must be installed, see section <a href="#esp32_local_toolchain_installation">Local Toolchain Installation</a> or the RIOT Docker build image has to be used in which QEMU for ESP32 is already installed.</p>
<p>To use QEMU for ESP32, an application has to be built with <code>esp_qemu</code> module enabled, for example with local toolchain installation </p><div class="fragment"><div class="line">$ USEMODULE=esp_qemu make flash BOARD=esp32-wroom-32 -C tests/sys/shell/</div></div><!-- fragment --><p> or with RIOT Docker build image </p><div class="fragment"><div class="line">$ BUILD_IN_DOCKER=1 DOCKER=<span class="stringliteral">&quot;sudo docker&quot;</span> \</div><div class="line">  USEMODULE=esp_qemu make flash BOARD=esp32-wroom-32 -C tests/sys/shell/</div></div><!-- fragment --><p>Instead of flashing the image to the target hardware, a binary image named <code>qemu_flash_image.bin</code> is created in the target directory. In addition, two ROM files <code>rom.bin</code> and <code>rom1.bin</code> are copied to the target directory. These files can then be used with QEMU for ESP32 to debug the application in GDB without having the hardware. The binary image <code>qemu_flash_image.bin</code> represents a 4 MByte Flash image.</p>
<p>QEMU for ESP32 can then be started with command: </p><div class="fragment"><div class="line">$ qemu-system-xtensa \</div><div class="line">    -s -machine esp32 \</div><div class="line">    -drive file=tests/sys/shell<span class="comment">//bin/esp32-wroom-32/qemu_flash_image.bin,if=mtd,format=raw \</span></div><div class="line"><span class="comment">    -serial tcp::5555,server,nowait</span></div></div><!-- fragment --><p>To interact with the application on the emulated ESP32 in QEMU, a second terminal is required in which the <code>telnet</code> command is used to communicate with the application on <code>localhost</code> using TCP port 5555:</p>
<div class="fragment"><div class="line">$ telnet localhost 5555</div><div class="line"></div><div class="line">Trying 127.0.0.1...</div><div class="line">Connected to localhost.</div><div class="line">Escape character is <span class="stringliteral">&#39;^]&#39;</span>.</div><div class="line"></div><div class="line">main(): This is RIOT! (Version: 2022.04)</div><div class="line">test_shell.</div><div class="line"></div><div class="line">&gt; help</div><div class="line">help</div><div class="line">Command              Description</div><div class="line">---------------------------------------</div><div class="line">bufsize              Get the shell<span class="stringliteral">&#39;s buffer size</span></div><div class="line"><span class="stringliteral">start_test           starts a test</span></div><div class="line"><span class="stringliteral">...</span></div></div><!-- fragment --><p>To debug the application in QEMU for ESP32, another terminal is required: </p><div class="fragment"><div class="line">$ xtensa-esp32-elf-gdb tests/sys/shell<span class="comment">//bin/esp32-wroom-32/tests_shell.elf</span></div><div class="line"></div><div class="line">GNU gdb (crosstool-NG crosstool-ng-1.22.0-80-g6c4433a5) 7.10</div><div class="line">Copyright (C) 2015 Free Software Foundation, Inc.</div><div class="line">...</div><div class="line">Reading symbols from tests/sys/shell<span class="comment">//bin/esp32-wroom-32/tests_shell.elf...done.</span></div><div class="line">(gdb) target remote :1234</div><div class="line"></div><div class="line">Remote debugging <span class="keyword">using</span> :1234</div><div class="line"><a class="code" href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104">pm_set</a> (mode=2) at cpu/esp32/periph/pm.c:117</div><div class="line">117         return;</div><div class="line">(gdb)</div></div><!-- fragment --><p>QEMU for ESP32 can also be used in RIOT Docker build image. For that purpose QEMU has to be started in the Docker container. </p><div class="fragment"><div class="line">$ sudo docker run --rm -i -t -u $UID -v $(pwd):/data/riotbuild <a class="code" href="namespaceriot.html">riot</a>/riotbuild</div><div class="line">riotbuild@container-<span class="keywordtype">id</span>:~$ USEMODULE=esp_qemu make flash BOARD=esp32-wroom-32 -C tests/sys/shell/</div><div class="line">riotbuild@container-<span class="keywordtype">id</span>:~$ qemu-system-xtensa \</div><div class="line">    -s -machine esp32 \</div><div class="line">    -drive file=tests/sys/shell<span class="comment">//bin/esp32-wroom-32/qemu_flash_image.bin,if=mtd,format=raw \</span></div><div class="line"><span class="comment">    -serial tcp::5555,server,nowait</span></div></div><!-- fragment --><p>In a second and a third terminal, you need to execute a shell in the same RIOT Docker container where QEMU for ESP32 was started. The required container ID <code>&lt;container-id&gt;</code> is shown in the prompt of the terminal in which QEMU for ESP32 was started.</p>
<div class="fragment"><div class="line">$ sudo docker docker exec -it &lt;container-<span class="keywordtype">id</span>&gt; bash</div><div class="line">riotbuild@container-id:~$telnet localhost 5555</div><div class="line"></div><div class="line">Trying 127.0.0.1...</div><div class="line">Connected to localhost.</div><div class="line">Escape character is <span class="stringliteral">&#39;^]&#39;</span>.</div><div class="line"></div><div class="line">main(): This is RIOT! (Version: 2022.04)</div><div class="line">test_shell.</div><div class="line">&gt;</div></div><!-- fragment --><div class="fragment"><div class="line">$ sudo docker docker exec -it &lt;container-<span class="keywordtype">id</span>&gt; bash</div><div class="line">riotbuild@container-id:~$ xtensa-esp32-elf-gdb tests/sys/shell<span class="comment">//bin/esp32-wroom-32/tests_shell.elf</span></div><div class="line"></div><div class="line">GNU gdb (crosstool-NG crosstool-ng-1.22.0-80-g6c4433a5) 7.10</div><div class="line">Copyright (C) 2015 Free Software Foundation, Inc.</div><div class="line">...</div><div class="line">Reading symbols from tests/sys/shell<span class="comment">//bin/esp32-wroom-32/tests_shell.elf...done.</span></div><div class="line">(gdb) target remote :1234</div><div class="line"></div><div class="line">Remote debugging <span class="keyword">using</span> :1234</div><div class="line"><a class="code" href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104">pm_set</a> (mode=2) at cpu/esp32/periph/pm.c:117</div><div class="line">117         return;</div><div class="line">(gdb)</div></div><!-- fragment --><p><a href="#esp32_toc">Back to table of contents</a> </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__cpu__esp32__esp__idf__api"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32__esp__idf__api.html">ESP-IDF Interface API</a></td></tr>
<tr class="memdesc:group__cpu__esp32__esp__idf__api"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESP-IDF Interface API. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp__common__esp__now"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp__common__esp__now.html">ESP-NOW netdev interface</a></td></tr>
<tr class="memdesc:group__cpu__esp__common__esp__now"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br />
WiFi based ESP-NOW network device driver <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp__common__esp__wifi"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp__common__esp__wifi.html">ESP-WiFi netdev interface</a></td></tr>
<tr class="memdesc:group__cpu__esp__common__esp__wifi"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structNetwork.html" title="Network struct within mqtt paho. ">Network</a> device driver for the ESP SoC WiFi interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp32__esp__ble__nimble"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32__esp__ble__nimble.html">ESP32 Bluetooth LE HCI for NimBLE host</a></td></tr>
<tr class="memdesc:group__cpu__esp32__esp__ble__nimble"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESP32 Bluetooth LE HCI implementation for NimBLE host. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp32__esp__can"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32__esp__can.html">ESP32 CAN controller</a></td></tr>
<tr class="memdesc:group__cpu__esp32__esp__can"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN controller driver for ESP32 (esp_can) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp32__esp__eth"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32__esp__eth.html">ESP32 Ethernet netdev interface</a></td></tr>
<tr class="memdesc:group__cpu__esp32__esp__eth"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br />
ESP32 ethernet network device driver <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp32__conf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32__conf.html">ESP32 compile configurations</a></td></tr>
<tr class="memdesc:group__cpu__esp32__conf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compile-time configuration macros for ESP32x SoCs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp32__esp32"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32__esp32.html">ESP32 family</a></td></tr>
<tr class="memdesc:group__cpu__esp32__esp32"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br />
Specific properties of ESP32 variant (family) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp32__esp32c3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32__esp32c3.html">ESP32-C3 family</a></td></tr>
<tr class="memdesc:group__cpu__esp32__esp32c3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br />
Specific properties of ESP32-C3 variant (family) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp32__esp32s2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32__esp32s2.html">ESP32-S2 family</a></td></tr>
<tr class="memdesc:group__cpu__esp32__esp32s2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br />
Specific properties of ESP32-S2 variant (family) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__esp32__esp32s3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__esp32__esp32s3.html">ESP32-S3 family</a></td></tr>
<tr class="memdesc:group__cpu__esp32__esp32s3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><br />
Specific properties of ESP32-S3 variant (family) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:sdkconfig__default__common_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdkconfig__default__common_8h.html">sdkconfig_default_common.h</a></td></tr>
<tr class="memdesc:sdkconfig__default__common_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default SDK configuration for all ESP32x SoC bootloaders. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:sdkconfig__default__esp32_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdkconfig__default__esp32_8h.html">sdkconfig_default_esp32.h</a></td></tr>
<tr class="memdesc:sdkconfig__default__esp32_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default SDK configuration for the ESP32 SoC bootloader. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:sdkconfig__default__esp32c3_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdkconfig__default__esp32c3_8h.html">sdkconfig_default_esp32c3.h</a></td></tr>
<tr class="memdesc:sdkconfig__default__esp32c3_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default SDK configuration for the ESP32-C3 SoC bootloader. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:sdkconfig__default__esp32s2_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdkconfig__default__esp32s2_8h.html">sdkconfig_default_esp32s2.h</a></td></tr>
<tr class="memdesc:sdkconfig__default__esp32s2_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default SDK configuration for the ESP32-S2 SoC bootloader. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:sdkconfig__default__esp32s3_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdkconfig__default__esp32s3_8h.html">sdkconfig_default_esp32s3.h</a></td></tr>
<tr class="memdesc:sdkconfig__default__esp32s3_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default SDK configuration for the ESP32-S3 SoC bootloader. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:esp__log_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp__log_8h.html">esp_log.h</a></td></tr>
<tr class="memdesc:esp__log_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapper for source code compatibility of ESP-IDF log with RIOT's log module. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc__arch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="adc__arch_8h.html">adc_arch.h</a></td></tr>
<tr class="memdesc:adc__arch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture specific ADC definitions and functions for ESP32. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc__arch__private_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="adc__arch__private_8h.html">adc_arch_private.h</a></td></tr>
<tr class="memdesc:adc__arch__private_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture specific internal ADC functions for ESP32. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cpu__conf__esp32_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__conf__esp32_8h.html">cpu_conf_esp32.h</a></td></tr>
<tr class="memdesc:cpu__conf__esp32_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compile-time configuration macros for ESP32 SoCs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cpu__conf__esp32c3_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__conf__esp32c3_8h.html">cpu_conf_esp32c3.h</a></td></tr>
<tr class="memdesc:cpu__conf__esp32c3_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compile-time configuration macros for ESP32-C3 SoCs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cpu__conf__esp32s2_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__conf__esp32s2_8h.html">cpu_conf_esp32s2.h</a></td></tr>
<tr class="memdesc:cpu__conf__esp32s2_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compile-time configuration macros for ESP32-S2 SoCs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cpu__conf__esp32s3_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__conf__esp32s3_8h.html">cpu_conf_esp32s3.h</a></td></tr>
<tr class="memdesc:cpu__conf__esp32s3_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compile-time configuration macros for ESP32-S3 SoCs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:FreeRTOSConfig_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="FreeRTOSConfig_8h.html">FreeRTOSConfig.h</a></td></tr>
<tr class="memdesc:FreeRTOSConfig_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">FreeRTOS configuration for ESP32 as required by ESP-IDF. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:esp32_2include_2gpio__arch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2gpio__arch_8h.html">gpio_arch.h</a></td></tr>
<tr class="memdesc:esp32_2include_2gpio__arch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture specific GPIO functions for ESP32. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:esp32_2include_2gpio__ll__arch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2gpio__ll__arch_8h.html">gpio_ll_arch.h</a></td></tr>
<tr class="memdesc:esp32_2include_2gpio__ll__arch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific part of the Peripheral GPIO Low-Level API. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:esp32_2include_2irq__arch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2irq__arch_8h.html">irq_arch.h</a></td></tr>
<tr class="memdesc:esp32_2include_2irq__arch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of the kernels irq interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:newlib_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="newlib_8h.html">newlib.h</a></td></tr>
<tr class="memdesc:newlib_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapper for <a class="el" href="features_8h.html" title="Wrapper for sys/features.h. ">sys/features.h</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:esp32_2include_2periph__cpu_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2periph__cpu_8h.html">periph_cpu.h</a></td></tr>
<tr class="memdesc:esp32_2include_2periph__cpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral configuration that is common for all ESP32x SoCs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:periph__cpu__esp32_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="periph__cpu__esp32_8h.html">periph_cpu_esp32.h</a></td></tr>
<tr class="memdesc:periph__cpu__esp32_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESP32 specific peripheral configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:periph__cpu__esp32c3_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="periph__cpu__esp32c3_8h.html">periph_cpu_esp32c3.h</a></td></tr>
<tr class="memdesc:periph__cpu__esp32c3_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESP32-C3 specific peripheral configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:periph__cpu__esp32s2_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="periph__cpu__esp32s2_8h.html">periph_cpu_esp32s2.h</a></td></tr>
<tr class="memdesc:periph__cpu__esp32s2_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESP32-S2 specific peripheral configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:periph__cpu__esp32s3_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="periph__cpu__esp32s3_8h.html">periph_cpu_esp32s3.h</a></td></tr>
<tr class="memdesc:periph__cpu__esp32s3_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESP32-S3 specific peripheral configuration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:rtt__arch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rtt__arch_8h.html">rtt_arch.h</a></td></tr>
<tr class="memdesc:rtt__arch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture specific RTT functions for ESP32. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cpu_2esp32_2include_2sdkconfig_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2esp32_2include_2sdkconfig_8h.html">sdkconfig.h</a></td></tr>
<tr class="memdesc:cpu_2esp32_2include_2sdkconfig_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDK configuration used by ESP-IDF for all ESP32x SoC variants (families) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:sdkconfig__esp32_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdkconfig__esp32_8h.html">sdkconfig_esp32.h</a></td></tr>
<tr class="memdesc:sdkconfig__esp32_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDK configuration used by the ESP-IDF for ESP32 SoC variant (family) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:sdkconfig__esp32c3_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdkconfig__esp32c3_8h.html">sdkconfig_esp32c3.h</a></td></tr>
<tr class="memdesc:sdkconfig__esp32c3_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDK configuration used by the ESP-IDF for ESP32-C3 SoC variant (family) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:sdkconfig__esp32s2_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdkconfig__esp32s2_8h.html">sdkconfig_esp32s2.h</a></td></tr>
<tr class="memdesc:sdkconfig__esp32s2_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDK configuration used by the ESP-IDF for ESP32-S2 SoC variant (family) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:sdkconfig__esp32s3_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdkconfig__esp32s3_8h.html">sdkconfig_esp32s3.h</a></td></tr>
<tr class="memdesc:sdkconfig__esp32s3_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDK configuration used by the ESP-IDF for ESP32-S3 SoC variant (family) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:features_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="features_8h.html">features.h</a></td></tr>
<tr class="memdesc:features_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapper for <a class="el" href="features_8h.html" title="Wrapper for sys/features.h. ">sys/features.h</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:lock_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lock_8h.html">lock.h</a></td></tr>
<tr class="memdesc:lock_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapper for <a class="el" href="lock_8h.html" title="Wrapper for sys/lock.h. ">sys/lock.h</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:esp32_2include_2syscalls_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="esp32_2include_2syscalls_8h.html">syscalls.h</a></td></tr>
<tr class="memdesc:esp32_2include_2syscalls_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of required system calls. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Mar 13 2025 10:38:31 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
