Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: NERP_demo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NERP_demo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NERP_demo_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : NERP_demo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\update_joy2.v" into library work
Parsing module <update_joy2>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\update_joy1.v" into library work
Parsing module <update_joy1>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\mover.v" into library work
Parsing module <mover>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\joy_interface.v" into library work
Parsing module <joy_interface>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\joy_control.v" into library work
Parsing module <joy_control>.
WARNING:HDLCompiler:751 - "C:\Users\152\Desktop\M152A-project\joy_control.v" Line 12: Redeclaration of ansi port SS is not allowed
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\state_machine.v" into library work
Parsing module <state_machine>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\score_display.v" into library work
Parsing module <score_display>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\joy.v" into library work
Parsing module <joy>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\bounce.v" into library work
Parsing module <bounce>.
Analyzing Verilog file "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" into library work
Parsing module <NERP_demo_top>.
WARNING:HDLCompiler:751 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 129: Redeclaration of ansi port SS_1 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 130: Redeclaration of ansi port MOSI_1 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 131: Redeclaration of ansi port SCLK_1 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 159: Redeclaration of ansi port SS_2 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 160: Redeclaration of ansi port MOSI_2 is not allowed
WARNING:HDLCompiler:751 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 161: Redeclaration of ansi port SCLK_2 is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 185: Port dot_x_1 is not connected to this instance

Elaborating module <NERP_demo_top>.

Elaborating module <bounce>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\bounce.v" Line 55: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <state_machine>.
WARNING:HDLCompiler:189 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 102: Size mismatch in connection of port <p1>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 103: Size mismatch in connection of port <p2>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 104: Size mismatch in connection of port <cur_state>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 104: Assignment to cur_state_2 ignored, since the identifier is never used

Elaborating module <clockdiv>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\clockdiv.v" Line 41: Result of 19-bit expression is truncated to fit in 18-bit target.

Elaborating module <score_display>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 51: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 58: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 59: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 60: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 61: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 62: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 63: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 64: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 71: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 78: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 79: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 80: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 81: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 82: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 83: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\score_display.v" Line 84: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:189 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 121: Size mismatch in connection of port <p1>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 122: Size mismatch in connection of port <p2>. Formal port size is 3-bit while actual signal size is 1-bit.

Elaborating module <joy>.

Elaborating module <joy_control>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\joy_control.v" Line 26: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\joy_control.v" Line 36: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\joy_control.v" Line 47: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\joy_control.v" Line 55: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\joy_control.v" Line 63: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <joy_interface>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\joy_interface.v" Line 36: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\joy_interface.v" Line 50: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\joy_interface.v" Line 52: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 173: Result of 10-bit expression is truncated to fit in 8-bit target.

Elaborating module <vga640x480>.

Elaborating module <update_joy1>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy1.v" Line 54: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy1.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy1.v" Line 59: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy1.v" Line 60: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy1.v" Line 65: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy1.v" Line 66: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy1.v" Line 70: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy1.v" Line 71: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <update_joy2>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy2.v" Line 54: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy2.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy2.v" Line 59: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy2.v" Line 60: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy2.v" Line 65: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy2.v" Line 66: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy2.v" Line 70: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\update_joy2.v" Line 71: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <mover>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\mover.v" Line 100: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\mover.v" Line 101: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\mover.v" Line 105: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\mover.v" Line 106: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\vga640x480.v" Line 240: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\vga640x480.v" Line 255: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\vga640x480.v" Line 269: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\M152A-project\vga640x480.v" Line 270: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:634 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 102: Net <score_1> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" Line 103: Net <score_2> does not have a driver.
WARNING:Xst:2972 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 98. All outputs of instance <fsm> of block <state_machine> are unconnected in block <NERP_demo_top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NERP_demo_top>.
    Related source file is "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v".
INFO:Xst:3210 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 98: Output port <cur_state> of the instance <fsm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 185: Output port <dot_x_1> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 185: Output port <dot_y_1> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 185: Output port <dot_x_2> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 185: Output port <dot_y_2> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 185: Output port <puck_x> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 185: Output port <puck_y> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 185: Output port <collide1> of the instance <U3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\M152A-project\NERP_demo_top.v" line 185: Output port <collide2> of the instance <U3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cur_state> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <score_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <score_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NERP_demo_top> synthesized.

Synthesizing Unit <bounce>.
    Related source file is "C:\Users\152\Desktop\M152A-project\bounce.v".
    Found 1-bit register for signal <button_first_press>.
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <button_state_reg<0>>.
    Found 32-bit adder for signal <counter[31]_GND_2_o_add_1_OUT> created at line 37.
    Found 32-bit comparator greater for signal <GND_2_o_INV_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <bounce> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\152\Desktop\M152A-project\clockdiv.v".
    Found 18-bit register for signal <q>.
    Found 18-bit adder for signal <q[17]_GND_4_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <score_display>.
    Related source file is "C:\Users\152\Desktop\M152A-project\score_display.v".
        d0 = 8'b11000000
        d1 = 8'b11111001
        d2 = 8'b10100100
        d3 = 8'b10110000
        d4 = 8'b10011001
        d5 = 8'b10010010
        left = 2'b00
        midleft = 2'b01
        midright = 2'b10
        right = 2'b11
    Register <seg_dummy_dummy_dummy_dummy_dummy> equivalent to <seg> has been removed
    Register <seg_dummy_dummy_dummy_dummy> equivalent to <seg> has been removed
    Register <seg_dummy_dummy_dummy> equivalent to <seg> has been removed
    Register <seg_dummy_dummy> equivalent to <seg> has been removed
    Register <seg_dummy> equivalent to <seg> has been removed
    Found 4-bit register for signal <an>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <seg>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | segclk (rising_edge)                           |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <seg<6:6>> (without init value) have a constant value of 1 in block <score_display>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <score_display> synthesized.

Synthesizing Unit <joy>.
    Related source file is "C:\Users\152\Desktop\M152A-project\joy.v".
    Found 1-bit register for signal <clk_joy>.
    Found 32-bit register for signal <counter_joy>.
    Found 32-bit adder for signal <counter_joy[31]_GND_7_o_add_2_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <joy> synthesized.

Synthesizing Unit <joy_control>.
    Related source file is "C:\Users\152\Desktop\M152A-project\joy_control.v".
    Found 1-bit register for signal <getByte>.
    Found 40-bit register for signal <DOUT>.
    Found 3-bit register for signal <pState>.
    Found 40-bit register for signal <tmpSR>.
    Found 3-bit register for signal <byteCnt>.
    Found 1-bit register for signal <SS>.
    Found 3-bit adder for signal <byteCnt[2]_GND_8_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <joy_control> synthesized.

Synthesizing Unit <joy_interface>.
    Related source file is "C:\Users\152\Desktop\M152A-project\joy_interface.v".
    Found 1-bit register for signal <CE>.
    Found 1-bit register for signal <BUSY>.
    Found 5-bit register for signal <bitCount>.
    Found 2-bit register for signal <pState>.
    Found 8-bit register for signal <rSR>.
    Found 5-bit adder for signal <bitCount[4]_GND_9_o_add_8_OUT> created at line 50.
    Found 4x1-bit Read Only RAM for signal <pState[1]_PWR_8_o_Mux_13_o>
    Found 2-bit 4-to-1 multiplexer for signal <pState[1]_GND_9_o_wide_mux_15_OUT> created at line 30.
    Found 5-bit comparator greater for signal <bitCount[4]_GND_9_o_LessThan_10_o> created at line 51
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <joy_interface> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\152\Desktop\M152A-project\vga640x480.v".
        s0 = 0
        s1 = 1
        s2 = 2
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        board_x1 = 194
        board_x2 = 224
        board_x3 = 704
        board_x4 = 734
        board_y1 = 71
        board_y2 = 101
        board_y3 = 441
        board_y4 = 471
        mid_xlb = 454
        mid_xub = 474
        mid_ylb = 101
        mid_yub = 441
        left_xlb = 377
        left_xub = 391
        left_ylb = 101
        left_yub = 441
        right_xlb = 537
        right_xub = 551
        right_ylb = 101
        right_yub = 441
        left_cen_xlb = 214
        left_cen_xub = 234
        left_cen_ylb = 246
        left_cen_yub = 296
        right_cen_xlb = 694
        right_cen_xub = 714
        right_cen_ylb = 246
        right_cen_yub = 296
WARNING:Xst:647 - Input <state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <hc>.
    Found 10-bit register for signal <vc>.
    Found 1-bit register for signal <clk_cursor>.
    Found 1-bit register for signal <prev_clk_cursor>.
    Found 1-bit register for signal <up>.
    Found 1-bit register for signal <down>.
    Found 32-bit register for signal <counter_cursor>.
    Found 11-bit subtractor for signal <GND_10_o_GND_10_o_sub_82_OUT> created at line 405.
    Found 11-bit subtractor for signal <GND_10_o_GND_10_o_sub_85_OUT> created at line 405.
    Found 11-bit subtractor for signal <GND_10_o_GND_10_o_sub_93_OUT> created at line 413.
    Found 11-bit subtractor for signal <GND_10_o_GND_10_o_sub_96_OUT> created at line 413.
    Found 11-bit subtractor for signal <GND_10_o_GND_10_o_sub_104_OUT> created at line 420.
    Found 11-bit subtractor for signal <GND_10_o_GND_10_o_sub_107_OUT> created at line 420.
    Found 32-bit adder for signal <counter_cursor[31]_GND_10_o_add_2_OUT> created at line 196.
    Found 10-bit adder for signal <hc[9]_GND_10_o_add_8_OUT> created at line 240.
    Found 10-bit adder for signal <vc[9]_GND_10_o_add_10_OUT> created at line 255.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_87_OUT> created at line 405.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_98_OUT> created at line 413.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_109_OUT> created at line 420.
    Found 32x32-bit multiplier for signal <n0212> created at line 405.
    Found 32x32-bit multiplier for signal <n0214> created at line 405.
    Found 32x32-bit multiplier for signal <n0220> created at line 413.
    Found 32x32-bit multiplier for signal <n0222> created at line 413.
    Found 32x32-bit multiplier for signal <n0228> created at line 420.
    Found 32x32-bit multiplier for signal <n0230> created at line 420.
    Found 10-bit comparator greater for signal <hc[9]_PWR_9_o_LessThan_8_o> created at line 239
    Found 10-bit comparator greater for signal <vc[9]_PWR_9_o_LessThan_10_o> created at line 254
    Found 10-bit comparator greater for signal <hc[9]_GND_10_o_LessThan_17_o> created at line 269
    Found 10-bit comparator greater for signal <vc[9]_GND_10_o_LessThan_19_o> created at line 270
    Found 10-bit comparator lessequal for signal <n0028> created at line 323
    Found 10-bit comparator lessequal for signal <n0030> created at line 323
    Found 10-bit comparator lessequal for signal <n0033> created at line 323
    Found 10-bit comparator lessequal for signal <n0035> created at line 323
    Found 10-bit comparator lessequal for signal <n0043> created at line 339
    Found 10-bit comparator lessequal for signal <n0045> created at line 339
    Found 10-bit comparator lessequal for signal <n0048> created at line 339
    Found 10-bit comparator lessequal for signal <n0051> created at line 339
    Found 10-bit comparator lessequal for signal <n0054> created at line 339
    Found 10-bit comparator lessequal for signal <n0058> created at line 339
    Found 10-bit comparator lessequal for signal <n0062> created at line 339
    Found 10-bit comparator lessequal for signal <n0067> created at line 339
    Found 10-bit comparator lessequal for signal <n0075> created at line 347
    Found 10-bit comparator lessequal for signal <n0077> created at line 347
    Found 10-bit comparator lessequal for signal <n0080> created at line 347
    Found 10-bit comparator lessequal for signal <n0082> created at line 347
    Found 10-bit comparator lessequal for signal <n0088> created at line 355
    Found 10-bit comparator lessequal for signal <n0090> created at line 355
    Found 10-bit comparator lessequal for signal <n0096> created at line 363
    Found 10-bit comparator lessequal for signal <n0098> created at line 363
    Found 10-bit comparator lessequal for signal <n0104> created at line 371
    Found 10-bit comparator lessequal for signal <n0106> created at line 371
    Found 10-bit comparator lessequal for signal <n0109> created at line 371
    Found 10-bit comparator lessequal for signal <n0111> created at line 371
    Found 10-bit comparator lessequal for signal <n0120> created at line 387
    Found 10-bit comparator lessequal for signal <n0122> created at line 387
    Found 32-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_89_o> created at line 405
    Found 32-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_100_o> created at line 413
    Found 32-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_111_o> created at line 420
    Summary:
	inferred   6 Multiplier(s).
	inferred  12 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred  33 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <update_joy1>.
    Related source file is "C:\Users\152\Desktop\M152A-project\update_joy1.v".
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        init_x = 204
        init_y = 271
        x_lb = 239
        x_ub = 362
        y_lb = 116
        y_ub = 426
    Found 10-bit register for signal <dot_y>.
    Found 10-bit register for signal <dot_x>.
    Found 10-bit adder for signal <dot_x[9]_GND_11_o_add_5_OUT> created at line 54.
    Found 10-bit adder for signal <dot_x[9]_GND_11_o_add_7_OUT> created at line 55.
    Found 10-bit adder for signal <dot_y[9]_GND_11_o_add_31_OUT> created at line 70.
    Found 10-bit adder for signal <dot_y[9]_GND_11_o_add_33_OUT> created at line 71.
    Found 10-bit subtractor for signal <GND_11_o_GND_11_o_sub_15_OUT<9:0>> created at line 59.
    Found 10-bit subtractor for signal <GND_11_o_GND_11_o_sub_18_OUT<9:0>> created at line 60.
    Found 10-bit subtractor for signal <GND_11_o_GND_11_o_sub_24_OUT<9:0>> created at line 65.
    Found 10-bit subtractor for signal <GND_11_o_GND_11_o_sub_26_OUT<9:0>> created at line 66.
    Found 10-bit comparator greater for signal <dot_x[9]_GND_11_o_LessThan_4_o> created at line 52
    Found 10-bit comparator greater for signal <joy_x[9]_GND_11_o_LessThan_5_o> created at line 54
    Found 10-bit comparator lessequal for signal <joy_x[9]_GND_11_o_LessThan_7_o> created at line 55
    Found 10-bit comparator greater for signal <GND_11_o_dot_x[9]_LessThan_12_o> created at line 57
    Found 10-bit comparator greater for signal <PWR_10_o_joy_x[9]_LessThan_13_o> created at line 59
    Found 10-bit comparator greater for signal <GND_11_o_dot_x[9]_LessThan_14_o> created at line 59
    Found 10-bit comparator greater for signal <PWR_10_o_joy_x[9]_LessThan_16_o> created at line 60
    Found 10-bit comparator greater for signal <GND_11_o_dot_x[9]_LessThan_17_o> created at line 60
    Found 10-bit comparator greater for signal <GND_11_o_dot_y[9]_LessThan_22_o> created at line 63
    Found 10-bit comparator greater for signal <joy_y[9]_GND_11_o_LessThan_23_o> created at line 65
    Found 10-bit comparator lessequal for signal <joy_y[9]_GND_11_o_LessThan_25_o> created at line 66
    Found 10-bit comparator greater for signal <dot_y[9]_GND_11_o_LessThan_30_o> created at line 68
    Found 10-bit comparator greater for signal <PWR_10_o_joy_y[9]_LessThan_31_o> created at line 70
    Found 10-bit comparator greater for signal <PWR_10_o_joy_y[9]_LessThan_33_o> created at line 71
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <update_joy1> synthesized.

Synthesizing Unit <update_joy2>.
    Related source file is "C:\Users\152\Desktop\M152A-project\update_joy2.v".
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        init_x = 724
        init_y = 271
        x_lb = 566
        x_ub = 689
        y_lb = 116
        y_ub = 426
    Found 10-bit register for signal <dot_y>.
    Found 10-bit register for signal <dot_x>.
    Found 10-bit adder for signal <dot_x[9]_GND_13_o_add_5_OUT> created at line 54.
    Found 10-bit adder for signal <dot_x[9]_GND_13_o_add_7_OUT> created at line 55.
    Found 10-bit adder for signal <dot_y[9]_GND_13_o_add_31_OUT> created at line 70.
    Found 10-bit adder for signal <dot_y[9]_GND_13_o_add_33_OUT> created at line 71.
    Found 10-bit subtractor for signal <GND_13_o_GND_13_o_sub_15_OUT<9:0>> created at line 59.
    Found 10-bit subtractor for signal <GND_13_o_GND_13_o_sub_18_OUT<9:0>> created at line 60.
    Found 10-bit subtractor for signal <GND_13_o_GND_13_o_sub_24_OUT<9:0>> created at line 65.
    Found 10-bit subtractor for signal <GND_13_o_GND_13_o_sub_26_OUT<9:0>> created at line 66.
    Found 10-bit comparator greater for signal <dot_x[9]_PWR_12_o_LessThan_4_o> created at line 52
    Found 10-bit comparator greater for signal <joy_x[9]_GND_13_o_LessThan_5_o> created at line 54
    Found 10-bit comparator lessequal for signal <joy_x[9]_GND_13_o_LessThan_7_o> created at line 55
    Found 10-bit comparator greater for signal <PWR_12_o_dot_x[9]_LessThan_12_o> created at line 57
    Found 10-bit comparator greater for signal <PWR_12_o_joy_x[9]_LessThan_13_o> created at line 59
    Found 10-bit comparator greater for signal <GND_13_o_dot_x[9]_LessThan_14_o> created at line 59
    Found 10-bit comparator greater for signal <PWR_12_o_joy_x[9]_LessThan_16_o> created at line 60
    Found 10-bit comparator greater for signal <GND_13_o_dot_x[9]_LessThan_17_o> created at line 60
    Found 10-bit comparator greater for signal <GND_13_o_dot_y[9]_LessThan_22_o> created at line 63
    Found 10-bit comparator greater for signal <joy_y[9]_GND_13_o_LessThan_23_o> created at line 65
    Found 10-bit comparator lessequal for signal <joy_y[9]_GND_13_o_LessThan_25_o> created at line 66
    Found 10-bit comparator greater for signal <dot_y[9]_GND_13_o_LessThan_30_o> created at line 68
    Found 10-bit comparator greater for signal <PWR_12_o_joy_y[9]_LessThan_31_o> created at line 70
    Found 10-bit comparator greater for signal <PWR_12_o_joy_y[9]_LessThan_33_o> created at line 71
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <update_joy2> synthesized.

Synthesizing Unit <mover>.
    Related source file is "C:\Users\152\Desktop\M152A-project\mover.v".
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        x_lower = 234
        y_lower = 111
        x_upper = 694
        y_upper = 431
        left_cen_xlb = 214
        left_cen_xub = 234
        left_cen_ylb = 246
        left_cen_yub = 296
        right_cen_xlb = 694
        right_cen_xub = 714
        right_cen_ylb = 246
        right_cen_yub = 296
    Found 1-bit register for signal <reverse_x>.
    Found 1-bit register for signal <reverse_y>.
    Found 1-bit register for signal <collide1>.
    Found 1-bit register for signal <collide2>.
    Found 10-bit register for signal <dot_y>.
    Found 4-bit register for signal <delta_x>.
    Found 4-bit register for signal <delta_y>.
    Found 10-bit register for signal <dot_x>.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_19_OUT> created at line 99.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_22_OUT> created at line 99.
    Found 10-bit subtractor for signal <n0162> created at line 100.
    Found 10-bit subtractor for signal <n0165> created at line 101.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_31_OUT> created at line 104.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_34_OUT> created at line 104.
    Found 10-bit subtractor for signal <n0171> created at line 105.
    Found 10-bit subtractor for signal <n0174> created at line 106.
    Found 10-bit subtractor for signal <dot_x[9]_GND_15_o_sub_53_OUT> created at line 134.
    Found 10-bit subtractor for signal <dot_y[9]_GND_15_o_sub_57_OUT> created at line 137.
    Found 32-bit adder for signal <GND_15_o_GND_15_o_add_24_OUT> created at line 99.
    Found 10-bit adder for signal <n0096> created at line 100.
    Found 10-bit adder for signal <n0098> created at line 101.
    Found 32-bit adder for signal <GND_15_o_GND_15_o_add_36_OUT> created at line 104.
    Found 10-bit adder for signal <n0105> created at line 105.
    Found 10-bit adder for signal <n0107> created at line 106.
    Found 10-bit adder for signal <dot_x[9]_GND_15_o_add_51_OUT> created at line 133.
    Found 10-bit adder for signal <dot_y[9]_GND_15_o_add_55_OUT> created at line 136.
    Found 32x32-bit multiplier for signal <n0091> created at line 99.
    Found 32x32-bit multiplier for signal <n0093> created at line 99.
    Found 32x32-bit multiplier for signal <n0100> created at line 104.
    Found 32x32-bit multiplier for signal <n0102> created at line 104.
    Found 10-bit comparator lessequal for signal <n0003> created at line 80
    Found 10-bit comparator lessequal for signal <n0005> created at line 80
    Found 10-bit comparator lessequal for signal <n0008> created at line 80
    Found 10-bit comparator lessequal for signal <n0010> created at line 80
    Found 10-bit comparator lessequal for signal <n0015> created at line 90
    Found 10-bit comparator lessequal for signal <n0017> created at line 90
    Found 32-bit comparator greater for signal <n0027> created at line 99
    Found 32-bit comparator greater for signal <n0038> created at line 104
    Found 10-bit comparator greater for signal <GND_15_o_dot_y[9]_LessThan_47_o> created at line 116
    Found 10-bit comparator greater for signal <dot_y[9]_GND_15_o_LessThan_48_o> created at line 119
    Found 10-bit comparator greater for signal <PWR_13_o_dot_x[9]_LessThan_49_o> created at line 122
    Found 10-bit comparator lessequal for signal <dot_x[9]_GND_15_o_LessThan_50_o> created at line 125
    Summary:
	inferred   4 Multiplier(s).
	inferred  16 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mover> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 10
 32x32-bit multiplier                                  : 10
# Adders/Subtractors                                   : 53
 10-bit adder                                          : 14
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 12
 11-bit subtractor                                     : 10
 18-bit adder                                          : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 10
 5-bit adder                                           : 2
# Registers                                            : 54
 1-bit register                                        : 23
 10-bit register                                       : 8
 18-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 4
 32-bit register                                       : 5
 4-bit register                                        : 3
 40-bit register                                       : 4
 5-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 77
 10-bit comparator greater                             : 31
 10-bit comparator lessequal                           : 37
 32-bit comparator greater                             : 7
 5-bit comparator greater                              : 2
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 22
 2-bit 2-to-1 multiplexer                              : 11
 2-bit 4-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 29
 4-bit 2-to-1 multiplexer                              : 2
 40-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <DOUT_0> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_1> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_2> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_3> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_4> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_0> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_1> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_2> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_3> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_4> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <jc>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <jc>.

Synthesizing (advanced) Unit <bounce>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <bounce> synthesized (advanced).

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <joy>.
The following registers are absorbed into counter <counter_joy>: 1 register on signal <counter_joy>.
Unit <joy> synthesized (advanced).

Synthesizing (advanced) Unit <joy_control>.
The following registers are absorbed into counter <byteCnt>: 1 register on signal <byteCnt>.
Unit <joy_control> synthesized (advanced).

Synthesizing (advanced) Unit <joy_interface>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
INFO:Xst:3231 - The small RAM <Mram_pState[1]_PWR_8_o_Mux_13_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pState>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <joy_interface> synthesized (advanced).

Synthesizing (advanced) Unit <mover>.
The following registers are absorbed into accumulator <dot_y>: 1 register on signal <dot_y>.
The following registers are absorbed into accumulator <dot_x>: 1 register on signal <dot_x>.
The following registers are absorbed into accumulator <delta_x>: 1 register on signal <delta_x>.
The following registers are absorbed into accumulator <delta_y>: 1 register on signal <delta_y>.
	Multiplier <Mmult_n0100> in block <mover> and adder/subtractor <Madd_GND_15_o_GND_15_o_add_36_OUT> in block <mover> are combined into a MAC<Maddsub_n0100>.
	Multiplier <Mmult_n0091> in block <mover> and adder/subtractor <Madd_GND_15_o_GND_15_o_add_24_OUT> in block <mover> are combined into a MAC<Maddsub_n0091>.
Unit <mover> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <counter_cursor>: 1 register on signal <counter_cursor>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
	Multiplier <Mmult_n0212> in block <vga640x480> and adder/subtractor <Madd_GND_10_o_GND_10_o_add_87_OUT> in block <vga640x480> are combined into a MAC<Maddsub_n0212>.
	Multiplier <Mmult_n0228> in block <vga640x480> and adder/subtractor <Madd_GND_10_o_GND_10_o_add_109_OUT> in block <vga640x480> are combined into a MAC<Maddsub_n0228>.
	Multiplier <Mmult_n0220> in block <vga640x480> and adder/subtractor <Madd_GND_10_o_GND_10_o_add_98_OUT> in block <vga640x480> are combined into a MAC<Maddsub_n0220>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 5
 11x11-to-32-bit MAC                                   : 5
# Multipliers                                          : 5
 11x11-bit multiplier                                  : 5
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 8
 10-bit subtractor                                     : 8
 11-bit subtractor                                     : 10
 4-bit adder                                           : 2
 4-bit subtractor                                      : 4
# Counters                                             : 12
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 5
 5-bit up counter                                      : 2
# Accumulators                                         : 4
 10-bit updown accumulator                             : 2
 4-bit up loadable accumulator                         : 2
# Registers                                            : 253
 Flip-Flops                                            : 253
# Comparators                                          : 77
 10-bit comparator greater                             : 31
 10-bit comparator lessequal                           : 37
 32-bit comparator greater                             : 7
 5-bit comparator greater                              : 2
# Multiplexers                                         : 72
 1-bit 2-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 20
 2-bit 2-to-1 multiplexer                              : 11
 2-bit 4-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 27
 40-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:1710 - FF/Latch <dot_y_0> (without init value) has a constant value of 1 in block <update_joy1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dot_x_0> (without init value) has a constant value of 0 in block <update_joy1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dot_y_0> (without init value) has a constant value of 1 in block <update_joy2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dot_x_0> (without init value) has a constant value of 0 in block <update_joy2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <NERP_demo_top> ...

Optimizing unit <bounce> ...

Optimizing unit <joy_control> ...

Optimizing unit <joy_interface> ...

Optimizing unit <vga640x480> ...

Optimizing unit <update_joy1> ...

Optimizing unit <update_joy2> ...

Optimizing unit <mover> ...
WARNING:Xst:2677 - Node <joy1/jc/DOUT_31> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_30> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_29> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_28> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_27> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_26> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_15> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_14> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_13> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_12> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_11> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_10> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_7> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_6> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_5> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_4> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_3> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_2> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_1> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy1/jc/DOUT_0> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_31> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_30> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_29> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_28> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_27> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_26> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_15> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_14> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_13> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_12> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_11> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_10> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_7> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_6> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_5> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_4> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_3> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_2> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_1> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:2677 - Node <joy2/jc/DOUT_0> of sequential type is unconnected in block <NERP_demo_top>.
WARNING:Xst:1710 - FF/Latch <U3/puck/dot_y_9> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball2/dot_y_9> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball2/dot_x_8> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball2/dot_x_9> (without init value) has a constant value of 1 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball1/dot_y_9> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/ball1/dot_x_9> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U/counter_25> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U/counter_26> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U/counter_27> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U/counter_28> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U/counter_29> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U/counter_30> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U/counter_31> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D/counter_25> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D/counter_26> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D/counter_27> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D/counter_28> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D/counter_29> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D/counter_30> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D/counter_31> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U3/puck/delta_x_0> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/puck/delta_y_0> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_10> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_10> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_11> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_11> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_12> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_12> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_13> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_13> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_14> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_14> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_15> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_15> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_20> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_20> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_16> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_16> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_21> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_21> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_17> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_17> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_22> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_22> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_18> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_18> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_23> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_23> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_19> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_19> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_24> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_24> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_25> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_25> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_30> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_30> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_26> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_26> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_31> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_31> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_27> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_27> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_28> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_28> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_29> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_29> 
INFO:Xst:2261 - The FF/Latch <joy2/clk_joy> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/clk_joy> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_0> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_0> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_1> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_1> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_2> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_2> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_3> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_3> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_4> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_4> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_5> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_5> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_6> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_6> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_7> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_7> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_8> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_8> 
INFO:Xst:2261 - The FF/Latch <joy2/counter_joy_9> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <joy1/counter_joy_9> 
INFO:Xst:3203 - The FF/Latch <U3/puck/dot_x_0> in Unit <NERP_demo_top> is the opposite to the following FF/Latch, which will be removed : <U3/puck/dot_y_0> 
INFO:Xst:3203 - The FF/Latch <U3/ball1/dot_x_7> in Unit <NERP_demo_top> is the opposite to the following FF/Latch, which will be removed : <U3/ball1/dot_x_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NERP_demo_top, actual ratio is 10.
FlipFlop U3/puck/dot_x_0 has been replicated 1 time(s)
FlipFlop score/seg has been replicated 5 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 405
 Flip-Flops                                            : 405

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NERP_demo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1351
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 131
#      LUT2                        : 211
#      LUT3                        : 70
#      LUT4                        : 45
#      LUT5                        : 115
#      LUT6                        : 161
#      MUXCY                       : 303
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 280
# FlipFlops/Latches                : 405
#      FD                          : 9
#      FD_1                        : 8
#      FDC                         : 35
#      FDCE                        : 38
#      FDE                         : 22
#      FDE_1                       : 130
#      FDP                         : 11
#      FDPE                        : 28
#      FDR                         : 74
#      FDRE                        : 50
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 5
#      OBUF                        : 40
# DSPs                             : 10
#      DSP48A1                     : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             399  out of  18224     2%  
 Number of Slice LUTs:                  760  out of   9112     8%  
    Number used as Logic:               760  out of   9112     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    821
   Number with an unused Flip Flop:     422  out of    821    51%  
   Number with an unused LUT:            61  out of    821     7%  
   Number of fully used LUT-FF pairs:   338  out of    821    41%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    232    19%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                     10  out of     32    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U1/q_17                            | NONE(score/an_3)       | 14    |
clk                                | BUFGP                  | 201   |
joy2/clk_joy                       | BUFG                   | 170   |
U1/q_1                             | BUFG                   | 20    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.660ns (Maximum Frequency: 73.209MHz)
   Minimum input arrival time before clock: 4.540ns
   Maximum output required time after clock: 16.984ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_17'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            score/state_FSM_FFd4 (FF)
  Destination:       score/an_3 (FF)
  Source Clock:      U1/q_17 rising
  Destination Clock: U1/q_17 rising

  Data Path: score/state_FSM_FFd4 to score/an_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  score/state_FSM_FFd4 (score/state_FSM_FFd3-In)
     INV:I->O              1   0.206   0.579  score/state_state[1]_PWR_5_o_wide_mux_4_OUT<3>1_INV_0 (score/state[1]_PWR_5_o_wide_mux_4_OUT<3>)
     FDP:D                     0.102          score/an_3
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.660ns (frequency: 73.209MHz)
  Total number of paths / destination ports: 29870535 / 371
-------------------------------------------------------------------------
Delay:               13.660ns (Levels of Logic = 22)
  Source:            U3/puck/dot_y_1 (FF)
  Destination:       U3/puck/delta_x_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U3/puck/dot_y_1 to U3/puck/delta_x_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            16   0.447   1.109  U3/puck/dot_y_1 (U3/puck/dot_y_1)
     LUT2:I0->O            1   0.203   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_lut<1> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<1> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<2> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<3> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<4> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<5> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<6> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<7> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<8> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<9> (U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_cy<9>)
     XORCY:CI->O          16   0.180   1.004  U3/puck/Msub_GND_15_o_GND_15_o_sub_22_OUT_xor<10> (U3/puck/GND_15_o_GND_15_o_sub_22_OUT<10>)
     DSP48A1:A10->PCOUT47    1   4.469   0.000  U3/puck/Mmult_n0093 (U3/puck/Mmult_n0093_PCOUT_to_Maddsub_n0091_PCIN_47)
     DSP48A1:PCIN47->P6    2   2.264   0.961  U3/puck/Maddsub_n0091 (U3/puck/GND_15_o_GND_15_o_add_24_OUT<6>)
     LUT5:I0->O            1   0.203   0.000  U3/puck/Mcompar_n0027_lut<1> (U3/puck/Mcompar_n0027_lut<1>)
     MUXCY:S->O            1   0.172   0.000  U3/puck/Mcompar_n0027_cy<1> (U3/puck/Mcompar_n0027_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Mcompar_n0027_cy<2> (U3/puck/Mcompar_n0027_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Mcompar_n0027_cy<3> (U3/puck/Mcompar_n0027_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Mcompar_n0027_cy<4> (U3/puck/Mcompar_n0027_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/puck/Mcompar_n0027_cy<5> (U3/puck/Mcompar_n0027_cy<5>)
     MUXCY:CI->O          12   0.019   0.909  U3/puck/Mcompar_n0027_cy<6> (U3/puck/Mcompar_n0027_cy<6>)
     LUT6:I5->O            1   0.205   0.808  U3/puck/Maccum_delta_x_cy<1>11 (U3/puck/Maccum_delta_x_cy<1>)
     LUT5:I2->O            1   0.205   0.000  U3/puck/Maccum_delta_x_xor<3>11 (U3/puck/Result<3>)
     FDCE:D                    0.102          U3/puck/delta_x_3
    ----------------------------------------
    Total                     13.660ns (8.869ns logic, 4.791ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'joy2/clk_joy'
  Clock period: 5.245ns (frequency: 190.672MHz)
  Total number of paths / destination ports: 822 / 330
-------------------------------------------------------------------------
Delay:               2.622ns (Levels of Logic = 1)
  Source:            joy1/ji/pState_1 (FF)
  Destination:       joy1/ji/rSR_7 (FF)
  Source Clock:      joy2/clk_joy falling
  Destination Clock: joy2/clk_joy rising

  Data Path: joy1/ji/pState_1 to joy1/ji/rSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             6   0.447   0.849  joy1/ji/pState_1 (joy1/ji/pState_1)
     LUT3:I1->O            8   0.203   0.802  joy1/ji/GND_9_o_CE_AND_2_o1 (joy1/ji/GND_9_o_CE_AND_2_o)
     FDE:CE                    0.322          joy1/ji/rSR_0
    ----------------------------------------
    Total                      2.622ns (0.972ns logic, 1.650ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_1'
  Clock period: 4.805ns (frequency: 208.134MHz)
  Total number of paths / destination ports: 1215 / 30
-------------------------------------------------------------------------
Delay:               4.805ns (Levels of Logic = 13)
  Source:            U3/hc_3 (FF)
  Destination:       U3/hc_9 (FF)
  Source Clock:      U1/q_1 rising
  Destination Clock: U1/q_1 rising

  Data Path: U3/hc_3 to U3/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.277  U3/hc_3 (U3/hc_3)
     LUT5:I0->O            3   0.203   0.651  U3/hc[9]_PWR_9_o_LessThan_8_o_inv1 (U3/hc[9]_PWR_9_o_LessThan_8_o_inv1)
     LUT6:I5->O           15   0.205   1.210  U3/hc[9]_PWR_9_o_LessThan_8_o_inv2 (U3/hc[9]_PWR_9_o_LessThan_8_o_inv)
     LUT3:I0->O            1   0.205   0.000  U3/Mcount_hc_lut<0> (U3/Mcount_hc_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcount_hc_cy<0> (U3/Mcount_hc_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<1> (U3/Mcount_hc_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<2> (U3/Mcount_hc_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<3> (U3/Mcount_hc_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<4> (U3/Mcount_hc_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<5> (U3/Mcount_hc_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<6> (U3/Mcount_hc_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<7> (U3/Mcount_hc_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  U3/Mcount_hc_cy<8> (U3/Mcount_hc_cy<8>)
     XORCY:CI->O           1   0.180   0.000  U3/Mcount_hc_xor<9> (U3/Mcount_hc9)
     FDC:D                     0.102          U3/hc_9
    ----------------------------------------
    Total                      4.805ns (1.666ns logic, 3.139ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_17'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.560ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       score/an_3 (FF)
  Destination Clock: U1/q_17 rising

  Data Path: clr to score/an_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           112   1.222   1.908  clr_IBUF (clr_IBUF)
     FDP:PRE                   0.430          score/seg
    ----------------------------------------
    Total                      3.560ns (1.652ns logic, 1.908ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 186 / 184
-------------------------------------------------------------------------
Offset:              4.540ns (Levels of Logic = 2)
  Source:            btnD (PAD)
  Destination:       D/counter_24 (FF)
  Destination Clock: clk rising

  Data Path: btnD to D/counter_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.492  btnD_IBUF (btnD_IBUF)
     LUT3:I0->O           25   0.205   1.192  D/_n00321 (D/_n0032)
     FDRE:R                    0.430          D/counter_0
    ----------------------------------------
    Total                      4.540ns (1.857ns logic, 2.683ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'joy2/clk_joy'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            MISO_1 (PAD)
  Destination:       joy1/ji/rSR_0 (FF)
  Destination Clock: joy2/clk_joy rising

  Data Path: MISO_1 to joy1/ji/rSR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  MISO_1_IBUF (MISO_1_IBUF)
     FDE:D                     0.102          joy1/ji/rSR_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.560ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U3/vc_9 (FF)
  Destination Clock: U1/q_1 rising

  Data Path: clr to U3/vc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           112   1.222   1.908  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          U3/hc_0
    ----------------------------------------
    Total                      3.560ns (1.652ns logic, 1.908ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_17'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            score/seg_1 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      U1/q_17 rising

  Data Path: score/seg_1 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  score/seg_1 (score/seg_1)
     OBUF:I->O                 2.571          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_1'
  Total number of paths / destination ports: 34653960 / 10
-------------------------------------------------------------------------
Offset:              16.984ns (Levels of Logic = 21)
  Source:            U3/vc_3 (FF)
  Destination:       red<1> (PAD)
  Source Clock:      U1/q_1 rising

  Data Path: U3/vc_3 to red<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.132  U3/vc_3 (U3/vc_3)
     LUT2:I0->O            1   0.203   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_lut<3> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_lut<3>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<3> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<4> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<5> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<6> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<7> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<8> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<9> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<9>)
     XORCY:CI->O          16   0.180   1.004  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_xor<10> (U3/GND_10_o_GND_10_o_sub_107_OUT<10>)
     DSP48A1:A10->PCOUT47    1   4.469   0.000  U3/Mmult_n0230 (U3/Mmult_n0230_PCOUT_to_Maddsub_n0228_PCIN_47)
     DSP48A1:PCIN47->P1    2   2.264   0.961  U3/Maddsub_n0228 (U3/GND_10_o_GND_10_o_add_109_OUT<1>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_lut<0> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<0> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<1> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<2> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<3> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<4> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.827  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<5> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<5>)
     LUT6:I2->O            6   0.203   0.992  U3/Mmux_red1111 (U3/Mmux_red111)
     LUT6:I2->O            1   0.203   0.579  U3/Mmux_red11 (red_0_OBUF)
     OBUF:I->O                 2.571          red_0_OBUF (red<0>)
    ----------------------------------------
    Total                     16.984ns (11.490ns logic, 5.494ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15154811 / 12
-------------------------------------------------------------------------
Offset:              16.920ns (Levels of Logic = 23)
  Source:            U3/ball2/dot_y_1 (FF)
  Destination:       red<1> (PAD)
  Source Clock:      clk rising

  Data Path: U3/ball2/dot_y_1 to red<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            17   0.447   1.028  U3/ball2/dot_y_1 (U3/ball2/dot_y_1)
     LUT2:I1->O            1   0.205   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_lut<1> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<1> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<2> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<3> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<4> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<5> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<6> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<7> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<8> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<9> (U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_cy<9>)
     XORCY:CI->O          16   0.180   1.004  U3/Msub_GND_10_o_GND_10_o_sub_107_OUT_xor<10> (U3/GND_10_o_GND_10_o_sub_107_OUT<10>)
     DSP48A1:A10->PCOUT47    1   4.469   0.000  U3/Mmult_n0230 (U3/Mmult_n0230_PCOUT_to_Maddsub_n0228_PCIN_47)
     DSP48A1:PCIN47->P1    2   2.264   0.961  U3/Maddsub_n0228 (U3/GND_10_o_GND_10_o_add_109_OUT<1>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_lut<0> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<0> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<1> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<2> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<3> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<4> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.827  U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<5> (U3/Mcompar_GND_10_o_GND_10_o_LessThan_111_o_cy<5>)
     LUT6:I2->O            6   0.203   0.992  U3/Mmux_red1111 (U3/Mmux_red111)
     LUT6:I2->O            1   0.203   0.579  U3/Mmux_red11 (red_0_OBUF)
     OBUF:I->O                 2.571          red_0_OBUF (red<0>)
    ----------------------------------------
    Total                     16.920ns (11.530ns logic, 5.390ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'joy2/clk_joy'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            joy1/ji/CE (FF)
  Destination:       SCLK_1 (PAD)
  Source Clock:      joy2/clk_joy falling

  Data Path: joy1/ji/CE to SCLK_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.721  joy1/ji/CE (joy1/ji/CE)
     LUT2:I0->O            1   0.203   0.579  joy1/ji/Mmux_SCLK11 (SCLK_1_OBUF)
     OBUF:I->O                 2.571          SCLK_1_OBUF (SCLK_1)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/q_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_1         |    4.805|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/q_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_17        |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.660|         |         |         |
joy2/clk_joy   |         |    7.110|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock joy2/clk_joy
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.469|         |
joy2/clk_joy   |    1.165|    2.622|    3.913|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.20 secs
 
--> 

Total memory usage is 268792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  177 (   0 filtered)
Number of infos    :   47 (   0 filtered)

