# CPU-Design
5 stage pipelined CPU design (instruction fetch, instruction decode, instruction execute, memory, writeback) 
