module top_module (
    input clk,
    input resetn,
    input [1:0] byteena,
    input [15:0] d,
    output [15:0] q
);
    
    always @ (posedge clk) begin
        if(!resetn) begin
           q <= 0; 
        end
        
        else if (byteena == 2'd01 ) begin
            q[7:0] <= d[7:0]; 
        end
        
        else if (byteena == 2'd10) begin
            q[15:8] <= d[15:8]; 
        end
        
        else if (byteena == 2'd11) begin
            q <= d; 
        end 
        
        else if (byteena == 2'd00) begin
            q <= q; 
        end       
        
    end
    
    
    
    
    
    
    

endmodule