
engine_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e08  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08003fe0  08003fe0  00004fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041c8  080041c8  00006030  2**0
                  CONTENTS
  4 .ARM          00000008  080041c8  080041c8  000051c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041d0  080041d0  00006030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041d0  080041d0  000051d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041d4  080041d4  000051d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  080041d8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000030  08004208  00006030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08004208  000060ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e7b3  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002706  00000000  00000000  00014813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd8  00000000  00000000  00016f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000090c  00000000  00000000  00017af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024a2d  00000000  00000000  00018404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fe0c  00000000  00000000  0003ce31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e66ae  00000000  00000000  0004cc3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001332eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002efc  00000000  00000000  00133330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0013622c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000030 	.word	0x20000030
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003fc8 	.word	0x08003fc8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000034 	.word	0x20000034
 8000214:	08003fc8 	.word	0x08003fc8

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <GetPage>:
 * @brief 주소에 해당하는 플래시 페이지 번호 가져오기
 * @param Addr: 플래시 메모리 주소
 * @return 페이지 번호
 */
static uint32_t GetPage(uint32_t Addr)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
    return (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8000516:	0adb      	lsrs	r3, r3, #11
}
 8000518:	4618      	mov	r0, r3
 800051a:	370c      	adds	r7, #12
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr

08000524 <GetBank>:
 * @brief 주소에 해당하는 플래시 뱅크 번호 가져오기
 * @param Addr: 플래시 메모리 주소
 * @return 뱅크 번호 (FLASH_BANK_1 또는 FLASH_BANK_2)
 */
static uint32_t GetBank(uint32_t Addr)
{
 8000524:	b480      	push	{r7}
 8000526:	b085      	sub	sp, #20
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
    uint32_t bank = 0;
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]

    if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0)
 8000530:	4b0f      	ldr	r3, [pc, #60]	@ (8000570 <GetBank+0x4c>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000538:	2b00      	cmp	r3, #0
 800053a:	d109      	bne.n	8000550 <GetBank+0x2c>
    {
        /* 뱅크 스왑 없음 */
        if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4a0d      	ldr	r2, [pc, #52]	@ (8000574 <GetBank+0x50>)
 8000540:	4293      	cmp	r3, r2
 8000542:	d802      	bhi.n	800054a <GetBank+0x26>
        {
            bank = FLASH_BANK_1;
 8000544:	2301      	movs	r3, #1
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	e00b      	b.n	8000562 <GetBank+0x3e>
        }
        else
        {
            bank = FLASH_BANK_2;
 800054a:	2302      	movs	r3, #2
 800054c:	60fb      	str	r3, [r7, #12]
 800054e:	e008      	b.n	8000562 <GetBank+0x3e>
        }
    }
    else
    {
        /* 뱅크 스왑 */
        if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4a08      	ldr	r2, [pc, #32]	@ (8000574 <GetBank+0x50>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d802      	bhi.n	800055e <GetBank+0x3a>
        {
            bank = FLASH_BANK_2;
 8000558:	2302      	movs	r3, #2
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	e001      	b.n	8000562 <GetBank+0x3e>
        }
        else
        {
            bank = FLASH_BANK_1;
 800055e:	2301      	movs	r3, #1
 8000560:	60fb      	str	r3, [r7, #12]
        }
    }

    return bank;
 8000562:	68fb      	ldr	r3, [r7, #12]
}
 8000564:	4618      	mov	r0, r3
 8000566:	3714      	adds	r7, #20
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr
 8000570:	40010000 	.word	0x40010000
 8000574:	0803ffff 	.word	0x0803ffff

08000578 <flash_erase>:
 * @brief   This function erases the memory.
 * @param   address: First address to be erased (the last is the end of the flash).
 * @return  status: Report about the success of the erasing.
 */
flash_status flash_erase(uint32_t address)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b08a      	sub	sp, #40	@ 0x28
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8000580:	f000 fffa 	bl	8001578 <HAL_FLASH_Unlock>
    flash_status status = FLASH_ERROR;
 8000584:	23ff      	movs	r3, #255	@ 0xff
 8000586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    FLASH_EraseInitTypeDef erase_init;
    uint32_t error = 0u;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]

    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 800058e:	2300      	movs	r3, #0
 8000590:	613b      	str	r3, [r7, #16]
    erase_init.Page = GetPage(address);  // 주소를 페이지 번호로 변환하는 함수 필요
 8000592:	6878      	ldr	r0, [r7, #4]
 8000594:	f7ff ffb8 	bl	8000508 <GetPage>
 8000598:	4603      	mov	r3, r0
 800059a:	61bb      	str	r3, [r7, #24]
    erase_init.Banks = GetBank(address);  // 주소에 해당하는 뱅크 계산
 800059c:	6878      	ldr	r0, [r7, #4]
 800059e:	f7ff ffc1 	bl	8000524 <GetBank>
 80005a2:	4603      	mov	r3, r0
 80005a4:	617b      	str	r3, [r7, #20]

    /* G4는 페이지 수 계산 방식이 다름 */
    uint32_t end_page = GetPage(FLASH_APP_END_ADDRESS);
 80005a6:	480f      	ldr	r0, [pc, #60]	@ (80005e4 <flash_erase+0x6c>)
 80005a8:	f7ff ffae 	bl	8000508 <GetPage>
 80005ac:	6238      	str	r0, [r7, #32]
    erase_init.NbPages = end_page - erase_init.Page + 1;
 80005ae:	69bb      	ldr	r3, [r7, #24]
 80005b0:	6a3a      	ldr	r2, [r7, #32]
 80005b2:	1ad3      	subs	r3, r2, r3
 80005b4:	3301      	adds	r3, #1
 80005b6:	61fb      	str	r3, [r7, #28]

    if (HAL_OK == HAL_FLASHEx_Erase(&erase_init, &error))
 80005b8:	f107 020c 	add.w	r2, r7, #12
 80005bc:	f107 0310 	add.w	r3, r7, #16
 80005c0:	4611      	mov	r1, r2
 80005c2:	4618      	mov	r0, r3
 80005c4:	f001 f8c2 	bl	800174c <HAL_FLASHEx_Erase>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d102      	bne.n	80005d4 <flash_erase+0x5c>
    {
        status = FLASH_OK;
 80005ce:	2300      	movs	r3, #0
 80005d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    HAL_FLASH_Lock();
 80005d4:	f000 fff2 	bl	80015bc <HAL_FLASH_Lock>
    return status;
 80005d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80005dc:	4618      	mov	r0, r3
 80005de:	3728      	adds	r7, #40	@ 0x28
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	0803fff0 	.word	0x0803fff0

080005e8 <flash_write>:
 * @param   *data:   Array of the data that we want to write.
 * @param   *length: Size of the array.
 * @return  status: Report about the success of the writing.
 */
flash_status flash_write(uint32_t address, uint32_t *data, uint32_t length)
{
 80005e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80005ec:	b08c      	sub	sp, #48	@ 0x30
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6178      	str	r0, [r7, #20]
 80005f2:	6139      	str	r1, [r7, #16]
 80005f4:	60fa      	str	r2, [r7, #12]
    flash_status status = FLASH_OK;
 80005f6:	2300      	movs	r3, #0
 80005f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    HAL_FLASH_Unlock();
 80005fc:	f000 ffbc 	bl	8001578 <HAL_FLASH_Unlock>

    /* G4는 64비트(더블워드) 단위로 프로그래밍해야 함 */
    uint64_t temp_data;

    /* 8바이트 정렬을 확인 */
    if (address % 8 != 0)
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	f003 0307 	and.w	r3, r3, #7
 8000606:	2b00      	cmp	r3, #0
 8000608:	d00a      	beq.n	8000620 <flash_write+0x38>
    {
        status |= FLASH_ERROR_WRITE;
 800060a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800060e:	f043 0302 	orr.w	r3, r3, #2
 8000612:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        HAL_FLASH_Lock();
 8000616:	f000 ffd1 	bl	80015bc <HAL_FLASH_Lock>
        return status;
 800061a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800061e:	e06a      	b.n	80006f6 <flash_write+0x10e>
    }

    /* 32비트 데이터를 64비트로 변환하여 쓰기 */
    for (uint32_t i = 0; i < length; i += 2)
 8000620:	2300      	movs	r3, #0
 8000622:	61fb      	str	r3, [r7, #28]
 8000624:	e05f      	b.n	80006e6 <flash_write+0xfe>
    {
        /* 끝에 도달했는지 확인 */
        if (address >= FLASH_APP_END_ADDRESS)
 8000626:	697b      	ldr	r3, [r7, #20]
 8000628:	4a35      	ldr	r2, [pc, #212]	@ (8000700 <flash_write+0x118>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d906      	bls.n	800063c <flash_write+0x54>
        {
            status |= FLASH_ERROR_SIZE;
 800062e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000632:	f043 0301 	orr.w	r3, r3, #1
 8000636:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800063a:	e058      	b.n	80006ee <flash_write+0x106>
        }

        /* 64비트 데이터 구성 */
        if (i + 1 < length) {
 800063c:	69fb      	ldr	r3, [r7, #28]
 800063e:	3301      	adds	r3, #1
 8000640:	68fa      	ldr	r2, [r7, #12]
 8000642:	429a      	cmp	r2, r3
 8000644:	d91d      	bls.n	8000682 <flash_write+0x9a>
            temp_data = ((uint64_t)data[i+1] << 32) | data[i];
 8000646:	69fb      	ldr	r3, [r7, #28]
 8000648:	3301      	adds	r3, #1
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	693a      	ldr	r2, [r7, #16]
 800064e:	4413      	add	r3, r2
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2200      	movs	r2, #0
 8000654:	469a      	mov	sl, r3
 8000656:	4693      	mov	fp, r2
 8000658:	f04f 0200 	mov.w	r2, #0
 800065c:	f04f 0300 	mov.w	r3, #0
 8000660:	4653      	mov	r3, sl
 8000662:	2200      	movs	r2, #0
 8000664:	69f9      	ldr	r1, [r7, #28]
 8000666:	0089      	lsls	r1, r1, #2
 8000668:	6938      	ldr	r0, [r7, #16]
 800066a:	4401      	add	r1, r0
 800066c:	6809      	ldr	r1, [r1, #0]
 800066e:	2000      	movs	r0, #0
 8000670:	460c      	mov	r4, r1
 8000672:	4605      	mov	r5, r0
 8000674:	ea42 0804 	orr.w	r8, r2, r4
 8000678:	ea43 0905 	orr.w	r9, r3, r5
 800067c:	e9c7 8908 	strd	r8, r9, [r7, #32]
 8000680:	e00b      	b.n	800069a <flash_write+0xb2>
        } else {
            temp_data = (uint64_t)data[i]; // 홀수 개수 처리
 8000682:	69fb      	ldr	r3, [r7, #28]
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	693a      	ldr	r2, [r7, #16]
 8000688:	4413      	add	r3, r2
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	603b      	str	r3, [r7, #0]
 8000690:	607a      	str	r2, [r7, #4]
 8000692:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000696:	e9c7 2308 	strd	r2, r3, [r7, #32]
        }

        /* 실제 플래시 쓰기 */
        if (HAL_OK != HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, temp_data))
 800069a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800069e:	6979      	ldr	r1, [r7, #20]
 80006a0:	2000      	movs	r0, #0
 80006a2:	f000 fefd 	bl	80014a0 <HAL_FLASH_Program>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d006      	beq.n	80006ba <flash_write+0xd2>
        {
            status |= FLASH_ERROR_WRITE;
 80006ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80006b0:	f043 0302 	orr.w	r3, r3, #2
 80006b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 80006b8:	e019      	b.n	80006ee <flash_write+0x106>
        }

        /* 읽기 확인 */
        if (temp_data != (*(volatile uint64_t*)address))
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006c0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80006c4:	4299      	cmp	r1, r3
 80006c6:	bf08      	it	eq
 80006c8:	4290      	cmpeq	r0, r2
 80006ca:	d006      	beq.n	80006da <flash_write+0xf2>
        {
            status |= FLASH_ERROR_READBACK;
 80006cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80006d0:	f043 0304 	orr.w	r3, r3, #4
 80006d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 80006d8:	e009      	b.n	80006ee <flash_write+0x106>
        }

        /* 다음 더블워드 위치로 이동 */
        address += 8;
 80006da:	697b      	ldr	r3, [r7, #20]
 80006dc:	3308      	adds	r3, #8
 80006de:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < length; i += 2)
 80006e0:	69fb      	ldr	r3, [r7, #28]
 80006e2:	3302      	adds	r3, #2
 80006e4:	61fb      	str	r3, [r7, #28]
 80006e6:	69fa      	ldr	r2, [r7, #28]
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d39b      	bcc.n	8000626 <flash_write+0x3e>
    }

    HAL_FLASH_Lock();
 80006ee:	f000 ff65 	bl	80015bc <HAL_FLASH_Lock>
    return status;
 80006f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3730      	adds	r7, #48	@ 0x30
 80006fa:	46bd      	mov	sp, r7
 80006fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000700:	0803ffef 	.word	0x0803ffef

08000704 <flash_jump_to_app>:
 * @param   void
 * @return  void
 */
#if 1
void flash_jump_to_app(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
  /* Function pointer to the address of the user application. */
  fnc_ptr jump_to_app;
  jump_to_app = (fnc_ptr)(*(volatile uint32_t*) (FLASH_APP_START_ADDRESS+4u));
 800070a:	4b09      	ldr	r3, [pc, #36]	@ (8000730 <flash_jump_to_app+0x2c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	607b      	str	r3, [r7, #4]
  HAL_DeInit();
 8000710:	f000 fcf2 	bl	80010f8 <HAL_DeInit>
  /* Change the main stack pointer. */
  __set_MSP(*(volatile uint32_t*)FLASH_APP_START_ADDRESS);
 8000714:	4b07      	ldr	r3, [pc, #28]	@ (8000734 <flash_jump_to_app+0x30>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	f383 8808 	msr	MSP, r3
}
 8000720:	bf00      	nop
  jump_to_app();
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4798      	blx	r3
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	08010004 	.word	0x08010004
 8000734:	08010000 	.word	0x08010000

08000738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800073e:	f000 fcc2 	bl	80010c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000742:	f000 f871 	bl	8000828 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  #define BOOT_WAIT_MS 3000
  uint32_t start_tick = HAL_GetTick();
 8000746:	f000 fd57 	bl	80011f8 <HAL_GetTick>
 800074a:	60b8      	str	r0, [r7, #8]
  uint8_t rx_data = 0;
 800074c:	2300      	movs	r3, #0
 800074e:	71fb      	strb	r3, [r7, #7]
  uint8_t boot_cmd_received = 0;
 8000750:	2300      	movs	r3, #0
 8000752:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000754:	f000 f900 	bl	8000958 <MX_GPIO_Init>
  MX_UART4_Init();
 8000758:	f000 f8b2 	bl	80008c0 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  uart_transmit_str((uint8_t*)"\n\r##########################################\n\r");
 800075c:	4827      	ldr	r0, [pc, #156]	@ (80007fc <main+0xc4>)
 800075e:	f000 fa55 	bl	8000c0c <uart_transmit_str>
  uart_transmit_str((uint8_t*)"##     Kisan Coin System Bootloader     ##\n\r");
 8000762:	4827      	ldr	r0, [pc, #156]	@ (8000800 <main+0xc8>)
 8000764:	f000 fa52 	bl	8000c0c <uart_transmit_str>
  uart_transmit_str((uint8_t*)"##         ( version : 0.0.1 )          ##\n\r");
 8000768:	4826      	ldr	r0, [pc, #152]	@ (8000804 <main+0xcc>)
 800076a:	f000 fa4f 	bl	8000c0c <uart_transmit_str>
  uart_transmit_str((uint8_t*)"##########################################\n\r");
 800076e:	4826      	ldr	r0, [pc, #152]	@ (8000808 <main+0xd0>)
 8000770:	f000 fa4c 	bl	8000c0c <uart_transmit_str>
  uart_transmit_str((uint8_t*)"Press 'b' to stay in bootloader mode...\n\r");
 8000774:	4825      	ldr	r0, [pc, #148]	@ (800080c <main+0xd4>)
 8000776:	f000 fa49 	bl	8000c0c <uart_transmit_str>

  /* If the button is pressed, then jump to the user application,
   * otherwise stay in the bootloader. */
  //if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))

  while(HAL_GetTick() - start_tick < BOOT_WAIT_MS) {
 800077a:	e00e      	b.n	800079a <main+0x62>
      if(HAL_UART_Receive(&huart4, &rx_data, 1, 10) == HAL_OK) {
 800077c:	1df9      	adds	r1, r7, #7
 800077e:	230a      	movs	r3, #10
 8000780:	2201      	movs	r2, #1
 8000782:	4823      	ldr	r0, [pc, #140]	@ (8000810 <main+0xd8>)
 8000784:	f002 fbec 	bl	8002f60 <HAL_UART_Receive>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d105      	bne.n	800079a <main+0x62>
          if(rx_data == 'b') { // 원하는 명령 문자
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	2b62      	cmp	r3, #98	@ 0x62
 8000792:	d102      	bne.n	800079a <main+0x62>
              boot_cmd_received = 1;
 8000794:	2301      	movs	r3, #1
 8000796:	73fb      	strb	r3, [r7, #15]
              break;
 8000798:	e008      	b.n	80007ac <main+0x74>
  while(HAL_GetTick() - start_tick < BOOT_WAIT_MS) {
 800079a:	f000 fd2d 	bl	80011f8 <HAL_GetTick>
 800079e:	4602      	mov	r2, r0
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	1ad3      	subs	r3, r2, r3
 80007a4:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d9e7      	bls.n	800077c <main+0x44>
          }
      }
  }

  if(! boot_cmd_received)
 80007ac:	7bfb      	ldrb	r3, [r7, #15]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d106      	bne.n	80007c0 <main+0x88>
  {
    uart_transmit_str((uint8_t*)"Jumping to Application...\n\r");
 80007b2:	4818      	ldr	r0, [pc, #96]	@ (8000814 <main+0xdc>)
 80007b4:	f000 fa2a 	bl	8000c0c <uart_transmit_str>
    flash_jump_to_app();
 80007b8:	f7ff ffa4 	bl	8000704 <flash_jump_to_app>
 80007bc:	2300      	movs	r3, #0
 80007be:	e018      	b.n	80007f2 <main+0xba>
  }
  else
  {
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	2110      	movs	r1, #16
 80007c4:	4814      	ldr	r0, [pc, #80]	@ (8000818 <main+0xe0>)
 80007c6:	f001 faa5 	bl	8001d14 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	2120      	movs	r1, #32
 80007ce:	4812      	ldr	r0, [pc, #72]	@ (8000818 <main+0xe0>)
 80007d0:	f001 faa0 	bl	8001d14 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2101      	movs	r1, #1
 80007d8:	4810      	ldr	r0, [pc, #64]	@ (800081c <main+0xe4>)
 80007da:	f001 fa9b 	bl	8001d14 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  while (1)
	  {
			/* Ask for new data and start the Xmodem protocol. */
			uart_transmit_str((uint8_t*)"Please send bin file with Xmodem protocol to update the firmware.\n\r");
 80007de:	4810      	ldr	r0, [pc, #64]	@ (8000820 <main+0xe8>)
 80007e0:	f000 fa14 	bl	8000c0c <uart_transmit_str>
			xmodem_receive();
 80007e4:	f000 fa5c 	bl	8000ca0 <xmodem_receive>
			/* We only exit the xmodem protocol, if there are any errors.
			 * In that case, notify the user and start over. */
			uart_transmit_str((uint8_t*)"\n\rFailed... Please try again.\n\r");
 80007e8:	480e      	ldr	r0, [pc, #56]	@ (8000824 <main+0xec>)
 80007ea:	f000 fa0f 	bl	8000c0c <uart_transmit_str>
	  {
 80007ee:	bf00      	nop
 80007f0:	e7f5      	b.n	80007de <main+0xa6>
    /* USER CODE BEGIN 3 */
	  }

  }
  /* USER CODE END 3 */
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	08003fe0 	.word	0x08003fe0
 8000800:	08004010 	.word	0x08004010
 8000804:	08004040 	.word	0x08004040
 8000808:	08004070 	.word	0x08004070
 800080c:	080040a0 	.word	0x080040a0
 8000810:	2000004c 	.word	0x2000004c
 8000814:	080040cc 	.word	0x080040cc
 8000818:	48000800 	.word	0x48000800
 800081c:	48000400 	.word	0x48000400
 8000820:	080040e8 	.word	0x080040e8
 8000824:	0800412c 	.word	0x0800412c

08000828 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b094      	sub	sp, #80	@ 0x50
 800082c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082e:	f107 0318 	add.w	r3, r7, #24
 8000832:	2238      	movs	r2, #56	@ 0x38
 8000834:	2100      	movs	r1, #0
 8000836:	4618      	mov	r0, r3
 8000838:	f003 fb9a 	bl	8003f70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800084a:	2000      	movs	r0, #0
 800084c:	f001 fa7a 	bl	8001d44 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000850:	2302      	movs	r3, #2
 8000852:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000854:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000858:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800085a:	2340      	movs	r3, #64	@ 0x40
 800085c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085e:	2302      	movs	r3, #2
 8000860:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000862:	2302      	movs	r3, #2
 8000864:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000866:	2304      	movs	r3, #4
 8000868:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800086a:	2355      	movs	r3, #85	@ 0x55
 800086c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800086e:	2302      	movs	r3, #2
 8000870:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000872:	2302      	movs	r3, #2
 8000874:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000876:	2302      	movs	r3, #2
 8000878:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087a:	f107 0318 	add.w	r3, r7, #24
 800087e:	4618      	mov	r0, r3
 8000880:	f001 fb14 	bl	8001eac <HAL_RCC_OscConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800088a:	f000 f8dd 	bl	8000a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800088e:	230f      	movs	r3, #15
 8000890:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000892:	2303      	movs	r3, #3
 8000894:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	2104      	movs	r1, #4
 80008a6:	4618      	mov	r0, r3
 80008a8:	f001 fe12 	bl	80024d0 <HAL_RCC_ClockConfig>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80008b2:	f000 f8c9 	bl	8000a48 <Error_Handler>
  }
}
 80008b6:	bf00      	nop
 80008b8:	3750      	adds	r7, #80	@ 0x50
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
	...

080008c0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80008c4:	4b22      	ldr	r3, [pc, #136]	@ (8000950 <MX_UART4_Init+0x90>)
 80008c6:	4a23      	ldr	r2, [pc, #140]	@ (8000954 <MX_UART4_Init+0x94>)
 80008c8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80008ca:	4b21      	ldr	r3, [pc, #132]	@ (8000950 <MX_UART4_Init+0x90>)
 80008cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008d0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80008d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000950 <MX_UART4_Init+0x90>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80008d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000950 <MX_UART4_Init+0x90>)
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80008de:	4b1c      	ldr	r3, [pc, #112]	@ (8000950 <MX_UART4_Init+0x90>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80008e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000950 <MX_UART4_Init+0x90>)
 80008e6:	220c      	movs	r2, #12
 80008e8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ea:	4b19      	ldr	r3, [pc, #100]	@ (8000950 <MX_UART4_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f0:	4b17      	ldr	r3, [pc, #92]	@ (8000950 <MX_UART4_Init+0x90>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008f6:	4b16      	ldr	r3, [pc, #88]	@ (8000950 <MX_UART4_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008fc:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <MX_UART4_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000902:	4b13      	ldr	r3, [pc, #76]	@ (8000950 <MX_UART4_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000908:	4811      	ldr	r0, [pc, #68]	@ (8000950 <MX_UART4_Init+0x90>)
 800090a:	f002 fa4b 	bl	8002da4 <HAL_UART_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000914:	f000 f898 	bl	8000a48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000918:	2100      	movs	r1, #0
 800091a:	480d      	ldr	r0, [pc, #52]	@ (8000950 <MX_UART4_Init+0x90>)
 800091c:	f003 fa5e 	bl	8003ddc <HAL_UARTEx_SetTxFifoThreshold>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000926:	f000 f88f 	bl	8000a48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800092a:	2100      	movs	r1, #0
 800092c:	4808      	ldr	r0, [pc, #32]	@ (8000950 <MX_UART4_Init+0x90>)
 800092e:	f003 fa93 	bl	8003e58 <HAL_UARTEx_SetRxFifoThreshold>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000938:	f000 f886 	bl	8000a48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800093c:	4804      	ldr	r0, [pc, #16]	@ (8000950 <MX_UART4_Init+0x90>)
 800093e:	f003 fa14 	bl	8003d6a <HAL_UARTEx_DisableFifoMode>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000948:	f000 f87e 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}
 8000950:	2000004c 	.word	0x2000004c
 8000954:	40004c00 	.word	0x40004c00

08000958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08a      	sub	sp, #40	@ 0x28
 800095c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
 800096c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800096e:	4b33      	ldr	r3, [pc, #204]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 8000970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000972:	4a32      	ldr	r2, [pc, #200]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 8000974:	f043 0320 	orr.w	r3, r3, #32
 8000978:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800097a:	4b30      	ldr	r3, [pc, #192]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 800097c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097e:	f003 0320 	and.w	r3, r3, #32
 8000982:	613b      	str	r3, [r7, #16]
 8000984:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000986:	4b2d      	ldr	r3, [pc, #180]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 8000988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098a:	4a2c      	ldr	r2, [pc, #176]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 800098c:	f043 0301 	orr.w	r3, r3, #1
 8000990:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000992:	4b2a      	ldr	r3, [pc, #168]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 8000994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099e:	4b27      	ldr	r3, [pc, #156]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a2:	4a26      	ldr	r2, [pc, #152]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 80009a4:	f043 0304 	orr.w	r3, r3, #4
 80009a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009aa:	4b24      	ldr	r3, [pc, #144]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 80009ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ae:	f003 0304 	and.w	r3, r3, #4
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b6:	4b21      	ldr	r3, [pc, #132]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 80009b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ba:	4a20      	ldr	r2, [pc, #128]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 80009bc:	f043 0302 	orr.w	r3, r3, #2
 80009c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009c2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a3c <MX_GPIO_Init+0xe4>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	607b      	str	r3, [r7, #4]
 80009cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2130      	movs	r1, #48	@ 0x30
 80009d2:	481b      	ldr	r0, [pc, #108]	@ (8000a40 <MX_GPIO_Init+0xe8>)
 80009d4:	f001 f99e 	bl	8001d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	2101      	movs	r1, #1
 80009dc:	4819      	ldr	r0, [pc, #100]	@ (8000a44 <MX_GPIO_Init+0xec>)
 80009de:	f001 f999 	bl	8001d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80009e2:	2301      	movs	r3, #1
 80009e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009f8:	f001 f80a 	bl	8001a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80009fc:	2330      	movs	r3, #48	@ 0x30
 80009fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a00:	2301      	movs	r3, #1
 8000a02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	2300      	movs	r3, #0
 8000a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a0c:	f107 0314 	add.w	r3, r7, #20
 8000a10:	4619      	mov	r1, r3
 8000a12:	480b      	ldr	r0, [pc, #44]	@ (8000a40 <MX_GPIO_Init+0xe8>)
 8000a14:	f000 fffc 	bl	8001a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a24:	2300      	movs	r3, #0
 8000a26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <MX_GPIO_Init+0xec>)
 8000a30:	f000 ffee 	bl	8001a10 <HAL_GPIO_Init>

}
 8000a34:	bf00      	nop
 8000a36:	3728      	adds	r7, #40	@ 0x28
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	48000800 	.word	0x48000800
 8000a44:	48000400 	.word	0x48000400

08000a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a4c:	b672      	cpsid	i
}
 8000a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <Error_Handler+0x8>

08000a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a98 <HAL_MspInit+0x44>)
 8000a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a5e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a98 <HAL_MspInit+0x44>)
 8000a60:	f043 0301 	orr.w	r3, r3, #1
 8000a64:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a66:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <HAL_MspInit+0x44>)
 8000a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a6a:	f003 0301 	and.w	r3, r3, #1
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a72:	4b09      	ldr	r3, [pc, #36]	@ (8000a98 <HAL_MspInit+0x44>)
 8000a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a76:	4a08      	ldr	r2, [pc, #32]	@ (8000a98 <HAL_MspInit+0x44>)
 8000a78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a7e:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <HAL_MspInit+0x44>)
 8000a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a86:	603b      	str	r3, [r7, #0]
 8000a88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a8a:	f001 f9ff 	bl	8001e8c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40021000 	.word	0x40021000

08000a9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b09e      	sub	sp, #120	@ 0x78
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ab4:	f107 0310 	add.w	r3, r7, #16
 8000ab8:	2254      	movs	r2, #84	@ 0x54
 8000aba:	2100      	movs	r1, #0
 8000abc:	4618      	mov	r0, r3
 8000abe:	f003 fa57 	bl	8003f70 <memset>
  if(huart->Instance==UART4)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a1f      	ldr	r2, [pc, #124]	@ (8000b44 <HAL_UART_MspInit+0xa8>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d136      	bne.n	8000b3a <HAL_UART_MspInit+0x9e>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000acc:	2308      	movs	r3, #8
 8000ace:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ad4:	f107 0310 	add.w	r3, r7, #16
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f001 ff15 	bl	8002908 <HAL_RCCEx_PeriphCLKConfig>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ae4:	f7ff ffb0 	bl	8000a48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000ae8:	4b17      	ldr	r3, [pc, #92]	@ (8000b48 <HAL_UART_MspInit+0xac>)
 8000aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aec:	4a16      	ldr	r2, [pc, #88]	@ (8000b48 <HAL_UART_MspInit+0xac>)
 8000aee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000af2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000af4:	4b14      	ldr	r3, [pc, #80]	@ (8000b48 <HAL_UART_MspInit+0xac>)
 8000af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000af8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b00:	4b11      	ldr	r3, [pc, #68]	@ (8000b48 <HAL_UART_MspInit+0xac>)
 8000b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b04:	4a10      	ldr	r2, [pc, #64]	@ (8000b48 <HAL_UART_MspInit+0xac>)
 8000b06:	f043 0304 	orr.w	r3, r3, #4
 8000b0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b48 <HAL_UART_MspInit+0xac>)
 8000b0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b10:	f003 0304 	and.w	r3, r3, #4
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000b18:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000b1c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b26:	2300      	movs	r3, #0
 8000b28:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8000b2a:	2305      	movs	r3, #5
 8000b2c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b2e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b32:	4619      	mov	r1, r3
 8000b34:	4805      	ldr	r0, [pc, #20]	@ (8000b4c <HAL_UART_MspInit+0xb0>)
 8000b36:	f000 ff6b 	bl	8001a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000b3a:	bf00      	nop
 8000b3c:	3778      	adds	r7, #120	@ 0x78
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40004c00 	.word	0x40004c00
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	48000800 	.word	0x48000800

08000b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <NMI_Handler+0x4>

08000b58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <HardFault_Handler+0x4>

08000b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <MemManage_Handler+0x4>

08000b68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <BusFault_Handler+0x4>

08000b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <UsageFault_Handler+0x4>

08000b78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr

08000b86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba6:	f000 fb15 	bl	80011d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
	...

08000bb0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000bb4:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <SystemInit+0x20>)
 8000bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bba:	4a05      	ldr	r2, [pc, #20]	@ (8000bd0 <SystemInit+0x20>)
 8000bbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <uart_receive>:
 * @param   *data: Array to save the received data.
 * @param   length:  Size of the data.
 * @return  status: Report about the success of the receiving.
 */
uart_status uart_receive(uint8_t *data, uint16_t length)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	460b      	mov	r3, r1
 8000bde:	807b      	strh	r3, [r7, #2]
  uart_status status = UART_ERROR;
 8000be0:	23ff      	movs	r3, #255	@ 0xff
 8000be2:	73fb      	strb	r3, [r7, #15]

  if (HAL_OK == HAL_UART_Receive(&huart4, data, length, UART_TIMEOUT))
 8000be4:	887a      	ldrh	r2, [r7, #2]
 8000be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	4806      	ldr	r0, [pc, #24]	@ (8000c08 <uart_receive+0x34>)
 8000bee:	f002 f9b7 	bl	8002f60 <HAL_UART_Receive>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d101      	bne.n	8000bfc <uart_receive+0x28>
  {
    status = UART_OK;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8000bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	2000004c 	.word	0x2000004c

08000c0c <uart_transmit_str>:
 * @brief   Transmits a string to UART.
 * @param   *data: Array of the data.
 * @return  status: Report about the success of the transmission.
 */
uart_status uart_transmit_str(uint8_t *data)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  uart_status status = UART_ERROR;
 8000c14:	23ff      	movs	r3, #255	@ 0xff
 8000c16:	73fb      	strb	r3, [r7, #15]
  uint16_t length = 0u;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	81bb      	strh	r3, [r7, #12]

  /* Calculate the length. */
  while ('\0' != data[length])
 8000c1c:	e002      	b.n	8000c24 <uart_transmit_str+0x18>
  {
    length++;
 8000c1e:	89bb      	ldrh	r3, [r7, #12]
 8000c20:	3301      	adds	r3, #1
 8000c22:	81bb      	strh	r3, [r7, #12]
  while ('\0' != data[length])
 8000c24:	89bb      	ldrh	r3, [r7, #12]
 8000c26:	687a      	ldr	r2, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d1f6      	bne.n	8000c1e <uart_transmit_str+0x12>
  }

  if (HAL_OK == HAL_UART_Transmit(&huart4, data, length, UART_TIMEOUT))
 8000c30:	89ba      	ldrh	r2, [r7, #12]
 8000c32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c36:	6879      	ldr	r1, [r7, #4]
 8000c38:	4806      	ldr	r0, [pc, #24]	@ (8000c54 <uart_transmit_str+0x48>)
 8000c3a:	f002 f903 	bl	8002e44 <HAL_UART_Transmit>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d101      	bne.n	8000c48 <uart_transmit_str+0x3c>
  {
    status = UART_OK;
 8000c44:	2300      	movs	r3, #0
 8000c46:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2000004c 	.word	0x2000004c

08000c58 <uart_transmit_ch>:
 * @brief   Transmits a single char to UART.
 * @param   *data: The char.
 * @return  status: Report about the success of the transmission.
 */
uart_status uart_transmit_ch(uint8_t data)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
  uart_status status = UART_ERROR;
 8000c62:	23ff      	movs	r3, #255	@ 0xff
 8000c64:	73fb      	strb	r3, [r7, #15]

  /* Make available the UART module. */
  if (HAL_UART_STATE_TIMEOUT == HAL_UART_GetState(&huart4))
 8000c66:	480d      	ldr	r0, [pc, #52]	@ (8000c9c <uart_transmit_ch+0x44>)
 8000c68:	f002 fb4f 	bl	800330a <HAL_UART_GetState>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2ba0      	cmp	r3, #160	@ 0xa0
 8000c70:	d102      	bne.n	8000c78 <uart_transmit_ch+0x20>
  {
    HAL_UART_Abort(&huart4);
 8000c72:	480a      	ldr	r0, [pc, #40]	@ (8000c9c <uart_transmit_ch+0x44>)
 8000c74:	f002 fa3c 	bl	80030f0 <HAL_UART_Abort>
  }

  if (HAL_OK == HAL_UART_Transmit(&huart4, &data, 1u, UART_TIMEOUT))
 8000c78:	1df9      	adds	r1, r7, #7
 8000c7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c7e:	2201      	movs	r2, #1
 8000c80:	4806      	ldr	r0, [pc, #24]	@ (8000c9c <uart_transmit_ch+0x44>)
 8000c82:	f002 f8df 	bl	8002e44 <HAL_UART_Transmit>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d101      	bne.n	8000c90 <uart_transmit_ch+0x38>
  {
    status = UART_OK;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8000c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3710      	adds	r7, #16
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	2000004c 	.word	0x2000004c

08000ca0 <xmodem_receive>:
 *          When we receive a header from UART, it decides what action it shall take.
 * @param   void
 * @return  void
 */
void xmodem_receive(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
  volatile xmodem_status status = X_OK;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	717b      	strb	r3, [r7, #5]
  uint8_t error_number = 0u;
 8000caa:	2300      	movs	r3, #0
 8000cac:	713b      	strb	r3, [r7, #4]

  x_first_packet_received = false;
 8000cae:	4b3f      	ldr	r3, [pc, #252]	@ (8000dac <xmodem_receive+0x10c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
  xmodem_packet_number = 1u;
 8000cb4:	4b3e      	ldr	r3, [pc, #248]	@ (8000db0 <xmodem_receive+0x110>)
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	701a      	strb	r2, [r3, #0]
  xmodem_actual_flash_address = FLASH_APP_START_ADDRESS;
 8000cba:	4b3e      	ldr	r3, [pc, #248]	@ (8000db4 <xmodem_receive+0x114>)
 8000cbc:	4a3e      	ldr	r2, [pc, #248]	@ (8000db8 <xmodem_receive+0x118>)
 8000cbe:	601a      	str	r2, [r3, #0]

  /* Loop until there isn't any error (or until we jump to the user application). */
  while (X_OK == status)
 8000cc0:	e06a      	b.n	8000d98 <xmodem_receive+0xf8>
  {
    uint8_t header = 0x00u;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	70fb      	strb	r3, [r7, #3]

    /* Get the header from UART. */
    uart_status comm_status = uart_receive(&header, 1u);
 8000cc6:	1cfb      	adds	r3, r7, #3
 8000cc8:	2101      	movs	r1, #1
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff ff82 	bl	8000bd4 <uart_receive>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	71fb      	strb	r3, [r7, #7]

    /* Spam the host (until we receive something) with ACSII "C", to notify it, we want to use CRC-16. */
    if ((UART_OK != comm_status) && (false == x_first_packet_received))
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d007      	beq.n	8000cea <xmodem_receive+0x4a>
 8000cda:	4b34      	ldr	r3, [pc, #208]	@ (8000dac <xmodem_receive+0x10c>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d103      	bne.n	8000cea <xmodem_receive+0x4a>
    {
      (void)uart_transmit_ch(X_C);
 8000ce2:	2043      	movs	r0, #67	@ 0x43
 8000ce4:	f7ff ffb8 	bl	8000c58 <uart_transmit_ch>
 8000ce8:	e00d      	b.n	8000d06 <xmodem_receive+0x66>
    }
    /* Uart timeout or any other errors. */
    else if ((UART_OK != comm_status) && (true == x_first_packet_received))
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d00a      	beq.n	8000d06 <xmodem_receive+0x66>
 8000cf0:	4b2e      	ldr	r3, [pc, #184]	@ (8000dac <xmodem_receive+0x10c>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d106      	bne.n	8000d06 <xmodem_receive+0x66>
    {
      status = xmodem_error_handler(&error_number, X_MAX_ERRORS);
 8000cf8:	1d3b      	adds	r3, r7, #4
 8000cfa:	2103      	movs	r1, #3
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 f993 	bl	8001028 <xmodem_error_handler>
 8000d02:	4603      	mov	r3, r0
 8000d04:	717b      	strb	r3, [r7, #5]
    {
      /* Do nothing. */
    }

    /* The header can be: SOH, STX, EOT and CAN. */
    switch(header)
 8000d06:	78fb      	ldrb	r3, [r7, #3]
 8000d08:	2b18      	cmp	r3, #24
 8000d0a:	d037      	beq.n	8000d7c <xmodem_receive+0xdc>
 8000d0c:	2b18      	cmp	r3, #24
 8000d0e:	dc38      	bgt.n	8000d82 <xmodem_receive+0xe2>
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	dc02      	bgt.n	8000d1a <xmodem_receive+0x7a>
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	dc03      	bgt.n	8000d20 <xmodem_receive+0x80>
 8000d18:	e033      	b.n	8000d82 <xmodem_receive+0xe2>
 8000d1a:	2b04      	cmp	r3, #4
 8000d1c:	d022      	beq.n	8000d64 <xmodem_receive+0xc4>
 8000d1e:	e030      	b.n	8000d82 <xmodem_receive+0xe2>
      xmodem_status packet_status = X_ERROR;
      /* 128 or 1024 bytes of data. */
      case X_SOH:
      case X_STX:
        /* If the handling was successful, then send an ACK. */
        packet_status = xmodem_handle_packet(header);
 8000d20:	78fb      	ldrb	r3, [r7, #3]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f888 	bl	8000e38 <xmodem_handle_packet>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	71bb      	strb	r3, [r7, #6]
        if (X_OK == packet_status)
 8000d2c:	79bb      	ldrb	r3, [r7, #6]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d103      	bne.n	8000d3a <xmodem_receive+0x9a>
        {
          (void)uart_transmit_ch(X_ACK);
 8000d32:	2006      	movs	r0, #6
 8000d34:	f7ff ff90 	bl	8000c58 <uart_transmit_ch>
        /* Error while processing the packet, either send a NAK or do graceful abort. */
        else
        {
          status = xmodem_error_handler(&error_number, X_MAX_ERRORS);
        }
        break;
 8000d38:	e02e      	b.n	8000d98 <xmodem_receive+0xf8>
        else if (X_ERROR_FLASH == packet_status)
 8000d3a:	79bb      	ldrb	r3, [r7, #6]
 8000d3c:	2b08      	cmp	r3, #8
 8000d3e:	d109      	bne.n	8000d54 <xmodem_receive+0xb4>
          error_number = X_MAX_ERRORS;
 8000d40:	2303      	movs	r3, #3
 8000d42:	713b      	strb	r3, [r7, #4]
          status = xmodem_error_handler(&error_number, X_MAX_ERRORS);
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	2103      	movs	r1, #3
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f000 f96d 	bl	8001028 <xmodem_error_handler>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	717b      	strb	r3, [r7, #5]
        break;
 8000d52:	e021      	b.n	8000d98 <xmodem_receive+0xf8>
          status = xmodem_error_handler(&error_number, X_MAX_ERRORS);
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	2103      	movs	r1, #3
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f000 f965 	bl	8001028 <xmodem_error_handler>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	717b      	strb	r3, [r7, #5]
        break;
 8000d62:	e019      	b.n	8000d98 <xmodem_receive+0xf8>
      /* End of Transmission. */
      case X_EOT:
        /* ACK, feedback to user (as a text), then jump to user application. */
        (void)uart_transmit_ch(X_ACK);
 8000d64:	2006      	movs	r0, #6
 8000d66:	f7ff ff77 	bl	8000c58 <uart_transmit_ch>
        (void)uart_transmit_str((uint8_t*)"\n\rFirmware updated!\n\r");
 8000d6a:	4814      	ldr	r0, [pc, #80]	@ (8000dbc <xmodem_receive+0x11c>)
 8000d6c:	f7ff ff4e 	bl	8000c0c <uart_transmit_str>
        (void)uart_transmit_str((uint8_t*)"Jumping to user application...\n\r");
 8000d70:	4813      	ldr	r0, [pc, #76]	@ (8000dc0 <xmodem_receive+0x120>)
 8000d72:	f7ff ff4b 	bl	8000c0c <uart_transmit_str>
        flash_jump_to_app();
 8000d76:	f7ff fcc5 	bl	8000704 <flash_jump_to_app>
        break;
 8000d7a:	e00d      	b.n	8000d98 <xmodem_receive+0xf8>
      /* Abort from host. */
      case X_CAN:
        status = X_ERROR;
 8000d7c:	23ff      	movs	r3, #255	@ 0xff
 8000d7e:	717b      	strb	r3, [r7, #5]
        break;
 8000d80:	e00a      	b.n	8000d98 <xmodem_receive+0xf8>
      default:
        /* Wrong header. */
        if (UART_OK == comm_status)
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d106      	bne.n	8000d96 <xmodem_receive+0xf6>
        {
          status = xmodem_error_handler(&error_number, X_MAX_ERRORS);
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	2103      	movs	r1, #3
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f000 f94b 	bl	8001028 <xmodem_error_handler>
 8000d92:	4603      	mov	r3, r0
 8000d94:	717b      	strb	r3, [r7, #5]
        }
        break;
 8000d96:	bf00      	nop
  while (X_OK == status)
 8000d98:	797b      	ldrb	r3, [r7, #5]
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d090      	beq.n	8000cc2 <xmodem_receive+0x22>
    }
  }
}
 8000da0:	bf00      	nop
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	200000e4 	.word	0x200000e4
 8000db0:	20000004 	.word	0x20000004
 8000db4:	200000e0 	.word	0x200000e0
 8000db8:	08010000 	.word	0x08010000
 8000dbc:	0800414c 	.word	0x0800414c
 8000dc0:	08004164 	.word	0x08004164

08000dc4 <xmodem_calc_crc>:
 * @param   *data:  Array of the data which we want to calculate.
 * @param   length: Size of the data, either 128 or 1024 bytes.
 * @return  status: The calculated CRC.
 */
static uint16_t xmodem_calc_crc(uint8_t *data, uint16_t length)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	460b      	mov	r3, r1
 8000dce:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0u;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	81fb      	strh	r3, [r7, #14]
    while (length)
 8000dd4:	e026      	b.n	8000e24 <xmodem_calc_crc+0x60>
    {
        length--;
 8000dd6:	887b      	ldrh	r3, [r7, #2]
 8000dd8:	3b01      	subs	r3, #1
 8000dda:	807b      	strh	r3, [r7, #2]
        crc = crc ^ ((uint16_t)*data++ << 8u);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	1c5a      	adds	r2, r3, #1
 8000de0:	607a      	str	r2, [r7, #4]
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	021b      	lsls	r3, r3, #8
 8000de6:	b21a      	sxth	r2, r3
 8000de8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dec:	4053      	eors	r3, r2
 8000dee:	b21b      	sxth	r3, r3
 8000df0:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0u; i < 8u; i++)
 8000df2:	2300      	movs	r3, #0
 8000df4:	737b      	strb	r3, [r7, #13]
 8000df6:	e012      	b.n	8000e1e <xmodem_calc_crc+0x5a>
        {
            if (crc & 0x8000u)
 8000df8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	da08      	bge.n	8000e12 <xmodem_calc_crc+0x4e>
            {
                crc = (crc << 1u) ^ 0x1021u;
 8000e00:	89fb      	ldrh	r3, [r7, #14]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8000e0a:	f083 0301 	eor.w	r3, r3, #1
 8000e0e:	81fb      	strh	r3, [r7, #14]
 8000e10:	e002      	b.n	8000e18 <xmodem_calc_crc+0x54>
            }
            else
            {
                crc = crc << 1u;
 8000e12:	89fb      	ldrh	r3, [r7, #14]
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0u; i < 8u; i++)
 8000e18:	7b7b      	ldrb	r3, [r7, #13]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	737b      	strb	r3, [r7, #13]
 8000e1e:	7b7b      	ldrb	r3, [r7, #13]
 8000e20:	2b07      	cmp	r3, #7
 8000e22:	d9e9      	bls.n	8000df8 <xmodem_calc_crc+0x34>
    while (length)
 8000e24:	887b      	ldrh	r3, [r7, #2]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d1d5      	bne.n	8000dd6 <xmodem_calc_crc+0x12>
            }
        }
    }
    return crc;
 8000e2a:	89fb      	ldrh	r3, [r7, #14]
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3714      	adds	r7, #20
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr

08000e38 <xmodem_handle_packet>:
 * @brief   This function handles the data packet we get from the xmodem protocol.
 * @param   header: SOH or STX.
 * @return  status: Report about the packet.
 */
static xmodem_status xmodem_handle_packet(uint8_t header)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	f5ad 6d83 	sub.w	sp, sp, #1048	@ 0x418
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	4602      	mov	r2, r0
 8000e42:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000e46:	f2a3 4311 	subw	r3, r3, #1041	@ 0x411
 8000e4a:	701a      	strb	r2, [r3, #0]
  xmodem_status status = X_OK;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
  uint16_t size = 0u;
 8000e52:	2300      	movs	r3, #0
 8000e54:	f8a7 3414 	strh.w	r3, [r7, #1044]	@ 0x414
  uint8_t received_packet_number[X_PACKET_NUMBER_SIZE];
  uint8_t received_packet_data[X_PACKET_1024_SIZE];
  uint8_t received_packet_crc[X_PACKET_CRC_SIZE];

  /* Get the size of the data. */
  if (X_SOH == header)
 8000e58:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000e5c:	f2a3 4311 	subw	r3, r3, #1041	@ 0x411
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d103      	bne.n	8000e6e <xmodem_handle_packet+0x36>
  {
    size = X_PACKET_128_SIZE;
 8000e66:	2380      	movs	r3, #128	@ 0x80
 8000e68:	f8a7 3414 	strh.w	r3, [r7, #1044]	@ 0x414
 8000e6c:	e00e      	b.n	8000e8c <xmodem_handle_packet+0x54>
  }
  else if (X_STX == header)
 8000e6e:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000e72:	f2a3 4311 	subw	r3, r3, #1041	@ 0x411
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d104      	bne.n	8000e86 <xmodem_handle_packet+0x4e>
  {
    size = X_PACKET_1024_SIZE;
 8000e7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e80:	f8a7 3414 	strh.w	r3, [r7, #1044]	@ 0x414
 8000e84:	e002      	b.n	8000e8c <xmodem_handle_packet+0x54>
  }
  else
  {
    /* Wrong header type. This shoudn't be possible... */
    status |= X_ERROR;
 8000e86:	23ff      	movs	r3, #255	@ 0xff
 8000e88:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
  }

  uart_status comm_status = UART_OK;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	f887 3413 	strb.w	r3, [r7, #1043]	@ 0x413
  /* Get the packet number, data and CRC from UART. */
  comm_status |= uart_receive(&received_packet_number[0u], X_PACKET_NUMBER_SIZE);
 8000e92:	f207 430c 	addw	r3, r7, #1036	@ 0x40c
 8000e96:	2102      	movs	r1, #2
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fe9b 	bl	8000bd4 <uart_receive>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	f897 3413 	ldrb.w	r3, [r7, #1043]	@ 0x413
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	f887 3413 	strb.w	r3, [r7, #1043]	@ 0x413
  comm_status |= uart_receive(&received_packet_data[0u], size);
 8000eac:	f8b7 2414 	ldrh.w	r2, [r7, #1044]	@ 0x414
 8000eb0:	f107 030c 	add.w	r3, r7, #12
 8000eb4:	4611      	mov	r1, r2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff fe8c 	bl	8000bd4 <uart_receive>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	f897 3413 	ldrb.w	r3, [r7, #1043]	@ 0x413
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	f887 3413 	strb.w	r3, [r7, #1043]	@ 0x413
  comm_status |= uart_receive(&received_packet_crc[0u], X_PACKET_CRC_SIZE);
 8000eca:	f107 0308 	add.w	r3, r7, #8
 8000ece:	2102      	movs	r1, #2
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fe7f 	bl	8000bd4 <uart_receive>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	461a      	mov	r2, r3
 8000eda:	f897 3413 	ldrb.w	r3, [r7, #1043]	@ 0x413
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	f887 3413 	strb.w	r3, [r7, #1043]	@ 0x413
  /* Merge the two bytes of CRC. */
  uint16_t crc_received = ((uint16_t)received_packet_crc[X_PACKET_CRC_HIGH_INDEX] << 8u) | ((uint16_t)received_packet_crc[X_PACKET_CRC_LOW_INDEX]);
 8000ee4:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000ee8:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	021b      	lsls	r3, r3, #8
 8000ef0:	b21a      	sxth	r2, r3
 8000ef2:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8000ef6:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8000efa:	785b      	ldrb	r3, [r3, #1]
 8000efc:	b21b      	sxth	r3, r3
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b21b      	sxth	r3, r3
 8000f02:	f8a7 3410 	strh.w	r3, [r7, #1040]	@ 0x410
  /* We calculate it too. */
  uint16_t crc_calculated = xmodem_calc_crc(&received_packet_data[0u], size);
 8000f06:	f8b7 2414 	ldrh.w	r2, [r7, #1044]	@ 0x414
 8000f0a:	f107 030c 	add.w	r3, r7, #12
 8000f0e:	4611      	mov	r1, r2
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff ff57 	bl	8000dc4 <xmodem_calc_crc>
 8000f16:	4603      	mov	r3, r0
 8000f18:	f8a7 340e 	strh.w	r3, [r7, #1038]	@ 0x40e

  /* Communication error. */
  if (UART_OK != comm_status)
 8000f1c:	f897 3413 	ldrb.w	r3, [r7, #1043]	@ 0x413
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d005      	beq.n	8000f30 <xmodem_handle_packet+0xf8>
  {
    status |= X_ERROR_UART;
 8000f24:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
  }

  /* If it is the first packet, then erase the memory. */
  if ((X_OK == status) && (false == x_first_packet_received))
 8000f30:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d113      	bne.n	8000f60 <xmodem_handle_packet+0x128>
 8000f38:	4b37      	ldr	r3, [pc, #220]	@ (8001018 <xmodem_handle_packet+0x1e0>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d10f      	bne.n	8000f60 <xmodem_handle_packet+0x128>
  {
    if (FLASH_OK == flash_erase(FLASH_APP_START_ADDRESS))
 8000f40:	4836      	ldr	r0, [pc, #216]	@ (800101c <xmodem_handle_packet+0x1e4>)
 8000f42:	f7ff fb19 	bl	8000578 <flash_erase>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d103      	bne.n	8000f54 <xmodem_handle_packet+0x11c>
    {
      x_first_packet_received = true;
 8000f4c:	4b32      	ldr	r3, [pc, #200]	@ (8001018 <xmodem_handle_packet+0x1e0>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	701a      	strb	r2, [r3, #0]
 8000f52:	e005      	b.n	8000f60 <xmodem_handle_packet+0x128>
    }
    else
    {
      status |= X_ERROR_FLASH;
 8000f54:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000f58:	f043 0308 	orr.w	r3, r3, #8
 8000f5c:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
    }
  }

  /* Error handling and flashing. */
  if (X_OK == status)
 8000f60:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d125      	bne.n	8000fb4 <xmodem_handle_packet+0x17c>
  {
    if (xmodem_packet_number != received_packet_number[0u])
 8000f68:	f897 240c 	ldrb.w	r2, [r7, #1036]	@ 0x40c
 8000f6c:	4b2c      	ldr	r3, [pc, #176]	@ (8001020 <xmodem_handle_packet+0x1e8>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d005      	beq.n	8000f80 <xmodem_handle_packet+0x148>
    {
      /* Packet number counter mismatch. */
      status |= X_ERROR_NUMBER;
 8000f74:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000f78:	f043 0302 	orr.w	r3, r3, #2
 8000f7c:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
    }
    if (255u != (received_packet_number[X_PACKET_NUMBER_INDEX] + received_packet_number[X_PACKET_NUMBER_COMPLEMENT_INDEX]))
 8000f80:	f897 340c 	ldrb.w	r3, [r7, #1036]	@ 0x40c
 8000f84:	461a      	mov	r2, r3
 8000f86:	f897 340d 	ldrb.w	r3, [r7, #1037]	@ 0x40d
 8000f8a:	4413      	add	r3, r2
 8000f8c:	2bff      	cmp	r3, #255	@ 0xff
 8000f8e:	d005      	beq.n	8000f9c <xmodem_handle_packet+0x164>
    {
      /* The sum of the packet number and packet number complement aren't 255. */
      /* The sum always has to be 255. */
      status |= X_ERROR_NUMBER;
 8000f90:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000f94:	f043 0302 	orr.w	r3, r3, #2
 8000f98:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
    }
    if (crc_calculated != crc_received)
 8000f9c:	f8b7 240e 	ldrh.w	r2, [r7, #1038]	@ 0x40e
 8000fa0:	f8b7 3410 	ldrh.w	r3, [r7, #1040]	@ 0x410
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d005      	beq.n	8000fb4 <xmodem_handle_packet+0x17c>
    {
      /* The calculated and received CRC are different. */
      status |= X_ERROR_CRC;
 8000fa8:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
    }
  }

    /* Do the actual flashing (if there weren't any errors). */
    if ((X_OK == status) && (FLASH_OK != flash_write(xmodem_actual_flash_address, (uint32_t*)&received_packet_data[0u], (uint32_t)size/4u)))
 8000fb4:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d114      	bne.n	8000fe6 <xmodem_handle_packet+0x1ae>
 8000fbc:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <xmodem_handle_packet+0x1ec>)
 8000fbe:	6818      	ldr	r0, [r3, #0]
 8000fc0:	f8b7 3414 	ldrh.w	r3, [r7, #1044]	@ 0x414
 8000fc4:	089b      	lsrs	r3, r3, #2
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	461a      	mov	r2, r3
 8000fca:	f107 030c 	add.w	r3, r7, #12
 8000fce:	4619      	mov	r1, r3
 8000fd0:	f7ff fb0a 	bl	80005e8 <flash_write>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d005      	beq.n	8000fe6 <xmodem_handle_packet+0x1ae>
    {
      /* Flashing error. */
      status |= X_ERROR_FLASH;
 8000fda:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000fde:	f043 0308 	orr.w	r3, r3, #8
 8000fe2:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
    }

  /* Raise the packet number and the address counters (if there weren't any errors). */
  if (X_OK == status)
 8000fe6:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d10c      	bne.n	8001008 <xmodem_handle_packet+0x1d0>
  {
    xmodem_packet_number++;
 8000fee:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <xmodem_handle_packet+0x1e8>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8001020 <xmodem_handle_packet+0x1e8>)
 8000ff8:	701a      	strb	r2, [r3, #0]
    xmodem_actual_flash_address += size;
 8000ffa:	f8b7 2414 	ldrh.w	r2, [r7, #1044]	@ 0x414
 8000ffe:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <xmodem_handle_packet+0x1ec>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a07      	ldr	r2, [pc, #28]	@ (8001024 <xmodem_handle_packet+0x1ec>)
 8001006:	6013      	str	r3, [r2, #0]
  }

  return status;
 8001008:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
}
 800100c:	4618      	mov	r0, r3
 800100e:	f507 6783 	add.w	r7, r7, #1048	@ 0x418
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	200000e4 	.word	0x200000e4
 800101c:	08010000 	.word	0x08010000
 8001020:	20000004 	.word	0x20000004
 8001024:	200000e0 	.word	0x200000e0

08001028 <xmodem_error_handler>:
 * @param   *error_number:    Number of current errors (passed as a pointer).
 * @param   max_error_number: Maximal allowed number of errors.
 * @return  status: X_ERROR in case of too many errors, X_OK otherwise.
 */
static xmodem_status xmodem_error_handler(uint8_t *error_number, uint8_t max_error_number)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	460b      	mov	r3, r1
 8001032:	70fb      	strb	r3, [r7, #3]
  xmodem_status status = X_OK;
 8001034:	2300      	movs	r3, #0
 8001036:	73fb      	strb	r3, [r7, #15]
  /* Raise the error counter. */
  (*error_number)++;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	b2da      	uxtb	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	701a      	strb	r2, [r3, #0]
  /* If the counter reached the max value, then abort. */
  if ((*error_number) >= max_error_number)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	78fa      	ldrb	r2, [r7, #3]
 800104a:	429a      	cmp	r2, r3
 800104c:	d808      	bhi.n	8001060 <xmodem_error_handler+0x38>
  {
    /* Graceful abort. */
    (void)uart_transmit_ch(X_CAN);
 800104e:	2018      	movs	r0, #24
 8001050:	f7ff fe02 	bl	8000c58 <uart_transmit_ch>
    (void)uart_transmit_ch(X_CAN);
 8001054:	2018      	movs	r0, #24
 8001056:	f7ff fdff 	bl	8000c58 <uart_transmit_ch>
    status = X_ERROR;
 800105a:	23ff      	movs	r3, #255	@ 0xff
 800105c:	73fb      	strb	r3, [r7, #15]
 800105e:	e004      	b.n	800106a <xmodem_error_handler+0x42>
  }
  /* Otherwise send a NAK for a repeat. */
  else
  {
    (void)uart_transmit_ch(X_NAK);
 8001060:	2015      	movs	r0, #21
 8001062:	f7ff fdf9 	bl	8000c58 <uart_transmit_ch>
    status = X_OK;
 8001066:	2300      	movs	r3, #0
 8001068:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800106a:	7bfb      	ldrb	r3, [r7, #15]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001074:	480d      	ldr	r0, [pc, #52]	@ (80010ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001076:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001078:	f7ff fd9a 	bl	8000bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800107c:	480c      	ldr	r0, [pc, #48]	@ (80010b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800107e:	490d      	ldr	r1, [pc, #52]	@ (80010b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001080:	4a0d      	ldr	r2, [pc, #52]	@ (80010b8 <LoopForever+0xe>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001084:	e002      	b.n	800108c <LoopCopyDataInit>

08001086 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001086:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001088:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800108a:	3304      	adds	r3, #4

0800108c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800108c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800108e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001090:	d3f9      	bcc.n	8001086 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001092:	4a0a      	ldr	r2, [pc, #40]	@ (80010bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001094:	4c0a      	ldr	r4, [pc, #40]	@ (80010c0 <LoopForever+0x16>)
  movs r3, #0
 8001096:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001098:	e001      	b.n	800109e <LoopFillZerobss>

0800109a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800109a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800109c:	3204      	adds	r2, #4

0800109e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800109e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a0:	d3fb      	bcc.n	800109a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010a2:	f002 ff6d 	bl	8003f80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010a6:	f7ff fb47 	bl	8000738 <main>

080010aa <LoopForever>:

LoopForever:
    b LoopForever
 80010aa:	e7fe      	b.n	80010aa <LoopForever>
  ldr   r0, =_estack
 80010ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b4:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 80010b8:	080041d8 	.word	0x080041d8
  ldr r2, =_sbss
 80010bc:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 80010c0:	200000ec 	.word	0x200000ec

080010c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010c4:	e7fe      	b.n	80010c4 <ADC1_2_IRQHandler>

080010c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b082      	sub	sp, #8
 80010ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010cc:	2300      	movs	r3, #0
 80010ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d0:	2003      	movs	r0, #3
 80010d2:	f000 f94f 	bl	8001374 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010d6:	200f      	movs	r0, #15
 80010d8:	f000 f842 	bl	8001160 <HAL_InitTick>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d002      	beq.n	80010e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	71fb      	strb	r3, [r7, #7]
 80010e6:	e001      	b.n	80010ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010e8:	f7ff fcb4 	bl	8000a54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010ec:	79fb      	ldrb	r3, [r7, #7]

}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <HAL_DeInit>:
  * @brief  This function de-initializes common part of the HAL and stops the source of time base.
  * @note   This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80010fc:	4b13      	ldr	r3, [pc, #76]	@ (800114c <HAL_DeInit+0x54>)
 80010fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001102:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_APB1_RELEASE_RESET();
 8001104:	4b11      	ldr	r3, [pc, #68]	@ (800114c <HAL_DeInit+0x54>)
 8001106:	2200      	movs	r2, #0
 8001108:	639a      	str	r2, [r3, #56]	@ 0x38

  __HAL_RCC_APB2_FORCE_RESET();
 800110a:	4b10      	ldr	r3, [pc, #64]	@ (800114c <HAL_DeInit+0x54>)
 800110c:	f04f 32ff 	mov.w	r2, #4294967295
 8001110:	641a      	str	r2, [r3, #64]	@ 0x40
  __HAL_RCC_APB2_RELEASE_RESET();
 8001112:	4b0e      	ldr	r3, [pc, #56]	@ (800114c <HAL_DeInit+0x54>)
 8001114:	2200      	movs	r2, #0
 8001116:	641a      	str	r2, [r3, #64]	@ 0x40

  __HAL_RCC_AHB1_FORCE_RESET();
 8001118:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <HAL_DeInit+0x54>)
 800111a:	f04f 32ff 	mov.w	r2, #4294967295
 800111e:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001120:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <HAL_DeInit+0x54>)
 8001122:	2200      	movs	r2, #0
 8001124:	629a      	str	r2, [r3, #40]	@ 0x28

  __HAL_RCC_AHB2_FORCE_RESET();
 8001126:	4b09      	ldr	r3, [pc, #36]	@ (800114c <HAL_DeInit+0x54>)
 8001128:	f04f 32ff 	mov.w	r2, #4294967295
 800112c:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_AHB2_RELEASE_RESET();
 800112e:	4b07      	ldr	r3, [pc, #28]	@ (800114c <HAL_DeInit+0x54>)
 8001130:	2200      	movs	r2, #0
 8001132:	62da      	str	r2, [r3, #44]	@ 0x2c

  __HAL_RCC_AHB3_FORCE_RESET();
 8001134:	4b05      	ldr	r3, [pc, #20]	@ (800114c <HAL_DeInit+0x54>)
 8001136:	f04f 32ff 	mov.w	r2, #4294967295
 800113a:	631a      	str	r2, [r3, #48]	@ 0x30
  __HAL_RCC_AHB3_RELEASE_RESET();
 800113c:	4b03      	ldr	r3, [pc, #12]	@ (800114c <HAL_DeInit+0x54>)
 800113e:	2200      	movs	r2, #0
 8001140:	631a      	str	r2, [r3, #48]	@ 0x30

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001142:	f000 f805 	bl	8001150 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8001146:	2300      	movs	r3, #0
}
 8001148:	4618      	mov	r0, r3
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40021000 	.word	0x40021000

08001150 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
	...

08001160 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001168:	2300      	movs	r3, #0
 800116a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800116c:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <HAL_InitTick+0x68>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d022      	beq.n	80011ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <HAL_InitTick+0x6c>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4b13      	ldr	r3, [pc, #76]	@ (80011c8 <HAL_InitTick+0x68>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001180:	fbb1 f3f3 	udiv	r3, r1, r3
 8001184:	fbb2 f3f3 	udiv	r3, r2, r3
 8001188:	4618      	mov	r0, r3
 800118a:	f000 f918 	bl	80013be <HAL_SYSTICK_Config>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d10f      	bne.n	80011b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2b0f      	cmp	r3, #15
 8001198:	d809      	bhi.n	80011ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800119a:	2200      	movs	r2, #0
 800119c:	6879      	ldr	r1, [r7, #4]
 800119e:	f04f 30ff 	mov.w	r0, #4294967295
 80011a2:	f000 f8f2 	bl	800138a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011a6:	4a0a      	ldr	r2, [pc, #40]	@ (80011d0 <HAL_InitTick+0x70>)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6013      	str	r3, [r2, #0]
 80011ac:	e007      	b.n	80011be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	73fb      	strb	r3, [r7, #15]
 80011b2:	e004      	b.n	80011be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	73fb      	strb	r3, [r7, #15]
 80011b8:	e001      	b.n	80011be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011be:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3710      	adds	r7, #16
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	2000000c 	.word	0x2000000c
 80011cc:	20000000 	.word	0x20000000
 80011d0:	20000008 	.word	0x20000008

080011d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d8:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <HAL_IncTick+0x1c>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <HAL_IncTick+0x20>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4413      	add	r3, r2
 80011e2:	4a03      	ldr	r2, [pc, #12]	@ (80011f0 <HAL_IncTick+0x1c>)
 80011e4:	6013      	str	r3, [r2, #0]
}
 80011e6:	bf00      	nop
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	200000e8 	.word	0x200000e8
 80011f4:	2000000c 	.word	0x2000000c

080011f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  return uwTick;
 80011fc:	4b03      	ldr	r3, [pc, #12]	@ (800120c <HAL_GetTick+0x14>)
 80011fe:	681b      	ldr	r3, [r3, #0]
}
 8001200:	4618      	mov	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	200000e8 	.word	0x200000e8

08001210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001220:	4b0c      	ldr	r3, [pc, #48]	@ (8001254 <__NVIC_SetPriorityGrouping+0x44>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800122c:	4013      	ands	r3, r2
 800122e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800123c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001242:	4a04      	ldr	r2, [pc, #16]	@ (8001254 <__NVIC_SetPriorityGrouping+0x44>)
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	60d3      	str	r3, [r2, #12]
}
 8001248:	bf00      	nop
 800124a:	3714      	adds	r7, #20
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800125c:	4b04      	ldr	r3, [pc, #16]	@ (8001270 <__NVIC_GetPriorityGrouping+0x18>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	0a1b      	lsrs	r3, r3, #8
 8001262:	f003 0307 	and.w	r3, r3, #7
}
 8001266:	4618      	mov	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	6039      	str	r1, [r7, #0]
 800127e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001284:	2b00      	cmp	r3, #0
 8001286:	db0a      	blt.n	800129e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	b2da      	uxtb	r2, r3
 800128c:	490c      	ldr	r1, [pc, #48]	@ (80012c0 <__NVIC_SetPriority+0x4c>)
 800128e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001292:	0112      	lsls	r2, r2, #4
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	440b      	add	r3, r1
 8001298:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800129c:	e00a      	b.n	80012b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	4908      	ldr	r1, [pc, #32]	@ (80012c4 <__NVIC_SetPriority+0x50>)
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	f003 030f 	and.w	r3, r3, #15
 80012aa:	3b04      	subs	r3, #4
 80012ac:	0112      	lsls	r2, r2, #4
 80012ae:	b2d2      	uxtb	r2, r2
 80012b0:	440b      	add	r3, r1
 80012b2:	761a      	strb	r2, [r3, #24]
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	e000e100 	.word	0xe000e100
 80012c4:	e000ed00 	.word	0xe000ed00

080012c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b089      	sub	sp, #36	@ 0x24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f003 0307 	and.w	r3, r3, #7
 80012da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	f1c3 0307 	rsb	r3, r3, #7
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	bf28      	it	cs
 80012e6:	2304      	movcs	r3, #4
 80012e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	3304      	adds	r3, #4
 80012ee:	2b06      	cmp	r3, #6
 80012f0:	d902      	bls.n	80012f8 <NVIC_EncodePriority+0x30>
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	3b03      	subs	r3, #3
 80012f6:	e000      	b.n	80012fa <NVIC_EncodePriority+0x32>
 80012f8:	2300      	movs	r3, #0
 80012fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	fa02 f303 	lsl.w	r3, r2, r3
 8001306:	43da      	mvns	r2, r3
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	401a      	ands	r2, r3
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001310:	f04f 31ff 	mov.w	r1, #4294967295
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	fa01 f303 	lsl.w	r3, r1, r3
 800131a:	43d9      	mvns	r1, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001320:	4313      	orrs	r3, r2
         );
}
 8001322:	4618      	mov	r0, r3
 8001324:	3724      	adds	r7, #36	@ 0x24
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
	...

08001330 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	3b01      	subs	r3, #1
 800133c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001340:	d301      	bcc.n	8001346 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001342:	2301      	movs	r3, #1
 8001344:	e00f      	b.n	8001366 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001346:	4a0a      	ldr	r2, [pc, #40]	@ (8001370 <SysTick_Config+0x40>)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3b01      	subs	r3, #1
 800134c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800134e:	210f      	movs	r1, #15
 8001350:	f04f 30ff 	mov.w	r0, #4294967295
 8001354:	f7ff ff8e 	bl	8001274 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001358:	4b05      	ldr	r3, [pc, #20]	@ (8001370 <SysTick_Config+0x40>)
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800135e:	4b04      	ldr	r3, [pc, #16]	@ (8001370 <SysTick_Config+0x40>)
 8001360:	2207      	movs	r2, #7
 8001362:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001364:	2300      	movs	r3, #0
}
 8001366:	4618      	mov	r0, r3
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	e000e010 	.word	0xe000e010

08001374 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff47 	bl	8001210 <__NVIC_SetPriorityGrouping>
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b086      	sub	sp, #24
 800138e:	af00      	add	r7, sp, #0
 8001390:	4603      	mov	r3, r0
 8001392:	60b9      	str	r1, [r7, #8]
 8001394:	607a      	str	r2, [r7, #4]
 8001396:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001398:	f7ff ff5e 	bl	8001258 <__NVIC_GetPriorityGrouping>
 800139c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	68b9      	ldr	r1, [r7, #8]
 80013a2:	6978      	ldr	r0, [r7, #20]
 80013a4:	f7ff ff90 	bl	80012c8 <NVIC_EncodePriority>
 80013a8:	4602      	mov	r2, r0
 80013aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ae:	4611      	mov	r1, r2
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ff5f 	bl	8001274 <__NVIC_SetPriority>
}
 80013b6:	bf00      	nop
 80013b8:	3718      	adds	r7, #24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	b082      	sub	sp, #8
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7ff ffb2 	bl	8001330 <SysTick_Config>
 80013cc:	4603      	mov	r3, r0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013d6:	b480      	push	{r7}
 80013d8:	b085      	sub	sp, #20
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013de:	2300      	movs	r3, #0
 80013e0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d005      	beq.n	80013fa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2204      	movs	r2, #4
 80013f2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	73fb      	strb	r3, [r7, #15]
 80013f8:	e037      	b.n	800146a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f022 020e 	bic.w	r2, r2, #14
 8001408:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001414:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001418:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f022 0201 	bic.w	r2, r2, #1
 8001428:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800142e:	f003 021f 	and.w	r2, r3, #31
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001436:	2101      	movs	r1, #1
 8001438:	fa01 f202 	lsl.w	r2, r1, r2
 800143c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001446:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800144c:	2b00      	cmp	r3, #0
 800144e:	d00c      	beq.n	800146a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800145a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800145e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001468:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2201      	movs	r2, #1
 800146e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800147a:	7bfb      	ldrb	r3, [r7, #15]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001494:	4618      	mov	r0, r3
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80014b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001570 <HAL_FLASH_Program+0xd0>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d101      	bne.n	80014be <HAL_FLASH_Program+0x1e>
 80014ba:	2302      	movs	r3, #2
 80014bc:	e053      	b.n	8001566 <HAL_FLASH_Program+0xc6>
 80014be:	4b2c      	ldr	r3, [pc, #176]	@ (8001570 <HAL_FLASH_Program+0xd0>)
 80014c0:	2201      	movs	r2, #1
 80014c2:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014c8:	f000 f892 	bl	80015f0 <FLASH_WaitForLastOperation>
 80014cc:	4603      	mov	r3, r0
 80014ce:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80014d0:	7dfb      	ldrb	r3, [r7, #23]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d143      	bne.n	800155e <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014d6:	4b26      	ldr	r3, [pc, #152]	@ (8001570 <HAL_FLASH_Program+0xd0>)
 80014d8:	2200      	movs	r2, #0
 80014da:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80014dc:	4b25      	ldr	r3, [pc, #148]	@ (8001574 <HAL_FLASH_Program+0xd4>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d009      	beq.n	80014fc <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80014e8:	4b22      	ldr	r3, [pc, #136]	@ (8001574 <HAL_FLASH_Program+0xd4>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a21      	ldr	r2, [pc, #132]	@ (8001574 <HAL_FLASH_Program+0xd4>)
 80014ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80014f2:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80014f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001570 <HAL_FLASH_Program+0xd0>)
 80014f6:	2202      	movs	r2, #2
 80014f8:	771a      	strb	r2, [r3, #28]
 80014fa:	e002      	b.n	8001502 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80014fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001570 <HAL_FLASH_Program+0xd0>)
 80014fe:	2200      	movs	r2, #0
 8001500:	771a      	strb	r2, [r3, #28]
    }
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d107      	bne.n	8001518 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8001508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800150c:	68b8      	ldr	r0, [r7, #8]
 800150e:	f000 f8c1 	bl	8001694 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8001512:	2301      	movs	r3, #1
 8001514:	613b      	str	r3, [r7, #16]
 8001516:	e010      	b.n	800153a <HAL_FLASH_Program+0x9a>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d002      	beq.n	8001524 <HAL_FLASH_Program+0x84>
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2b02      	cmp	r3, #2
 8001522:	d10a      	bne.n	800153a <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	4619      	mov	r1, r3
 8001528:	68b8      	ldr	r0, [r7, #8]
 800152a:	f000 f8d9 	bl	80016e0 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2b02      	cmp	r3, #2
 8001532:	d102      	bne.n	800153a <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8001534:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001538:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800153a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800153e:	f000 f857 	bl	80015f0 <FLASH_WaitForLastOperation>
 8001542:	4603      	mov	r3, r0
 8001544:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d006      	beq.n	800155a <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <HAL_FLASH_Program+0xd4>)
 800154e:	695a      	ldr	r2, [r3, #20]
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	43db      	mvns	r3, r3
 8001554:	4907      	ldr	r1, [pc, #28]	@ (8001574 <HAL_FLASH_Program+0xd4>)
 8001556:	4013      	ands	r3, r2
 8001558:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800155a:	f000 fa0f 	bl	800197c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800155e:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <HAL_FLASH_Program+0xd0>)
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8001564:	7dfb      	ldrb	r3, [r7, #23]
}
 8001566:	4618      	mov	r0, r3
 8001568:	3718      	adds	r7, #24
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000010 	.word	0x20000010
 8001574:	40022000 	.word	0x40022000

08001578 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800157e:	2300      	movs	r3, #0
 8001580:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001582:	4b0b      	ldr	r3, [pc, #44]	@ (80015b0 <HAL_FLASH_Unlock+0x38>)
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	2b00      	cmp	r3, #0
 8001588:	da0b      	bge.n	80015a2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800158a:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <HAL_FLASH_Unlock+0x38>)
 800158c:	4a09      	ldr	r2, [pc, #36]	@ (80015b4 <HAL_FLASH_Unlock+0x3c>)
 800158e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001590:	4b07      	ldr	r3, [pc, #28]	@ (80015b0 <HAL_FLASH_Unlock+0x38>)
 8001592:	4a09      	ldr	r2, [pc, #36]	@ (80015b8 <HAL_FLASH_Unlock+0x40>)
 8001594:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001596:	4b06      	ldr	r3, [pc, #24]	@ (80015b0 <HAL_FLASH_Unlock+0x38>)
 8001598:	695b      	ldr	r3, [r3, #20]
 800159a:	2b00      	cmp	r3, #0
 800159c:	da01      	bge.n	80015a2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80015a2:	79fb      	ldrb	r3, [r7, #7]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	40022000 	.word	0x40022000
 80015b4:	45670123 	.word	0x45670123
 80015b8:	cdef89ab 	.word	0xcdef89ab

080015bc <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80015c6:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <HAL_FLASH_Lock+0x30>)
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	4a08      	ldr	r2, [pc, #32]	@ (80015ec <HAL_FLASH_Lock+0x30>)
 80015cc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80015d0:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80015d2:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <HAL_FLASH_Lock+0x30>)
 80015d4:	695b      	ldr	r3, [r3, #20]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	da01      	bge.n	80015de <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 80015da:	2300      	movs	r3, #0
 80015dc:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80015de:	79fb      	ldrb	r3, [r7, #7]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	40022000 	.word	0x40022000

080015f0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80015f8:	f7ff fdfe 	bl	80011f8 <HAL_GetTick>
 80015fc:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80015fe:	e009      	b.n	8001614 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8001600:	f7ff fdfa 	bl	80011f8 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	429a      	cmp	r2, r3
 800160e:	d201      	bcs.n	8001614 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e037      	b.n	8001684 <FLASH_WaitForLastOperation+0x94>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001614:	4b1d      	ldr	r3, [pc, #116]	@ (800168c <FLASH_WaitForLastOperation+0x9c>)
 8001616:	691b      	ldr	r3, [r3, #16]
 8001618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800161c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001620:	d0ee      	beq.n	8001600 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001622:	4b1a      	ldr	r3, [pc, #104]	@ (800168c <FLASH_WaitForLastOperation+0x9c>)
 8001624:	691a      	ldr	r2, [r3, #16]
 8001626:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 800162a:	4013      	ands	r3, r2
 800162c:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d01d      	beq.n	8001670 <FLASH_WaitForLastOperation+0x80>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8001634:	4b16      	ldr	r3, [pc, #88]	@ (8001690 <FLASH_WaitForLastOperation+0xa0>)
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	4313      	orrs	r3, r2
 800163c:	4a14      	ldr	r2, [pc, #80]	@ (8001690 <FLASH_WaitForLastOperation+0xa0>)
 800163e:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001646:	d307      	bcc.n	8001658 <FLASH_WaitForLastOperation+0x68>
 8001648:	4b10      	ldr	r3, [pc, #64]	@ (800168c <FLASH_WaitForLastOperation+0x9c>)
 800164a:	699a      	ldr	r2, [r3, #24]
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001652:	490e      	ldr	r1, [pc, #56]	@ (800168c <FLASH_WaitForLastOperation+0x9c>)
 8001654:	4313      	orrs	r3, r2
 8001656:	618b      	str	r3, [r1, #24]
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d004      	beq.n	800166c <FLASH_WaitForLastOperation+0x7c>
 8001662:	4a0a      	ldr	r2, [pc, #40]	@ (800168c <FLASH_WaitForLastOperation+0x9c>)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800166a:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e009      	b.n	8001684 <FLASH_WaitForLastOperation+0x94>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001670:	4b06      	ldr	r3, [pc, #24]	@ (800168c <FLASH_WaitForLastOperation+0x9c>)
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	2b01      	cmp	r3, #1
 800167a:	d102      	bne.n	8001682 <FLASH_WaitForLastOperation+0x92>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800167c:	4b03      	ldr	r3, [pc, #12]	@ (800168c <FLASH_WaitForLastOperation+0x9c>)
 800167e:	2201      	movs	r2, #1
 8001680:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40022000 	.word	0x40022000
 8001690:	20000010 	.word	0x20000010

08001694 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80016a0:	4b0e      	ldr	r3, [pc, #56]	@ (80016dc <FLASH_Program_DoubleWord+0x48>)
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	4a0d      	ldr	r2, [pc, #52]	@ (80016dc <FLASH_Program_DoubleWord+0x48>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	683a      	ldr	r2, [r7, #0]
 80016b0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80016b2:	f3bf 8f6f 	isb	sy
}
 80016b6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80016b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016bc:	f04f 0200 	mov.w	r2, #0
 80016c0:	f04f 0300 	mov.w	r3, #0
 80016c4:	000a      	movs	r2, r1
 80016c6:	2300      	movs	r3, #0
 80016c8:	68f9      	ldr	r1, [r7, #12]
 80016ca:	3104      	adds	r1, #4
 80016cc:	4613      	mov	r3, r2
 80016ce:	600b      	str	r3, [r1, #0]
}
 80016d0:	bf00      	nop
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	40022000 	.word	0x40022000

080016e0 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b089      	sub	sp, #36	@ 0x24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80016ea:	2340      	movs	r3, #64	@ 0x40
 80016ec:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80016f6:	4b14      	ldr	r3, [pc, #80]	@ (8001748 <FLASH_Program_Fast+0x68>)
 80016f8:	695b      	ldr	r3, [r3, #20]
 80016fa:	4a13      	ldr	r2, [pc, #76]	@ (8001748 <FLASH_Program_Fast+0x68>)
 80016fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001700:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001702:	f3ef 8310 	mrs	r3, PRIMASK
 8001706:	60fb      	str	r3, [r7, #12]
  return(result);
 8001708:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800170a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800170c:	b672      	cpsid	i
}
 800170e:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	3304      	adds	r3, #4
 800171c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	3304      	adds	r3, #4
 8001722:	617b      	str	r3, [r7, #20]
    row_index--;
 8001724:	7ffb      	ldrb	r3, [r7, #31]
 8001726:	3b01      	subs	r3, #1
 8001728:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800172a:	7ffb      	ldrb	r3, [r7, #31]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d1ef      	bne.n	8001710 <FLASH_Program_Fast+0x30>
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	f383 8810 	msr	PRIMASK, r3
}
 800173a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800173c:	bf00      	nop
 800173e:	3724      	adds	r7, #36	@ 0x24
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	40022000 	.word	0x40022000

0800174c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001756:	4b49      	ldr	r3, [pc, #292]	@ (800187c <HAL_FLASHEx_Erase+0x130>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d101      	bne.n	8001762 <HAL_FLASHEx_Erase+0x16>
 800175e:	2302      	movs	r3, #2
 8001760:	e087      	b.n	8001872 <HAL_FLASHEx_Erase+0x126>
 8001762:	4b46      	ldr	r3, [pc, #280]	@ (800187c <HAL_FLASHEx_Erase+0x130>)
 8001764:	2201      	movs	r2, #1
 8001766:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001768:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800176c:	f7ff ff40 	bl	80015f0 <FLASH_WaitForLastOperation>
 8001770:	4603      	mov	r3, r0
 8001772:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001774:	7bfb      	ldrb	r3, [r7, #15]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d177      	bne.n	800186a <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800177a:	4b40      	ldr	r3, [pc, #256]	@ (800187c <HAL_FLASHEx_Erase+0x130>)
 800177c:	2200      	movs	r2, #0
 800177e:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001780:	4b3f      	ldr	r3, [pc, #252]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001788:	2b00      	cmp	r3, #0
 800178a:	d013      	beq.n	80017b4 <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800178c:	4b3c      	ldr	r3, [pc, #240]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001794:	2b00      	cmp	r3, #0
 8001796:	d009      	beq.n	80017ac <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8001798:	4b39      	ldr	r3, [pc, #228]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a38      	ldr	r2, [pc, #224]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 800179e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80017a2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80017a4:	4b35      	ldr	r3, [pc, #212]	@ (800187c <HAL_FLASHEx_Erase+0x130>)
 80017a6:	2203      	movs	r2, #3
 80017a8:	771a      	strb	r2, [r3, #28]
 80017aa:	e016      	b.n	80017da <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80017ac:	4b33      	ldr	r3, [pc, #204]	@ (800187c <HAL_FLASHEx_Erase+0x130>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	771a      	strb	r2, [r3, #28]
 80017b2:	e012      	b.n	80017da <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80017b4:	4b32      	ldr	r3, [pc, #200]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d009      	beq.n	80017d4 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80017c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a2e      	ldr	r2, [pc, #184]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 80017c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80017ca:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80017cc:	4b2b      	ldr	r3, [pc, #172]	@ (800187c <HAL_FLASHEx_Erase+0x130>)
 80017ce:	2202      	movs	r2, #2
 80017d0:	771a      	strb	r2, [r3, #28]
 80017d2:	e002      	b.n	80017da <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80017d4:	4b29      	ldr	r3, [pc, #164]	@ (800187c <HAL_FLASHEx_Erase+0x130>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d113      	bne.n	800180a <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f000 f84c 	bl	8001884 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017f0:	f7ff fefe 	bl	80015f0 <FLASH_WaitForLastOperation>
 80017f4:	4603      	mov	r3, r0
 80017f6:	73fb      	strb	r3, [r7, #15]

#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80017f8:	4b21      	ldr	r3, [pc, #132]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	4a20      	ldr	r2, [pc, #128]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 80017fe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001802:	f023 0304 	bic.w	r3, r3, #4
 8001806:	6153      	str	r3, [r2, #20]
 8001808:	e02d      	b.n	8001866 <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	f04f 32ff 	mov.w	r2, #4294967295
 8001810:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	e01d      	b.n	8001856 <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	4619      	mov	r1, r3
 8001820:	68b8      	ldr	r0, [r7, #8]
 8001822:	f000 f867 	bl	80018f4 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001826:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800182a:	f7ff fee1 	bl	80015f0 <FLASH_WaitForLastOperation>
 800182e:	4603      	mov	r3, r0
 8001830:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001832:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	4a12      	ldr	r2, [pc, #72]	@ (8001880 <HAL_FLASHEx_Erase+0x134>)
 8001838:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 800183c:	f023 0302 	bic.w	r3, r3, #2
 8001840:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8001842:	7bfb      	ldrb	r3, [r7, #15]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d003      	beq.n	8001850 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	68ba      	ldr	r2, [r7, #8]
 800184c:	601a      	str	r2, [r3, #0]
          break;
 800184e:	e00a      	b.n	8001866 <HAL_FLASHEx_Erase+0x11a>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	3301      	adds	r3, #1
 8001854:	60bb      	str	r3, [r7, #8]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689a      	ldr	r2, [r3, #8]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	68db      	ldr	r3, [r3, #12]
 800185e:	4413      	add	r3, r2
 8001860:	68ba      	ldr	r2, [r7, #8]
 8001862:	429a      	cmp	r2, r3
 8001864:	d3d9      	bcc.n	800181a <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001866:	f000 f889 	bl	800197c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800186a:	4b04      	ldr	r3, [pc, #16]	@ (800187c <HAL_FLASHEx_Erase+0x130>)
 800186c:	2200      	movs	r2, #0
 800186e:	701a      	strb	r2, [r3, #0]

  return status;
 8001870:	7bfb      	ldrb	r3, [r7, #15]
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000010 	.word	0x20000010
 8001880:	40022000 	.word	0x40022000

08001884 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 800188c:	4b18      	ldr	r3, [pc, #96]	@ (80018f0 <FLASH_MassErase+0x6c>)
 800188e:	6a1b      	ldr	r3, [r3, #32]
 8001890:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d016      	beq.n	80018c6 <FLASH_MassErase+0x42>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d005      	beq.n	80018ae <FLASH_MassErase+0x2a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80018a2:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <FLASH_MassErase+0x6c>)
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	4a12      	ldr	r2, [pc, #72]	@ (80018f0 <FLASH_MassErase+0x6c>)
 80018a8:	f043 0304 	orr.w	r3, r3, #4
 80018ac:	6153      	str	r3, [r2, #20]
    }

#if defined (FLASH_OPTR_DBANK)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if ((Banks & FLASH_BANK_2) != 0U)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f003 0302 	and.w	r3, r3, #2
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d00e      	beq.n	80018d6 <FLASH_MassErase+0x52>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80018b8:	4b0d      	ldr	r3, [pc, #52]	@ (80018f0 <FLASH_MassErase+0x6c>)
 80018ba:	695b      	ldr	r3, [r3, #20]
 80018bc:	4a0c      	ldr	r2, [pc, #48]	@ (80018f0 <FLASH_MassErase+0x6c>)
 80018be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018c2:	6153      	str	r3, [r2, #20]
 80018c4:	e007      	b.n	80018d6 <FLASH_MassErase+0x52>
#endif
  }
#if defined (FLASH_OPTR_DBANK)
  else
  {
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80018c6:	4b0a      	ldr	r3, [pc, #40]	@ (80018f0 <FLASH_MassErase+0x6c>)
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	4a09      	ldr	r2, [pc, #36]	@ (80018f0 <FLASH_MassErase+0x6c>)
 80018cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018d0:	f043 0304 	orr.w	r3, r3, #4
 80018d4:	6153      	str	r3, [r2, #20]
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80018d6:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <FLASH_MassErase+0x6c>)
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	4a05      	ldr	r2, [pc, #20]	@ (80018f0 <FLASH_MassErase+0x6c>)
 80018dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018e0:	6153      	str	r3, [r2, #20]
}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	40022000 	.word	0x40022000

080018f4 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 80018fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001978 <FLASH_PageErase+0x84>)
 8001900:	6a1b      	ldr	r3, [r3, #32]
 8001902:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d106      	bne.n	8001918 <FLASH_PageErase+0x24>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800190a:	4b1b      	ldr	r3, [pc, #108]	@ (8001978 <FLASH_PageErase+0x84>)
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	4a1a      	ldr	r2, [pc, #104]	@ (8001978 <FLASH_PageErase+0x84>)
 8001910:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001914:	6153      	str	r3, [r2, #20]
 8001916:	e011      	b.n	800193c <FLASH_PageErase+0x48>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <FLASH_PageErase+0x3c>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <FLASH_PageErase+0x84>)
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	4a14      	ldr	r2, [pc, #80]	@ (8001978 <FLASH_PageErase+0x84>)
 8001928:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800192c:	6153      	str	r3, [r2, #20]
 800192e:	e005      	b.n	800193c <FLASH_PageErase+0x48>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8001930:	4b11      	ldr	r3, [pc, #68]	@ (8001978 <FLASH_PageErase+0x84>)
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	4a10      	ldr	r2, [pc, #64]	@ (8001978 <FLASH_PageErase+0x84>)
 8001936:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800193a:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800193c:	4b0e      	ldr	r3, [pc, #56]	@ (8001978 <FLASH_PageErase+0x84>)
 800193e:	695b      	ldr	r3, [r3, #20]
 8001940:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 800194c:	490a      	ldr	r1, [pc, #40]	@ (8001978 <FLASH_PageErase+0x84>)
 800194e:	4313      	orrs	r3, r2
 8001950:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001952:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <FLASH_PageErase+0x84>)
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	4a08      	ldr	r2, [pc, #32]	@ (8001978 <FLASH_PageErase+0x84>)
 8001958:	f043 0302 	orr.w	r3, r3, #2
 800195c:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800195e:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <FLASH_PageErase+0x84>)
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	4a05      	ldr	r2, [pc, #20]	@ (8001978 <FLASH_PageErase+0x84>)
 8001964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001968:	6153      	str	r3, [r2, #20]
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	40022000 	.word	0x40022000

0800197c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8001982:	4b21      	ldr	r3, [pc, #132]	@ (8001a08 <FLASH_FlushCaches+0x8c>)
 8001984:	7f1b      	ldrb	r3, [r3, #28]
 8001986:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d002      	beq.n	8001994 <FLASH_FlushCaches+0x18>
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	2b03      	cmp	r3, #3
 8001992:	d117      	bne.n	80019c4 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001994:	4b1d      	ldr	r3, [pc, #116]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a1c      	ldr	r2, [pc, #112]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 800199a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800199e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80019a0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a19      	ldr	r2, [pc, #100]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	4b17      	ldr	r3, [pc, #92]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a16      	ldr	r2, [pc, #88]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80019b6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019b8:	4b14      	ldr	r3, [pc, #80]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a13      	ldr	r2, [pc, #76]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019c2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d002      	beq.n	80019d0 <FLASH_FlushCaches+0x54>
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d111      	bne.n	80019f4 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80019d0:	4b0e      	ldr	r3, [pc, #56]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019da:	6013      	str	r3, [r2, #0]
 80019dc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a0a      	ldr	r2, [pc, #40]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80019e6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80019e8:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a07      	ldr	r2, [pc, #28]	@ (8001a0c <FLASH_FlushCaches+0x90>)
 80019ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019f2:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80019f4:	4b04      	ldr	r3, [pc, #16]	@ (8001a08 <FLASH_FlushCaches+0x8c>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	771a      	strb	r2, [r3, #28]
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	20000010 	.word	0x20000010
 8001a0c:	40022000 	.word	0x40022000

08001a10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b087      	sub	sp, #28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001a1e:	e15a      	b.n	8001cd6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	2101      	movs	r1, #1
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f000 814c 	beq.w	8001cd0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f003 0303 	and.w	r3, r3, #3
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d005      	beq.n	8001a50 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a4c:	2b02      	cmp	r3, #2
 8001a4e:	d130      	bne.n	8001ab2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	2203      	movs	r2, #3
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	43db      	mvns	r3, r3
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	4013      	ands	r3, r2
 8001a66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	68da      	ldr	r2, [r3, #12]
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a86:	2201      	movs	r2, #1
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	4013      	ands	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	091b      	lsrs	r3, r3, #4
 8001a9c:	f003 0201 	and.w	r2, r3, #1
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	2b03      	cmp	r3, #3
 8001abc:	d017      	beq.n	8001aee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	2203      	movs	r2, #3
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	689a      	ldr	r2, [r3, #8]
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f003 0303 	and.w	r3, r3, #3
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d123      	bne.n	8001b42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	08da      	lsrs	r2, r3, #3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	3208      	adds	r2, #8
 8001b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	220f      	movs	r2, #15
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	691a      	ldr	r2, [r3, #16]
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	08da      	lsrs	r2, r3, #3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3208      	adds	r2, #8
 8001b3c:	6939      	ldr	r1, [r7, #16]
 8001b3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	2203      	movs	r2, #3
 8001b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b52:	43db      	mvns	r3, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4013      	ands	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f003 0203 	and.w	r2, r3, #3
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f000 80a6 	beq.w	8001cd0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b84:	4b5b      	ldr	r3, [pc, #364]	@ (8001cf4 <HAL_GPIO_Init+0x2e4>)
 8001b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b88:	4a5a      	ldr	r2, [pc, #360]	@ (8001cf4 <HAL_GPIO_Init+0x2e4>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b90:	4b58      	ldr	r3, [pc, #352]	@ (8001cf4 <HAL_GPIO_Init+0x2e4>)
 8001b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	60bb      	str	r3, [r7, #8]
 8001b9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b9c:	4a56      	ldr	r2, [pc, #344]	@ (8001cf8 <HAL_GPIO_Init+0x2e8>)
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	089b      	lsrs	r3, r3, #2
 8001ba2:	3302      	adds	r3, #2
 8001ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	f003 0303 	and.w	r3, r3, #3
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	220f      	movs	r2, #15
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001bc6:	d01f      	beq.n	8001c08 <HAL_GPIO_Init+0x1f8>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a4c      	ldr	r2, [pc, #304]	@ (8001cfc <HAL_GPIO_Init+0x2ec>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d019      	beq.n	8001c04 <HAL_GPIO_Init+0x1f4>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a4b      	ldr	r2, [pc, #300]	@ (8001d00 <HAL_GPIO_Init+0x2f0>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d013      	beq.n	8001c00 <HAL_GPIO_Init+0x1f0>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a4a      	ldr	r2, [pc, #296]	@ (8001d04 <HAL_GPIO_Init+0x2f4>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d00d      	beq.n	8001bfc <HAL_GPIO_Init+0x1ec>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4a49      	ldr	r2, [pc, #292]	@ (8001d08 <HAL_GPIO_Init+0x2f8>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d007      	beq.n	8001bf8 <HAL_GPIO_Init+0x1e8>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4a48      	ldr	r2, [pc, #288]	@ (8001d0c <HAL_GPIO_Init+0x2fc>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d101      	bne.n	8001bf4 <HAL_GPIO_Init+0x1e4>
 8001bf0:	2305      	movs	r3, #5
 8001bf2:	e00a      	b.n	8001c0a <HAL_GPIO_Init+0x1fa>
 8001bf4:	2306      	movs	r3, #6
 8001bf6:	e008      	b.n	8001c0a <HAL_GPIO_Init+0x1fa>
 8001bf8:	2304      	movs	r3, #4
 8001bfa:	e006      	b.n	8001c0a <HAL_GPIO_Init+0x1fa>
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e004      	b.n	8001c0a <HAL_GPIO_Init+0x1fa>
 8001c00:	2302      	movs	r3, #2
 8001c02:	e002      	b.n	8001c0a <HAL_GPIO_Init+0x1fa>
 8001c04:	2301      	movs	r3, #1
 8001c06:	e000      	b.n	8001c0a <HAL_GPIO_Init+0x1fa>
 8001c08:	2300      	movs	r3, #0
 8001c0a:	697a      	ldr	r2, [r7, #20]
 8001c0c:	f002 0203 	and.w	r2, r2, #3
 8001c10:	0092      	lsls	r2, r2, #2
 8001c12:	4093      	lsls	r3, r2
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c1a:	4937      	ldr	r1, [pc, #220]	@ (8001cf8 <HAL_GPIO_Init+0x2e8>)
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	089b      	lsrs	r3, r3, #2
 8001c20:	3302      	adds	r3, #2
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c28:	4b39      	ldr	r3, [pc, #228]	@ (8001d10 <HAL_GPIO_Init+0x300>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	43db      	mvns	r3, r3
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	4013      	ands	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d003      	beq.n	8001c4c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c4c:	4a30      	ldr	r2, [pc, #192]	@ (8001d10 <HAL_GPIO_Init+0x300>)
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c52:	4b2f      	ldr	r3, [pc, #188]	@ (8001d10 <HAL_GPIO_Init+0x300>)
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d003      	beq.n	8001c76 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c76:	4a26      	ldr	r2, [pc, #152]	@ (8001d10 <HAL_GPIO_Init+0x300>)
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001c7c:	4b24      	ldr	r3, [pc, #144]	@ (8001d10 <HAL_GPIO_Init+0x300>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	43db      	mvns	r3, r3
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8001d10 <HAL_GPIO_Init+0x300>)
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d10 <HAL_GPIO_Init+0x300>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	43db      	mvns	r3, r3
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d003      	beq.n	8001cca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001cca:	4a11      	ldr	r2, [pc, #68]	@ (8001d10 <HAL_GPIO_Init+0x300>)
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	f47f ae9d 	bne.w	8001a20 <HAL_GPIO_Init+0x10>
  }
}
 8001ce6:	bf00      	nop
 8001ce8:	bf00      	nop
 8001cea:	371c      	adds	r7, #28
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	40010000 	.word	0x40010000
 8001cfc:	48000400 	.word	0x48000400
 8001d00:	48000800 	.word	0x48000800
 8001d04:	48000c00 	.word	0x48000c00
 8001d08:	48001000 	.word	0x48001000
 8001d0c:	48001400 	.word	0x48001400
 8001d10:	40010400 	.word	0x40010400

08001d14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	807b      	strh	r3, [r7, #2]
 8001d20:	4613      	mov	r3, r2
 8001d22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d24:	787b      	ldrb	r3, [r7, #1]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d003      	beq.n	8001d32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d2a:	887a      	ldrh	r2, [r7, #2]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d30:	e002      	b.n	8001d38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d32:	887a      	ldrh	r2, [r7, #2]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d141      	bne.n	8001dd6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d52:	4b4b      	ldr	r3, [pc, #300]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d5e:	d131      	bne.n	8001dc4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d60:	4b47      	ldr	r3, [pc, #284]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d66:	4a46      	ldr	r2, [pc, #280]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d70:	4b43      	ldr	r3, [pc, #268]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d78:	4a41      	ldr	r2, [pc, #260]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d80:	4b40      	ldr	r3, [pc, #256]	@ (8001e84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2232      	movs	r2, #50	@ 0x32
 8001d86:	fb02 f303 	mul.w	r3, r2, r3
 8001d8a:	4a3f      	ldr	r2, [pc, #252]	@ (8001e88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d90:	0c9b      	lsrs	r3, r3, #18
 8001d92:	3301      	adds	r3, #1
 8001d94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d96:	e002      	b.n	8001d9e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d9e:	4b38      	ldr	r3, [pc, #224]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001da0:	695b      	ldr	r3, [r3, #20]
 8001da2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001da6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001daa:	d102      	bne.n	8001db2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f2      	bne.n	8001d98 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001db2:	4b33      	ldr	r3, [pc, #204]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dbe:	d158      	bne.n	8001e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e057      	b.n	8001e74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dca:	4a2d      	ldr	r2, [pc, #180]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001dd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001dd4:	e04d      	b.n	8001e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ddc:	d141      	bne.n	8001e62 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dde:	4b28      	ldr	r3, [pc, #160]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dea:	d131      	bne.n	8001e50 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001dec:	4b24      	ldr	r3, [pc, #144]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001df2:	4a23      	ldr	r2, [pc, #140]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dfc:	4b20      	ldr	r3, [pc, #128]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e04:	4a1e      	ldr	r2, [pc, #120]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2232      	movs	r2, #50	@ 0x32
 8001e12:	fb02 f303 	mul.w	r3, r2, r3
 8001e16:	4a1c      	ldr	r2, [pc, #112]	@ (8001e88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e18:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1c:	0c9b      	lsrs	r3, r3, #18
 8001e1e:	3301      	adds	r3, #1
 8001e20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e22:	e002      	b.n	8001e2a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e36:	d102      	bne.n	8001e3e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f2      	bne.n	8001e24 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e3e:	4b10      	ldr	r3, [pc, #64]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e40:	695b      	ldr	r3, [r3, #20]
 8001e42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e4a:	d112      	bne.n	8001e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e011      	b.n	8001e74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e50:	4b0b      	ldr	r3, [pc, #44]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e56:	4a0a      	ldr	r2, [pc, #40]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001e60:	e007      	b.n	8001e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e62:	4b07      	ldr	r3, [pc, #28]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e6a:	4a05      	ldr	r2, [pc, #20]	@ (8001e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e6c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e70:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3714      	adds	r7, #20
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	40007000 	.word	0x40007000
 8001e84:	20000000 	.word	0x20000000
 8001e88:	431bde83 	.word	0x431bde83

08001e8c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001e90:	4b05      	ldr	r3, [pc, #20]	@ (8001ea8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	4a04      	ldr	r2, [pc, #16]	@ (8001ea8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001e96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e9a:	6093      	str	r3, [r2, #8]
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	40007000 	.word	0x40007000

08001eac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e2fe      	b.n	80024bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d075      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eca:	4b97      	ldr	r3, [pc, #604]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f003 030c 	and.w	r3, r3, #12
 8001ed2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ed4:	4b94      	ldr	r3, [pc, #592]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	f003 0303 	and.w	r3, r3, #3
 8001edc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	2b0c      	cmp	r3, #12
 8001ee2:	d102      	bne.n	8001eea <HAL_RCC_OscConfig+0x3e>
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	2b03      	cmp	r3, #3
 8001ee8:	d002      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x44>
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	2b08      	cmp	r3, #8
 8001eee:	d10b      	bne.n	8001f08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef0:	4b8d      	ldr	r3, [pc, #564]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d05b      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x108>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d157      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e2d9      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f10:	d106      	bne.n	8001f20 <HAL_RCC_OscConfig+0x74>
 8001f12:	4b85      	ldr	r3, [pc, #532]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a84      	ldr	r2, [pc, #528]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	e01d      	b.n	8001f5c <HAL_RCC_OscConfig+0xb0>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f28:	d10c      	bne.n	8001f44 <HAL_RCC_OscConfig+0x98>
 8001f2a:	4b7f      	ldr	r3, [pc, #508]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a7e      	ldr	r2, [pc, #504]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f34:	6013      	str	r3, [r2, #0]
 8001f36:	4b7c      	ldr	r3, [pc, #496]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a7b      	ldr	r2, [pc, #492]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f40:	6013      	str	r3, [r2, #0]
 8001f42:	e00b      	b.n	8001f5c <HAL_RCC_OscConfig+0xb0>
 8001f44:	4b78      	ldr	r3, [pc, #480]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a77      	ldr	r2, [pc, #476]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	4b75      	ldr	r3, [pc, #468]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a74      	ldr	r2, [pc, #464]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d013      	beq.n	8001f8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f64:	f7ff f948 	bl	80011f8 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f6c:	f7ff f944 	bl	80011f8 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b64      	cmp	r3, #100	@ 0x64
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e29e      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f7e:	4b6a      	ldr	r3, [pc, #424]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0xc0>
 8001f8a:	e014      	b.n	8001fb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8c:	f7ff f934 	bl	80011f8 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f94:	f7ff f930 	bl	80011f8 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b64      	cmp	r3, #100	@ 0x64
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e28a      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fa6:	4b60      	ldr	r3, [pc, #384]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0xe8>
 8001fb2:	e000      	b.n	8001fb6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d075      	beq.n	80020ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fc2:	4b59      	ldr	r3, [pc, #356]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 030c 	and.w	r3, r3, #12
 8001fca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fcc:	4b56      	ldr	r3, [pc, #344]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	2b0c      	cmp	r3, #12
 8001fda:	d102      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x136>
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d002      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x13c>
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	2b04      	cmp	r3, #4
 8001fe6:	d11f      	bne.n	8002028 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fe8:	4b4f      	ldr	r3, [pc, #316]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <HAL_RCC_OscConfig+0x154>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e25d      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002000:	4b49      	ldr	r3, [pc, #292]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	061b      	lsls	r3, r3, #24
 800200e:	4946      	ldr	r1, [pc, #280]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8002010:	4313      	orrs	r3, r2
 8002012:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002014:	4b45      	ldr	r3, [pc, #276]	@ (800212c <HAL_RCC_OscConfig+0x280>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff f8a1 	bl	8001160 <HAL_InitTick>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d043      	beq.n	80020ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e249      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d023      	beq.n	8002078 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002030:	4b3d      	ldr	r3, [pc, #244]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a3c      	ldr	r2, [pc, #240]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8002036:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800203a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203c:	f7ff f8dc 	bl	80011f8 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002044:	f7ff f8d8 	bl	80011f8 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e232      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002056:	4b34      	ldr	r3, [pc, #208]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0f0      	beq.n	8002044 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002062:	4b31      	ldr	r3, [pc, #196]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	061b      	lsls	r3, r3, #24
 8002070:	492d      	ldr	r1, [pc, #180]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8002072:	4313      	orrs	r3, r2
 8002074:	604b      	str	r3, [r1, #4]
 8002076:	e01a      	b.n	80020ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002078:	4b2b      	ldr	r3, [pc, #172]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a2a      	ldr	r2, [pc, #168]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 800207e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002082:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002084:	f7ff f8b8 	bl	80011f8 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800208c:	f7ff f8b4 	bl	80011f8 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e20e      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800209e:	4b22      	ldr	r3, [pc, #136]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1f0      	bne.n	800208c <HAL_RCC_OscConfig+0x1e0>
 80020aa:	e000      	b.n	80020ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d041      	beq.n	800213e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	695b      	ldr	r3, [r3, #20]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d01c      	beq.n	80020fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020c2:	4b19      	ldr	r3, [pc, #100]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 80020c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020c8:	4a17      	ldr	r2, [pc, #92]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d2:	f7ff f891 	bl	80011f8 <HAL_GetTick>
 80020d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020d8:	e008      	b.n	80020ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020da:	f7ff f88d 	bl	80011f8 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e1e7      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 80020ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d0ef      	beq.n	80020da <HAL_RCC_OscConfig+0x22e>
 80020fa:	e020      	b.n	800213e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 80020fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002102:	4a09      	ldr	r2, [pc, #36]	@ (8002128 <HAL_RCC_OscConfig+0x27c>)
 8002104:	f023 0301 	bic.w	r3, r3, #1
 8002108:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800210c:	f7ff f874 	bl	80011f8 <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002112:	e00d      	b.n	8002130 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002114:	f7ff f870 	bl	80011f8 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d906      	bls.n	8002130 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e1ca      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
 8002126:	bf00      	nop
 8002128:	40021000 	.word	0x40021000
 800212c:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002130:	4b8c      	ldr	r3, [pc, #560]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1ea      	bne.n	8002114 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0304 	and.w	r3, r3, #4
 8002146:	2b00      	cmp	r3, #0
 8002148:	f000 80a6 	beq.w	8002298 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800214c:	2300      	movs	r3, #0
 800214e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002150:	4b84      	ldr	r3, [pc, #528]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002154:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d101      	bne.n	8002160 <HAL_RCC_OscConfig+0x2b4>
 800215c:	2301      	movs	r3, #1
 800215e:	e000      	b.n	8002162 <HAL_RCC_OscConfig+0x2b6>
 8002160:	2300      	movs	r3, #0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00d      	beq.n	8002182 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002166:	4b7f      	ldr	r3, [pc, #508]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216a:	4a7e      	ldr	r2, [pc, #504]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 800216c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002170:	6593      	str	r3, [r2, #88]	@ 0x58
 8002172:	4b7c      	ldr	r3, [pc, #496]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800217e:	2301      	movs	r3, #1
 8002180:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002182:	4b79      	ldr	r3, [pc, #484]	@ (8002368 <HAL_RCC_OscConfig+0x4bc>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800218a:	2b00      	cmp	r3, #0
 800218c:	d118      	bne.n	80021c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800218e:	4b76      	ldr	r3, [pc, #472]	@ (8002368 <HAL_RCC_OscConfig+0x4bc>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a75      	ldr	r2, [pc, #468]	@ (8002368 <HAL_RCC_OscConfig+0x4bc>)
 8002194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800219a:	f7ff f82d 	bl	80011f8 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021a2:	f7ff f829 	bl	80011f8 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e183      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021b4:	4b6c      	ldr	r3, [pc, #432]	@ (8002368 <HAL_RCC_OscConfig+0x4bc>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0f0      	beq.n	80021a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d108      	bne.n	80021da <HAL_RCC_OscConfig+0x32e>
 80021c8:	4b66      	ldr	r3, [pc, #408]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80021ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ce:	4a65      	ldr	r2, [pc, #404]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021d8:	e024      	b.n	8002224 <HAL_RCC_OscConfig+0x378>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	2b05      	cmp	r3, #5
 80021e0:	d110      	bne.n	8002204 <HAL_RCC_OscConfig+0x358>
 80021e2:	4b60      	ldr	r3, [pc, #384]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80021e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021e8:	4a5e      	ldr	r2, [pc, #376]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80021ea:	f043 0304 	orr.w	r3, r3, #4
 80021ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80021f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f8:	4a5a      	ldr	r2, [pc, #360]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80021fa:	f043 0301 	orr.w	r3, r3, #1
 80021fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002202:	e00f      	b.n	8002224 <HAL_RCC_OscConfig+0x378>
 8002204:	4b57      	ldr	r3, [pc, #348]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800220a:	4a56      	ldr	r2, [pc, #344]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 800220c:	f023 0301 	bic.w	r3, r3, #1
 8002210:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002214:	4b53      	ldr	r3, [pc, #332]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800221a:	4a52      	ldr	r2, [pc, #328]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 800221c:	f023 0304 	bic.w	r3, r3, #4
 8002220:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d016      	beq.n	800225a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800222c:	f7fe ffe4 	bl	80011f8 <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002232:	e00a      	b.n	800224a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002234:	f7fe ffe0 	bl	80011f8 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002242:	4293      	cmp	r3, r2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e138      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800224a:	4b46      	ldr	r3, [pc, #280]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 800224c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d0ed      	beq.n	8002234 <HAL_RCC_OscConfig+0x388>
 8002258:	e015      	b.n	8002286 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800225a:	f7fe ffcd 	bl	80011f8 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002260:	e00a      	b.n	8002278 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002262:	f7fe ffc9 	bl	80011f8 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002270:	4293      	cmp	r3, r2
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e121      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002278:	4b3a      	ldr	r3, [pc, #232]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 800227a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1ed      	bne.n	8002262 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002286:	7ffb      	ldrb	r3, [r7, #31]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d105      	bne.n	8002298 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800228c:	4b35      	ldr	r3, [pc, #212]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 800228e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002290:	4a34      	ldr	r2, [pc, #208]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002296:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0320 	and.w	r3, r3, #32
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d03c      	beq.n	800231e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d01c      	beq.n	80022e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80022ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80022ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022b2:	4a2c      	ldr	r2, [pc, #176]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80022b4:	f043 0301 	orr.w	r3, r3, #1
 80022b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022bc:	f7fe ff9c 	bl	80011f8 <HAL_GetTick>
 80022c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022c4:	f7fe ff98 	bl	80011f8 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e0f2      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022d6:	4b23      	ldr	r3, [pc, #140]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80022d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022dc:	f003 0302 	and.w	r3, r3, #2
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d0ef      	beq.n	80022c4 <HAL_RCC_OscConfig+0x418>
 80022e4:	e01b      	b.n	800231e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80022e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 80022ee:	f023 0301 	bic.w	r3, r3, #1
 80022f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f6:	f7fe ff7f 	bl	80011f8 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022fe:	f7fe ff7b 	bl	80011f8 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e0d5      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002310:	4b14      	ldr	r3, [pc, #80]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002312:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1ef      	bne.n	80022fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	2b00      	cmp	r3, #0
 8002324:	f000 80c9 	beq.w	80024ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002328:	4b0e      	ldr	r3, [pc, #56]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f003 030c 	and.w	r3, r3, #12
 8002330:	2b0c      	cmp	r3, #12
 8002332:	f000 8083 	beq.w	800243c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	2b02      	cmp	r3, #2
 800233c:	d15e      	bne.n	80023fc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800233e:	4b09      	ldr	r3, [pc, #36]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a08      	ldr	r2, [pc, #32]	@ (8002364 <HAL_RCC_OscConfig+0x4b8>)
 8002344:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002348:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234a:	f7fe ff55 	bl	80011f8 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002350:	e00c      	b.n	800236c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002352:	f7fe ff51 	bl	80011f8 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d905      	bls.n	800236c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e0ab      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
 8002364:	40021000 	.word	0x40021000
 8002368:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800236c:	4b55      	ldr	r3, [pc, #340]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d1ec      	bne.n	8002352 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002378:	4b52      	ldr	r3, [pc, #328]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 800237a:	68da      	ldr	r2, [r3, #12]
 800237c:	4b52      	ldr	r3, [pc, #328]	@ (80024c8 <HAL_RCC_OscConfig+0x61c>)
 800237e:	4013      	ands	r3, r2
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	6a11      	ldr	r1, [r2, #32]
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002388:	3a01      	subs	r2, #1
 800238a:	0112      	lsls	r2, r2, #4
 800238c:	4311      	orrs	r1, r2
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002392:	0212      	lsls	r2, r2, #8
 8002394:	4311      	orrs	r1, r2
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800239a:	0852      	lsrs	r2, r2, #1
 800239c:	3a01      	subs	r2, #1
 800239e:	0552      	lsls	r2, r2, #21
 80023a0:	4311      	orrs	r1, r2
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80023a6:	0852      	lsrs	r2, r2, #1
 80023a8:	3a01      	subs	r2, #1
 80023aa:	0652      	lsls	r2, r2, #25
 80023ac:	4311      	orrs	r1, r2
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80023b2:	06d2      	lsls	r2, r2, #27
 80023b4:	430a      	orrs	r2, r1
 80023b6:	4943      	ldr	r1, [pc, #268]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023bc:	4b41      	ldr	r3, [pc, #260]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a40      	ldr	r2, [pc, #256]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 80023c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023c8:	4b3e      	ldr	r3, [pc, #248]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	4a3d      	ldr	r2, [pc, #244]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 80023ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d4:	f7fe ff10 	bl	80011f8 <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023da:	e008      	b.n	80023ee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023dc:	f7fe ff0c 	bl	80011f8 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e066      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023ee:	4b35      	ldr	r3, [pc, #212]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d0f0      	beq.n	80023dc <HAL_RCC_OscConfig+0x530>
 80023fa:	e05e      	b.n	80024ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023fc:	4b31      	ldr	r3, [pc, #196]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a30      	ldr	r2, [pc, #192]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 8002402:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002408:	f7fe fef6 	bl	80011f8 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002410:	f7fe fef2 	bl	80011f8 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e04c      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002422:	4b28      	ldr	r3, [pc, #160]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800242e:	4b25      	ldr	r3, [pc, #148]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	4924      	ldr	r1, [pc, #144]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 8002434:	4b25      	ldr	r3, [pc, #148]	@ (80024cc <HAL_RCC_OscConfig+0x620>)
 8002436:	4013      	ands	r3, r2
 8002438:	60cb      	str	r3, [r1, #12]
 800243a:	e03e      	b.n	80024ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	69db      	ldr	r3, [r3, #28]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d101      	bne.n	8002448 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e039      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002448:	4b1e      	ldr	r3, [pc, #120]	@ (80024c4 <HAL_RCC_OscConfig+0x618>)
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	f003 0203 	and.w	r2, r3, #3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	429a      	cmp	r2, r3
 800245a:	d12c      	bne.n	80024b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002466:	3b01      	subs	r3, #1
 8002468:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800246a:	429a      	cmp	r2, r3
 800246c:	d123      	bne.n	80024b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002478:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800247a:	429a      	cmp	r2, r3
 800247c:	d11b      	bne.n	80024b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002488:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800248a:	429a      	cmp	r2, r3
 800248c:	d113      	bne.n	80024b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002498:	085b      	lsrs	r3, r3, #1
 800249a:	3b01      	subs	r3, #1
 800249c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800249e:	429a      	cmp	r2, r3
 80024a0:	d109      	bne.n	80024b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ac:	085b      	lsrs	r3, r3, #1
 80024ae:	3b01      	subs	r3, #1
 80024b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d001      	beq.n	80024ba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3720      	adds	r7, #32
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	40021000 	.word	0x40021000
 80024c8:	019f800c 	.word	0x019f800c
 80024cc:	feeefffc 	.word	0xfeeefffc

080024d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e11e      	b.n	8002726 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024e8:	4b91      	ldr	r3, [pc, #580]	@ (8002730 <HAL_RCC_ClockConfig+0x260>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 030f 	and.w	r3, r3, #15
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d910      	bls.n	8002518 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f6:	4b8e      	ldr	r3, [pc, #568]	@ (8002730 <HAL_RCC_ClockConfig+0x260>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f023 020f 	bic.w	r2, r3, #15
 80024fe:	498c      	ldr	r1, [pc, #560]	@ (8002730 <HAL_RCC_ClockConfig+0x260>)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	4313      	orrs	r3, r2
 8002504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002506:	4b8a      	ldr	r3, [pc, #552]	@ (8002730 <HAL_RCC_ClockConfig+0x260>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	d001      	beq.n	8002518 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e106      	b.n	8002726 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d073      	beq.n	800260c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b03      	cmp	r3, #3
 800252a:	d129      	bne.n	8002580 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800252c:	4b81      	ldr	r3, [pc, #516]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0f4      	b.n	8002726 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800253c:	f000 f99e 	bl	800287c <RCC_GetSysClockFreqFromPLLSource>
 8002540:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4a7c      	ldr	r2, [pc, #496]	@ (8002738 <HAL_RCC_ClockConfig+0x268>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d93f      	bls.n	80025ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800254a:	4b7a      	ldr	r3, [pc, #488]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d009      	beq.n	800256a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800255e:	2b00      	cmp	r3, #0
 8002560:	d033      	beq.n	80025ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002566:	2b00      	cmp	r3, #0
 8002568:	d12f      	bne.n	80025ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800256a:	4b72      	ldr	r3, [pc, #456]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002572:	4a70      	ldr	r2, [pc, #448]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 8002574:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002578:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800257a:	2380      	movs	r3, #128	@ 0x80
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	e024      	b.n	80025ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b02      	cmp	r3, #2
 8002586:	d107      	bne.n	8002598 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002588:	4b6a      	ldr	r3, [pc, #424]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d109      	bne.n	80025a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e0c6      	b.n	8002726 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002598:	4b66      	ldr	r3, [pc, #408]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d101      	bne.n	80025a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e0be      	b.n	8002726 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80025a8:	f000 f8ce 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 80025ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	4a61      	ldr	r2, [pc, #388]	@ (8002738 <HAL_RCC_ClockConfig+0x268>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d909      	bls.n	80025ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80025b6:	4b5f      	ldr	r3, [pc, #380]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025be:	4a5d      	ldr	r2, [pc, #372]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 80025c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80025c6:	2380      	movs	r3, #128	@ 0x80
 80025c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025ca:	4b5a      	ldr	r3, [pc, #360]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f023 0203 	bic.w	r2, r3, #3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	4957      	ldr	r1, [pc, #348]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025dc:	f7fe fe0c 	bl	80011f8 <HAL_GetTick>
 80025e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e2:	e00a      	b.n	80025fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e4:	f7fe fe08 	bl	80011f8 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e095      	b.n	8002726 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fa:	4b4e      	ldr	r3, [pc, #312]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 020c 	and.w	r2, r3, #12
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	429a      	cmp	r2, r3
 800260a:	d1eb      	bne.n	80025e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d023      	beq.n	8002660 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	2b00      	cmp	r3, #0
 8002622:	d005      	beq.n	8002630 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002624:	4b43      	ldr	r3, [pc, #268]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	4a42      	ldr	r2, [pc, #264]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800262a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800262e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0308 	and.w	r3, r3, #8
 8002638:	2b00      	cmp	r3, #0
 800263a:	d007      	beq.n	800264c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800263c:	4b3d      	ldr	r3, [pc, #244]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002644:	4a3b      	ldr	r2, [pc, #236]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 8002646:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800264a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800264c:	4b39      	ldr	r3, [pc, #228]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	4936      	ldr	r1, [pc, #216]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800265a:	4313      	orrs	r3, r2
 800265c:	608b      	str	r3, [r1, #8]
 800265e:	e008      	b.n	8002672 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	2b80      	cmp	r3, #128	@ 0x80
 8002664:	d105      	bne.n	8002672 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002666:	4b33      	ldr	r3, [pc, #204]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	4a32      	ldr	r2, [pc, #200]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 800266c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002670:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002672:	4b2f      	ldr	r3, [pc, #188]	@ (8002730 <HAL_RCC_ClockConfig+0x260>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	429a      	cmp	r2, r3
 800267e:	d21d      	bcs.n	80026bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002680:	4b2b      	ldr	r3, [pc, #172]	@ (8002730 <HAL_RCC_ClockConfig+0x260>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f023 020f 	bic.w	r2, r3, #15
 8002688:	4929      	ldr	r1, [pc, #164]	@ (8002730 <HAL_RCC_ClockConfig+0x260>)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	4313      	orrs	r3, r2
 800268e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002690:	f7fe fdb2 	bl	80011f8 <HAL_GetTick>
 8002694:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002696:	e00a      	b.n	80026ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002698:	f7fe fdae 	bl	80011f8 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e03b      	b.n	8002726 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ae:	4b20      	ldr	r3, [pc, #128]	@ (8002730 <HAL_RCC_ClockConfig+0x260>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 030f 	and.w	r3, r3, #15
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d1ed      	bne.n	8002698 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0304 	and.w	r3, r3, #4
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d008      	beq.n	80026da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	4917      	ldr	r1, [pc, #92]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0308 	and.w	r3, r3, #8
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d009      	beq.n	80026fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026e6:	4b13      	ldr	r3, [pc, #76]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	490f      	ldr	r1, [pc, #60]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026fa:	f000 f825 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 80026fe:	4602      	mov	r2, r0
 8002700:	4b0c      	ldr	r3, [pc, #48]	@ (8002734 <HAL_RCC_ClockConfig+0x264>)
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	091b      	lsrs	r3, r3, #4
 8002706:	f003 030f 	and.w	r3, r3, #15
 800270a:	490c      	ldr	r1, [pc, #48]	@ (800273c <HAL_RCC_ClockConfig+0x26c>)
 800270c:	5ccb      	ldrb	r3, [r1, r3]
 800270e:	f003 031f 	and.w	r3, r3, #31
 8002712:	fa22 f303 	lsr.w	r3, r2, r3
 8002716:	4a0a      	ldr	r2, [pc, #40]	@ (8002740 <HAL_RCC_ClockConfig+0x270>)
 8002718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800271a:	4b0a      	ldr	r3, [pc, #40]	@ (8002744 <HAL_RCC_ClockConfig+0x274>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4618      	mov	r0, r3
 8002720:	f7fe fd1e 	bl	8001160 <HAL_InitTick>
 8002724:	4603      	mov	r3, r0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3718      	adds	r7, #24
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40022000 	.word	0x40022000
 8002734:	40021000 	.word	0x40021000
 8002738:	04c4b400 	.word	0x04c4b400
 800273c:	08004188 	.word	0x08004188
 8002740:	20000000 	.word	0x20000000
 8002744:	20000008 	.word	0x20000008

08002748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800274e:	4b2c      	ldr	r3, [pc, #176]	@ (8002800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 030c 	and.w	r3, r3, #12
 8002756:	2b04      	cmp	r3, #4
 8002758:	d102      	bne.n	8002760 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800275a:	4b2a      	ldr	r3, [pc, #168]	@ (8002804 <HAL_RCC_GetSysClockFreq+0xbc>)
 800275c:	613b      	str	r3, [r7, #16]
 800275e:	e047      	b.n	80027f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002760:	4b27      	ldr	r3, [pc, #156]	@ (8002800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 030c 	and.w	r3, r3, #12
 8002768:	2b08      	cmp	r3, #8
 800276a:	d102      	bne.n	8002772 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800276c:	4b26      	ldr	r3, [pc, #152]	@ (8002808 <HAL_RCC_GetSysClockFreq+0xc0>)
 800276e:	613b      	str	r3, [r7, #16]
 8002770:	e03e      	b.n	80027f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002772:	4b23      	ldr	r3, [pc, #140]	@ (8002800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f003 030c 	and.w	r3, r3, #12
 800277a:	2b0c      	cmp	r3, #12
 800277c:	d136      	bne.n	80027ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800277e:	4b20      	ldr	r3, [pc, #128]	@ (8002800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002788:	4b1d      	ldr	r3, [pc, #116]	@ (8002800 <HAL_RCC_GetSysClockFreq+0xb8>)
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	091b      	lsrs	r3, r3, #4
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	3301      	adds	r3, #1
 8002794:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2b03      	cmp	r3, #3
 800279a:	d10c      	bne.n	80027b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800279c:	4a1a      	ldr	r2, [pc, #104]	@ (8002808 <HAL_RCC_GetSysClockFreq+0xc0>)
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a4:	4a16      	ldr	r2, [pc, #88]	@ (8002800 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027a6:	68d2      	ldr	r2, [r2, #12]
 80027a8:	0a12      	lsrs	r2, r2, #8
 80027aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80027ae:	fb02 f303 	mul.w	r3, r2, r3
 80027b2:	617b      	str	r3, [r7, #20]
      break;
 80027b4:	e00c      	b.n	80027d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80027b6:	4a13      	ldr	r2, [pc, #76]	@ (8002804 <HAL_RCC_GetSysClockFreq+0xbc>)
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80027be:	4a10      	ldr	r2, [pc, #64]	@ (8002800 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027c0:	68d2      	ldr	r2, [r2, #12]
 80027c2:	0a12      	lsrs	r2, r2, #8
 80027c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80027c8:	fb02 f303 	mul.w	r3, r2, r3
 80027cc:	617b      	str	r3, [r7, #20]
      break;
 80027ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002800 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	0e5b      	lsrs	r3, r3, #25
 80027d6:	f003 0303 	and.w	r3, r3, #3
 80027da:	3301      	adds	r3, #1
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80027e0:	697a      	ldr	r2, [r7, #20]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	e001      	b.n	80027f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80027f0:	693b      	ldr	r3, [r7, #16]
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	371c      	adds	r7, #28
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
 8002804:	00f42400 	.word	0x00f42400
 8002808:	007a1200 	.word	0x007a1200

0800280c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002810:	4b03      	ldr	r3, [pc, #12]	@ (8002820 <HAL_RCC_GetHCLKFreq+0x14>)
 8002812:	681b      	ldr	r3, [r3, #0]
}
 8002814:	4618      	mov	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	20000000 	.word	0x20000000

08002824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002828:	f7ff fff0 	bl	800280c <HAL_RCC_GetHCLKFreq>
 800282c:	4602      	mov	r2, r0
 800282e:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	0a1b      	lsrs	r3, r3, #8
 8002834:	f003 0307 	and.w	r3, r3, #7
 8002838:	4904      	ldr	r1, [pc, #16]	@ (800284c <HAL_RCC_GetPCLK1Freq+0x28>)
 800283a:	5ccb      	ldrb	r3, [r1, r3]
 800283c:	f003 031f 	and.w	r3, r3, #31
 8002840:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002844:	4618      	mov	r0, r3
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40021000 	.word	0x40021000
 800284c:	08004198 	.word	0x08004198

08002850 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002854:	f7ff ffda 	bl	800280c <HAL_RCC_GetHCLKFreq>
 8002858:	4602      	mov	r2, r0
 800285a:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <HAL_RCC_GetPCLK2Freq+0x24>)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	0adb      	lsrs	r3, r3, #11
 8002860:	f003 0307 	and.w	r3, r3, #7
 8002864:	4904      	ldr	r1, [pc, #16]	@ (8002878 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002866:	5ccb      	ldrb	r3, [r1, r3]
 8002868:	f003 031f 	and.w	r3, r3, #31
 800286c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002870:	4618      	mov	r0, r3
 8002872:	bd80      	pop	{r7, pc}
 8002874:	40021000 	.word	0x40021000
 8002878:	08004198 	.word	0x08004198

0800287c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800287c:	b480      	push	{r7}
 800287e:	b087      	sub	sp, #28
 8002880:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002882:	4b1e      	ldr	r3, [pc, #120]	@ (80028fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800288c:	4b1b      	ldr	r3, [pc, #108]	@ (80028fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	091b      	lsrs	r3, r3, #4
 8002892:	f003 030f 	and.w	r3, r3, #15
 8002896:	3301      	adds	r3, #1
 8002898:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	2b03      	cmp	r3, #3
 800289e:	d10c      	bne.n	80028ba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028a0:	4a17      	ldr	r2, [pc, #92]	@ (8002900 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a8:	4a14      	ldr	r2, [pc, #80]	@ (80028fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028aa:	68d2      	ldr	r2, [r2, #12]
 80028ac:	0a12      	lsrs	r2, r2, #8
 80028ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80028b2:	fb02 f303 	mul.w	r3, r2, r3
 80028b6:	617b      	str	r3, [r7, #20]
    break;
 80028b8:	e00c      	b.n	80028d4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028ba:	4a12      	ldr	r2, [pc, #72]	@ (8002904 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c2:	4a0e      	ldr	r2, [pc, #56]	@ (80028fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028c4:	68d2      	ldr	r2, [r2, #12]
 80028c6:	0a12      	lsrs	r2, r2, #8
 80028c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80028cc:	fb02 f303 	mul.w	r3, r2, r3
 80028d0:	617b      	str	r3, [r7, #20]
    break;
 80028d2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028d4:	4b09      	ldr	r3, [pc, #36]	@ (80028fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	0e5b      	lsrs	r3, r3, #25
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	3301      	adds	r3, #1
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80028e4:	697a      	ldr	r2, [r7, #20]
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80028ee:	687b      	ldr	r3, [r7, #4]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	371c      	adds	r7, #28
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	40021000 	.word	0x40021000
 8002900:	007a1200 	.word	0x007a1200
 8002904:	00f42400 	.word	0x00f42400

08002908 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002910:	2300      	movs	r3, #0
 8002912:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002914:	2300      	movs	r3, #0
 8002916:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 8098 	beq.w	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002926:	2300      	movs	r3, #0
 8002928:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800292a:	4b43      	ldr	r3, [pc, #268]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800292c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800292e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10d      	bne.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002936:	4b40      	ldr	r3, [pc, #256]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293a:	4a3f      	ldr	r2, [pc, #252]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800293c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002940:	6593      	str	r3, [r2, #88]	@ 0x58
 8002942:	4b3d      	ldr	r3, [pc, #244]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800294e:	2301      	movs	r3, #1
 8002950:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002952:	4b3a      	ldr	r3, [pc, #232]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a39      	ldr	r2, [pc, #228]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002958:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800295c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800295e:	f7fe fc4b 	bl	80011f8 <HAL_GetTick>
 8002962:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002964:	e009      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002966:	f7fe fc47 	bl	80011f8 <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d902      	bls.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	74fb      	strb	r3, [r7, #19]
        break;
 8002978:	e005      	b.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800297a:	4b30      	ldr	r3, [pc, #192]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002982:	2b00      	cmp	r3, #0
 8002984:	d0ef      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002986:	7cfb      	ldrb	r3, [r7, #19]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d159      	bne.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800298c:	4b2a      	ldr	r3, [pc, #168]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800298e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002996:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d01e      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d019      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80029a8:	4b23      	ldr	r3, [pc, #140]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80029b4:	4b20      	ldr	r3, [pc, #128]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80029c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ca:	4a1b      	ldr	r2, [pc, #108]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80029d4:	4a18      	ldr	r2, [pc, #96]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d016      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e6:	f7fe fc07 	bl	80011f8 <HAL_GetTick>
 80029ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029ec:	e00b      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ee:	f7fe fc03 	bl	80011f8 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d902      	bls.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	74fb      	strb	r3, [r7, #19]
            break;
 8002a04:	e006      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a06:	4b0c      	ldr	r3, [pc, #48]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d0ec      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002a14:	7cfb      	ldrb	r3, [r7, #19]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10b      	bne.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a1a:	4b07      	ldr	r3, [pc, #28]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a28:	4903      	ldr	r1, [pc, #12]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002a30:	e008      	b.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a32:	7cfb      	ldrb	r3, [r7, #19]
 8002a34:	74bb      	strb	r3, [r7, #18]
 8002a36:	e005      	b.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a40:	7cfb      	ldrb	r3, [r7, #19]
 8002a42:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a44:	7c7b      	ldrb	r3, [r7, #17]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d105      	bne.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a4a:	4ba7      	ldr	r3, [pc, #668]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a4e:	4aa6      	ldr	r2, [pc, #664]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a54:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00a      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a62:	4ba1      	ldr	r3, [pc, #644]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a68:	f023 0203 	bic.w	r2, r3, #3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	499d      	ldr	r1, [pc, #628]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00a      	beq.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a84:	4b98      	ldr	r3, [pc, #608]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a8a:	f023 020c 	bic.w	r2, r3, #12
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	4995      	ldr	r1, [pc, #596]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00a      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002aa6:	4b90      	ldr	r3, [pc, #576]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	498c      	ldr	r1, [pc, #560]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0308 	and.w	r3, r3, #8
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d00a      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ac8:	4b87      	ldr	r3, [pc, #540]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ace:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	4984      	ldr	r1, [pc, #528]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0310 	and.w	r3, r3, #16
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00a      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002aea:	4b7f      	ldr	r3, [pc, #508]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002af0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	497b      	ldr	r1, [pc, #492]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0320 	and.w	r3, r3, #32
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00a      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b0c:	4b76      	ldr	r3, [pc, #472]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b12:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	4973      	ldr	r1, [pc, #460]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00a      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b2e:	4b6e      	ldr	r3, [pc, #440]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b34:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	69db      	ldr	r3, [r3, #28]
 8002b3c:	496a      	ldr	r1, [pc, #424]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00a      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b50:	4b65      	ldr	r3, [pc, #404]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b56:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	4962      	ldr	r1, [pc, #392]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00a      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b72:	4b5d      	ldr	r3, [pc, #372]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b78:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b80:	4959      	ldr	r1, [pc, #356]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d00a      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002b94:	4b54      	ldr	r3, [pc, #336]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b9a:	f023 0203 	bic.w	r2, r3, #3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba2:	4951      	ldr	r1, [pc, #324]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00a      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bb6:	4b4c      	ldr	r3, [pc, #304]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bbc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc4:	4948      	ldr	r1, [pc, #288]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d015      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bd8:	4b43      	ldr	r3, [pc, #268]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	4940      	ldr	r1, [pc, #256]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bf6:	d105      	bne.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bf8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	4a3a      	ldr	r2, [pc, #232]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c02:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d015      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002c10:	4b35      	ldr	r3, [pc, #212]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c16:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c1e:	4932      	ldr	r1, [pc, #200]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c2e:	d105      	bne.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c30:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	4a2c      	ldr	r2, [pc, #176]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c3a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d015      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002c48:	4b27      	ldr	r3, [pc, #156]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c4e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c56:	4924      	ldr	r1, [pc, #144]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c66:	d105      	bne.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c68:	4b1f      	ldr	r3, [pc, #124]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c72:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d015      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c80:	4b19      	ldr	r3, [pc, #100]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c8e:	4916      	ldr	r1, [pc, #88]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c9e:	d105      	bne.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ca0:	4b11      	ldr	r3, [pc, #68]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	4a10      	ldr	r2, [pc, #64]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ca6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002caa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d019      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cbe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	4908      	ldr	r1, [pc, #32]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cd6:	d109      	bne.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cd8:	4b03      	ldr	r3, [pc, #12]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	4a02      	ldr	r2, [pc, #8]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ce2:	60d3      	str	r3, [r2, #12]
 8002ce4:	e002      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002ce6:	bf00      	nop
 8002ce8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d015      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002cf8:	4b29      	ldr	r3, [pc, #164]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cfe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d06:	4926      	ldr	r1, [pc, #152]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d16:	d105      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002d18:	4b21      	ldr	r3, [pc, #132]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	4a20      	ldr	r2, [pc, #128]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d22:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d015      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002d30:	4b1b      	ldr	r3, [pc, #108]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d36:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d3e:	4918      	ldr	r1, [pc, #96]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d4e:	d105      	bne.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002d50:	4b13      	ldr	r3, [pc, #76]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	4a12      	ldr	r2, [pc, #72]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d5a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d015      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002d68:	4b0d      	ldr	r3, [pc, #52]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d76:	490a      	ldr	r1, [pc, #40]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d86:	d105      	bne.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d88:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	4a04      	ldr	r2, [pc, #16]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d92:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002d94:	7cbb      	ldrb	r3, [r7, #18]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3718      	adds	r7, #24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40021000 	.word	0x40021000

08002da4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e042      	b.n	8002e3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d106      	bne.n	8002dce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f7fd fe67 	bl	8000a9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2224      	movs	r2, #36	@ 0x24
 8002dd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 0201 	bic.w	r2, r2, #1
 8002de4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d002      	beq.n	8002df4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 fd9c 	bl	800392c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 fa9d 	bl	8003334 <UART_SetConfig>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e01b      	b.n	8002e3c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689a      	ldr	r2, [r3, #8]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f042 0201 	orr.w	r2, r2, #1
 8002e32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 fe1b 	bl	8003a70 <UART_CheckIdleState>
 8002e3a:	4603      	mov	r3, r0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08a      	sub	sp, #40	@ 0x28
 8002e48:	af02      	add	r7, sp, #8
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	603b      	str	r3, [r7, #0]
 8002e50:	4613      	mov	r3, r2
 8002e52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e5a:	2b20      	cmp	r3, #32
 8002e5c:	d17b      	bne.n	8002f56 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d002      	beq.n	8002e6a <HAL_UART_Transmit+0x26>
 8002e64:	88fb      	ldrh	r3, [r7, #6]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e074      	b.n	8002f58 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2221      	movs	r2, #33	@ 0x21
 8002e7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e7e:	f7fe f9bb 	bl	80011f8 <HAL_GetTick>
 8002e82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	88fa      	ldrh	r2, [r7, #6]
 8002e88:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	88fa      	ldrh	r2, [r7, #6]
 8002e90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e9c:	d108      	bne.n	8002eb0 <HAL_UART_Transmit+0x6c>
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d104      	bne.n	8002eb0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	61bb      	str	r3, [r7, #24]
 8002eae:	e003      	b.n	8002eb8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002eb8:	e030      	b.n	8002f1c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	2180      	movs	r1, #128	@ 0x80
 8002ec4:	68f8      	ldr	r0, [r7, #12]
 8002ec6:	f000 fe7d 	bl	8003bc4 <UART_WaitOnFlagUntilTimeout>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d005      	beq.n	8002edc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e03d      	b.n	8002f58 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10b      	bne.n	8002efa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	881b      	ldrh	r3, [r3, #0]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ef0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	3302      	adds	r3, #2
 8002ef6:	61bb      	str	r3, [r7, #24]
 8002ef8:	e007      	b.n	8002f0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	781a      	ldrb	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	3301      	adds	r3, #1
 8002f08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	3b01      	subs	r3, #1
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1c8      	bne.n	8002eba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	2140      	movs	r1, #64	@ 0x40
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 fe46 	bl	8003bc4 <UART_WaitOnFlagUntilTimeout>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d005      	beq.n	8002f4a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2220      	movs	r2, #32
 8002f42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e006      	b.n	8002f58 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002f52:	2300      	movs	r3, #0
 8002f54:	e000      	b.n	8002f58 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002f56:	2302      	movs	r3, #2
  }
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3720      	adds	r7, #32
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08a      	sub	sp, #40	@ 0x28
 8002f64:	af02      	add	r7, sp, #8
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	603b      	str	r3, [r7, #0]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f76:	2b20      	cmp	r3, #32
 8002f78:	f040 80b5 	bne.w	80030e6 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <HAL_UART_Receive+0x28>
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e0ad      	b.n	80030e8 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2222      	movs	r2, #34	@ 0x22
 8002f98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fa2:	f7fe f929 	bl	80011f8 <HAL_GetTick>
 8002fa6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	88fa      	ldrh	r2, [r7, #6]
 8002fac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	88fa      	ldrh	r2, [r7, #6]
 8002fb4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fc0:	d10e      	bne.n	8002fe0 <HAL_UART_Receive+0x80>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d105      	bne.n	8002fd6 <HAL_UART_Receive+0x76>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002fd0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002fd4:	e02d      	b.n	8003032 <HAL_UART_Receive+0xd2>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	22ff      	movs	r2, #255	@ 0xff
 8002fda:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002fde:	e028      	b.n	8003032 <HAL_UART_Receive+0xd2>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d10d      	bne.n	8003004 <HAL_UART_Receive+0xa4>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d104      	bne.n	8002ffa <HAL_UART_Receive+0x9a>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	22ff      	movs	r2, #255	@ 0xff
 8002ff4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8002ff8:	e01b      	b.n	8003032 <HAL_UART_Receive+0xd2>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	227f      	movs	r2, #127	@ 0x7f
 8002ffe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003002:	e016      	b.n	8003032 <HAL_UART_Receive+0xd2>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800300c:	d10d      	bne.n	800302a <HAL_UART_Receive+0xca>
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d104      	bne.n	8003020 <HAL_UART_Receive+0xc0>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	227f      	movs	r2, #127	@ 0x7f
 800301a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800301e:	e008      	b.n	8003032 <HAL_UART_Receive+0xd2>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	223f      	movs	r2, #63	@ 0x3f
 8003024:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003028:	e003      	b.n	8003032 <HAL_UART_Receive+0xd2>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003038:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003042:	d108      	bne.n	8003056 <HAL_UART_Receive+0xf6>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d104      	bne.n	8003056 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800304c:	2300      	movs	r3, #0
 800304e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	61bb      	str	r3, [r7, #24]
 8003054:	e003      	b.n	800305e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800305a:	2300      	movs	r3, #0
 800305c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800305e:	e036      	b.n	80030ce <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	2200      	movs	r2, #0
 8003068:	2120      	movs	r1, #32
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 fdaa 	bl	8003bc4 <UART_WaitOnFlagUntilTimeout>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d005      	beq.n	8003082 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2220      	movs	r2, #32
 800307a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e032      	b.n	80030e8 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d10c      	bne.n	80030a2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	b29a      	uxth	r2, r3
 8003090:	8a7b      	ldrh	r3, [r7, #18]
 8003092:	4013      	ands	r3, r2
 8003094:	b29a      	uxth	r2, r3
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	3302      	adds	r3, #2
 800309e:	61bb      	str	r3, [r7, #24]
 80030a0:	e00c      	b.n	80030bc <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	8a7b      	ldrh	r3, [r7, #18]
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	4013      	ands	r3, r2
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	3301      	adds	r3, #1
 80030ba:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1c2      	bne.n	8003060 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2220      	movs	r2, #32
 80030de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	e000      	b.n	80030e8 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80030e6:	2302      	movs	r3, #2
  }
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3720      	adds	r7, #32
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b0a0      	sub	sp, #128	@ 0x80
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003100:	e853 3f00 	ldrex	r3, [r3]
 8003104:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8003106:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003108:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800310c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003116:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003118:	667a      	str	r2, [r7, #100]	@ 0x64
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800311c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800311e:	e841 2300 	strex	r3, r2, [r1]
 8003122:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8003124:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1e6      	bne.n	80030f8 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	3308      	adds	r3, #8
 8003130:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003134:	e853 3f00 	ldrex	r3, [r3]
 8003138:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800313a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800313c:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8003140:	f023 0301 	bic.w	r3, r3, #1
 8003144:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	3308      	adds	r3, #8
 800314c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800314e:	657a      	str	r2, [r7, #84]	@ 0x54
 8003150:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003152:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003154:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003156:	e841 2300 	strex	r3, r2, [r1]
 800315a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800315c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1e3      	bne.n	800312a <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003166:	2b01      	cmp	r3, #1
 8003168:	d118      	bne.n	800319c <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003172:	e853 3f00 	ldrex	r3, [r3]
 8003176:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800317a:	f023 0310 	bic.w	r3, r3, #16
 800317e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	461a      	mov	r2, r3
 8003186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003188:	643b      	str	r3, [r7, #64]	@ 0x40
 800318a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800318e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003190:	e841 2300 	strex	r3, r2, [r1]
 8003194:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1e6      	bne.n	800316a <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031a6:	2b80      	cmp	r3, #128	@ 0x80
 80031a8:	d137      	bne.n	800321a <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	3308      	adds	r3, #8
 80031b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b2:	6a3b      	ldr	r3, [r7, #32]
 80031b4:	e853 3f00 	ldrex	r3, [r3]
 80031b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	3308      	adds	r3, #8
 80031c8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80031ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031d2:	e841 2300 	strex	r3, r2, [r1]
 80031d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80031d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1e5      	bne.n	80031aa <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d019      	beq.n	800321a <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031ea:	2200      	movs	r2, #0
 80031ec:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fe f8ef 	bl	80013d6 <HAL_DMA_Abort>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00d      	beq.n	800321a <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003202:	4618      	mov	r0, r3
 8003204:	f7fe f940 	bl	8001488 <HAL_DMA_GetError>
 8003208:	4603      	mov	r3, r0
 800320a:	2b20      	cmp	r3, #32
 800320c:	d105      	bne.n	800321a <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2210      	movs	r2, #16
 8003212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e073      	b.n	8003302 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003224:	2b40      	cmp	r3, #64	@ 0x40
 8003226:	d13b      	bne.n	80032a0 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3308      	adds	r3, #8
 800322e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	e853 3f00 	ldrex	r3, [r3]
 8003236:	60bb      	str	r3, [r7, #8]
   return(result);
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800323e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	3308      	adds	r3, #8
 8003246:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003248:	61ba      	str	r2, [r7, #24]
 800324a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800324c:	6979      	ldr	r1, [r7, #20]
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	e841 2300 	strex	r3, r2, [r1]
 8003254:	613b      	str	r3, [r7, #16]
   return(result);
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1e5      	bne.n	8003228 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003262:	2b00      	cmp	r3, #0
 8003264:	d01c      	beq.n	80032a0 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800326c:	2200      	movs	r2, #0
 800326e:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003276:	4618      	mov	r0, r3
 8003278:	f7fe f8ad 	bl	80013d6 <HAL_DMA_Abort>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00e      	beq.n	80032a0 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003288:	4618      	mov	r0, r3
 800328a:	f7fe f8fd 	bl	8001488 <HAL_DMA_GetError>
 800328e:	4603      	mov	r3, r0
 8003290:	2b20      	cmp	r3, #32
 8003292:	d105      	bne.n	80032a0 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2210      	movs	r2, #16
 8003298:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e030      	b.n	8003302 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	220f      	movs	r2, #15
 80032b6:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032c0:	d107      	bne.n	80032d2 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699a      	ldr	r2, [r3, #24]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f042 0210 	orr.w	r2, r2, #16
 80032d0:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	699a      	ldr	r2, [r3, #24]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f042 0208 	orr.w	r2, r2, #8
 80032e0:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2220      	movs	r2, #32
 80032e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2220      	movs	r2, #32
 80032ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3780      	adds	r7, #128	@ 0x80
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 800330a:	b480      	push	{r7}
 800330c:	b085      	sub	sp, #20
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003318:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003320:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	4313      	orrs	r3, r2
}
 8003328:	4618      	mov	r0, r3
 800332a:	3714      	adds	r7, #20
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003338:	b08c      	sub	sp, #48	@ 0x30
 800333a:	af00      	add	r7, sp, #0
 800333c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800333e:	2300      	movs	r3, #0
 8003340:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	431a      	orrs	r2, r3
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	431a      	orrs	r2, r3
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	69db      	ldr	r3, [r3, #28]
 8003358:	4313      	orrs	r3, r2
 800335a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	4baa      	ldr	r3, [pc, #680]	@ (800360c <UART_SetConfig+0x2d8>)
 8003364:	4013      	ands	r3, r2
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	6812      	ldr	r2, [r2, #0]
 800336a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800336c:	430b      	orrs	r3, r1
 800336e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	68da      	ldr	r2, [r3, #12]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a9f      	ldr	r2, [pc, #636]	@ (8003610 <UART_SetConfig+0x2dc>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d004      	beq.n	80033a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800339c:	4313      	orrs	r3, r2
 800339e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80033aa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	6812      	ldr	r2, [r2, #0]
 80033b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80033b4:	430b      	orrs	r3, r1
 80033b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033be:	f023 010f 	bic.w	r1, r3, #15
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a90      	ldr	r2, [pc, #576]	@ (8003614 <UART_SetConfig+0x2e0>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d125      	bne.n	8003424 <UART_SetConfig+0xf0>
 80033d8:	4b8f      	ldr	r3, [pc, #572]	@ (8003618 <UART_SetConfig+0x2e4>)
 80033da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033de:	f003 0303 	and.w	r3, r3, #3
 80033e2:	2b03      	cmp	r3, #3
 80033e4:	d81a      	bhi.n	800341c <UART_SetConfig+0xe8>
 80033e6:	a201      	add	r2, pc, #4	@ (adr r2, 80033ec <UART_SetConfig+0xb8>)
 80033e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ec:	080033fd 	.word	0x080033fd
 80033f0:	0800340d 	.word	0x0800340d
 80033f4:	08003405 	.word	0x08003405
 80033f8:	08003415 	.word	0x08003415
 80033fc:	2301      	movs	r3, #1
 80033fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003402:	e116      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003404:	2302      	movs	r3, #2
 8003406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800340a:	e112      	b.n	8003632 <UART_SetConfig+0x2fe>
 800340c:	2304      	movs	r3, #4
 800340e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003412:	e10e      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003414:	2308      	movs	r3, #8
 8003416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800341a:	e10a      	b.n	8003632 <UART_SetConfig+0x2fe>
 800341c:	2310      	movs	r3, #16
 800341e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003422:	e106      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a7c      	ldr	r2, [pc, #496]	@ (800361c <UART_SetConfig+0x2e8>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d138      	bne.n	80034a0 <UART_SetConfig+0x16c>
 800342e:	4b7a      	ldr	r3, [pc, #488]	@ (8003618 <UART_SetConfig+0x2e4>)
 8003430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003434:	f003 030c 	and.w	r3, r3, #12
 8003438:	2b0c      	cmp	r3, #12
 800343a:	d82d      	bhi.n	8003498 <UART_SetConfig+0x164>
 800343c:	a201      	add	r2, pc, #4	@ (adr r2, 8003444 <UART_SetConfig+0x110>)
 800343e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003442:	bf00      	nop
 8003444:	08003479 	.word	0x08003479
 8003448:	08003499 	.word	0x08003499
 800344c:	08003499 	.word	0x08003499
 8003450:	08003499 	.word	0x08003499
 8003454:	08003489 	.word	0x08003489
 8003458:	08003499 	.word	0x08003499
 800345c:	08003499 	.word	0x08003499
 8003460:	08003499 	.word	0x08003499
 8003464:	08003481 	.word	0x08003481
 8003468:	08003499 	.word	0x08003499
 800346c:	08003499 	.word	0x08003499
 8003470:	08003499 	.word	0x08003499
 8003474:	08003491 	.word	0x08003491
 8003478:	2300      	movs	r3, #0
 800347a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800347e:	e0d8      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003480:	2302      	movs	r3, #2
 8003482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003486:	e0d4      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003488:	2304      	movs	r3, #4
 800348a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800348e:	e0d0      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003490:	2308      	movs	r3, #8
 8003492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003496:	e0cc      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003498:	2310      	movs	r3, #16
 800349a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800349e:	e0c8      	b.n	8003632 <UART_SetConfig+0x2fe>
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a5e      	ldr	r2, [pc, #376]	@ (8003620 <UART_SetConfig+0x2ec>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d125      	bne.n	80034f6 <UART_SetConfig+0x1c2>
 80034aa:	4b5b      	ldr	r3, [pc, #364]	@ (8003618 <UART_SetConfig+0x2e4>)
 80034ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034b0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80034b4:	2b30      	cmp	r3, #48	@ 0x30
 80034b6:	d016      	beq.n	80034e6 <UART_SetConfig+0x1b2>
 80034b8:	2b30      	cmp	r3, #48	@ 0x30
 80034ba:	d818      	bhi.n	80034ee <UART_SetConfig+0x1ba>
 80034bc:	2b20      	cmp	r3, #32
 80034be:	d00a      	beq.n	80034d6 <UART_SetConfig+0x1a2>
 80034c0:	2b20      	cmp	r3, #32
 80034c2:	d814      	bhi.n	80034ee <UART_SetConfig+0x1ba>
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d002      	beq.n	80034ce <UART_SetConfig+0x19a>
 80034c8:	2b10      	cmp	r3, #16
 80034ca:	d008      	beq.n	80034de <UART_SetConfig+0x1aa>
 80034cc:	e00f      	b.n	80034ee <UART_SetConfig+0x1ba>
 80034ce:	2300      	movs	r3, #0
 80034d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034d4:	e0ad      	b.n	8003632 <UART_SetConfig+0x2fe>
 80034d6:	2302      	movs	r3, #2
 80034d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034dc:	e0a9      	b.n	8003632 <UART_SetConfig+0x2fe>
 80034de:	2304      	movs	r3, #4
 80034e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034e4:	e0a5      	b.n	8003632 <UART_SetConfig+0x2fe>
 80034e6:	2308      	movs	r3, #8
 80034e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034ec:	e0a1      	b.n	8003632 <UART_SetConfig+0x2fe>
 80034ee:	2310      	movs	r3, #16
 80034f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80034f4:	e09d      	b.n	8003632 <UART_SetConfig+0x2fe>
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a4a      	ldr	r2, [pc, #296]	@ (8003624 <UART_SetConfig+0x2f0>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d125      	bne.n	800354c <UART_SetConfig+0x218>
 8003500:	4b45      	ldr	r3, [pc, #276]	@ (8003618 <UART_SetConfig+0x2e4>)
 8003502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003506:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800350a:	2bc0      	cmp	r3, #192	@ 0xc0
 800350c:	d016      	beq.n	800353c <UART_SetConfig+0x208>
 800350e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003510:	d818      	bhi.n	8003544 <UART_SetConfig+0x210>
 8003512:	2b80      	cmp	r3, #128	@ 0x80
 8003514:	d00a      	beq.n	800352c <UART_SetConfig+0x1f8>
 8003516:	2b80      	cmp	r3, #128	@ 0x80
 8003518:	d814      	bhi.n	8003544 <UART_SetConfig+0x210>
 800351a:	2b00      	cmp	r3, #0
 800351c:	d002      	beq.n	8003524 <UART_SetConfig+0x1f0>
 800351e:	2b40      	cmp	r3, #64	@ 0x40
 8003520:	d008      	beq.n	8003534 <UART_SetConfig+0x200>
 8003522:	e00f      	b.n	8003544 <UART_SetConfig+0x210>
 8003524:	2300      	movs	r3, #0
 8003526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800352a:	e082      	b.n	8003632 <UART_SetConfig+0x2fe>
 800352c:	2302      	movs	r3, #2
 800352e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003532:	e07e      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003534:	2304      	movs	r3, #4
 8003536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800353a:	e07a      	b.n	8003632 <UART_SetConfig+0x2fe>
 800353c:	2308      	movs	r3, #8
 800353e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003542:	e076      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003544:	2310      	movs	r3, #16
 8003546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800354a:	e072      	b.n	8003632 <UART_SetConfig+0x2fe>
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a35      	ldr	r2, [pc, #212]	@ (8003628 <UART_SetConfig+0x2f4>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d12a      	bne.n	80035ac <UART_SetConfig+0x278>
 8003556:	4b30      	ldr	r3, [pc, #192]	@ (8003618 <UART_SetConfig+0x2e4>)
 8003558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800355c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003560:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003564:	d01a      	beq.n	800359c <UART_SetConfig+0x268>
 8003566:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800356a:	d81b      	bhi.n	80035a4 <UART_SetConfig+0x270>
 800356c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003570:	d00c      	beq.n	800358c <UART_SetConfig+0x258>
 8003572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003576:	d815      	bhi.n	80035a4 <UART_SetConfig+0x270>
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <UART_SetConfig+0x250>
 800357c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003580:	d008      	beq.n	8003594 <UART_SetConfig+0x260>
 8003582:	e00f      	b.n	80035a4 <UART_SetConfig+0x270>
 8003584:	2300      	movs	r3, #0
 8003586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800358a:	e052      	b.n	8003632 <UART_SetConfig+0x2fe>
 800358c:	2302      	movs	r3, #2
 800358e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003592:	e04e      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003594:	2304      	movs	r3, #4
 8003596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800359a:	e04a      	b.n	8003632 <UART_SetConfig+0x2fe>
 800359c:	2308      	movs	r3, #8
 800359e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035a2:	e046      	b.n	8003632 <UART_SetConfig+0x2fe>
 80035a4:	2310      	movs	r3, #16
 80035a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035aa:	e042      	b.n	8003632 <UART_SetConfig+0x2fe>
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a17      	ldr	r2, [pc, #92]	@ (8003610 <UART_SetConfig+0x2dc>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d13a      	bne.n	800362c <UART_SetConfig+0x2f8>
 80035b6:	4b18      	ldr	r3, [pc, #96]	@ (8003618 <UART_SetConfig+0x2e4>)
 80035b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80035c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80035c4:	d01a      	beq.n	80035fc <UART_SetConfig+0x2c8>
 80035c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80035ca:	d81b      	bhi.n	8003604 <UART_SetConfig+0x2d0>
 80035cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035d0:	d00c      	beq.n	80035ec <UART_SetConfig+0x2b8>
 80035d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035d6:	d815      	bhi.n	8003604 <UART_SetConfig+0x2d0>
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d003      	beq.n	80035e4 <UART_SetConfig+0x2b0>
 80035dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e0:	d008      	beq.n	80035f4 <UART_SetConfig+0x2c0>
 80035e2:	e00f      	b.n	8003604 <UART_SetConfig+0x2d0>
 80035e4:	2300      	movs	r3, #0
 80035e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035ea:	e022      	b.n	8003632 <UART_SetConfig+0x2fe>
 80035ec:	2302      	movs	r3, #2
 80035ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035f2:	e01e      	b.n	8003632 <UART_SetConfig+0x2fe>
 80035f4:	2304      	movs	r3, #4
 80035f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035fa:	e01a      	b.n	8003632 <UART_SetConfig+0x2fe>
 80035fc:	2308      	movs	r3, #8
 80035fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003602:	e016      	b.n	8003632 <UART_SetConfig+0x2fe>
 8003604:	2310      	movs	r3, #16
 8003606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800360a:	e012      	b.n	8003632 <UART_SetConfig+0x2fe>
 800360c:	cfff69f3 	.word	0xcfff69f3
 8003610:	40008000 	.word	0x40008000
 8003614:	40013800 	.word	0x40013800
 8003618:	40021000 	.word	0x40021000
 800361c:	40004400 	.word	0x40004400
 8003620:	40004800 	.word	0x40004800
 8003624:	40004c00 	.word	0x40004c00
 8003628:	40005000 	.word	0x40005000
 800362c:	2310      	movs	r3, #16
 800362e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4aae      	ldr	r2, [pc, #696]	@ (80038f0 <UART_SetConfig+0x5bc>)
 8003638:	4293      	cmp	r3, r2
 800363a:	f040 8097 	bne.w	800376c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800363e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003642:	2b08      	cmp	r3, #8
 8003644:	d823      	bhi.n	800368e <UART_SetConfig+0x35a>
 8003646:	a201      	add	r2, pc, #4	@ (adr r2, 800364c <UART_SetConfig+0x318>)
 8003648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800364c:	08003671 	.word	0x08003671
 8003650:	0800368f 	.word	0x0800368f
 8003654:	08003679 	.word	0x08003679
 8003658:	0800368f 	.word	0x0800368f
 800365c:	0800367f 	.word	0x0800367f
 8003660:	0800368f 	.word	0x0800368f
 8003664:	0800368f 	.word	0x0800368f
 8003668:	0800368f 	.word	0x0800368f
 800366c:	08003687 	.word	0x08003687
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003670:	f7ff f8d8 	bl	8002824 <HAL_RCC_GetPCLK1Freq>
 8003674:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003676:	e010      	b.n	800369a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003678:	4b9e      	ldr	r3, [pc, #632]	@ (80038f4 <UART_SetConfig+0x5c0>)
 800367a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800367c:	e00d      	b.n	800369a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800367e:	f7ff f863 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 8003682:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003684:	e009      	b.n	800369a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003686:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800368a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800368c:	e005      	b.n	800369a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003698:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800369a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369c:	2b00      	cmp	r3, #0
 800369e:	f000 8130 	beq.w	8003902 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	4a94      	ldr	r2, [pc, #592]	@ (80038f8 <UART_SetConfig+0x5c4>)
 80036a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036ac:	461a      	mov	r2, r3
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80036b4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	685a      	ldr	r2, [r3, #4]
 80036ba:	4613      	mov	r3, r2
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	4413      	add	r3, r2
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d305      	bcc.n	80036d2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d903      	bls.n	80036da <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80036d8:	e113      	b.n	8003902 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	2200      	movs	r2, #0
 80036de:	60bb      	str	r3, [r7, #8]
 80036e0:	60fa      	str	r2, [r7, #12]
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e6:	4a84      	ldr	r2, [pc, #528]	@ (80038f8 <UART_SetConfig+0x5c4>)
 80036e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	2200      	movs	r2, #0
 80036f0:	603b      	str	r3, [r7, #0]
 80036f2:	607a      	str	r2, [r7, #4]
 80036f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80036fc:	f7fc fd8c 	bl	8000218 <__aeabi_uldivmod>
 8003700:	4602      	mov	r2, r0
 8003702:	460b      	mov	r3, r1
 8003704:	4610      	mov	r0, r2
 8003706:	4619      	mov	r1, r3
 8003708:	f04f 0200 	mov.w	r2, #0
 800370c:	f04f 0300 	mov.w	r3, #0
 8003710:	020b      	lsls	r3, r1, #8
 8003712:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003716:	0202      	lsls	r2, r0, #8
 8003718:	6979      	ldr	r1, [r7, #20]
 800371a:	6849      	ldr	r1, [r1, #4]
 800371c:	0849      	lsrs	r1, r1, #1
 800371e:	2000      	movs	r0, #0
 8003720:	460c      	mov	r4, r1
 8003722:	4605      	mov	r5, r0
 8003724:	eb12 0804 	adds.w	r8, r2, r4
 8003728:	eb43 0905 	adc.w	r9, r3, r5
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	469a      	mov	sl, r3
 8003734:	4693      	mov	fp, r2
 8003736:	4652      	mov	r2, sl
 8003738:	465b      	mov	r3, fp
 800373a:	4640      	mov	r0, r8
 800373c:	4649      	mov	r1, r9
 800373e:	f7fc fd6b 	bl	8000218 <__aeabi_uldivmod>
 8003742:	4602      	mov	r2, r0
 8003744:	460b      	mov	r3, r1
 8003746:	4613      	mov	r3, r2
 8003748:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800374a:	6a3b      	ldr	r3, [r7, #32]
 800374c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003750:	d308      	bcc.n	8003764 <UART_SetConfig+0x430>
 8003752:	6a3b      	ldr	r3, [r7, #32]
 8003754:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003758:	d204      	bcs.n	8003764 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6a3a      	ldr	r2, [r7, #32]
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	e0ce      	b.n	8003902 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800376a:	e0ca      	b.n	8003902 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	69db      	ldr	r3, [r3, #28]
 8003770:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003774:	d166      	bne.n	8003844 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003776:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800377a:	2b08      	cmp	r3, #8
 800377c:	d827      	bhi.n	80037ce <UART_SetConfig+0x49a>
 800377e:	a201      	add	r2, pc, #4	@ (adr r2, 8003784 <UART_SetConfig+0x450>)
 8003780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003784:	080037a9 	.word	0x080037a9
 8003788:	080037b1 	.word	0x080037b1
 800378c:	080037b9 	.word	0x080037b9
 8003790:	080037cf 	.word	0x080037cf
 8003794:	080037bf 	.word	0x080037bf
 8003798:	080037cf 	.word	0x080037cf
 800379c:	080037cf 	.word	0x080037cf
 80037a0:	080037cf 	.word	0x080037cf
 80037a4:	080037c7 	.word	0x080037c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037a8:	f7ff f83c 	bl	8002824 <HAL_RCC_GetPCLK1Freq>
 80037ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037ae:	e014      	b.n	80037da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037b0:	f7ff f84e 	bl	8002850 <HAL_RCC_GetPCLK2Freq>
 80037b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037b6:	e010      	b.n	80037da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037b8:	4b4e      	ldr	r3, [pc, #312]	@ (80038f4 <UART_SetConfig+0x5c0>)
 80037ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80037bc:	e00d      	b.n	80037da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037be:	f7fe ffc3 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 80037c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037c4:	e009      	b.n	80037da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80037cc:	e005      	b.n	80037da <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80037ce:	2300      	movs	r3, #0
 80037d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80037d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 8090 	beq.w	8003902 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e6:	4a44      	ldr	r2, [pc, #272]	@ (80038f8 <UART_SetConfig+0x5c4>)
 80037e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037ec:	461a      	mov	r2, r3
 80037ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80037f4:	005a      	lsls	r2, r3, #1
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	085b      	lsrs	r3, r3, #1
 80037fc:	441a      	add	r2, r3
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	fbb2 f3f3 	udiv	r3, r2, r3
 8003806:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003808:	6a3b      	ldr	r3, [r7, #32]
 800380a:	2b0f      	cmp	r3, #15
 800380c:	d916      	bls.n	800383c <UART_SetConfig+0x508>
 800380e:	6a3b      	ldr	r3, [r7, #32]
 8003810:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003814:	d212      	bcs.n	800383c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003816:	6a3b      	ldr	r3, [r7, #32]
 8003818:	b29b      	uxth	r3, r3
 800381a:	f023 030f 	bic.w	r3, r3, #15
 800381e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	085b      	lsrs	r3, r3, #1
 8003824:	b29b      	uxth	r3, r3
 8003826:	f003 0307 	and.w	r3, r3, #7
 800382a:	b29a      	uxth	r2, r3
 800382c:	8bfb      	ldrh	r3, [r7, #30]
 800382e:	4313      	orrs	r3, r2
 8003830:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	8bfa      	ldrh	r2, [r7, #30]
 8003838:	60da      	str	r2, [r3, #12]
 800383a:	e062      	b.n	8003902 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003842:	e05e      	b.n	8003902 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003844:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003848:	2b08      	cmp	r3, #8
 800384a:	d828      	bhi.n	800389e <UART_SetConfig+0x56a>
 800384c:	a201      	add	r2, pc, #4	@ (adr r2, 8003854 <UART_SetConfig+0x520>)
 800384e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003852:	bf00      	nop
 8003854:	08003879 	.word	0x08003879
 8003858:	08003881 	.word	0x08003881
 800385c:	08003889 	.word	0x08003889
 8003860:	0800389f 	.word	0x0800389f
 8003864:	0800388f 	.word	0x0800388f
 8003868:	0800389f 	.word	0x0800389f
 800386c:	0800389f 	.word	0x0800389f
 8003870:	0800389f 	.word	0x0800389f
 8003874:	08003897 	.word	0x08003897
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003878:	f7fe ffd4 	bl	8002824 <HAL_RCC_GetPCLK1Freq>
 800387c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800387e:	e014      	b.n	80038aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003880:	f7fe ffe6 	bl	8002850 <HAL_RCC_GetPCLK2Freq>
 8003884:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003886:	e010      	b.n	80038aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003888:	4b1a      	ldr	r3, [pc, #104]	@ (80038f4 <UART_SetConfig+0x5c0>)
 800388a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800388c:	e00d      	b.n	80038aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800388e:	f7fe ff5b 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 8003892:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003894:	e009      	b.n	80038aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800389a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800389c:	e005      	b.n	80038aa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800389e:	2300      	movs	r3, #0
 80038a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80038a8:	bf00      	nop
    }

    if (pclk != 0U)
 80038aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d028      	beq.n	8003902 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b4:	4a10      	ldr	r2, [pc, #64]	@ (80038f8 <UART_SetConfig+0x5c4>)
 80038b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038ba:	461a      	mov	r2, r3
 80038bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038be:	fbb3 f2f2 	udiv	r2, r3, r2
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	085b      	lsrs	r3, r3, #1
 80038c8:	441a      	add	r2, r3
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038d4:	6a3b      	ldr	r3, [r7, #32]
 80038d6:	2b0f      	cmp	r3, #15
 80038d8:	d910      	bls.n	80038fc <UART_SetConfig+0x5c8>
 80038da:	6a3b      	ldr	r3, [r7, #32]
 80038dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038e0:	d20c      	bcs.n	80038fc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038e2:	6a3b      	ldr	r3, [r7, #32]
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	60da      	str	r2, [r3, #12]
 80038ec:	e009      	b.n	8003902 <UART_SetConfig+0x5ce>
 80038ee:	bf00      	nop
 80038f0:	40008000 	.word	0x40008000
 80038f4:	00f42400 	.word	0x00f42400
 80038f8:	080041a0 	.word	0x080041a0
      }
      else
      {
        ret = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	2201      	movs	r2, #1
 8003906:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	2201      	movs	r2, #1
 800390e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2200      	movs	r2, #0
 8003916:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	2200      	movs	r2, #0
 800391c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800391e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003922:	4618      	mov	r0, r3
 8003924:	3730      	adds	r7, #48	@ 0x30
 8003926:	46bd      	mov	sp, r7
 8003928:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800392c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003938:	f003 0308 	and.w	r3, r3, #8
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00a      	beq.n	8003956 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00a      	beq.n	8003978 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	430a      	orrs	r2, r1
 8003976:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00a      	beq.n	800399a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399e:	f003 0304 	and.w	r3, r3, #4
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00a      	beq.n	80039bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c0:	f003 0310 	and.w	r3, r3, #16
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00a      	beq.n	80039de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	430a      	orrs	r2, r1
 80039dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e2:	f003 0320 	and.w	r3, r3, #32
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00a      	beq.n	8003a00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	430a      	orrs	r2, r1
 80039fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d01a      	beq.n	8003a42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a2a:	d10a      	bne.n	8003a42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00a      	beq.n	8003a64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	605a      	str	r2, [r3, #4]
  }
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b098      	sub	sp, #96	@ 0x60
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a80:	f7fd fbba 	bl	80011f8 <HAL_GetTick>
 8003a84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0308 	and.w	r3, r3, #8
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d12f      	bne.n	8003af4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003a98:	9300      	str	r3, [sp, #0]
 8003a9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 f88e 	bl	8003bc4 <UART_WaitOnFlagUntilTimeout>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d022      	beq.n	8003af4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ab6:	e853 3f00 	ldrex	r3, [r3]
 8003aba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003abe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ac2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	461a      	mov	r2, r3
 8003aca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003acc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ace:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ad2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ad4:	e841 2300 	strex	r3, r2, [r1]
 8003ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d1e6      	bne.n	8003aae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e063      	b.n	8003bbc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0304 	and.w	r3, r3, #4
 8003afe:	2b04      	cmp	r3, #4
 8003b00:	d149      	bne.n	8003b96 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b02:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f857 	bl	8003bc4 <UART_WaitOnFlagUntilTimeout>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d03c      	beq.n	8003b96 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b24:	e853 3f00 	ldrex	r3, [r3]
 8003b28:	623b      	str	r3, [r7, #32]
   return(result);
 8003b2a:	6a3b      	ldr	r3, [r7, #32]
 8003b2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	461a      	mov	r2, r3
 8003b38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b42:	e841 2300 	strex	r3, r2, [r1]
 8003b46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d1e6      	bne.n	8003b1c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	3308      	adds	r3, #8
 8003b54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	e853 3f00 	ldrex	r3, [r3]
 8003b5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f023 0301 	bic.w	r3, r3, #1
 8003b64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	3308      	adds	r3, #8
 8003b6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b6e:	61fa      	str	r2, [r7, #28]
 8003b70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b72:	69b9      	ldr	r1, [r7, #24]
 8003b74:	69fa      	ldr	r2, [r7, #28]
 8003b76:	e841 2300 	strex	r3, r2, [r1]
 8003b7a:	617b      	str	r3, [r7, #20]
   return(result);
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1e5      	bne.n	8003b4e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2220      	movs	r2, #32
 8003b86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e012      	b.n	8003bbc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2220      	movs	r2, #32
 8003b9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2220      	movs	r2, #32
 8003ba2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3758      	adds	r7, #88	@ 0x58
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	603b      	str	r3, [r7, #0]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bd4:	e04f      	b.n	8003c76 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bdc:	d04b      	beq.n	8003c76 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bde:	f7fd fb0b 	bl	80011f8 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d302      	bcc.n	8003bf4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e04e      	b.n	8003c96 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0304 	and.w	r3, r3, #4
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d037      	beq.n	8003c76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b80      	cmp	r3, #128	@ 0x80
 8003c0a:	d034      	beq.n	8003c76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2b40      	cmp	r3, #64	@ 0x40
 8003c10:	d031      	beq.n	8003c76 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	f003 0308 	and.w	r3, r3, #8
 8003c1c:	2b08      	cmp	r3, #8
 8003c1e:	d110      	bne.n	8003c42 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2208      	movs	r2, #8
 8003c26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f000 f838 	bl	8003c9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2208      	movs	r2, #8
 8003c32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e029      	b.n	8003c96 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	69db      	ldr	r3, [r3, #28]
 8003c48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c50:	d111      	bne.n	8003c76 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f000 f81e 	bl	8003c9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2220      	movs	r2, #32
 8003c66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e00f      	b.n	8003c96 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	69da      	ldr	r2, [r3, #28]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	bf0c      	ite	eq
 8003c86:	2301      	moveq	r3, #1
 8003c88:	2300      	movne	r3, #0
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	79fb      	ldrb	r3, [r7, #7]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d0a0      	beq.n	8003bd6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c94:	2300      	movs	r3, #0
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b095      	sub	sp, #84	@ 0x54
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cae:	e853 3f00 	ldrex	r3, [r3]
 8003cb2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cc6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003cca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ccc:	e841 2300 	strex	r3, r2, [r1]
 8003cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d1e6      	bne.n	8003ca6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	3308      	adds	r3, #8
 8003cde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce0:	6a3b      	ldr	r3, [r7, #32]
 8003ce2:	e853 3f00 	ldrex	r3, [r3]
 8003ce6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cee:	f023 0301 	bic.w	r3, r3, #1
 8003cf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	3308      	adds	r3, #8
 8003cfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003cfc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d04:	e841 2300 	strex	r3, r2, [r1]
 8003d08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1e3      	bne.n	8003cd8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d118      	bne.n	8003d4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	e853 3f00 	ldrex	r3, [r3]
 8003d24:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	f023 0310 	bic.w	r3, r3, #16
 8003d2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	461a      	mov	r2, r3
 8003d34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d36:	61bb      	str	r3, [r7, #24]
 8003d38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3a:	6979      	ldr	r1, [r7, #20]
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	e841 2300 	strex	r3, r2, [r1]
 8003d42:	613b      	str	r3, [r7, #16]
   return(result);
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1e6      	bne.n	8003d18 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003d5e:	bf00      	nop
 8003d60:	3754      	adds	r7, #84	@ 0x54
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b085      	sub	sp, #20
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d101      	bne.n	8003d80 <HAL_UARTEx_DisableFifoMode+0x16>
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	e027      	b.n	8003dd0 <HAL_UARTEx_DisableFifoMode+0x66>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2224      	movs	r2, #36	@ 0x24
 8003d8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0201 	bic.w	r2, r2, #1
 8003da6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003dae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d101      	bne.n	8003df4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003df0:	2302      	movs	r3, #2
 8003df2:	e02d      	b.n	8003e50 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2224      	movs	r2, #36	@ 0x24
 8003e00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0201 	bic.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 f84f 	bl	8003ed4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	68fa      	ldr	r2, [r7, #12]
 8003e3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2220      	movs	r2, #32
 8003e42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d101      	bne.n	8003e70 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	e02d      	b.n	8003ecc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2224      	movs	r2, #36	@ 0x24
 8003e7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0201 	bic.w	r2, r2, #1
 8003e96:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f811 	bl	8003ed4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3710      	adds	r7, #16
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b085      	sub	sp, #20
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d108      	bne.n	8003ef6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003ef4:	e031      	b.n	8003f5a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003ef6:	2308      	movs	r3, #8
 8003ef8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003efa:	2308      	movs	r3, #8
 8003efc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	0e5b      	lsrs	r3, r3, #25
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	f003 0307 	and.w	r3, r3, #7
 8003f0c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	0f5b      	lsrs	r3, r3, #29
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f1e:	7bbb      	ldrb	r3, [r7, #14]
 8003f20:	7b3a      	ldrb	r2, [r7, #12]
 8003f22:	4911      	ldr	r1, [pc, #68]	@ (8003f68 <UARTEx_SetNbDataToProcess+0x94>)
 8003f24:	5c8a      	ldrb	r2, [r1, r2]
 8003f26:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003f2a:	7b3a      	ldrb	r2, [r7, #12]
 8003f2c:	490f      	ldr	r1, [pc, #60]	@ (8003f6c <UARTEx_SetNbDataToProcess+0x98>)
 8003f2e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f30:	fb93 f3f2 	sdiv	r3, r3, r2
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f3c:	7bfb      	ldrb	r3, [r7, #15]
 8003f3e:	7b7a      	ldrb	r2, [r7, #13]
 8003f40:	4909      	ldr	r1, [pc, #36]	@ (8003f68 <UARTEx_SetNbDataToProcess+0x94>)
 8003f42:	5c8a      	ldrb	r2, [r1, r2]
 8003f44:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003f48:	7b7a      	ldrb	r2, [r7, #13]
 8003f4a:	4908      	ldr	r1, [pc, #32]	@ (8003f6c <UARTEx_SetNbDataToProcess+0x98>)
 8003f4c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f4e:	fb93 f3f2 	sdiv	r3, r3, r2
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003f5a:	bf00      	nop
 8003f5c:	3714      	adds	r7, #20
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
 8003f66:	bf00      	nop
 8003f68:	080041b8 	.word	0x080041b8
 8003f6c:	080041c0 	.word	0x080041c0

08003f70 <memset>:
 8003f70:	4402      	add	r2, r0
 8003f72:	4603      	mov	r3, r0
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d100      	bne.n	8003f7a <memset+0xa>
 8003f78:	4770      	bx	lr
 8003f7a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f7e:	e7f9      	b.n	8003f74 <memset+0x4>

08003f80 <__libc_init_array>:
 8003f80:	b570      	push	{r4, r5, r6, lr}
 8003f82:	4d0d      	ldr	r5, [pc, #52]	@ (8003fb8 <__libc_init_array+0x38>)
 8003f84:	4c0d      	ldr	r4, [pc, #52]	@ (8003fbc <__libc_init_array+0x3c>)
 8003f86:	1b64      	subs	r4, r4, r5
 8003f88:	10a4      	asrs	r4, r4, #2
 8003f8a:	2600      	movs	r6, #0
 8003f8c:	42a6      	cmp	r6, r4
 8003f8e:	d109      	bne.n	8003fa4 <__libc_init_array+0x24>
 8003f90:	4d0b      	ldr	r5, [pc, #44]	@ (8003fc0 <__libc_init_array+0x40>)
 8003f92:	4c0c      	ldr	r4, [pc, #48]	@ (8003fc4 <__libc_init_array+0x44>)
 8003f94:	f000 f818 	bl	8003fc8 <_init>
 8003f98:	1b64      	subs	r4, r4, r5
 8003f9a:	10a4      	asrs	r4, r4, #2
 8003f9c:	2600      	movs	r6, #0
 8003f9e:	42a6      	cmp	r6, r4
 8003fa0:	d105      	bne.n	8003fae <__libc_init_array+0x2e>
 8003fa2:	bd70      	pop	{r4, r5, r6, pc}
 8003fa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fa8:	4798      	blx	r3
 8003faa:	3601      	adds	r6, #1
 8003fac:	e7ee      	b.n	8003f8c <__libc_init_array+0xc>
 8003fae:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fb2:	4798      	blx	r3
 8003fb4:	3601      	adds	r6, #1
 8003fb6:	e7f2      	b.n	8003f9e <__libc_init_array+0x1e>
 8003fb8:	080041d0 	.word	0x080041d0
 8003fbc:	080041d0 	.word	0x080041d0
 8003fc0:	080041d0 	.word	0x080041d0
 8003fc4:	080041d4 	.word	0x080041d4

08003fc8 <_init>:
 8003fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fca:	bf00      	nop
 8003fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fce:	bc08      	pop	{r3}
 8003fd0:	469e      	mov	lr, r3
 8003fd2:	4770      	bx	lr

08003fd4 <_fini>:
 8003fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fd6:	bf00      	nop
 8003fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fda:	bc08      	pop	{r3}
 8003fdc:	469e      	mov	lr, r3
 8003fde:	4770      	bx	lr
