Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 11 15:51:31 2025
| Host         : MYBOYY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    95          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (212)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: sim/px_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (212)
--------------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.905        0.000                      0                 3631        0.063        0.000                      0                 3631        4.500        0.000                       0                  2434  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.905        0.000                      0                 3631        0.063        0.000                      0                 3631        4.500        0.000                       0                  2434  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 sim/prev_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[24][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 1.162ns (14.684%)  route 6.751ns (85.316%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.804     5.325    sim/clock_IBUF_BUFG
    SLICE_X7Y137         FDCE                                         r  sim/prev_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.419     5.744 f  sim/prev_clear_reg/Q
                         net (fo=188, routed)         2.455     8.200    sim/prev_clear
    SLICE_X43Y138        LUT2 (Prop_lut2_I1_O)        0.293     8.493 r  sim/cells[2][21]_i_4/O
                         net (fo=123, routed)         3.629    12.121    sim/cells[2][21]_i_4_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I2_O)        0.326    12.447 r  sim/cells[24][6]_i_5/O
                         net (fo=1, routed)           0.667    13.114    sim/cells[24][6]_i_5_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I4_O)        0.124    13.238 r  sim/cells[24][6]_i_1/O
                         net (fo=1, routed)           0.000    13.238    sim/cells[24][6]_i_1_n_0
    SLICE_X48Y107        FDCE                                         r  sim/cells_reg[24][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.611    14.952    sim/clock_IBUF_BUFG
    SLICE_X48Y107        FDCE                                         r  sim/cells_reg[24][6]/C
                         clock pessimism              0.196    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X48Y107        FDCE (Setup_fdce_C_D)        0.031    15.144    sim/cells_reg[24][6]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 sim/prev_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[2][20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 1.560ns (19.291%)  route 6.527ns (80.709%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.804     5.325    sim/clock_IBUF_BUFG
    SLICE_X7Y137         FDCE                                         r  sim/prev_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.419     5.744 f  sim/prev_clear_reg/Q
                         net (fo=188, routed)         2.732     8.477    sim/prev_clear
    SLICE_X31Y102        LUT3 (Prop_lut3_I1_O)        0.325     8.802 f  sim/cells[2][6]_i_3/O
                         net (fo=122, routed)         2.333    11.135    sim/cells[2][6]_i_3_n_0
    SLICE_X15Y137        LUT2 (Prop_lut2_I1_O)        0.360    11.495 r  sim/cells[2][21]_i_3/O
                         net (fo=16, routed)          1.107    12.602    sim/cells[2][21]_i_3_n_0
    SLICE_X7Y140         LUT5 (Prop_lut5_I0_O)        0.332    12.934 r  sim/cells[2][20]_i_4/O
                         net (fo=1, routed)           0.354    13.288    sim/cells[2][20]_i_4_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I4_O)        0.124    13.412 r  sim/cells[2][20]_i_1/O
                         net (fo=1, routed)           0.000    13.412    sim/cells[2][20]_i_1_n_0
    SLICE_X6Y140         FDCE                                         r  sim/cells_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.680    15.021    sim/clock_IBUF_BUFG
    SLICE_X6Y140         FDCE                                         r  sim/cells_reg[2][20]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y140         FDCE (Setup_fdce_C_D)        0.077    15.344    sim/cells_reg[2][20]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -13.412    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 sim/prev_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[2][24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 1.560ns (19.298%)  route 6.524ns (80.702%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.804     5.325    sim/clock_IBUF_BUFG
    SLICE_X7Y137         FDCE                                         r  sim/prev_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.419     5.744 f  sim/prev_clear_reg/Q
                         net (fo=188, routed)         2.732     8.477    sim/prev_clear
    SLICE_X31Y102        LUT3 (Prop_lut3_I1_O)        0.325     8.802 f  sim/cells[2][6]_i_3/O
                         net (fo=122, routed)         2.333    11.135    sim/cells[2][6]_i_3_n_0
    SLICE_X15Y137        LUT2 (Prop_lut2_I1_O)        0.360    11.495 r  sim/cells[2][21]_i_3/O
                         net (fo=16, routed)          0.962    12.457    sim/cells[2][21]_i_3_n_0
    SLICE_X6Y139         LUT5 (Prop_lut5_I0_O)        0.332    12.789 r  sim/cells[2][24]_i_2/O
                         net (fo=1, routed)           0.496    13.285    sim/cells[2][24]_i_2_n_0
    SLICE_X6Y139         LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  sim/cells[2][24]_i_1/O
                         net (fo=1, routed)           0.000    13.409    sim/cells[2][24]_i_1_n_0
    SLICE_X6Y139         FDCE                                         r  sim/cells_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.680    15.021    sim/clock_IBUF_BUFG
    SLICE_X6Y139         FDCE                                         r  sim/cells_reg[2][24]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y139         FDCE (Setup_fdce_C_D)        0.077    15.344    sim/cells_reg[2][24]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 sim/prev_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[24][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 1.162ns (14.763%)  route 6.709ns (85.237%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.804     5.325    sim/clock_IBUF_BUFG
    SLICE_X7Y137         FDCE                                         r  sim/prev_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.419     5.744 f  sim/prev_clear_reg/Q
                         net (fo=188, routed)         2.719     8.463    sim/prev_clear
    SLICE_X48Y139        LUT2 (Prop_lut2_I1_O)        0.293     8.756 r  sim/cells[23][0]_i_4/O
                         net (fo=123, routed)         3.406    12.161    sim/cells[23][0]_i_4_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I2_O)        0.326    12.487 r  sim/cells[24][3]_i_3/O
                         net (fo=1, routed)           0.585    13.072    sim/cells[24][3]_i_3_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.196 r  sim/cells[24][3]_i_1/O
                         net (fo=1, routed)           0.000    13.196    sim/cells[24][3]_i_1_n_0
    SLICE_X48Y105        FDCE                                         r  sim/cells_reg[24][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.612    14.953    sim/clock_IBUF_BUFG
    SLICE_X48Y105        FDCE                                         r  sim/cells_reg[24][3]/C
                         clock pessimism              0.196    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X48Y105        FDCE (Setup_fdce_C_D)        0.029    15.143    sim/cells_reg[24][3]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -13.196    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 sim/sim_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[31][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 1.513ns (18.662%)  route 6.594ns (81.338%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.541     5.062    sim/clock_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  sim/sim_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  sim/sim_tick_reg/Q
                         net (fo=1, routed)           0.817     6.335    sim/sim_tick
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  sim/next_cells[10][12]_i_3/O
                         net (fo=1261, routed)        1.608     8.068    sim/p_7212_out
    SLICE_X4Y106         LUT3 (Prop_lut3_I0_O)        0.119     8.187 f  sim/cells[26][0]_i_4/O
                         net (fo=122, routed)         1.902    10.089    sim/cells[26][0]_i_4_n_0
    SLICE_X32Y128        LUT2 (Prop_lut2_I1_O)        0.358    10.447 r  sim/cells[7][2]_i_3/O
                         net (fo=49, routed)          1.860    12.306    sim/cells[7][2]_i_3_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I0_O)        0.332    12.638 r  sim/cells[31][29]_i_2/O
                         net (fo=1, routed)           0.407    13.045    sim/cells[31][29]_i_2_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  sim/cells[31][29]_i_1/O
                         net (fo=1, routed)           0.000    13.169    sim/cells[31][29]_i_1_n_0
    SLICE_X7Y104         FDCE                                         r  sim/cells_reg[31][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.682    15.023    sim/clock_IBUF_BUFG
    SLICE_X7Y104         FDCE                                         r  sim/cells_reg[31][29]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X7Y104         FDCE (Setup_fdce_C_D)        0.031    15.206    sim/cells_reg[31][29]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -13.169    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 sim/sim_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[6][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 0.704ns (8.809%)  route 7.287ns (91.191%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.541     5.062    sim/clock_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  sim/sim_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  sim/sim_tick_reg/Q
                         net (fo=1, routed)           0.817     6.335    sim/sim_tick
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  sim/next_cells[10][12]_i_3/O
                         net (fo=1261, routed)        6.470    12.929    sim/p_7212_out
    SLICE_X13Y144        LUT6 (Prop_lut6_I0_O)        0.124    13.053 r  sim/cells[6][14]_i_1/O
                         net (fo=1, routed)           0.000    13.053    sim/cells[6][14]_i_1_n_0
    SLICE_X13Y144        FDCE                                         r  sim/cells_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.615    14.956    sim/clock_IBUF_BUFG
    SLICE_X13Y144        FDCE                                         r  sim/cells_reg[6][14]/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X13Y144        FDCE (Setup_fdce_C_D)        0.031    15.139    sim/cells_reg[6][14]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 sim/prev_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[22][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 1.162ns (15.065%)  route 6.551ns (84.935%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.804     5.325    sim/clock_IBUF_BUFG
    SLICE_X7Y137         FDCE                                         r  sim/prev_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.419     5.744 f  sim/prev_clear_reg/Q
                         net (fo=188, routed)         2.719     8.463    sim/prev_clear
    SLICE_X48Y139        LUT2 (Prop_lut2_I1_O)        0.293     8.756 r  sim/cells[23][0]_i_4/O
                         net (fo=123, routed)         3.185    11.941    sim/cells[23][0]_i_4_n_0
    SLICE_X49Y109        LUT6 (Prop_lut6_I2_O)        0.326    12.267 r  sim/cells[22][1]_i_2/O
                         net (fo=1, routed)           0.648    12.915    sim/cells[22][1]_i_2_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.039 r  sim/cells[22][1]_i_1/O
                         net (fo=1, routed)           0.000    13.039    sim/cells[22][1]_i_1_n_0
    SLICE_X48Y109        FDCE                                         r  sim/cells_reg[22][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.610    14.951    sim/clock_IBUF_BUFG
    SLICE_X48Y109        FDCE                                         r  sim/cells_reg[22][1]/C
                         clock pessimism              0.196    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X48Y109        FDCE (Setup_fdce_C_D)        0.029    15.141    sim/cells_reg[22][1]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.039    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 sim/prev_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[7][24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 1.162ns (14.888%)  route 6.643ns (85.112%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.804     5.325    sim/clock_IBUF_BUFG
    SLICE_X7Y137         FDCE                                         r  sim/prev_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.419     5.744 f  sim/prev_clear_reg/Q
                         net (fo=188, routed)         2.719     8.463    sim/prev_clear
    SLICE_X48Y139        LUT2 (Prop_lut2_I1_O)        0.293     8.756 r  sim/cells[23][0]_i_4/O
                         net (fo=123, routed)         3.473    12.228    sim/cells[23][0]_i_4_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I1_O)        0.326    12.554 r  sim/cells[7][24]_i_2/O
                         net (fo=1, routed)           0.452    13.006    sim/cells[7][24]_i_2_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I4_O)        0.124    13.130 r  sim/cells[7][24]_i_1/O
                         net (fo=1, routed)           0.000    13.130    sim/cells[7][24]_i_1_n_0
    SLICE_X12Y146        FDCE                                         r  sim/cells_reg[7][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.615    14.956    sim/clock_IBUF_BUFG
    SLICE_X12Y146        FDCE                                         r  sim/cells_reg[7][24]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X12Y146        FDCE (Setup_fdce_C_D)        0.077    15.265    sim/cells_reg[7][24]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 sim/sim_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[5][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 0.704ns (8.869%)  route 7.234ns (91.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.541     5.062    sim/clock_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  sim/sim_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  sim/sim_tick_reg/Q
                         net (fo=1, routed)           0.817     6.335    sim/sim_tick
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  sim/next_cells[10][12]_i_3/O
                         net (fo=1261, routed)        6.417    12.876    sim/p_7212_out
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.000 r  sim/cells[5][13]_i_1/O
                         net (fo=1, routed)           0.000    13.000    sim/cells[5][13]_i_1_n_0
    SLICE_X13Y143        FDCE                                         r  sim/cells_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.615    14.956    sim/clock_IBUF_BUFG
    SLICE_X13Y143        FDCE                                         r  sim/cells_reg[5][13]/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X13Y143        FDCE (Setup_fdce_C_D)        0.029    15.137    sim/cells_reg[5][13]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[13][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 0.828ns (10.393%)  route 7.139ns (89.607%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.554     5.075    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  sim/running_reg/Q
                         net (fo=10, routed)          0.809     6.340    sim/running
    SLICE_X29Y102        LUT2 (Prop_lut2_I1_O)        0.124     6.464 r  sim/cells[25][5]_i_11/O
                         net (fo=119, routed)         5.663    12.127    sim/cells[25][5]_i_11_n_0
    SLICE_X50Y134        LUT6 (Prop_lut6_I0_O)        0.124    12.251 r  sim/cells[13][29]_i_2/O
                         net (fo=1, routed)           0.666    12.918    sim/cells[13][29]_i_2_n_0
    SLICE_X50Y134        LUT6 (Prop_lut6_I4_O)        0.124    13.042 r  sim/cells[13][29]_i_1/O
                         net (fo=1, routed)           0.000    13.042    sim/cells[13][29]_i_1_n_0
    SLICE_X50Y134        FDCE                                         r  sim/cells_reg[13][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.606    14.947    sim/clock_IBUF_BUFG
    SLICE_X50Y134        FDCE                                         r  sim/cells_reg[13][29]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X50Y134        FDCE (Setup_fdce_C_D)        0.081    15.180    sim/cells_reg[13][29]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  2.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sim/next_cells_reg[12][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[12][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.566%)  route 0.231ns (55.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.643     1.527    sim/clock_IBUF_BUFG
    SLICE_X37Y147        FDRE                                         r  sim/next_cells_reg[12][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y147        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sim/next_cells_reg[12][23]/Q
                         net (fo=1, routed)           0.231     1.899    sim/next_cells_reg_n_0_[12][23]
    SLICE_X35Y145        LUT6 (Prop_lut6_I1_O)        0.045     1.944 r  sim/cells[12][23]_i_1/O
                         net (fo=1, routed)           0.000     1.944    sim/cells[12][23]_i_1_n_0
    SLICE_X35Y145        FDCE                                         r  sim/cells_reg[12][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.916     2.044    sim/clock_IBUF_BUFG
    SLICE_X35Y145        FDCE                                         r  sim/cells_reg[12][23]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X35Y145        FDCE (Hold_fdce_C_D)         0.091     1.881    sim/cells_reg[12][23]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sim/cells_reg[12][21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/next_cells_reg[13][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.231ns (49.878%)  route 0.232ns (50.122%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.642     1.526    sim/clock_IBUF_BUFG
    SLICE_X37Y144        FDCE                                         r  sim/cells_reg[12][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  sim/cells_reg[12][21]/Q
                         net (fo=29, routed)          0.176     1.843    sim/cells_reg_n_0_[12][21]
    SLICE_X34Y144        LUT6 (Prop_lut6_I2_O)        0.045     1.888 r  sim/next_cells[13][21]_i_6/O
                         net (fo=1, routed)           0.056     1.944    sim/next_cells[13][21]_i_6_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I5_O)        0.045     1.989 r  sim/next_cells[13][21]_i_1/O
                         net (fo=1, routed)           0.000     1.989    sim/next_cells2368_out
    SLICE_X34Y144        FDRE                                         r  sim/next_cells_reg[13][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.916     2.044    sim/clock_IBUF_BUFG
    SLICE_X34Y144        FDRE                                         r  sim/next_cells_reg[13][21]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X34Y144        FDRE (Hold_fdre_C_D)         0.120     1.910    sim/next_cells_reg[13][21]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sim/cells_reg[26][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/next_cells_reg[27][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.231ns (52.809%)  route 0.206ns (47.191%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.642     1.526    sim/clock_IBUF_BUFG
    SLICE_X37Y106        FDCE                                         r  sim/cells_reg[26][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  sim/cells_reg[26][10]/Q
                         net (fo=24, routed)          0.155     1.822    sim/cells_reg_n_0_[26][10]
    SLICE_X35Y106        LUT6 (Prop_lut6_I0_O)        0.045     1.867 r  sim/next_cells[27][9]_i_2/O
                         net (fo=1, routed)           0.051     1.918    sim/next_cells[27][9]_i_2_n_0
    SLICE_X35Y106        LUT6 (Prop_lut6_I0_O)        0.045     1.963 r  sim/next_cells[27][9]_i_1/O
                         net (fo=1, routed)           0.000     1.963    sim/next_cells1144_out
    SLICE_X35Y106        FDRE                                         r  sim/next_cells_reg[27][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.916     2.044    sim/clock_IBUF_BUFG
    SLICE_X35Y106        FDRE                                         r  sim/next_cells_reg[27][9]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X35Y106        FDRE (Hold_fdre_C_D)         0.091     1.881    sim/next_cells_reg[27][9]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sim/cells_reg[15][26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/next_cells_reg[15][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.782%)  route 0.259ns (58.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.640     1.524    sim/clock_IBUF_BUFG
    SLICE_X39Y139        FDCE                                         r  sim/cells_reg[15][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDCE (Prop_fdce_C_Q)         0.141     1.665 r  sim/cells_reg[15][26]/Q
                         net (fo=27, routed)          0.259     1.924    sim/cells_reg_n_0_[15][26]
    SLICE_X33Y138        LUT6 (Prop_lut6_I0_O)        0.045     1.969 r  sim/next_cells[15][26]_i_1/O
                         net (fo=1, routed)           0.000     1.969    sim/next_cells2173_out
    SLICE_X33Y138        FDRE                                         r  sim/next_cells_reg[15][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.914     2.042    sim/clock_IBUF_BUFG
    SLICE_X33Y138        FDRE                                         r  sim/next_cells_reg[15][26]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X33Y138        FDRE (Hold_fdre_C_D)         0.091     1.879    sim/next_cells_reg[15][26]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sim/next_cells_reg[23][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[23][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.108%)  route 0.244ns (53.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.640     1.524    sim/clock_IBUF_BUFG
    SLICE_X38Y111        FDRE                                         r  sim/next_cells_reg[23][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sim/next_cells_reg[23][10]/Q
                         net (fo=1, routed)           0.244     1.932    sim/next_cells_reg_n_0_[23][10]
    SLICE_X35Y111        LUT6 (Prop_lut6_I1_O)        0.045     1.977 r  sim/cells[23][10]_i_1/O
                         net (fo=1, routed)           0.000     1.977    sim/cells[23][10]_i_1_n_0
    SLICE_X35Y111        FDCE                                         r  sim/cells_reg[23][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.914     2.042    sim/clock_IBUF_BUFG
    SLICE_X35Y111        FDCE                                         r  sim/cells_reg[23][10]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X35Y111        FDCE (Hold_fdce_C_D)         0.091     1.879    sim/cells_reg[23][10]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sim/next_cells_reg[13][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[13][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.923%)  route 0.280ns (60.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.642     1.526    sim/clock_IBUF_BUFG
    SLICE_X36Y144        FDRE                                         r  sim/next_cells_reg[13][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y144        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sim/next_cells_reg[13][23]/Q
                         net (fo=1, routed)           0.280     1.947    sim/next_cells_reg_n_0_[13][23]
    SLICE_X35Y145        LUT6 (Prop_lut6_I1_O)        0.045     1.992 r  sim/cells[13][23]_i_1/O
                         net (fo=1, routed)           0.000     1.992    sim/cells[13][23]_i_1_n_0
    SLICE_X35Y145        FDCE                                         r  sim/cells_reg[13][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.916     2.044    sim/clock_IBUF_BUFG
    SLICE_X35Y145        FDCE                                         r  sim/cells_reg[13][23]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X35Y145        FDCE (Hold_fdce_C_D)         0.092     1.882    sim/cells_reg[13][23]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sim/next_cells_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.044%)  route 0.278ns (59.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.640     1.524    sim/clock_IBUF_BUFG
    SLICE_X36Y138        FDRE                                         r  sim/next_cells_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sim/next_cells_reg[7][0]/Q
                         net (fo=1, routed)           0.278     1.943    sim/next_cells_reg_n_0_[7][0]
    SLICE_X33Y137        LUT6 (Prop_lut6_I1_O)        0.045     1.988 r  sim/cells[7][0]_i_1/O
                         net (fo=1, routed)           0.000     1.988    sim/cells[7][0]_i_1_n_0
    SLICE_X33Y137        FDCE                                         r  sim/cells_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.912     2.040    sim/clock_IBUF_BUFG
    SLICE_X33Y137        FDCE                                         r  sim/cells_reg[7][0]/C
                         clock pessimism             -0.253     1.786    
    SLICE_X33Y137        FDCE (Hold_fdce_C_D)         0.092     1.878    sim/cells_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sim/next_cells_reg[24][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[24][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.603%)  route 0.260ns (55.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.641     1.525    sim/clock_IBUF_BUFG
    SLICE_X34Y108        FDRE                                         r  sim/next_cells_reg[24][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108        FDRE (Prop_fdre_C_Q)         0.164     1.689 r  sim/next_cells_reg[24][0]/Q
                         net (fo=1, routed)           0.260     1.948    sim/next_cells_reg_n_0_[24][0]
    SLICE_X36Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.993 r  sim/cells[24][0]_i_1/O
                         net (fo=1, routed)           0.000     1.993    sim/cells[24][0]_i_1_n_0
    SLICE_X36Y108        FDCE                                         r  sim/cells_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.915     2.043    sim/clock_IBUF_BUFG
    SLICE_X36Y108        FDCE                                         r  sim/cells_reg[24][0]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X36Y108        FDCE (Hold_fdce_C_D)         0.092     1.881    sim/cells_reg[24][0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sim/cells_reg[20][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/next_cells_reg[20][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.599%)  route 0.284ns (60.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.637     1.521    sim/clock_IBUF_BUFG
    SLICE_X35Y116        FDCE                                         r  sim/cells_reg[20][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  sim/cells_reg[20][10]/Q
                         net (fo=25, routed)          0.284     1.945    sim/cells_reg_n_0_[20][10]
    SLICE_X39Y114        LUT6 (Prop_lut6_I1_O)        0.045     1.990 r  sim/next_cells[20][10]_i_1/O
                         net (fo=1, routed)           0.000     1.990    sim/next_cells1771_out
    SLICE_X39Y114        FDRE                                         r  sim/next_cells_reg[20][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.911     2.039    sim/clock_IBUF_BUFG
    SLICE_X39Y114        FDRE                                         r  sim/next_cells_reg[20][10]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X39Y114        FDRE (Hold_fdre_C_D)         0.091     1.876    sim/next_cells_reg[20][10]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sim/next_cells_reg[9][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/cells_reg[9][28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.416%)  route 0.262ns (55.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.642     1.526    sim/clock_IBUF_BUFG
    SLICE_X38Y144        FDRE                                         r  sim/next_cells_reg[9][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y144        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sim/next_cells_reg[9][28]/Q
                         net (fo=1, routed)           0.262     1.951    sim/next_cells_reg_n_0_[9][28]
    SLICE_X33Y144        LUT6 (Prop_lut6_I1_O)        0.045     1.996 r  sim/cells[9][28]_i_1/O
                         net (fo=1, routed)           0.000     1.996    sim/cells[9][28]_i_1_n_0
    SLICE_X33Y144        FDCE                                         r  sim/cells_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.916     2.044    sim/clock_IBUF_BUFG
    SLICE_X33Y144        FDCE                                         r  sim/cells_reg[9][28]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X33Y144        FDCE (Hold_fdce_C_D)         0.091     1.881    sim/cells_reg[9][28]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y133  sim/cells_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y133  sim/cells_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y130  sim/cells_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y131  sim/cells_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y136  sim/cells_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y134  sim/cells_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y135  sim/cells_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y137   sim/cells_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y136  sim/cells_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y133  sim/cells_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y133  sim/cells_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y133  sim/cells_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y133  sim/cells_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y130  sim/cells_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y130  sim/cells_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y131  sim/cells_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y131  sim/cells_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y136  sim/cells_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y136  sim/cells_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y133  sim/cells_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y133  sim/cells_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y133  sim/cells_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y133  sim/cells_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y130  sim/cells_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y130  sim/cells_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y131  sim/cells_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y131  sim/cells_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y136  sim/cells_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y136  sim/cells_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/g_reg[2]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.308ns  (logic 1.996ns (13.950%)  route 12.312ns (86.050%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.738    12.767    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.124    12.891 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           1.417    14.308    sim/g[2]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/g_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.116ns  (logic 1.996ns (14.140%)  route 12.120ns (85.860%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.738    12.767    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.124    12.891 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           1.225    14.116    sim/g[2]_i_1_n_0
    SLICE_X29Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/g_reg[2]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.116ns  (logic 1.996ns (14.140%)  route 12.120ns (85.860%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.738    12.767    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.124    12.891 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           1.225    14.116    sim/g[2]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/g_reg[2]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.916ns  (logic 1.996ns (14.344%)  route 11.920ns (85.656%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.738    12.767    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.124    12.891 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           1.024    13.916    sim/g[2]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/g_reg[2]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.732ns  (logic 1.996ns (14.535%)  route 11.736ns (85.465%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.738    12.767    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.124    12.891 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           0.841    13.732    sim/g[2]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/g_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.726ns  (logic 1.996ns (14.541%)  route 11.730ns (85.459%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.738    12.767    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.124    12.891 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           0.835    13.726    sim/g[2]_i_1_n_0
    SLICE_X29Y87         FDRE                                         r  sim/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/r_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.637ns  (logic 1.996ns (14.636%)  route 11.641ns (85.364%))
  Logic Levels:           9  (FDCE=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.727    12.756    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.880 r  sim/r[0]_i_1/O
                         net (fo=3, routed)           0.758    13.637    sim/r[0]_i_1_n_0
    SLICE_X28Y99         FDSE                                         r  sim/r_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/g_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.558ns  (logic 2.022ns (14.913%)  route 11.536ns (85.087%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.738    12.767    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.150    12.917 r  sim/g[3]_i_2/O
                         net (fo=2, routed)           0.641    13.558    sim/g[3]_i_2_n_0
    SLICE_X28Y97         FDRE                                         r  sim/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/g_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.552ns  (logic 2.022ns (14.920%)  route 11.530ns (85.080%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.738    12.767    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.150    12.917 r  sim/g[3]_i_2/O
                         net (fo=2, routed)           0.635    13.552    sim/g[3]_i_2_n_0
    SLICE_X28Y97         FDRE                                         r  sim/g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.530ns  (logic 2.022ns (14.944%)  route 11.508ns (85.056%))
  Logic Levels:           9  (FDCE=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]_rep__1/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sim/h_count_reg[4]_rep__1/Q
                         net (fo=102, routed)         6.896     7.352    sim/h_count_reg[4]_rep__1_n_0
    SLICE_X16Y145        LUT6 (Prop_lut6_I4_O)        0.124     7.476 f  sim/r[3]_i_433/O
                         net (fo=1, routed)           0.000     7.476    sim/r[3]_i_433_n_0
    SLICE_X16Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     7.721 f  sim/r_reg[3]_i_290/O
                         net (fo=1, routed)           0.000     7.721    sim/r_reg[3]_i_290_n_0
    SLICE_X16Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     7.825 f  sim/r_reg[3]_i_163/O
                         net (fo=1, routed)           1.804     9.630    sim/r_reg[3]_i_163_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.316     9.946 f  sim/r[3]_i_84/O
                         net (fo=1, routed)           0.000     9.946    sim/r[3]_i_84_n_0
    SLICE_X15Y123        MUXF7 (Prop_muxf7_I1_O)      0.217    10.163 f  sim/r_reg[3]_i_35/O
                         net (fo=1, routed)           0.000    10.163    sim/r_reg[3]_i_35_n_0
    SLICE_X15Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    10.257 f  sim/r_reg[3]_i_15/O
                         net (fo=1, routed)           0.456    10.713    sim/r_reg[3]_i_15_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.316    11.029 f  sim/r[3]_i_5/O
                         net (fo=4, routed)           1.727    12.756    sim/r[3]_i_5_n_0
    SLICE_X28Y99         LUT5 (Prop_lut5_I0_O)        0.150    12.906 r  sim/r[3]_i_2/O
                         net (fo=1, routed)           0.624    13.530    sim/r[3]_i_2_n_0
    SLICE_X28Y99         FDSE                                         r  sim/r_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sim/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.531%)  route 0.074ns (28.469%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[4]/C
    SLICE_X28Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/h_count_reg[4]/Q
                         net (fo=7, routed)           0.074     0.215    sim/grid_x[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.045     0.260 r  sim/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.260    sim/h_count[7]_i_1_n_0
    SLICE_X29Y100        FDCE                                         r  sim/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cursor_y_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cursor_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.227ns (69.375%)  route 0.100ns (30.625%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDPE                         0.000     0.000 r  sim/cursor_y_reg[0]_rep__2/C
    SLICE_X21Y102        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  sim/cursor_y_reg[0]_rep__2/Q
                         net (fo=112, routed)         0.100     0.228    sim/cursor_y_reg[0]_rep__2_n_0
    SLICE_X21Y102        LUT5 (Prop_lut5_I3_O)        0.099     0.327 r  sim/cursor_y[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    sim/cursor_y[1]_i_1_n_0
    SLICE_X21Y102        FDPE                                         r  sim/cursor_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.692%)  route 0.142ns (43.308%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[0]/C
    SLICE_X28Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/h_count_reg[0]/Q
                         net (fo=13, routed)          0.142     0.283    sim/h_count_reg_n_0_[0]
    SLICE_X29Y100        LUT3 (Prop_lut3_I2_O)        0.045     0.328 r  sim/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.328    sim/h_count[2]
    SLICE_X29Y100        FDCE                                         r  sim/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.520%)  route 0.143ns (43.480%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[0]/C
    SLICE_X28Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/h_count_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    sim/h_count_reg_n_0_[0]
    SLICE_X29Y100        LUT4 (Prop_lut4_I1_O)        0.045     0.329 r  sim/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    sim/h_count[3]
    SLICE_X29Y100        FDCE                                         r  sim/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDCE                         0.000     0.000 r  sim/v_count_reg[1]/C
    SLICE_X26Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/v_count_reg[1]/Q
                         net (fo=12, routed)          0.143     0.284    sim/v_count_reg_n_0_[1]
    SLICE_X27Y100        LUT5 (Prop_lut5_I1_O)        0.045     0.329 r  sim/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.329    sim/v_count[0]_i_1_n_0
    SLICE_X27Y100        FDCE                                         r  sim/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE                         0.000     0.000 r  sim/h_count_reg[2]/C
    SLICE_X29Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/h_count_reg[2]/Q
                         net (fo=12, routed)          0.144     0.285    sim/h_count_reg_n_0_[2]
    SLICE_X28Y100        LUT5 (Prop_lut5_I1_O)        0.045     0.330 r  sim/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.330    sim/h_count[4]
    SLICE_X28Y100        FDCE                                         r  sim/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.190ns (57.018%)  route 0.143ns (42.982%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDCE                         0.000     0.000 r  sim/v_count_reg[1]/C
    SLICE_X26Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/v_count_reg[1]/Q
                         net (fo=12, routed)          0.143     0.284    sim/v_count_reg_n_0_[1]
    SLICE_X27Y100        LUT5 (Prop_lut5_I3_O)        0.049     0.333 r  sim/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    sim/v_count[3]_i_1_n_0
    SLICE_X27Y100        FDCE                                         r  sim/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.015%)  route 0.152ns (44.985%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDCE                         0.000     0.000 r  sim/v_count_reg[5]/C
    SLICE_X27Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/v_count_reg[5]/Q
                         net (fo=19, routed)          0.152     0.293    sim/grid_y[1]
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.338 r  sim/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.338    sim/v_count[5]_i_1_n_0
    SLICE_X27Y101        FDCE                                         r  sim/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.180%)  route 0.170ns (47.820%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDCE                         0.000     0.000 r  sim/v_count_reg[0]/C
    SLICE_X27Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/v_count_reg[0]/Q
                         net (fo=11, routed)          0.170     0.311    sim/v_count_reg_n_0_[0]
    SLICE_X27Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  sim/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    sim/v_count[2]_i_1_n_0
    SLICE_X27Y101        FDCE                                         r  sim/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cursor_x_reg[1]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/cursor_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.380%)  route 0.183ns (49.620%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDCE                         0.000     0.000 r  sim/cursor_x_reg[1]_rep/C
    SLICE_X20Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/cursor_x_reg[1]_rep/Q
                         net (fo=103, routed)         0.183     0.324    sim/cursor_x_reg[1]_rep_n_0
    SLICE_X23Y102        LUT4 (Prop_lut4_I2_O)        0.045     0.369 r  sim/cursor_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    sim/cursor_x[2]_i_1_n_0
    SLICE_X23Y102        FDPE                                         r  sim/cursor_x_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.816ns  (logic 1.984ns (18.343%)  route 8.832ns (81.657%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.758    14.521    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.124    14.645 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           1.417    16.062    sim/g[2]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.624ns  (logic 1.984ns (18.675%)  route 8.640ns (81.325%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.758    14.521    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.124    14.645 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           1.225    15.870    sim/g[2]_i_1_n_0
    SLICE_X29Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.624ns  (logic 1.984ns (18.675%)  route 8.640ns (81.325%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.758    14.521    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.124    14.645 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           1.225    15.870    sim/g[2]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.423ns  (logic 1.984ns (19.035%)  route 8.439ns (80.965%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.758    14.521    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.124    14.645 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           1.024    15.669    sim/g[2]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/r_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.309ns  (logic 1.984ns (19.245%)  route 8.325ns (80.755%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.910    14.674    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT5 (Prop_lut5_I2_O)        0.124    14.798 r  sim/r[0]_i_1/O
                         net (fo=3, routed)           0.758    15.555    sim/r[0]_i_1_n_0
    SLICE_X28Y99         FDSE                                         r  sim/r_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.240ns  (logic 1.984ns (19.375%)  route 8.256ns (80.625%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.758    14.521    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.124    14.645 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           0.841    15.486    sim/g[2]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.984ns (19.387%)  route 8.250ns (80.613%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.758    14.521    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.124    14.645 r  sim/g[2]_i_1/O
                         net (fo=6, routed)           0.835    15.480    sim/g[2]_i_1_n_0
    SLICE_X29Y87         FDRE                                         r  sim/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.204ns  (logic 2.012ns (19.718%)  route 8.192ns (80.282%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.910    14.674    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT5 (Prop_lut5_I2_O)        0.152    14.826 r  sim/r[3]_i_2/O
                         net (fo=1, routed)           0.624    15.450    sim/r[3]_i_2_n_0
    SLICE_X28Y99         FDSE                                         r  sim/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.066ns  (logic 2.010ns (19.969%)  route 8.056ns (80.031%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.758    14.521    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.150    14.671 r  sim/g[3]_i_2/O
                         net (fo=2, routed)           0.641    15.312    sim/g[3]_i_2_n_0
    SLICE_X28Y97         FDRE                                         r  sim/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/cells_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.060ns  (logic 2.010ns (19.980%)  route 8.050ns (80.020%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.725     5.246    sim/clock_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  sim/cells_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.456     5.702 f  sim/cells_reg[18][2]/Q
                         net (fo=27, routed)          2.905     8.607    sim/cells_reg_n_0_[18][2]
    SLICE_X35Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  sim/r[3]_i_580/O
                         net (fo=1, routed)           0.000     8.731    sim/r[3]_i_580_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.238     8.969 f  sim/r_reg[3]_i_364/O
                         net (fo=1, routed)           0.000     8.969    sim/r_reg[3]_i_364_n_0
    SLICE_X35Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.073 f  sim/r_reg[3]_i_238/O
                         net (fo=1, routed)           1.585    10.658    sim/r_reg[3]_i_238_n_0
    SLICE_X19Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.974 f  sim/r[3]_i_103/O
                         net (fo=1, routed)           0.000    10.974    sim/r[3]_i_103_n_0
    SLICE_X19Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    11.186 f  sim/r_reg[3]_i_45/O
                         net (fo=1, routed)           0.000    11.186    sim/r_reg[3]_i_45_n_0
    SLICE_X19Y123        MUXF8 (Prop_muxf8_I1_O)      0.094    11.280 f  sim/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.167    12.447    sim/r_reg[3]_i_20_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.316    12.763 f  sim/r[3]_i_6/O
                         net (fo=4, routed)           1.758    14.521    sim/r[3]_i_6_n_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.150    14.671 r  sim/g[3]_i_2/O
                         net (fo=2, routed)           0.635    15.306    sim/g[3]_i_2_n_0
    SLICE_X28Y97         FDRE                                         r  sim/g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/r_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.007ns  (logic 0.237ns (23.526%)  route 0.770ns (76.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.051     2.270 r  sim/r[3]_i_1/O
                         net (fo=4, routed)           0.181     2.452    sim/r[3]_i_1_n_0
    SLICE_X28Y99         FDSE                                         r  sim/r_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/r_reg[0]_lopt_replica/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.007ns  (logic 0.237ns (23.526%)  route 0.770ns (76.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.051     2.270 r  sim/r[3]_i_1/O
                         net (fo=4, routed)           0.181     2.452    sim/r[3]_i_1_n_0
    SLICE_X28Y99         FDSE                                         r  sim/r_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/r_reg[0]_lopt_replica_2/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.007ns  (logic 0.237ns (23.526%)  route 0.770ns (76.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.051     2.270 r  sim/r[3]_i_1/O
                         net (fo=4, routed)           0.181     2.452    sim/r[3]_i_1_n_0
    SLICE_X28Y99         FDSE                                         r  sim/r_reg[0]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/r_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.007ns  (logic 0.237ns (23.526%)  route 0.770ns (76.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.051     2.270 r  sim/r[3]_i_1/O
                         net (fo=4, routed)           0.181     2.452    sim/r[3]_i_1_n_0
    SLICE_X28Y99         FDSE                                         r  sim/r_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 0.231ns (22.689%)  route 0.787ns (77.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.264 r  sim/g[3]_i_1/O
                         net (fo=8, routed)           0.198     2.462    sim/g[3]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  sim/g_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[3]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 0.231ns (22.689%)  route 0.787ns (77.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.264 r  sim/g[3]_i_1/O
                         net (fo=8, routed)           0.198     2.462    sim/g[3]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  sim/g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.075ns  (logic 0.231ns (21.480%)  route 0.844ns (78.520%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.264 r  sim/g[3]_i_1/O
                         net (fo=8, routed)           0.255     2.520    sim/g[3]_i_1_n_0
    SLICE_X29Y87         FDRE                                         r  sim/g_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.075ns  (logic 0.231ns (21.480%)  route 0.844ns (78.520%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.264 r  sim/g[3]_i_1/O
                         net (fo=8, routed)           0.255     2.520    sim/g[3]_i_1_n_0
    SLICE_X29Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]_lopt_replica_2/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 0.231ns (21.393%)  route 0.849ns (78.607%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.264 r  sim/g[3]_i_1/O
                         net (fo=8, routed)           0.260     2.524    sim/g[3]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sim/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sim/g_reg[2]_lopt_replica_3/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 0.231ns (21.393%)  route 0.849ns (78.607%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.561     1.444    sim/clock_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  sim/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  sim/running_reg/Q
                         net (fo=10, routed)          0.347     1.933    sim/running
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.978 r  sim/r[3]_i_3/O
                         net (fo=2, routed)           0.242     2.219    sim/r[3]_i_3_n_0
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.264 r  sim/g[3]_i_1/O
                         net (fo=8, routed)           0.260     2.524    sim/g[3]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  sim/g_reg[2]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          3637 Endpoints
Min Delay          3637 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.438ns  (logic 1.027ns (5.284%)  route 18.411ns (94.716%))
  Logic Levels:           4  (FDPE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.941    11.397    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I3_O)        0.124    11.521 f  sim/cells[4][6]_i_3/O
                         net (fo=46, routed)          5.851    17.372    sim/cells[4][6]_i_3_n_0
    SLICE_X32Y116        LUT3 (Prop_lut3_I2_O)        0.120    17.492 r  sim/cells[2][6]_i_4/O
                         net (fo=1, routed)           1.619    19.111    sim/cells[2][6]_i_4_n_0
    SLICE_X20Y130        LUT6 (Prop_lut6_I3_O)        0.327    19.438 r  sim/cells[2][6]_i_1/O
                         net (fo=1, routed)           0.000    19.438    sim/cells[2][6]_i_1_n_0
    SLICE_X20Y130        FDCE                                         r  sim/cells_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.602     4.943    sim/clock_IBUF_BUFG
    SLICE_X20Y130        FDCE                                         r  sim/cells_reg[2][6]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[10][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.176ns  (logic 0.828ns (4.318%)  route 18.348ns (95.682%))
  Logic Levels:           4  (FDPE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.960    11.416    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I4_O)        0.124    11.540 r  sim/cells[6][9]_i_3/O
                         net (fo=46, routed)          6.722    18.262    sim/cells[6][9]_i_3_n_0
    SLICE_X42Y135        LUT6 (Prop_lut6_I1_O)        0.124    18.386 r  sim/cells[10][9]_i_2/O
                         net (fo=1, routed)           0.666    19.052    sim/cells[10][9]_i_2_n_0
    SLICE_X42Y135        LUT6 (Prop_lut6_I4_O)        0.124    19.176 r  sim/cells[10][9]_i_1/O
                         net (fo=1, routed)           0.000    19.176    sim/cells[10][9]_i_1_n_0
    SLICE_X42Y135        FDCE                                         r  sim/cells_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.604     4.945    sim/clock_IBUF_BUFG
    SLICE_X42Y135        FDCE                                         r  sim/cells_reg[10][9]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[12][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.758ns  (logic 0.828ns (4.414%)  route 17.930ns (95.586%))
  Logic Levels:           4  (FDPE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.960    11.416    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I4_O)        0.124    11.540 r  sim/cells[6][9]_i_3/O
                         net (fo=46, routed)          6.537    18.077    sim/cells[6][9]_i_3_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.124    18.201 r  sim/cells[12][9]_i_3/O
                         net (fo=1, routed)           0.433    18.634    sim/cells[12][9]_i_3_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I4_O)        0.124    18.758 r  sim/cells[12][9]_i_1/O
                         net (fo=1, routed)           0.000    18.758    sim/cells[12][9]_i_1_n_0
    SLICE_X45Y130        FDCE                                         r  sim/cells_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.598     4.939    sim/clock_IBUF_BUFG
    SLICE_X45Y130        FDCE                                         r  sim/cells_reg[12][9]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[15][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.675ns  (logic 0.828ns (4.434%)  route 17.847ns (95.566%))
  Logic Levels:           4  (FDPE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.960    11.416    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I4_O)        0.124    11.540 r  sim/cells[6][9]_i_3/O
                         net (fo=46, routed)          6.479    18.020    sim/cells[6][9]_i_3_n_0
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    18.144 r  sim/cells[15][9]_i_2/O
                         net (fo=1, routed)           0.407    18.551    sim/cells[15][9]_i_2_n_0
    SLICE_X45Y126        LUT6 (Prop_lut6_I4_O)        0.124    18.675 r  sim/cells[15][9]_i_1/O
                         net (fo=1, routed)           0.000    18.675    sim/cells[15][9]_i_1_n_0
    SLICE_X45Y126        FDCE                                         r  sim/cells_reg[15][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.594     4.935    sim/clock_IBUF_BUFG
    SLICE_X45Y126        FDCE                                         r  sim/cells_reg[15][9]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[11][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.607ns  (logic 0.828ns (4.450%)  route 17.779ns (95.550%))
  Logic Levels:           4  (FDPE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.960    11.416    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I4_O)        0.124    11.540 r  sim/cells[6][9]_i_3/O
                         net (fo=46, routed)          6.386    17.926    sim/cells[6][9]_i_3_n_0
    SLICE_X45Y133        LUT6 (Prop_lut6_I1_O)        0.124    18.050 r  sim/cells[11][9]_i_2/O
                         net (fo=1, routed)           0.433    18.483    sim/cells[11][9]_i_2_n_0
    SLICE_X45Y133        LUT6 (Prop_lut6_I4_O)        0.124    18.607 r  sim/cells[11][9]_i_1/O
                         net (fo=1, routed)           0.000    18.607    sim/cells[11][9]_i_1_n_0
    SLICE_X45Y133        FDCE                                         r  sim/cells_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.602     4.943    sim/clock_IBUF_BUFG
    SLICE_X45Y133        FDCE                                         r  sim/cells_reg[11][9]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[28][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.560ns  (logic 0.828ns (4.461%)  route 17.732ns (95.539%))
  Logic Levels:           4  (FDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.941    11.397    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I3_O)        0.124    11.521 r  sim/cells[4][6]_i_3/O
                         net (fo=46, routed)          6.383    17.905    sim/cells[4][6]_i_3_n_0
    SLICE_X29Y104        LUT5 (Prop_lut5_I3_O)        0.124    18.029 r  sim/cells[28][6]_i_2/O
                         net (fo=1, routed)           0.407    18.436    sim/cells[28][6]_i_2_n_0
    SLICE_X29Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.560 r  sim/cells[28][6]_i_1/O
                         net (fo=1, routed)           0.000    18.560    sim/cells[28][6]_i_1_n_0
    SLICE_X29Y104        FDCE                                         r  sim/cells_reg[28][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.611     4.952    sim/clock_IBUF_BUFG
    SLICE_X29Y104        FDCE                                         r  sim/cells_reg[28][6]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[13][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.555ns  (logic 0.828ns (4.462%)  route 17.727ns (95.538%))
  Logic Levels:           4  (FDPE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.960    11.416    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I4_O)        0.124    11.540 r  sim/cells[6][9]_i_3/O
                         net (fo=46, routed)          6.315    17.855    sim/cells[6][9]_i_3_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I1_O)        0.124    17.979 r  sim/cells[13][9]_i_2/O
                         net (fo=1, routed)           0.452    18.431    sim/cells[13][9]_i_2_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    18.555 r  sim/cells[13][9]_i_1/O
                         net (fo=1, routed)           0.000    18.555    sim/cells[13][9]_i_1_n_0
    SLICE_X42Y130        FDCE                                         r  sim/cells_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.598     4.939    sim/clock_IBUF_BUFG
    SLICE_X42Y130        FDCE                                         r  sim/cells_reg[13][9]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[25][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.538ns  (logic 0.828ns (4.466%)  route 17.710ns (95.534%))
  Logic Levels:           4  (FDPE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.941    11.397    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I3_O)        0.124    11.521 r  sim/cells[4][6]_i_3/O
                         net (fo=46, routed)          6.079    17.600    sim/cells[4][6]_i_3_n_0
    SLICE_X34Y111        LUT6 (Prop_lut6_I4_O)        0.124    17.724 r  sim/cells[25][6]_i_2/O
                         net (fo=1, routed)           0.690    18.414    sim/cells[25][6]_i_2_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.538 r  sim/cells[25][6]_i_1/O
                         net (fo=1, routed)           0.000    18.538    sim/cells[25][6]_i_1_n_0
    SLICE_X40Y104        FDCE                                         r  sim/cells_reg[25][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.609     4.950    sim/clock_IBUF_BUFG
    SLICE_X40Y104        FDCE                                         r  sim/cells_reg[25][6]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[29][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.449ns  (logic 0.828ns (4.488%)  route 17.621ns (95.512%))
  Logic Levels:           4  (FDPE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.941    11.397    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I3_O)        0.124    11.521 r  sim/cells[4][6]_i_3/O
                         net (fo=46, routed)          6.521    18.042    sim/cells[4][6]_i_3_n_0
    SLICE_X28Y105        LUT2 (Prop_lut2_I0_O)        0.124    18.166 r  sim/cells[29][6]_i_2/O
                         net (fo=1, routed)           0.159    18.325    sim/cells[29][6]_i_2_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.449 r  sim/cells[29][6]_i_1/O
                         net (fo=1, routed)           0.000    18.449    sim/cells[29][6]_i_1_n_0
    SLICE_X28Y105        FDCE                                         r  sim/cells_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.611     4.952    sim/clock_IBUF_BUFG
    SLICE_X28Y105        FDCE                                         r  sim/cells_reg[29][6]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[30][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.393ns  (logic 0.704ns (3.828%)  route 17.689ns (96.172%))
  Logic Levels:           3  (FDPE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__1/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  sim/cursor_y_reg[1]_rep__1/Q
                         net (fo=103, routed)        10.941    11.397    sim/cursor_y_reg[1]_rep__1_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I3_O)        0.124    11.521 r  sim/cells[4][6]_i_3/O
                         net (fo=46, routed)          6.748    18.269    sim/cells[4][6]_i_3_n_0
    SLICE_X26Y108        LUT6 (Prop_lut6_I2_O)        0.124    18.393 r  sim/cells[30][6]_i_1/O
                         net (fo=1, routed)           0.000    18.393    sim/cells[30][6]_i_1_n_0
    SLICE_X26Y108        FDCE                                         r  sim/cells_reg[30][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        1.611     4.952    sim/clock_IBUF_BUFG
    SLICE_X26Y108        FDCE                                         r  sim/cells_reg[30][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sim/cursor_y_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/cells_reg[29][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.074%)  route 0.331ns (58.926%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDCE                         0.000     0.000 r  sim/cursor_y_reg[5]/C
    SLICE_X27Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sim/cursor_y_reg[5]/Q
                         net (fo=230, routed)         0.158     0.299    sim/cursor_y[5]
    SLICE_X26Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.344 r  sim/cells[29][1]_i_2/O
                         net (fo=1, routed)           0.174     0.517    sim/cells[29][1]_i_2_n_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.562 r  sim/cells[29][1]_i_1/O
                         net (fo=1, routed)           0.000     0.562    sim/cells[29][1]_i_1_n_0
    SLICE_X26Y103        FDCE                                         r  sim/cells_reg[29][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.918     2.046    sim/clock_IBUF_BUFG
    SLICE_X26Y103        FDCE                                         r  sim/cells_reg[29][1]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[2]_rep__0/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[25][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.469%)  route 0.397ns (65.531%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDPE                         0.000     0.000 r  sim/cursor_y_reg[2]_rep__0/C
    SLICE_X30Y102        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  sim/cursor_y_reg[2]_rep__0/Q
                         net (fo=121, routed)         0.397     0.561    sim/cursor_y_reg[2]_rep__0_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.606 r  sim/cells[25][14]_i_1/O
                         net (fo=1, routed)           0.000     0.606    sim/cells[25][14]_i_1_n_0
    SLICE_X31Y112        FDCE                                         r  sim/cells_reg[25][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.912     2.040    sim/clock_IBUF_BUFG
    SLICE_X31Y112        FDCE                                         r  sim/cells_reg[25][14]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/cells_reg[29][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.231ns (34.291%)  route 0.443ns (65.709%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDCE                         0.000     0.000 r  sim/cursor_y_reg[4]_rep__0/C
    SLICE_X18Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/cursor_y_reg[4]_rep__0/Q
                         net (fo=96, routed)          0.245     0.386    sim/cursor_y_reg[4]_rep__0_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.431 r  sim/cells[29][23]_i_2/O
                         net (fo=1, routed)           0.198     0.629    sim/cells[29][23]_i_2_n_0
    SLICE_X15Y103        LUT5 (Prop_lut5_I0_O)        0.045     0.674 r  sim/cells[29][23]_i_1/O
                         net (fo=1, routed)           0.000     0.674    sim/cells[29][23]_i_1_n_0
    SLICE_X15Y103        FDCE                                         r  sim/cells_reg[29][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.920     2.048    sim/clock_IBUF_BUFG
    SLICE_X15Y103        FDCE                                         r  sim/cells_reg[29][23]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[26][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.254ns (36.997%)  route 0.433ns (63.003%))
  Logic Levels:           3  (FDPE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDPE                         0.000     0.000 r  sim/cursor_y_reg[0]_rep/C
    SLICE_X30Y102        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  sim/cursor_y_reg[0]_rep/Q
                         net (fo=112, routed)         0.377     0.541    sim/cursor_y_reg[0]_rep_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.586 r  sim/cells[26][5]_i_2/O
                         net (fo=1, routed)           0.056     0.642    sim/cells[26][5]_i_2_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I2_O)        0.045     0.687 r  sim/cells[26][5]_i_1/O
                         net (fo=1, routed)           0.000     0.687    sim/cells[26][5]_i_1_n_0
    SLICE_X38Y103        FDCE                                         r  sim/cells_reg[26][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.916     2.044    sim/clock_IBUF_BUFG
    SLICE_X38Y103        FDCE                                         r  sim/cells_reg[26][5]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[4]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/cells_reg[27][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.231ns (32.005%)  route 0.491ns (67.995%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDCE                         0.000     0.000 r  sim/cursor_y_reg[4]_rep/C
    SLICE_X18Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sim/cursor_y_reg[4]_rep/Q
                         net (fo=97, routed)          0.432     0.573    sim/cursor_y_reg[4]_rep_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.618 r  sim/cells[27][15]_i_3/O
                         net (fo=1, routed)           0.059     0.677    sim/cells[27][15]_i_3_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I3_O)        0.045     0.722 r  sim/cells[27][15]_i_1/O
                         net (fo=1, routed)           0.000     0.722    sim/cells[27][15]_i_1_n_0
    SLICE_X20Y107        FDCE                                         r  sim/cells_reg[27][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.918     2.046    sim/clock_IBUF_BUFG
    SLICE_X20Y107        FDCE                                         r  sim/cells_reg[27][15]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/cells_reg[25][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.231ns (31.413%)  route 0.504ns (68.587%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDCE                         0.000     0.000 r  sim/cursor_y_reg[4]_rep__0/C
    SLICE_X18Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/cursor_y_reg[4]_rep__0/Q
                         net (fo=96, routed)          0.295     0.436    sim/cursor_y_reg[4]_rep__0_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.481 r  sim/cells[25][0]_i_2/O
                         net (fo=25, routed)          0.209     0.690    sim/cells[25][0]_i_2_n_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I3_O)        0.045     0.735 r  sim/cells[25][16]_i_1/O
                         net (fo=1, routed)           0.000     0.735    sim/cells[25][16]_i_1_n_0
    SLICE_X22Y110        FDCE                                         r  sim/cells_reg[25][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.917     2.045    sim/clock_IBUF_BUFG
    SLICE_X22Y110        FDCE                                         r  sim/cells_reg[25][16]/C

Slack:                    inf
  Source:                 sim/cursor_x_reg[3]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            sim/cells_reg[27][21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.231ns (31.063%)  route 0.513ns (68.937%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDCE                         0.000     0.000 r  sim/cursor_x_reg[3]_rep/C
    SLICE_X20Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sim/cursor_x_reg[3]_rep/Q
                         net (fo=190, routed)         0.321     0.462    sim/cursor_x_reg[3]_rep_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.507 r  sim/cells[27][0]_i_2/O
                         net (fo=8, routed)           0.191     0.699    sim/cells[27][0]_i_2_n_0
    SLICE_X14Y106        LUT6 (Prop_lut6_I2_O)        0.045     0.744 r  sim/cells[27][21]_i_1/O
                         net (fo=1, routed)           0.000     0.744    sim/cells[27][21]_i_1_n_0
    SLICE_X14Y106        FDCE                                         r  sim/cells_reg[27][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.920     2.048    sim/clock_IBUF_BUFG
    SLICE_X14Y106        FDCE                                         r  sim/cells_reg[27][21]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[20][24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.231ns (31.009%)  route 0.514ns (68.991%))
  Logic Levels:           3  (FDPE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDPE                         0.000     0.000 r  sim/cursor_y_reg[3]/C
    SLICE_X21Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  sim/cursor_y_reg[3]/Q
                         net (fo=12, routed)          0.463     0.604    sim/cursor_y[3]
    SLICE_X25Y117        LUT6 (Prop_lut6_I4_O)        0.045     0.649 r  sim/cells[20][24]_i_2/O
                         net (fo=1, routed)           0.051     0.700    sim/cells[20][24]_i_2_n_0
    SLICE_X25Y117        LUT6 (Prop_lut6_I2_O)        0.045     0.745 r  sim/cells[20][24]_i_1/O
                         net (fo=1, routed)           0.000     0.745    sim/cells[20][24]_i_1_n_0
    SLICE_X25Y117        FDCE                                         r  sim/cells_reg[20][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.910     2.038    sim/clock_IBUF_BUFG
    SLICE_X25Y117        FDCE                                         r  sim/cells_reg[20][24]/C

Slack:                    inf
  Source:                 sim/cursor_y_reg[1]_rep__2/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[31][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.231ns (30.368%)  route 0.530ns (69.632%))
  Logic Levels:           3  (FDPE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE                         0.000     0.000 r  sim/cursor_y_reg[1]_rep__2/C
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  sim/cursor_y_reg[1]_rep__2/Q
                         net (fo=103, routed)         0.301     0.442    sim/cursor_y_reg[1]_rep__2_n_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.045     0.487 r  sim/cells[31][1]_i_3/O
                         net (fo=1, routed)           0.229     0.716    sim/cells[31][1]_i_3_n_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I3_O)        0.045     0.761 r  sim/cells[31][1]_i_1/O
                         net (fo=1, routed)           0.000     0.761    sim/cells[31][1]_i_1_n_0
    SLICE_X6Y105         FDCE                                         r  sim/cells_reg[31][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.948     2.076    sim/clock_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  sim/cells_reg[31][1]/C

Slack:                    inf
  Source:                 sim/cursor_x_reg[2]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            sim/cells_reg[30][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.276ns (36.173%)  route 0.487ns (63.827%))
  Logic Levels:           4  (FDPE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDPE                         0.000     0.000 r  sim/cursor_x_reg[2]_rep/C
    SLICE_X18Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  sim/cursor_x_reg[2]_rep/Q
                         net (fo=183, routed)         0.286     0.427    sim/cursor_x_reg[2]_rep_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.472 r  sim/cells[30][0]_i_6/O
                         net (fo=6, routed)           0.143     0.614    sim/cells[30][0]_i_6_n_0
    SLICE_X18Y104        LUT6 (Prop_lut6_I4_O)        0.045     0.659 r  sim/cells[30][9]_i_2/O
                         net (fo=1, routed)           0.059     0.718    sim/cells[30][9]_i_2_n_0
    SLICE_X18Y104        LUT6 (Prop_lut6_I4_O)        0.045     0.763 r  sim/cells[30][9]_i_1/O
                         net (fo=1, routed)           0.000     0.763    sim/cells[30][9]_i_1_n_0
    SLICE_X18Y104        FDCE                                         r  sim/cells_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2433, routed)        0.919     2.047    sim/clock_IBUF_BUFG
    SLICE_X18Y104        FDCE                                         r  sim/cells_reg[30][9]/C





