C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/rv32i_imm_gen.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/rv32i_imm_gen.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rv32i_imm_gen

Top level modules:
	rv32i_imm_gen

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Control_Signals.v {2 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Control_Signals.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Control_Signals
** Warning: C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Control_Signals.v(80): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	Control_Signals

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Mux

Top level modules:
	Mux

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FSM_UART_rx.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FSM_UART_rx.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module FSM_UART_rx

Top level modules:
	FSM_UART_rx

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/ALU.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/ALU.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Bit_Rate_Pulse.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Bit_Rate_Pulse.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Bit_Rate_Pulse

Top level modules:
	Bit_Rate_Pulse

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Memory.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Memory.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Data_Memory

Top level modules:
	Data_Memory

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Memory_Controller.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Memory_Controller.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Memory_Controller

Top level modules:
	Memory_Controller

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FSM_UART_tx.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FSM_UART_tx.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module FSM_UART_tx

Top level modules:
	FSM_UART_tx

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Register.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Register.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Register

Top level modules:
	Register

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux2x1.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux2x1.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Mux2x1

Top level modules:
	Mux2x1

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FF_D_enable.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FF_D_enable.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module FF_D_enable

Top level modules:
	FF_D_enable

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Data_Path

Top level modules:
	Data_Path

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux4x1.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux4x1.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Mux4x1

Top level modules:
	Mux4x1

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/GPIO.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/GPIO.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module GPIO

Top level modules:
	GPIO

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/ALU_Decoder.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/ALU_Decoder.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ALU_Decoder

Top level modules:
	ALU_Decoder

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Program_Memory.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Program_Memory.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Program_Memory

Top level modules:
	Program_Memory

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Counter_Param.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Counter_Param.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Counter_Param

Top level modules:
	Counter_Param

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Decoder_Onehot.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Decoder_Onehot.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Decoder_Onehot

Top level modules:
	Decoder_Onehot

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module UART

Top level modules:
	UART

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/RXshift_register.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/RXshift_register.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module RXshift_register

Top level modules:
	RXshift_register

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_RX.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_RX.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module UART_RX

Top level modules:
	UART_RX

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Riscv_Multi_Cycle_tb.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Riscv_Multi_Cycle_tb.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Riscv_Multi_Cycle_tb

Top level modules:
	Riscv_Multi_Cycle_tb

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_File.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_File.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Reg_File

Top level modules:
	Reg_File

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Memory_System.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Memory_System.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Memory_System

Top level modules:
	Memory_System

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/TXshift_register.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/TXshift_register.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module TXshift_register

Top level modules:
	TXshift_register

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_param.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_param.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Reg_param

Top level modules:
	Reg_param

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Decoder.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Decoder.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Decoder

Top level modules:
	Decoder

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_TX.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_TX.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module UART_TX

Top level modules:
	UART_TX

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FF_D_2enable.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FF_D_2enable.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module FF_D_2enable

Top level modules:
	FF_D_2enable

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Riscv_Multi_Cycle.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Riscv_Multi_Cycle.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Riscv_Multi_Cycle

Top level modules:
	Riscv_Multi_Cycle

} {} {}} C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Control_Unit.v {1 {vlog -work work -vopt -stats=none C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Control_Unit.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module Control_Unit

Top level modules:
	Control_Unit

} {} {}}
