#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd0dd500420 .scope module, "tb" "tb" 2 14;
 .timescale -9 -9;
v0x7fd0dd515600_0 .var "inA", 3 0;
v0x7fd0dd5156b0_0 .var "inB", 3 0;
v0x7fd0dd515790_0 .var "inC", 0 0;
v0x7fd0dd515820_0 .net "seg1", 6 0, v0x7fd0dd513b20_0;  1 drivers
v0x7fd0dd5158f0_0 .net "seg2", 6 0, v0x7fd0dd514030_0;  1 drivers
S_0x7fd0dd500590 .scope module, "DUT" "topMod" 2 21, 2 120 0, S_0x7fd0dd500420;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 7 "disp2";
    .port_info 1 /OUTPUT 7 "disp1";
    .port_info 2 /INPUT 4 "inpA";
    .port_info 3 /INPUT 4 "inpB";
    .port_info 4 /INPUT 1 "Cin";
v0x7fd0dd5146b0_0 .net "Cin", 0 0, v0x7fd0dd515790_0;  1 drivers
v0x7fd0dd514790_0 .net "disp1", 6 0, v0x7fd0dd513b20_0;  alias, 1 drivers
v0x7fd0dd514820_0 .net "disp2", 6 0, v0x7fd0dd514030_0;  alias, 1 drivers
v0x7fd0dd5148f0_0 .net "inpA", 3 0, v0x7fd0dd515600_0;  1 drivers
v0x7fd0dd5149a0_0 .net "inpB", 3 0, v0x7fd0dd5156b0_0;  1 drivers
v0x7fd0dd514a70_0 .net "onez", 3 0, v0x7fd0dd5144f0_0;  1 drivers
v0x7fd0dd514b40_0 .net "temp", 4 0, L_0x7fd0dd517dc0;  1 drivers
v0x7fd0dd514bd0_0 .net "tenz", 3 0, v0x7fd0dd5145c0_0;  1 drivers
L_0x7fd0dd517dc0 .concat8 [ 4 1 0 0], L_0x7fd0dd517950, L_0x7fd0dd5177e0;
S_0x7fd0dd500780 .scope module, "adder" "rca4bit" 2 131, 2 244 0, S_0x7fd0dd500590;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "out_y";
    .port_info 1 /OUTPUT 1 "out_c";
    .port_info 2 /INPUT 4 "in_a";
    .port_info 3 /INPUT 4 "in_b";
    .port_info 4 /INPUT 1 "in_c";
v0x7fd0dd513170_0 .net "co_0", 0 0, L_0x7fd0dd515f30;  1 drivers
v0x7fd0dd513240_0 .net "co_1", 0 0, L_0x7fd0dd516700;  1 drivers
v0x7fd0dd513310_0 .net "co_2", 0 0, L_0x7fd0dd516fc0;  1 drivers
v0x7fd0dd5133a0_0 .net "in_a", 3 0, v0x7fd0dd515600_0;  alias, 1 drivers
v0x7fd0dd513430_0 .net "in_b", 3 0, v0x7fd0dd5156b0_0;  alias, 1 drivers
v0x7fd0dd513500_0 .net "in_c", 0 0, v0x7fd0dd515790_0;  alias, 1 drivers
v0x7fd0dd513590_0 .net "out_c", 0 0, L_0x7fd0dd5177e0;  1 drivers
v0x7fd0dd513620_0 .net "out_y", 3 0, L_0x7fd0dd517950;  1 drivers
L_0x7fd0dd516060 .part v0x7fd0dd515600_0, 0, 1;
L_0x7fd0dd516180 .part v0x7fd0dd5156b0_0, 0, 1;
L_0x7fd0dd516850 .part v0x7fd0dd515600_0, 1, 1;
L_0x7fd0dd5169f0 .part v0x7fd0dd5156b0_0, 1, 1;
L_0x7fd0dd5170f0 .part v0x7fd0dd515600_0, 2, 1;
L_0x7fd0dd517210 .part v0x7fd0dd5156b0_0, 2, 1;
L_0x7fd0dd517950 .concat8 [ 1 1 1 1], L_0x7fd0dd515a90, L_0x7fd0dd516310, L_0x7fd0dd516c00, L_0x7fd0dd5173a0;
L_0x7fd0dd517b30 .part v0x7fd0dd515600_0, 3, 1;
L_0x7fd0dd517c50 .part v0x7fd0dd5156b0_0, 3, 1;
S_0x7fd0dd5009f0 .scope module, "fa_0" "fa1bit" 2 256, 2 266 0, S_0x7fd0dd500780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out_y";
    .port_info 1 /OUTPUT 1 "out_c";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "in_c";
L_0x7fd0dd515a00 .functor XOR 1, L_0x7fd0dd516060, L_0x7fd0dd516180, C4<0>, C4<0>;
L_0x7fd0dd515a90 .functor XOR 1, L_0x7fd0dd515a00, v0x7fd0dd515790_0, C4<0>, C4<0>;
L_0x7fd0dd515c00 .functor AND 1, L_0x7fd0dd516060, L_0x7fd0dd516180, C4<1>, C4<1>;
L_0x7fd0dd515cd0 .functor AND 1, L_0x7fd0dd516060, v0x7fd0dd515790_0, C4<1>, C4<1>;
L_0x7fd0dd515d60 .functor OR 1, L_0x7fd0dd515c00, L_0x7fd0dd515cd0, C4<0>, C4<0>;
L_0x7fd0dd515ec0 .functor AND 1, L_0x7fd0dd516180, v0x7fd0dd515790_0, C4<1>, C4<1>;
L_0x7fd0dd515f30 .functor OR 1, L_0x7fd0dd515d60, L_0x7fd0dd515ec0, C4<0>, C4<0>;
v0x7fd0dd500c60_0 .net *"_ivl_0", 0 0, L_0x7fd0dd515a00;  1 drivers
v0x7fd0dd510d00_0 .net *"_ivl_10", 0 0, L_0x7fd0dd515ec0;  1 drivers
v0x7fd0dd510da0_0 .net *"_ivl_4", 0 0, L_0x7fd0dd515c00;  1 drivers
v0x7fd0dd510e50_0 .net *"_ivl_6", 0 0, L_0x7fd0dd515cd0;  1 drivers
v0x7fd0dd510f00_0 .net *"_ivl_8", 0 0, L_0x7fd0dd515d60;  1 drivers
v0x7fd0dd510ff0_0 .net "in_a", 0 0, L_0x7fd0dd516060;  1 drivers
v0x7fd0dd511090_0 .net "in_b", 0 0, L_0x7fd0dd516180;  1 drivers
v0x7fd0dd511130_0 .net "in_c", 0 0, v0x7fd0dd515790_0;  alias, 1 drivers
v0x7fd0dd5111d0_0 .net "out_c", 0 0, L_0x7fd0dd515f30;  alias, 1 drivers
v0x7fd0dd5112e0_0 .net "out_y", 0 0, L_0x7fd0dd515a90;  1 drivers
S_0x7fd0dd5113f0 .scope module, "fa_1" "fa1bit" 2 257, 2 266 0, S_0x7fd0dd500780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out_y";
    .port_info 1 /OUTPUT 1 "out_c";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "in_c";
L_0x7fd0dd5162a0 .functor XOR 1, L_0x7fd0dd516850, L_0x7fd0dd5169f0, C4<0>, C4<0>;
L_0x7fd0dd516310 .functor XOR 1, L_0x7fd0dd5162a0, L_0x7fd0dd515f30, C4<0>, C4<0>;
L_0x7fd0dd516400 .functor AND 1, L_0x7fd0dd516850, L_0x7fd0dd5169f0, C4<1>, C4<1>;
L_0x7fd0dd5164d0 .functor AND 1, L_0x7fd0dd516850, L_0x7fd0dd515f30, C4<1>, C4<1>;
L_0x7fd0dd516560 .functor OR 1, L_0x7fd0dd516400, L_0x7fd0dd5164d0, C4<0>, C4<0>;
L_0x7fd0dd516690 .functor AND 1, L_0x7fd0dd5169f0, L_0x7fd0dd515f30, C4<1>, C4<1>;
L_0x7fd0dd516700 .functor OR 1, L_0x7fd0dd516560, L_0x7fd0dd516690, C4<0>, C4<0>;
v0x7fd0dd511630_0 .net *"_ivl_0", 0 0, L_0x7fd0dd5162a0;  1 drivers
v0x7fd0dd5116c0_0 .net *"_ivl_10", 0 0, L_0x7fd0dd516690;  1 drivers
v0x7fd0dd511760_0 .net *"_ivl_4", 0 0, L_0x7fd0dd516400;  1 drivers
v0x7fd0dd511820_0 .net *"_ivl_6", 0 0, L_0x7fd0dd5164d0;  1 drivers
v0x7fd0dd5118d0_0 .net *"_ivl_8", 0 0, L_0x7fd0dd516560;  1 drivers
v0x7fd0dd5119c0_0 .net "in_a", 0 0, L_0x7fd0dd516850;  1 drivers
v0x7fd0dd511a60_0 .net "in_b", 0 0, L_0x7fd0dd5169f0;  1 drivers
v0x7fd0dd511b00_0 .net "in_c", 0 0, L_0x7fd0dd515f30;  alias, 1 drivers
v0x7fd0dd511b90_0 .net "out_c", 0 0, L_0x7fd0dd516700;  alias, 1 drivers
v0x7fd0dd511ca0_0 .net "out_y", 0 0, L_0x7fd0dd516310;  1 drivers
S_0x7fd0dd511dc0 .scope module, "fa_2" "fa1bit" 2 258, 2 266 0, S_0x7fd0dd500780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out_y";
    .port_info 1 /OUTPUT 1 "out_c";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "in_c";
L_0x7fd0dd516b90 .functor XOR 1, L_0x7fd0dd5170f0, L_0x7fd0dd517210, C4<0>, C4<0>;
L_0x7fd0dd516c00 .functor XOR 1, L_0x7fd0dd516b90, L_0x7fd0dd516700, C4<0>, C4<0>;
L_0x7fd0dd516cf0 .functor AND 1, L_0x7fd0dd5170f0, L_0x7fd0dd517210, C4<1>, C4<1>;
L_0x7fd0dd516da0 .functor AND 1, L_0x7fd0dd5170f0, L_0x7fd0dd516700, C4<1>, C4<1>;
L_0x7fd0dd516e10 .functor OR 1, L_0x7fd0dd516cf0, L_0x7fd0dd516da0, C4<0>, C4<0>;
L_0x7fd0dd516f50 .functor AND 1, L_0x7fd0dd517210, L_0x7fd0dd516700, C4<1>, C4<1>;
L_0x7fd0dd516fc0 .functor OR 1, L_0x7fd0dd516e10, L_0x7fd0dd516f50, C4<0>, C4<0>;
v0x7fd0dd512000_0 .net *"_ivl_0", 0 0, L_0x7fd0dd516b90;  1 drivers
v0x7fd0dd512090_0 .net *"_ivl_10", 0 0, L_0x7fd0dd516f50;  1 drivers
v0x7fd0dd512140_0 .net *"_ivl_4", 0 0, L_0x7fd0dd516cf0;  1 drivers
v0x7fd0dd512200_0 .net *"_ivl_6", 0 0, L_0x7fd0dd516da0;  1 drivers
v0x7fd0dd5122b0_0 .net *"_ivl_8", 0 0, L_0x7fd0dd516e10;  1 drivers
v0x7fd0dd5123a0_0 .net "in_a", 0 0, L_0x7fd0dd5170f0;  1 drivers
v0x7fd0dd512440_0 .net "in_b", 0 0, L_0x7fd0dd517210;  1 drivers
v0x7fd0dd5124e0_0 .net "in_c", 0 0, L_0x7fd0dd516700;  alias, 1 drivers
v0x7fd0dd512570_0 .net "out_c", 0 0, L_0x7fd0dd516fc0;  alias, 1 drivers
v0x7fd0dd512680_0 .net "out_y", 0 0, L_0x7fd0dd516c00;  1 drivers
S_0x7fd0dd5127a0 .scope module, "fa_3" "fa1bit" 2 259, 2 266 0, S_0x7fd0dd500780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out_y";
    .port_info 1 /OUTPUT 1 "out_c";
    .port_info 2 /INPUT 1 "in_a";
    .port_info 3 /INPUT 1 "in_b";
    .port_info 4 /INPUT 1 "in_c";
L_0x7fd0dd517330 .functor XOR 1, L_0x7fd0dd517b30, L_0x7fd0dd517c50, C4<0>, C4<0>;
L_0x7fd0dd5173a0 .functor XOR 1, L_0x7fd0dd517330, L_0x7fd0dd516fc0, C4<0>, C4<0>;
L_0x7fd0dd5174d0 .functor AND 1, L_0x7fd0dd517b30, L_0x7fd0dd517c50, C4<1>, C4<1>;
L_0x7fd0dd517580 .functor AND 1, L_0x7fd0dd517b30, L_0x7fd0dd516fc0, C4<1>, C4<1>;
L_0x7fd0dd517610 .functor OR 1, L_0x7fd0dd5174d0, L_0x7fd0dd517580, C4<0>, C4<0>;
L_0x7fd0dd517770 .functor AND 1, L_0x7fd0dd517c50, L_0x7fd0dd516fc0, C4<1>, C4<1>;
L_0x7fd0dd5177e0 .functor OR 1, L_0x7fd0dd517610, L_0x7fd0dd517770, C4<0>, C4<0>;
v0x7fd0dd5129e0_0 .net *"_ivl_0", 0 0, L_0x7fd0dd517330;  1 drivers
v0x7fd0dd512a70_0 .net *"_ivl_10", 0 0, L_0x7fd0dd517770;  1 drivers
v0x7fd0dd512b10_0 .net *"_ivl_4", 0 0, L_0x7fd0dd5174d0;  1 drivers
v0x7fd0dd512bd0_0 .net *"_ivl_6", 0 0, L_0x7fd0dd517580;  1 drivers
v0x7fd0dd512c80_0 .net *"_ivl_8", 0 0, L_0x7fd0dd517610;  1 drivers
v0x7fd0dd512d70_0 .net "in_a", 0 0, L_0x7fd0dd517b30;  1 drivers
v0x7fd0dd512e10_0 .net "in_b", 0 0, L_0x7fd0dd517c50;  1 drivers
v0x7fd0dd512eb0_0 .net "in_c", 0 0, L_0x7fd0dd516fc0;  alias, 1 drivers
v0x7fd0dd512f40_0 .net "out_c", 0 0, L_0x7fd0dd5177e0;  alias, 1 drivers
v0x7fd0dd513050_0 .net "out_y", 0 0, L_0x7fd0dd5173a0;  1 drivers
S_0x7fd0dd513720 .scope module, "dig1" "seg7_dig" 2 150, 2 161 0, S_0x7fd0dd500590;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "cntl_4bit";
    .port_info 1 /OUTPUT 7 "disp_4bit";
P_0x7fd0dd5138f0 .param/l "OFF" 0 2 167, C4<1>;
P_0x7fd0dd513930 .param/l "ON" 0 2 166, C4<0>;
v0x7fd0dd513a60_0 .net "cntl_4bit", 3 0, v0x7fd0dd5144f0_0;  alias, 1 drivers
v0x7fd0dd513b20_0 .var "disp_4bit", 6 0;
E_0x7fd0dd513a20 .event edge, v0x7fd0dd513a60_0;
S_0x7fd0dd513c00 .scope module, "dig2" "seg7_dig" 2 145, 2 161 0, S_0x7fd0dd500590;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "cntl_4bit";
    .port_info 1 /OUTPUT 7 "disp_4bit";
P_0x7fd0dd513de0 .param/l "OFF" 0 2 167, C4<1>;
P_0x7fd0dd513e20 .param/l "ON" 0 2 166, C4<0>;
v0x7fd0dd513f70_0 .net "cntl_4bit", 3 0, v0x7fd0dd5145c0_0;  alias, 1 drivers
v0x7fd0dd514030_0 .var "disp_4bit", 6 0;
E_0x7fd0dd513f20 .event edge, v0x7fd0dd513f70_0;
S_0x7fd0dd514110 .scope module, "getDigs" "my_bcd" 2 139, 2 216 0, S_0x7fd0dd500590;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "tens";
    .port_info 1 /OUTPUT 4 "ones";
    .port_info 2 /INPUT 5 "bin_in";
v0x7fd0dd514380_0 .net "bin_in", 4 0, L_0x7fd0dd517dc0;  alias, 1 drivers
v0x7fd0dd514440_0 .var/i "idx", 31 0;
v0x7fd0dd5144f0_0 .var "ones", 3 0;
v0x7fd0dd5145c0_0 .var "tens", 3 0;
E_0x7fd0dd514340 .event edge, v0x7fd0dd514380_0;
S_0x7fd0dd514d10 .scope autotask, "disp" "disp" 2 60, 2 60 0, S_0x7fd0dd500420;
 .timescale -9 -9;
v0x7fd0dd514ed0_0 .var "inAA", 3 0;
v0x7fd0dd514f60_0 .var "inBB", 3 0;
v0x7fd0dd514ff0_0 .var "inCC", 0 0;
v0x7fd0dd5150a0_0 .var/i "intA", 31 0;
v0x7fd0dd515150_0 .var/i "intB", 31 0;
v0x7fd0dd515240_0 .var "outC", 0 0;
v0x7fd0dd5152e0_0 .var "outY", 3 0;
v0x7fd0dd515390_0 .var/i "outp", 31 0;
v0x7fd0dd515440_0 .var "seg11", 6 0;
v0x7fd0dd515550_0 .var "seg22", 6 0;
TD_tb.disp ;
    %load/vec4 v0x7fd0dd514ed0_0;
    %pad/u 5;
    %load/vec4 v0x7fd0dd514f60_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x7fd0dd514ff0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x7fd0dd5152e0_0, 0, 4;
    %store/vec4 v0x7fd0dd515240_0, 0, 1;
    %load/vec4 v0x7fd0dd514ed0_0;
    %pad/u 32;
    %store/vec4 v0x7fd0dd5150a0_0, 0, 32;
    %load/vec4 v0x7fd0dd514f60_0;
    %pad/u 32;
    %store/vec4 v0x7fd0dd515150_0, 0, 32;
    %load/vec4 v0x7fd0dd514ed0_0;
    %pad/u 32;
    %load/vec4 v0x7fd0dd514f60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fd0dd515390_0, 0, 32;
    %vpi_call 2 79 "$write", "    %1b       c_in\012", v0x7fd0dd514ff0_0 {0 0 0};
    %vpi_call 2 80 "$write", "    %4b    A\012", v0x7fd0dd514ed0_0 {0 0 0};
    %vpi_call 2 81 "$write", " +  %4b    B\012", v0x7fd0dd514f60_0 {0 0 0};
    %vpi_call 2 82 "$write", "--------------\012" {0 0 0};
    %vpi_call 2 83 "$write", "  %1b_%4b    Cout, Y\012", v0x7fd0dd515240_0, v0x7fd0dd5152e0_0 {0 0 0};
    %vpi_call 2 84 "$write", "                    ----> %2d + %2d =  ", v0x7fd0dd5150a0_0, v0x7fd0dd515150_0 {0 0 0};
    %load/vec4 v0x7fd0dd515550_0;
    %dup/vec4;
    %pushi/vec4 64, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 121, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %vpi_call 2 97 "$write", "ERROR" {0 0 0};
    %jmp T_0.11;
T_0.0 ;
    %vpi_call 2 87 "$write", "0" {0 0 0};
    %jmp T_0.11;
T_0.1 ;
    %vpi_call 2 88 "$write", "1" {0 0 0};
    %jmp T_0.11;
T_0.2 ;
    %vpi_call 2 89 "$write", "2" {0 0 0};
    %jmp T_0.11;
T_0.3 ;
    %vpi_call 2 90 "$write", "3" {0 0 0};
    %jmp T_0.11;
T_0.4 ;
    %vpi_call 2 91 "$write", "4" {0 0 0};
    %jmp T_0.11;
T_0.5 ;
    %vpi_call 2 92 "$write", "5" {0 0 0};
    %jmp T_0.11;
T_0.6 ;
    %vpi_call 2 93 "$write", "6" {0 0 0};
    %jmp T_0.11;
T_0.7 ;
    %vpi_call 2 94 "$write", "7" {0 0 0};
    %jmp T_0.11;
T_0.8 ;
    %vpi_call 2 95 "$write", "8" {0 0 0};
    %jmp T_0.11;
T_0.9 ;
    %vpi_call 2 96 "$write", "9" {0 0 0};
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd0dd515440_0;
    %dup/vec4;
    %pushi/vec4 64, 0, 7;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 121, 0, 7;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 7;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %vpi_call 2 110 "$write", "ERROR\012\012" {0 0 0};
    %jmp T_0.23;
T_0.12 ;
    %vpi_call 2 100 "$write", "0\012\012" {0 0 0};
    %jmp T_0.23;
T_0.13 ;
    %vpi_call 2 101 "$write", "1\012\012" {0 0 0};
    %jmp T_0.23;
T_0.14 ;
    %vpi_call 2 102 "$write", "2\012\012" {0 0 0};
    %jmp T_0.23;
T_0.15 ;
    %vpi_call 2 103 "$write", "3\012\012" {0 0 0};
    %jmp T_0.23;
T_0.16 ;
    %vpi_call 2 104 "$write", "4\012\012" {0 0 0};
    %jmp T_0.23;
T_0.17 ;
    %vpi_call 2 105 "$write", "5\012\012" {0 0 0};
    %jmp T_0.23;
T_0.18 ;
    %vpi_call 2 106 "$write", "6\012\012" {0 0 0};
    %jmp T_0.23;
T_0.19 ;
    %vpi_call 2 107 "$write", "7\012\012" {0 0 0};
    %jmp T_0.23;
T_0.20 ;
    %vpi_call 2 108 "$write", "8\012\012" {0 0 0};
    %jmp T_0.23;
T_0.21 ;
    %vpi_call 2 109 "$write", "9\012\012" {0 0 0};
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7fd0dd514110;
T_1 ;
    %wait E_0x7fd0dd514340;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd0dd5145c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd0dd5144f0_0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fd0dd514440_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fd0dd514440_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x7fd0dd5145c0_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7fd0dd5145c0_0;
    %addi 3, 0, 4;
    %store/vec4 v0x7fd0dd5145c0_0, 0, 4;
T_1.2 ;
    %load/vec4 v0x7fd0dd5144f0_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fd0dd5144f0_0;
    %addi 3, 0, 4;
    %store/vec4 v0x7fd0dd5144f0_0, 0, 4;
T_1.4 ;
    %load/vec4 v0x7fd0dd5145c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fd0dd5145c0_0, 0, 4;
    %load/vec4 v0x7fd0dd5144f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd5145c0_0, 4, 1;
    %load/vec4 v0x7fd0dd5144f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fd0dd5144f0_0, 0, 4;
    %load/vec4 v0x7fd0dd514380_0;
    %load/vec4 v0x7fd0dd514440_0;
    %part/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd5144f0_0, 4, 1;
    %load/vec4 v0x7fd0dd514440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fd0dd514440_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd0dd513c00;
T_2 ;
    %wait E_0x7fd0dd513f20;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x7fd0dd514030_0, 0, 7;
    %load/vec4 v0x7fd0dd513f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 6;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 2;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 2;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 1;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 2;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 2;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 5;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 3;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fd0dd514030_0, 0, 7;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fd0dd514030_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd514030_0, 4, 2;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd0dd513720;
T_3 ;
    %wait E_0x7fd0dd513a20;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x7fd0dd513b20_0, 0, 7;
    %load/vec4 v0x7fd0dd513a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 6;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 2;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 2;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 1;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 2;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 2;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 5;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 3;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fd0dd513b20_0, 0, 7;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fd0dd513b20_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd0dd513b20_0, 4, 2;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd0dd500420;
T_4 ;
    %vpi_call 2 30 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd0dd500420 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd0dd515790_0, 0, 1;
    %vpi_call 2 33 "$write", "\012 test the RCA, Cin = %1b  ,  no carry in\012\012", v0x7fd0dd515790_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fd0dd515600_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fd0dd5156b0_0, 0, 4;
    %delay 10, 0;
    %alloc S_0x7fd0dd514d10;
    %load/vec4 v0x7fd0dd5158f0_0;
    %store/vec4 v0x7fd0dd515550_0, 0, 7;
    %load/vec4 v0x7fd0dd515820_0;
    %store/vec4 v0x7fd0dd515440_0, 0, 7;
    %load/vec4 v0x7fd0dd515600_0;
    %store/vec4 v0x7fd0dd514ed0_0, 0, 4;
    %load/vec4 v0x7fd0dd5156b0_0;
    %store/vec4 v0x7fd0dd514f60_0, 0, 4;
    %load/vec4 v0x7fd0dd515790_0;
    %store/vec4 v0x7fd0dd514ff0_0, 0, 1;
    %fork TD_tb.disp, S_0x7fd0dd514d10;
    %join;
    %free S_0x7fd0dd514d10;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fd0dd515600_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fd0dd5156b0_0, 0, 4;
    %delay 10, 0;
    %alloc S_0x7fd0dd514d10;
    %load/vec4 v0x7fd0dd5158f0_0;
    %store/vec4 v0x7fd0dd515550_0, 0, 7;
    %load/vec4 v0x7fd0dd515820_0;
    %store/vec4 v0x7fd0dd515440_0, 0, 7;
    %load/vec4 v0x7fd0dd515600_0;
    %store/vec4 v0x7fd0dd514ed0_0, 0, 4;
    %load/vec4 v0x7fd0dd5156b0_0;
    %store/vec4 v0x7fd0dd514f60_0, 0, 4;
    %load/vec4 v0x7fd0dd515790_0;
    %store/vec4 v0x7fd0dd514ff0_0, 0, 1;
    %fork TD_tb.disp, S_0x7fd0dd514d10;
    %join;
    %free S_0x7fd0dd514d10;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fd0dd515600_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd0dd5156b0_0, 0, 4;
    %delay 10, 0;
    %alloc S_0x7fd0dd514d10;
    %load/vec4 v0x7fd0dd5158f0_0;
    %store/vec4 v0x7fd0dd515550_0, 0, 7;
    %load/vec4 v0x7fd0dd515820_0;
    %store/vec4 v0x7fd0dd515440_0, 0, 7;
    %load/vec4 v0x7fd0dd515600_0;
    %store/vec4 v0x7fd0dd514ed0_0, 0, 4;
    %load/vec4 v0x7fd0dd5156b0_0;
    %store/vec4 v0x7fd0dd514f60_0, 0, 4;
    %load/vec4 v0x7fd0dd515790_0;
    %store/vec4 v0x7fd0dd514ff0_0, 0, 1;
    %fork TD_tb.disp, S_0x7fd0dd514d10;
    %join;
    %free S_0x7fd0dd514d10;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fd0dd515600_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fd0dd5156b0_0, 0, 4;
    %delay 10, 0;
    %alloc S_0x7fd0dd514d10;
    %load/vec4 v0x7fd0dd5158f0_0;
    %store/vec4 v0x7fd0dd515550_0, 0, 7;
    %load/vec4 v0x7fd0dd515820_0;
    %store/vec4 v0x7fd0dd515440_0, 0, 7;
    %load/vec4 v0x7fd0dd515600_0;
    %store/vec4 v0x7fd0dd514ed0_0, 0, 4;
    %load/vec4 v0x7fd0dd5156b0_0;
    %store/vec4 v0x7fd0dd514f60_0, 0, 4;
    %load/vec4 v0x7fd0dd515790_0;
    %store/vec4 v0x7fd0dd514ff0_0, 0, 1;
    %fork TD_tb.disp, S_0x7fd0dd514d10;
    %join;
    %free S_0x7fd0dd514d10;
    %delay 10, 0;
    %vpi_call 2 56 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ader7.v";
