#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Apr  9 20:36:20 2021
# Process ID: 7236
# Current directory: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24812 C:\Users\water\OneDrive\Documents\ECE-350\strum\strum\Strum\Strum.xpr
# Log file: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/vivado.log
# Journal file: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/caryp/Desktop/Important Shit/ECE350/Final Project/strum/strum/Strum' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.srcs/sources_1', nor could it be found using path 'C:/Users/caryp/Desktop/Important Shit/ECE350/Final Project/strum/strum/Strum/Strum.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 1004.055 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 20:39:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 20:39:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1073.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.520 . Memory (MB): peak = 1722.785 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.523 . Memory (MB): peak = 1722.785 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1722.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1877.188 ; gain = 873.133
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1889.168 ; gain = 11.980
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: VGAController
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1889.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGAController' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:2]
	Parameter FILES_PATH bound to: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/ - type: string 
	Parameter VIDEO_WIDTH bound to: 640 - type: integer 
	Parameter VIDEO_HEIGHT bound to: 480 - type: integer 
	Parameter PIXEL_COUNT bound to: 307200 - type: integer 
	Parameter PIXEL_ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter BITS_PER_COLOR bound to: 12 - type: integer 
	Parameter PALETTE_COLOR_COUNT bound to: 256 - type: integer 
	Parameter PALETTE_ADDRESS_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter H_FRONT_PORCH bound to: 16 - type: integer 
	Parameter H_SYNC_WIDTH bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter H_SYNC_START bound to: 656 - type: integer 
	Parameter H_SYNC_END bound to: 752 - type: integer 
	Parameter H_LINE bound to: 800 - type: integer 
	Parameter V_FRONT_PORCH bound to: 11 - type: integer 
	Parameter V_SYNC_WIDTH bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 31 - type: integer 
	Parameter V_SYNC_START bound to: 491 - type: integer 
	Parameter V_SYNC_END bound to: 493 - type: integer 
	Parameter V_LINE bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (1#1) [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGATimingGenerator.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAM_image' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/RAM_image.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 20 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: 504'b010000110011101000101111010101010111001101100101011100100111001100101111011101110110000101110100011001010111001000101111010011110110111001100101010001000111001001101001011101100110010100101111010001000110111101100011011101010110110101100101011011100111010001110011001011110100010101000011010001010010110100110011001101010011000000101111011100110111010001110010011101010110110100101111011100110111010001110010011101010110110100101111011010010110110101100001011001110110010100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/image.mem' is read successfully [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/RAM_image.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM_image' (2#1) [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/RAM_image.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM_image' is unconnected for instance 'ImageData' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:75]
WARNING: [Synth 8-7023] instance 'ImageData' of module 'RAM_image' has 5 connections declared, but only 4 given [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:75]
INFO: [Synth 8-6157] synthesizing module 'RAM_image__parameterized0' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/RAM_image.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 2500 - type: integer 
	Parameter MEMFILE bound to: 520'b0100001100111010001011110101010101110011011001010111001001110011001011110111011101100001011101000110010101110010001011110100111101101110011001010100010001110010011010010111011001100101001011110100010001101111011000110111010101101101011001010110111001110100011100110010111101000101010000110100010100101101001100110011010100110000001011110111001101110100011100100111010101101101001011110111001101110100011100100111010101101101001011110100111101110110011001010111001001101100011000010111100100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Overlay.mem' is read successfully [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/RAM_image.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM_image__parameterized0' (2#1) [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/RAM_image.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (12) of module 'RAM_image__parameterized0' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:90]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM_image' is unconnected for instance 'ImageOverlay' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:88]
WARNING: [Synth 8-7023] instance 'ImageOverlay' of module 'RAM_image' has 5 connections declared, but only 4 given [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM_image__parameterized1' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/RAM_image.v:2]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 512'b01000011001110100010111101010101011100110110010101110010011100110010111101110111011000010111010001100101011100100010111101001111011011100110010101000100011100100110100101110110011001010010111101000100011011110110001101110101011011010110010101101110011101000111001100101111010001010100001101000101001011010011001100110101001100000010111101110011011101000111001001110101011011010010111101110011011101000111001001110101011011010010111101100011011011110110110001101111011100100111001100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/colors.mem' is read successfully [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/RAM_image.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM_image__parameterized1' (2#1) [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/RAM_image.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM_image' is unconnected for instance 'ColorPalette' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:107]
WARNING: [Synth 8-7023] instance 'ColorPalette' of module 'RAM_image' has 5 connections declared, but only 4 given [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:107]
INFO: [Synth 8-6157] synthesizing module 'ps2_rx' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/ps2_rx.v:2]
	Parameter idle bound to: 1'b0 
	Parameter rx bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ps2_rx' (3#1) [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/ps2_rx.v:2]
WARNING: [Synth 8-689] width (8) of port connection 'reset' does not match port width (1) of module 'ps2_rx' [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:119]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (4#1) [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/VGAController.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2024.754 ; gain = 135.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2040.309 ; gain = 151.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2040.309 ; gain = 151.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2040.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'down'. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'left'. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'right'. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'up'. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'right'. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'up'. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'down'. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'left'. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2089.270 ; gain = 200.102
18 Infos, 16 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2089.270 ; gain = 200.102
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2100.434 ; gain = 11.164
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B065BFA
open_hw_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3317.730 ; gain = 1217.297
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 21:12:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 21:12:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 21:22:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 21:22:02 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3391.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.567 . Memory (MB): peak = 3529.426 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.569 . Memory (MB): peak = 3529.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3529.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3586.086 ; gain = 207.797
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 21:31:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 21:31:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 21:40:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 21:40:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 21:49:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 21:49:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 22:03:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 22:03:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 22:12:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 22:12:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 22:28:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 22:28:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr  9 22:35:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/synth_1/runme.log
[Fri Apr  9 22:35:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/water/OneDrive/Documents/ECE-350/strum/strum/Strum/Strum.runs/impl_1/VGAController.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B065BFA
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  9 23:21:50 2021...
