;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; S0
S0__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
S0__0__MASK EQU 0x10
S0__0__PC EQU CYREG_PRT2_PC4
S0__0__PORT EQU 2
S0__0__SHIFT EQU 4
S0__AG EQU CYREG_PRT2_AG
S0__AMUX EQU CYREG_PRT2_AMUX
S0__BIE EQU CYREG_PRT2_BIE
S0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S0__BYP EQU CYREG_PRT2_BYP
S0__CTL EQU CYREG_PRT2_CTL
S0__DM0 EQU CYREG_PRT2_DM0
S0__DM1 EQU CYREG_PRT2_DM1
S0__DM2 EQU CYREG_PRT2_DM2
S0__DR EQU CYREG_PRT2_DR
S0__INP_DIS EQU CYREG_PRT2_INP_DIS
S0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S0__LCD_EN EQU CYREG_PRT2_LCD_EN
S0__MASK EQU 0x10
S0__PORT EQU 2
S0__PRT EQU CYREG_PRT2_PRT
S0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S0__PS EQU CYREG_PRT2_PS
S0__SHIFT EQU 4
S0__SLW EQU CYREG_PRT2_SLW

; S1
S1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
S1__0__MASK EQU 0x10
S1__0__PC EQU CYREG_IO_PC_PRT15_PC4
S1__0__PORT EQU 15
S1__0__SHIFT EQU 4
S1__AG EQU CYREG_PRT15_AG
S1__AMUX EQU CYREG_PRT15_AMUX
S1__BIE EQU CYREG_PRT15_BIE
S1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
S1__BYP EQU CYREG_PRT15_BYP
S1__CTL EQU CYREG_PRT15_CTL
S1__DM0 EQU CYREG_PRT15_DM0
S1__DM1 EQU CYREG_PRT15_DM1
S1__DM2 EQU CYREG_PRT15_DM2
S1__DR EQU CYREG_PRT15_DR
S1__INP_DIS EQU CYREG_PRT15_INP_DIS
S1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
S1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
S1__LCD_EN EQU CYREG_PRT15_LCD_EN
S1__MASK EQU 0x10
S1__PORT EQU 15
S1__PRT EQU CYREG_PRT15_PRT
S1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
S1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
S1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
S1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
S1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
S1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
S1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
S1__PS EQU CYREG_PRT15_PS
S1__SHIFT EQU 4
S1__SLW EQU CYREG_PRT15_SLW

; S2
S2__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
S2__0__MASK EQU 0x01
S2__0__PC EQU CYREG_IO_PC_PRT15_PC0
S2__0__PORT EQU 15
S2__0__SHIFT EQU 0
S2__AG EQU CYREG_PRT15_AG
S2__AMUX EQU CYREG_PRT15_AMUX
S2__BIE EQU CYREG_PRT15_BIE
S2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
S2__BYP EQU CYREG_PRT15_BYP
S2__CTL EQU CYREG_PRT15_CTL
S2__DM0 EQU CYREG_PRT15_DM0
S2__DM1 EQU CYREG_PRT15_DM1
S2__DM2 EQU CYREG_PRT15_DM2
S2__DR EQU CYREG_PRT15_DR
S2__INP_DIS EQU CYREG_PRT15_INP_DIS
S2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
S2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
S2__LCD_EN EQU CYREG_PRT15_LCD_EN
S2__MASK EQU 0x01
S2__PORT EQU 15
S2__PRT EQU CYREG_PRT15_PRT
S2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
S2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
S2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
S2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
S2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
S2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
S2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
S2__PS EQU CYREG_PRT15_PS
S2__SHIFT EQU 0
S2__SLW EQU CYREG_PRT15_SLW

; S3
S3__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
S3__0__MASK EQU 0x40
S3__0__PC EQU CYREG_PRT0_PC6
S3__0__PORT EQU 0
S3__0__SHIFT EQU 6
S3__AG EQU CYREG_PRT0_AG
S3__AMUX EQU CYREG_PRT0_AMUX
S3__BIE EQU CYREG_PRT0_BIE
S3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S3__BYP EQU CYREG_PRT0_BYP
S3__CTL EQU CYREG_PRT0_CTL
S3__DM0 EQU CYREG_PRT0_DM0
S3__DM1 EQU CYREG_PRT0_DM1
S3__DM2 EQU CYREG_PRT0_DM2
S3__DR EQU CYREG_PRT0_DR
S3__INP_DIS EQU CYREG_PRT0_INP_DIS
S3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S3__LCD_EN EQU CYREG_PRT0_LCD_EN
S3__MASK EQU 0x40
S3__PORT EQU 0
S3__PRT EQU CYREG_PRT0_PRT
S3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S3__PS EQU CYREG_PRT0_PS
S3__SHIFT EQU 6
S3__SLW EQU CYREG_PRT0_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LED__0__MASK EQU 0x20
LED__0__PC EQU CYREG_PRT0_PC5
LED__0__PORT EQU 0
LED__0__SHIFT EQU 5
LED__AG EQU CYREG_PRT0_AG
LED__AMUX EQU CYREG_PRT0_AMUX
LED__BIE EQU CYREG_PRT0_BIE
LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED__BYP EQU CYREG_PRT0_BYP
LED__CTL EQU CYREG_PRT0_CTL
LED__DM0 EQU CYREG_PRT0_DM0
LED__DM1 EQU CYREG_PRT0_DM1
LED__DM2 EQU CYREG_PRT0_DM2
LED__DR EQU CYREG_PRT0_DR
LED__INP_DIS EQU CYREG_PRT0_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT0_LCD_EN
LED__MASK EQU 0x20
LED__PORT EQU 0
LED__PRT EQU CYREG_PRT0_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED__PS EQU CYREG_PRT0_PS
LED__SHIFT EQU 5
LED__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; Count
Count__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Count__0__MASK EQU 0x04
Count__0__PC EQU CYREG_IO_PC_PRT15_PC2
Count__0__PORT EQU 15
Count__0__SHIFT EQU 2
Count__AG EQU CYREG_PRT15_AG
Count__AMUX EQU CYREG_PRT15_AMUX
Count__BIE EQU CYREG_PRT15_BIE
Count__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Count__BYP EQU CYREG_PRT15_BYP
Count__CTL EQU CYREG_PRT15_CTL
Count__DM0 EQU CYREG_PRT15_DM0
Count__DM1 EQU CYREG_PRT15_DM1
Count__DM2 EQU CYREG_PRT15_DM2
Count__DR EQU CYREG_PRT15_DR
Count__INP_DIS EQU CYREG_PRT15_INP_DIS
Count__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Count__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Count__LCD_EN EQU CYREG_PRT15_LCD_EN
Count__MASK EQU 0x04
Count__PORT EQU 15
Count__PRT EQU CYREG_PRT15_PRT
Count__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Count__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Count__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Count__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Count__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Count__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Count__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Count__PS EQU CYREG_PRT15_PS
Count__SHIFT EQU 2
Count__SLW EQU CYREG_PRT15_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x05
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x20
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x20

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x04
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x10
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x10

; Trigger
Trigger__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Trigger__0__MASK EQU 0x08
Trigger__0__PC EQU CYREG_PRT2_PC3
Trigger__0__PORT EQU 2
Trigger__0__SHIFT EQU 3
Trigger__AG EQU CYREG_PRT2_AG
Trigger__AMUX EQU CYREG_PRT2_AMUX
Trigger__BIE EQU CYREG_PRT2_BIE
Trigger__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Trigger__BYP EQU CYREG_PRT2_BYP
Trigger__CTL EQU CYREG_PRT2_CTL
Trigger__DM0 EQU CYREG_PRT2_DM0
Trigger__DM1 EQU CYREG_PRT2_DM1
Trigger__DM2 EQU CYREG_PRT2_DM2
Trigger__DR EQU CYREG_PRT2_DR
Trigger__INP_DIS EQU CYREG_PRT2_INP_DIS
Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Trigger__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Trigger__LCD_EN EQU CYREG_PRT2_LCD_EN
Trigger__MASK EQU 0x08
Trigger__PORT EQU 2
Trigger__PRT EQU CYREG_PRT2_PRT
Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Trigger__PS EQU CYREG_PRT2_PS
Trigger__SHIFT EQU 3
Trigger__SLW EQU CYREG_PRT2_SLW

; PWM_LEFT
PWM_LEFT_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_LEFT_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_LEFT_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_LEFT_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_LEFT_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_LEFT_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_LEFT_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_LEFT_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_LEFT_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_LEFT_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_LEFT_PWMHW__PM_ACT_MSK EQU 0x01
PWM_LEFT_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_LEFT_PWMHW__PM_STBY_MSK EQU 0x01
PWM_LEFT_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_LEFT_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_LEFT_PWMHW__SR0 EQU CYREG_TMR0_SR0

; isr_puck
isr_puck__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_puck__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_puck__INTC_MASK EQU 0x40
isr_puck__INTC_NUMBER EQU 6
isr_puck__INTC_PRIOR_NUM EQU 7
isr_puck__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_puck__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_puck__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Echo_BACK
Echo_BACK__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Echo_BACK__0__MASK EQU 0x40
Echo_BACK__0__PC EQU CYREG_PRT3_PC6
Echo_BACK__0__PORT EQU 3
Echo_BACK__0__SHIFT EQU 6
Echo_BACK__AG EQU CYREG_PRT3_AG
Echo_BACK__AMUX EQU CYREG_PRT3_AMUX
Echo_BACK__BIE EQU CYREG_PRT3_BIE
Echo_BACK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Echo_BACK__BYP EQU CYREG_PRT3_BYP
Echo_BACK__CTL EQU CYREG_PRT3_CTL
Echo_BACK__DM0 EQU CYREG_PRT3_DM0
Echo_BACK__DM1 EQU CYREG_PRT3_DM1
Echo_BACK__DM2 EQU CYREG_PRT3_DM2
Echo_BACK__DR EQU CYREG_PRT3_DR
Echo_BACK__INP_DIS EQU CYREG_PRT3_INP_DIS
Echo_BACK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Echo_BACK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Echo_BACK__LCD_EN EQU CYREG_PRT3_LCD_EN
Echo_BACK__MASK EQU 0x40
Echo_BACK__PORT EQU 3
Echo_BACK__PRT EQU CYREG_PRT3_PRT
Echo_BACK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Echo_BACK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Echo_BACK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Echo_BACK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Echo_BACK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Echo_BACK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Echo_BACK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Echo_BACK__PS EQU CYREG_PRT3_PS
Echo_BACK__SHIFT EQU 6
Echo_BACK__SLW EQU CYREG_PRT3_SLW

; Echo_LEFT
Echo_LEFT__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Echo_LEFT__0__MASK EQU 0x08
Echo_LEFT__0__PC EQU CYREG_PRT3_PC3
Echo_LEFT__0__PORT EQU 3
Echo_LEFT__0__SHIFT EQU 3
Echo_LEFT__AG EQU CYREG_PRT3_AG
Echo_LEFT__AMUX EQU CYREG_PRT3_AMUX
Echo_LEFT__BIE EQU CYREG_PRT3_BIE
Echo_LEFT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Echo_LEFT__BYP EQU CYREG_PRT3_BYP
Echo_LEFT__CTL EQU CYREG_PRT3_CTL
Echo_LEFT__DM0 EQU CYREG_PRT3_DM0
Echo_LEFT__DM1 EQU CYREG_PRT3_DM1
Echo_LEFT__DM2 EQU CYREG_PRT3_DM2
Echo_LEFT__DR EQU CYREG_PRT3_DR
Echo_LEFT__INP_DIS EQU CYREG_PRT3_INP_DIS
Echo_LEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Echo_LEFT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Echo_LEFT__LCD_EN EQU CYREG_PRT3_LCD_EN
Echo_LEFT__MASK EQU 0x08
Echo_LEFT__PORT EQU 3
Echo_LEFT__PRT EQU CYREG_PRT3_PRT
Echo_LEFT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Echo_LEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Echo_LEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Echo_LEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Echo_LEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Echo_LEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Echo_LEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Echo_LEFT__PS EQU CYREG_PRT3_PS
Echo_LEFT__SHIFT EQU 3
Echo_LEFT__SLW EQU CYREG_PRT3_SLW

; PWM_RIGHT
PWM_RIGHT_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_RIGHT_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_RIGHT_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_RIGHT_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_RIGHT_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_RIGHT_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_RIGHT_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_RIGHT_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_RIGHT_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_RIGHT_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_RIGHT_PWMHW__PM_ACT_MSK EQU 0x02
PWM_RIGHT_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_RIGHT_PWMHW__PM_STBY_MSK EQU 0x02
PWM_RIGHT_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_RIGHT_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_RIGHT_PWMHW__SR0 EQU CYREG_TMR1_SR0

; isr_input
isr_input__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_input__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_input__INTC_MASK EQU 0x20
isr_input__INTC_NUMBER EQU 5
isr_input__INTC_PRIOR_NUM EQU 7
isr_input__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_input__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_input__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Echo_FLEFT
Echo_FLEFT__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Echo_FLEFT__0__MASK EQU 0x80
Echo_FLEFT__0__PC EQU CYREG_PRT0_PC7
Echo_FLEFT__0__PORT EQU 0
Echo_FLEFT__0__SHIFT EQU 7
Echo_FLEFT__AG EQU CYREG_PRT0_AG
Echo_FLEFT__AMUX EQU CYREG_PRT0_AMUX
Echo_FLEFT__BIE EQU CYREG_PRT0_BIE
Echo_FLEFT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo_FLEFT__BYP EQU CYREG_PRT0_BYP
Echo_FLEFT__CTL EQU CYREG_PRT0_CTL
Echo_FLEFT__DM0 EQU CYREG_PRT0_DM0
Echo_FLEFT__DM1 EQU CYREG_PRT0_DM1
Echo_FLEFT__DM2 EQU CYREG_PRT0_DM2
Echo_FLEFT__DR EQU CYREG_PRT0_DR
Echo_FLEFT__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo_FLEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo_FLEFT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo_FLEFT__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo_FLEFT__MASK EQU 0x80
Echo_FLEFT__PORT EQU 0
Echo_FLEFT__PRT EQU CYREG_PRT0_PRT
Echo_FLEFT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo_FLEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo_FLEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo_FLEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo_FLEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo_FLEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo_FLEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo_FLEFT__PS EQU CYREG_PRT0_PS
Echo_FLEFT__SHIFT EQU 7
Echo_FLEFT__SLW EQU CYREG_PRT0_SLW

; Echo_RIGHT
Echo_RIGHT__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Echo_RIGHT__0__MASK EQU 0x04
Echo_RIGHT__0__PC EQU CYREG_PRT12_PC2
Echo_RIGHT__0__PORT EQU 12
Echo_RIGHT__0__SHIFT EQU 2
Echo_RIGHT__AG EQU CYREG_PRT12_AG
Echo_RIGHT__BIE EQU CYREG_PRT12_BIE
Echo_RIGHT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Echo_RIGHT__BYP EQU CYREG_PRT12_BYP
Echo_RIGHT__DM0 EQU CYREG_PRT12_DM0
Echo_RIGHT__DM1 EQU CYREG_PRT12_DM1
Echo_RIGHT__DM2 EQU CYREG_PRT12_DM2
Echo_RIGHT__DR EQU CYREG_PRT12_DR
Echo_RIGHT__INP_DIS EQU CYREG_PRT12_INP_DIS
Echo_RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Echo_RIGHT__MASK EQU 0x04
Echo_RIGHT__PORT EQU 12
Echo_RIGHT__PRT EQU CYREG_PRT12_PRT
Echo_RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Echo_RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Echo_RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Echo_RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Echo_RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Echo_RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Echo_RIGHT__PS EQU CYREG_PRT12_PS
Echo_RIGHT__SHIFT EQU 2
Echo_RIGHT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Echo_RIGHT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Echo_RIGHT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Echo_RIGHT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Echo_RIGHT__SLW EQU CYREG_PRT12_SLW

; Echo_FRIGHT
Echo_FRIGHT__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Echo_FRIGHT__0__MASK EQU 0x02
Echo_FRIGHT__0__PC EQU CYREG_PRT12_PC1
Echo_FRIGHT__0__PORT EQU 12
Echo_FRIGHT__0__SHIFT EQU 1
Echo_FRIGHT__AG EQU CYREG_PRT12_AG
Echo_FRIGHT__BIE EQU CYREG_PRT12_BIE
Echo_FRIGHT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Echo_FRIGHT__BYP EQU CYREG_PRT12_BYP
Echo_FRIGHT__DM0 EQU CYREG_PRT12_DM0
Echo_FRIGHT__DM1 EQU CYREG_PRT12_DM1
Echo_FRIGHT__DM2 EQU CYREG_PRT12_DM2
Echo_FRIGHT__DR EQU CYREG_PRT12_DR
Echo_FRIGHT__INP_DIS EQU CYREG_PRT12_INP_DIS
Echo_FRIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Echo_FRIGHT__MASK EQU 0x02
Echo_FRIGHT__PORT EQU 12
Echo_FRIGHT__PRT EQU CYREG_PRT12_PRT
Echo_FRIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Echo_FRIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Echo_FRIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Echo_FRIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Echo_FRIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Echo_FRIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Echo_FRIGHT__PS EQU CYREG_PRT12_PS
Echo_FRIGHT__SHIFT EQU 1
Echo_FRIGHT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Echo_FRIGHT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Echo_FRIGHT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Echo_FRIGHT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Echo_FRIGHT__SLW EQU CYREG_PRT12_SLW

; MOTOR_TRUNK
MOTOR_TRUNK__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
MOTOR_TRUNK__0__MASK EQU 0x04
MOTOR_TRUNK__0__PC EQU CYREG_PRT1_PC2
MOTOR_TRUNK__0__PORT EQU 1
MOTOR_TRUNK__0__SHIFT EQU 2
MOTOR_TRUNK__AG EQU CYREG_PRT1_AG
MOTOR_TRUNK__AMUX EQU CYREG_PRT1_AMUX
MOTOR_TRUNK__BIE EQU CYREG_PRT1_BIE
MOTOR_TRUNK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_TRUNK__BYP EQU CYREG_PRT1_BYP
MOTOR_TRUNK__CTL EQU CYREG_PRT1_CTL
MOTOR_TRUNK__DM0 EQU CYREG_PRT1_DM0
MOTOR_TRUNK__DM1 EQU CYREG_PRT1_DM1
MOTOR_TRUNK__DM2 EQU CYREG_PRT1_DM2
MOTOR_TRUNK__DR EQU CYREG_PRT1_DR
MOTOR_TRUNK__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_TRUNK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_TRUNK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_TRUNK__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_TRUNK__MASK EQU 0x04
MOTOR_TRUNK__PORT EQU 1
MOTOR_TRUNK__PRT EQU CYREG_PRT1_PRT
MOTOR_TRUNK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_TRUNK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_TRUNK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_TRUNK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_TRUNK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_TRUNK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_TRUNK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_TRUNK__PS EQU CYREG_PRT1_PS
MOTOR_TRUNK__SHIFT EQU 2
MOTOR_TRUNK__SLW EQU CYREG_PRT1_SLW

; Timer_Servo
Timer_Servo_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_Servo_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_Servo_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_Servo_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_Servo_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_Servo_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_Servo_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_Servo_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_Servo_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_Servo_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Servo_TimerHW__PM_ACT_MSK EQU 0x04
Timer_Servo_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Servo_TimerHW__PM_STBY_MSK EQU 0x04
Timer_Servo_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_Servo_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_Servo_TimerHW__SR0 EQU CYREG_TMR2_SR0

; Wheel_Timer
Wheel_Timer_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
Wheel_Timer_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
Wheel_Timer_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
Wheel_Timer_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
Wheel_Timer_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
Wheel_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
Wheel_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
Wheel_Timer_TimerHW__PER0 EQU CYREG_TMR3_PER0
Wheel_Timer_TimerHW__PER1 EQU CYREG_TMR3_PER1
Wheel_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Wheel_Timer_TimerHW__PM_ACT_MSK EQU 0x08
Wheel_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Wheel_Timer_TimerHW__PM_STBY_MSK EQU 0x08
Wheel_Timer_TimerHW__RT0 EQU CYREG_TMR3_RT0
Wheel_Timer_TimerHW__RT1 EQU CYREG_TMR3_RT1
Wheel_Timer_TimerHW__SR0 EQU CYREG_TMR3_SR0

; MOTOR_LIFTER
MOTOR_LIFTER__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
MOTOR_LIFTER__0__MASK EQU 0x10
MOTOR_LIFTER__0__PC EQU CYREG_PRT12_PC4
MOTOR_LIFTER__0__PORT EQU 12
MOTOR_LIFTER__0__SHIFT EQU 4
MOTOR_LIFTER__AG EQU CYREG_PRT12_AG
MOTOR_LIFTER__BIE EQU CYREG_PRT12_BIE
MOTOR_LIFTER__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOTOR_LIFTER__BYP EQU CYREG_PRT12_BYP
MOTOR_LIFTER__DM0 EQU CYREG_PRT12_DM0
MOTOR_LIFTER__DM1 EQU CYREG_PRT12_DM1
MOTOR_LIFTER__DM2 EQU CYREG_PRT12_DM2
MOTOR_LIFTER__DR EQU CYREG_PRT12_DR
MOTOR_LIFTER__INP_DIS EQU CYREG_PRT12_INP_DIS
MOTOR_LIFTER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOTOR_LIFTER__MASK EQU 0x10
MOTOR_LIFTER__PORT EQU 12
MOTOR_LIFTER__PRT EQU CYREG_PRT12_PRT
MOTOR_LIFTER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOTOR_LIFTER__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOTOR_LIFTER__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOTOR_LIFTER__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOTOR_LIFTER__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOTOR_LIFTER__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOTOR_LIFTER__PS EQU CYREG_PRT12_PS
MOTOR_LIFTER__SHIFT EQU 4
MOTOR_LIFTER__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOTOR_LIFTER__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOTOR_LIFTER__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOTOR_LIFTER__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOTOR_LIFTER__SLW EQU CYREG_PRT12_SLW

; QuadDec_LEFT
QuadDec_LEFT_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_LEFT_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_LEFT_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_LEFT_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_LEFT_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_LEFT_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
QuadDec_LEFT_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_LEFT_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_LEFT_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_LEFT_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_LEFT_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_LEFT_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
QuadDec_LEFT_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_LEFT_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_LEFT_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_LEFT_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
QuadDec_LEFT_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_LEFT_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_LEFT_isr__INTC_MASK EQU 0x01
QuadDec_LEFT_isr__INTC_NUMBER EQU 0
QuadDec_LEFT_isr__INTC_PRIOR_NUM EQU 7
QuadDec_LEFT_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
QuadDec_LEFT_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_LEFT_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MOTOR_EN_LEFT
MOTOR_EN_LEFT__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
MOTOR_EN_LEFT__0__MASK EQU 0x01
MOTOR_EN_LEFT__0__PC EQU CYREG_PRT3_PC0
MOTOR_EN_LEFT__0__PORT EQU 3
MOTOR_EN_LEFT__0__SHIFT EQU 0
MOTOR_EN_LEFT__AG EQU CYREG_PRT3_AG
MOTOR_EN_LEFT__AMUX EQU CYREG_PRT3_AMUX
MOTOR_EN_LEFT__BIE EQU CYREG_PRT3_BIE
MOTOR_EN_LEFT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_EN_LEFT__BYP EQU CYREG_PRT3_BYP
MOTOR_EN_LEFT__CTL EQU CYREG_PRT3_CTL
MOTOR_EN_LEFT__DM0 EQU CYREG_PRT3_DM0
MOTOR_EN_LEFT__DM1 EQU CYREG_PRT3_DM1
MOTOR_EN_LEFT__DM2 EQU CYREG_PRT3_DM2
MOTOR_EN_LEFT__DR EQU CYREG_PRT3_DR
MOTOR_EN_LEFT__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_EN_LEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_EN_LEFT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_EN_LEFT__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_EN_LEFT__MASK EQU 0x01
MOTOR_EN_LEFT__PORT EQU 3
MOTOR_EN_LEFT__PRT EQU CYREG_PRT3_PRT
MOTOR_EN_LEFT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_EN_LEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_EN_LEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_EN_LEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_EN_LEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_EN_LEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_EN_LEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_EN_LEFT__PS EQU CYREG_PRT3_PS
MOTOR_EN_LEFT__SHIFT EQU 0
MOTOR_EN_LEFT__SLW EQU CYREG_PRT3_SLW

; MOTOR_GRIPPER
MOTOR_GRIPPER__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
MOTOR_GRIPPER__0__MASK EQU 0x20
MOTOR_GRIPPER__0__PC EQU CYREG_IO_PC_PRT15_PC5
MOTOR_GRIPPER__0__PORT EQU 15
MOTOR_GRIPPER__0__SHIFT EQU 5
MOTOR_GRIPPER__AG EQU CYREG_PRT15_AG
MOTOR_GRIPPER__AMUX EQU CYREG_PRT15_AMUX
MOTOR_GRIPPER__BIE EQU CYREG_PRT15_BIE
MOTOR_GRIPPER__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MOTOR_GRIPPER__BYP EQU CYREG_PRT15_BYP
MOTOR_GRIPPER__CTL EQU CYREG_PRT15_CTL
MOTOR_GRIPPER__DM0 EQU CYREG_PRT15_DM0
MOTOR_GRIPPER__DM1 EQU CYREG_PRT15_DM1
MOTOR_GRIPPER__DM2 EQU CYREG_PRT15_DM2
MOTOR_GRIPPER__DR EQU CYREG_PRT15_DR
MOTOR_GRIPPER__INP_DIS EQU CYREG_PRT15_INP_DIS
MOTOR_GRIPPER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MOTOR_GRIPPER__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MOTOR_GRIPPER__LCD_EN EQU CYREG_PRT15_LCD_EN
MOTOR_GRIPPER__MASK EQU 0x20
MOTOR_GRIPPER__PORT EQU 15
MOTOR_GRIPPER__PRT EQU CYREG_PRT15_PRT
MOTOR_GRIPPER__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MOTOR_GRIPPER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MOTOR_GRIPPER__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MOTOR_GRIPPER__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MOTOR_GRIPPER__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MOTOR_GRIPPER__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MOTOR_GRIPPER__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MOTOR_GRIPPER__PS EQU CYREG_PRT15_PS
MOTOR_GRIPPER__SHIFT EQU 5
MOTOR_GRIPPER__SLW EQU CYREG_PRT15_SLW
MOTOR_GRIPPER_ARM__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
MOTOR_GRIPPER_ARM__0__MASK EQU 0x20
MOTOR_GRIPPER_ARM__0__PC EQU CYREG_PRT2_PC5
MOTOR_GRIPPER_ARM__0__PORT EQU 2
MOTOR_GRIPPER_ARM__0__SHIFT EQU 5
MOTOR_GRIPPER_ARM__AG EQU CYREG_PRT2_AG
MOTOR_GRIPPER_ARM__AMUX EQU CYREG_PRT2_AMUX
MOTOR_GRIPPER_ARM__BIE EQU CYREG_PRT2_BIE
MOTOR_GRIPPER_ARM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOTOR_GRIPPER_ARM__BYP EQU CYREG_PRT2_BYP
MOTOR_GRIPPER_ARM__CTL EQU CYREG_PRT2_CTL
MOTOR_GRIPPER_ARM__DM0 EQU CYREG_PRT2_DM0
MOTOR_GRIPPER_ARM__DM1 EQU CYREG_PRT2_DM1
MOTOR_GRIPPER_ARM__DM2 EQU CYREG_PRT2_DM2
MOTOR_GRIPPER_ARM__DR EQU CYREG_PRT2_DR
MOTOR_GRIPPER_ARM__INP_DIS EQU CYREG_PRT2_INP_DIS
MOTOR_GRIPPER_ARM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOTOR_GRIPPER_ARM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOTOR_GRIPPER_ARM__LCD_EN EQU CYREG_PRT2_LCD_EN
MOTOR_GRIPPER_ARM__MASK EQU 0x20
MOTOR_GRIPPER_ARM__PORT EQU 2
MOTOR_GRIPPER_ARM__PRT EQU CYREG_PRT2_PRT
MOTOR_GRIPPER_ARM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOTOR_GRIPPER_ARM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOTOR_GRIPPER_ARM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOTOR_GRIPPER_ARM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOTOR_GRIPPER_ARM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOTOR_GRIPPER_ARM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOTOR_GRIPPER_ARM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOTOR_GRIPPER_ARM__PS EQU CYREG_PRT2_PS
MOTOR_GRIPPER_ARM__SHIFT EQU 5
MOTOR_GRIPPER_ARM__SLW EQU CYREG_PRT2_SLW

; QuadDec_RIGHT
QuadDec_RIGHT_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_RIGHT_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_RIGHT_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_RIGHT_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_RIGHT_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_RIGHT_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
QuadDec_RIGHT_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_RIGHT_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_RIGHT_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_RIGHT_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_RIGHT_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_RIGHT_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
QuadDec_RIGHT_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_RIGHT_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
QuadDec_RIGHT_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_RIGHT_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
QuadDec_RIGHT_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_RIGHT_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_RIGHT_isr__INTC_MASK EQU 0x02
QuadDec_RIGHT_isr__INTC_NUMBER EQU 1
QuadDec_RIGHT_isr__INTC_PRIOR_NUM EQU 7
QuadDec_RIGHT_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_RIGHT_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_RIGHT_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; IR_Sensor_LEFT
IR_Sensor_LEFT__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
IR_Sensor_LEFT__0__MASK EQU 0x08
IR_Sensor_LEFT__0__PC EQU CYREG_PRT12_PC3
IR_Sensor_LEFT__0__PORT EQU 12
IR_Sensor_LEFT__0__SHIFT EQU 3
IR_Sensor_LEFT__AG EQU CYREG_PRT12_AG
IR_Sensor_LEFT__BIE EQU CYREG_PRT12_BIE
IR_Sensor_LEFT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IR_Sensor_LEFT__BYP EQU CYREG_PRT12_BYP
IR_Sensor_LEFT__DM0 EQU CYREG_PRT12_DM0
IR_Sensor_LEFT__DM1 EQU CYREG_PRT12_DM1
IR_Sensor_LEFT__DM2 EQU CYREG_PRT12_DM2
IR_Sensor_LEFT__DR EQU CYREG_PRT12_DR
IR_Sensor_LEFT__INP_DIS EQU CYREG_PRT12_INP_DIS
IR_Sensor_LEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IR_Sensor_LEFT__MASK EQU 0x08
IR_Sensor_LEFT__PORT EQU 12
IR_Sensor_LEFT__PRT EQU CYREG_PRT12_PRT
IR_Sensor_LEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IR_Sensor_LEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IR_Sensor_LEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IR_Sensor_LEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IR_Sensor_LEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IR_Sensor_LEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IR_Sensor_LEFT__PS EQU CYREG_PRT12_PS
IR_Sensor_LEFT__SHIFT EQU 3
IR_Sensor_LEFT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IR_Sensor_LEFT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IR_Sensor_LEFT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IR_Sensor_LEFT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IR_Sensor_LEFT__SLW EQU CYREG_PRT12_SLW

; MOTOR_EN_RIGHT
MOTOR_EN_RIGHT__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
MOTOR_EN_RIGHT__0__MASK EQU 0x02
MOTOR_EN_RIGHT__0__PC EQU CYREG_PRT3_PC1
MOTOR_EN_RIGHT__0__PORT EQU 3
MOTOR_EN_RIGHT__0__SHIFT EQU 1
MOTOR_EN_RIGHT__AG EQU CYREG_PRT3_AG
MOTOR_EN_RIGHT__AMUX EQU CYREG_PRT3_AMUX
MOTOR_EN_RIGHT__BIE EQU CYREG_PRT3_BIE
MOTOR_EN_RIGHT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_EN_RIGHT__BYP EQU CYREG_PRT3_BYP
MOTOR_EN_RIGHT__CTL EQU CYREG_PRT3_CTL
MOTOR_EN_RIGHT__DM0 EQU CYREG_PRT3_DM0
MOTOR_EN_RIGHT__DM1 EQU CYREG_PRT3_DM1
MOTOR_EN_RIGHT__DM2 EQU CYREG_PRT3_DM2
MOTOR_EN_RIGHT__DR EQU CYREG_PRT3_DR
MOTOR_EN_RIGHT__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_EN_RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_EN_RIGHT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_EN_RIGHT__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_EN_RIGHT__MASK EQU 0x02
MOTOR_EN_RIGHT__PORT EQU 3
MOTOR_EN_RIGHT__PRT EQU CYREG_PRT3_PRT
MOTOR_EN_RIGHT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_EN_RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_EN_RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_EN_RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_EN_RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_EN_RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_EN_RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_EN_RIGHT__PS EQU CYREG_PRT3_PS
MOTOR_EN_RIGHT__SHIFT EQU 1
MOTOR_EN_RIGHT__SLW EQU CYREG_PRT3_SLW

; isr_ultrasonic
isr_ultrasonic__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ultrasonic__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ultrasonic__INTC_MASK EQU 0x80
isr_ultrasonic__INTC_NUMBER EQU 7
isr_ultrasonic__INTC_PRIOR_NUM EQU 7
isr_ultrasonic__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_ultrasonic__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ultrasonic__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; IR_Sensor_RIGHT
IR_Sensor_RIGHT__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
IR_Sensor_RIGHT__0__MASK EQU 0x08
IR_Sensor_RIGHT__0__PC EQU CYREG_IO_PC_PRT15_PC3
IR_Sensor_RIGHT__0__PORT EQU 15
IR_Sensor_RIGHT__0__SHIFT EQU 3
IR_Sensor_RIGHT__AG EQU CYREG_PRT15_AG
IR_Sensor_RIGHT__AMUX EQU CYREG_PRT15_AMUX
IR_Sensor_RIGHT__BIE EQU CYREG_PRT15_BIE
IR_Sensor_RIGHT__BIT_MASK EQU CYREG_PRT15_BIT_MASK
IR_Sensor_RIGHT__BYP EQU CYREG_PRT15_BYP
IR_Sensor_RIGHT__CTL EQU CYREG_PRT15_CTL
IR_Sensor_RIGHT__DM0 EQU CYREG_PRT15_DM0
IR_Sensor_RIGHT__DM1 EQU CYREG_PRT15_DM1
IR_Sensor_RIGHT__DM2 EQU CYREG_PRT15_DM2
IR_Sensor_RIGHT__DR EQU CYREG_PRT15_DR
IR_Sensor_RIGHT__INP_DIS EQU CYREG_PRT15_INP_DIS
IR_Sensor_RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
IR_Sensor_RIGHT__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
IR_Sensor_RIGHT__LCD_EN EQU CYREG_PRT15_LCD_EN
IR_Sensor_RIGHT__MASK EQU 0x08
IR_Sensor_RIGHT__PORT EQU 15
IR_Sensor_RIGHT__PRT EQU CYREG_PRT15_PRT
IR_Sensor_RIGHT__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
IR_Sensor_RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
IR_Sensor_RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
IR_Sensor_RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
IR_Sensor_RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
IR_Sensor_RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
IR_Sensor_RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
IR_Sensor_RIGHT__PS EQU CYREG_PRT15_PS
IR_Sensor_RIGHT__SHIFT EQU 3
IR_Sensor_RIGHT__SLW EQU CYREG_PRT15_SLW

; MOTOR_LEFT_IN_1
MOTOR_LEFT_IN_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
MOTOR_LEFT_IN_1__0__MASK EQU 0x20
MOTOR_LEFT_IN_1__0__PC EQU CYREG_PRT1_PC5
MOTOR_LEFT_IN_1__0__PORT EQU 1
MOTOR_LEFT_IN_1__0__SHIFT EQU 5
MOTOR_LEFT_IN_1__AG EQU CYREG_PRT1_AG
MOTOR_LEFT_IN_1__AMUX EQU CYREG_PRT1_AMUX
MOTOR_LEFT_IN_1__BIE EQU CYREG_PRT1_BIE
MOTOR_LEFT_IN_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_LEFT_IN_1__BYP EQU CYREG_PRT1_BYP
MOTOR_LEFT_IN_1__CTL EQU CYREG_PRT1_CTL
MOTOR_LEFT_IN_1__DM0 EQU CYREG_PRT1_DM0
MOTOR_LEFT_IN_1__DM1 EQU CYREG_PRT1_DM1
MOTOR_LEFT_IN_1__DM2 EQU CYREG_PRT1_DM2
MOTOR_LEFT_IN_1__DR EQU CYREG_PRT1_DR
MOTOR_LEFT_IN_1__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_LEFT_IN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_LEFT_IN_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_LEFT_IN_1__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_LEFT_IN_1__MASK EQU 0x20
MOTOR_LEFT_IN_1__PORT EQU 1
MOTOR_LEFT_IN_1__PRT EQU CYREG_PRT1_PRT
MOTOR_LEFT_IN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_LEFT_IN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_LEFT_IN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_LEFT_IN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_LEFT_IN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_LEFT_IN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_LEFT_IN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_LEFT_IN_1__PS EQU CYREG_PRT1_PS
MOTOR_LEFT_IN_1__SHIFT EQU 5
MOTOR_LEFT_IN_1__SLW EQU CYREG_PRT1_SLW

; MOTOR_LEFT_IN_2
MOTOR_LEFT_IN_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
MOTOR_LEFT_IN_2__0__MASK EQU 0x10
MOTOR_LEFT_IN_2__0__PC EQU CYREG_PRT1_PC4
MOTOR_LEFT_IN_2__0__PORT EQU 1
MOTOR_LEFT_IN_2__0__SHIFT EQU 4
MOTOR_LEFT_IN_2__AG EQU CYREG_PRT1_AG
MOTOR_LEFT_IN_2__AMUX EQU CYREG_PRT1_AMUX
MOTOR_LEFT_IN_2__BIE EQU CYREG_PRT1_BIE
MOTOR_LEFT_IN_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_LEFT_IN_2__BYP EQU CYREG_PRT1_BYP
MOTOR_LEFT_IN_2__CTL EQU CYREG_PRT1_CTL
MOTOR_LEFT_IN_2__DM0 EQU CYREG_PRT1_DM0
MOTOR_LEFT_IN_2__DM1 EQU CYREG_PRT1_DM1
MOTOR_LEFT_IN_2__DM2 EQU CYREG_PRT1_DM2
MOTOR_LEFT_IN_2__DR EQU CYREG_PRT1_DR
MOTOR_LEFT_IN_2__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_LEFT_IN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_LEFT_IN_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_LEFT_IN_2__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_LEFT_IN_2__MASK EQU 0x10
MOTOR_LEFT_IN_2__PORT EQU 1
MOTOR_LEFT_IN_2__PRT EQU CYREG_PRT1_PRT
MOTOR_LEFT_IN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_LEFT_IN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_LEFT_IN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_LEFT_IN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_LEFT_IN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_LEFT_IN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_LEFT_IN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_LEFT_IN_2__PS EQU CYREG_PRT1_PS
MOTOR_LEFT_IN_2__SHIFT EQU 4
MOTOR_LEFT_IN_2__SLW EQU CYREG_PRT1_SLW

; PWM_Servo_Trunk
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Servo_Trunk_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Servo_Trunk_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_Servo_Trunk_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; MOTOR_RIGHT_IN_3
MOTOR_RIGHT_IN_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
MOTOR_RIGHT_IN_3__0__MASK EQU 0x10
MOTOR_RIGHT_IN_3__0__PC EQU CYREG_PRT3_PC4
MOTOR_RIGHT_IN_3__0__PORT EQU 3
MOTOR_RIGHT_IN_3__0__SHIFT EQU 4
MOTOR_RIGHT_IN_3__AG EQU CYREG_PRT3_AG
MOTOR_RIGHT_IN_3__AMUX EQU CYREG_PRT3_AMUX
MOTOR_RIGHT_IN_3__BIE EQU CYREG_PRT3_BIE
MOTOR_RIGHT_IN_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_RIGHT_IN_3__BYP EQU CYREG_PRT3_BYP
MOTOR_RIGHT_IN_3__CTL EQU CYREG_PRT3_CTL
MOTOR_RIGHT_IN_3__DM0 EQU CYREG_PRT3_DM0
MOTOR_RIGHT_IN_3__DM1 EQU CYREG_PRT3_DM1
MOTOR_RIGHT_IN_3__DM2 EQU CYREG_PRT3_DM2
MOTOR_RIGHT_IN_3__DR EQU CYREG_PRT3_DR
MOTOR_RIGHT_IN_3__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_RIGHT_IN_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_RIGHT_IN_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_RIGHT_IN_3__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_RIGHT_IN_3__MASK EQU 0x10
MOTOR_RIGHT_IN_3__PORT EQU 3
MOTOR_RIGHT_IN_3__PRT EQU CYREG_PRT3_PRT
MOTOR_RIGHT_IN_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_RIGHT_IN_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_RIGHT_IN_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_RIGHT_IN_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_RIGHT_IN_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_RIGHT_IN_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_RIGHT_IN_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_RIGHT_IN_3__PS EQU CYREG_PRT3_PS
MOTOR_RIGHT_IN_3__SHIFT EQU 4
MOTOR_RIGHT_IN_3__SLW EQU CYREG_PRT3_SLW

; MOTOR_RIGHT_IN_4
MOTOR_RIGHT_IN_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
MOTOR_RIGHT_IN_4__0__MASK EQU 0x20
MOTOR_RIGHT_IN_4__0__PC EQU CYREG_PRT3_PC5
MOTOR_RIGHT_IN_4__0__PORT EQU 3
MOTOR_RIGHT_IN_4__0__SHIFT EQU 5
MOTOR_RIGHT_IN_4__AG EQU CYREG_PRT3_AG
MOTOR_RIGHT_IN_4__AMUX EQU CYREG_PRT3_AMUX
MOTOR_RIGHT_IN_4__BIE EQU CYREG_PRT3_BIE
MOTOR_RIGHT_IN_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_RIGHT_IN_4__BYP EQU CYREG_PRT3_BYP
MOTOR_RIGHT_IN_4__CTL EQU CYREG_PRT3_CTL
MOTOR_RIGHT_IN_4__DM0 EQU CYREG_PRT3_DM0
MOTOR_RIGHT_IN_4__DM1 EQU CYREG_PRT3_DM1
MOTOR_RIGHT_IN_4__DM2 EQU CYREG_PRT3_DM2
MOTOR_RIGHT_IN_4__DR EQU CYREG_PRT3_DR
MOTOR_RIGHT_IN_4__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_RIGHT_IN_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_RIGHT_IN_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_RIGHT_IN_4__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_RIGHT_IN_4__MASK EQU 0x20
MOTOR_RIGHT_IN_4__PORT EQU 3
MOTOR_RIGHT_IN_4__PRT EQU CYREG_PRT3_PRT
MOTOR_RIGHT_IN_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_RIGHT_IN_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_RIGHT_IN_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_RIGHT_IN_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_RIGHT_IN_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_RIGHT_IN_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_RIGHT_IN_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_RIGHT_IN_4__PS EQU CYREG_PRT3_PS
MOTOR_RIGHT_IN_4__SHIFT EQU 5
MOTOR_RIGHT_IN_4__SLW EQU CYREG_PRT3_SLW

; PWM_Color_Sensor
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Color_Sensor_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Color_Sensor_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
PWM_Color_Sensor_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1

; PWM_Servo_Lifter
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_Lifter_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_Servo_Lifter_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
PWM_Servo_Lifter_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1

; Timer_Ultrasonic
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_Ultrasonic_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Ultrasonic_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Ultrasonic_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; isr_color_sensor
isr_color_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_color_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_color_sensor__INTC_MASK EQU 0x10
isr_color_sensor__INTC_NUMBER EQU 4
isr_color_sensor__INTC_PRIOR_NUM EQU 7
isr_color_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_color_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_color_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Servo_Gripper
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_Servo_Gripper_Arm_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Servo_Gripper_Arm_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_Gripper_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_Servo_Gripper_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_Servo_Gripper_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; MOTOR_LEFT_PHASE_A
MOTOR_LEFT_PHASE_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MOTOR_LEFT_PHASE_A__0__MASK EQU 0x40
MOTOR_LEFT_PHASE_A__0__PC EQU CYREG_PRT1_PC6
MOTOR_LEFT_PHASE_A__0__PORT EQU 1
MOTOR_LEFT_PHASE_A__0__SHIFT EQU 6
MOTOR_LEFT_PHASE_A__AG EQU CYREG_PRT1_AG
MOTOR_LEFT_PHASE_A__AMUX EQU CYREG_PRT1_AMUX
MOTOR_LEFT_PHASE_A__BIE EQU CYREG_PRT1_BIE
MOTOR_LEFT_PHASE_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_LEFT_PHASE_A__BYP EQU CYREG_PRT1_BYP
MOTOR_LEFT_PHASE_A__CTL EQU CYREG_PRT1_CTL
MOTOR_LEFT_PHASE_A__DM0 EQU CYREG_PRT1_DM0
MOTOR_LEFT_PHASE_A__DM1 EQU CYREG_PRT1_DM1
MOTOR_LEFT_PHASE_A__DM2 EQU CYREG_PRT1_DM2
MOTOR_LEFT_PHASE_A__DR EQU CYREG_PRT1_DR
MOTOR_LEFT_PHASE_A__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_LEFT_PHASE_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_LEFT_PHASE_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_LEFT_PHASE_A__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_LEFT_PHASE_A__MASK EQU 0x40
MOTOR_LEFT_PHASE_A__PORT EQU 1
MOTOR_LEFT_PHASE_A__PRT EQU CYREG_PRT1_PRT
MOTOR_LEFT_PHASE_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_LEFT_PHASE_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_LEFT_PHASE_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_LEFT_PHASE_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_LEFT_PHASE_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_LEFT_PHASE_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_LEFT_PHASE_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_LEFT_PHASE_A__PS EQU CYREG_PRT1_PS
MOTOR_LEFT_PHASE_A__SHIFT EQU 6
MOTOR_LEFT_PHASE_A__SLW EQU CYREG_PRT1_SLW

; MOTOR_LEFT_PHASE_B
MOTOR_LEFT_PHASE_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MOTOR_LEFT_PHASE_B__0__MASK EQU 0x80
MOTOR_LEFT_PHASE_B__0__PC EQU CYREG_PRT1_PC7
MOTOR_LEFT_PHASE_B__0__PORT EQU 1
MOTOR_LEFT_PHASE_B__0__SHIFT EQU 7
MOTOR_LEFT_PHASE_B__AG EQU CYREG_PRT1_AG
MOTOR_LEFT_PHASE_B__AMUX EQU CYREG_PRT1_AMUX
MOTOR_LEFT_PHASE_B__BIE EQU CYREG_PRT1_BIE
MOTOR_LEFT_PHASE_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_LEFT_PHASE_B__BYP EQU CYREG_PRT1_BYP
MOTOR_LEFT_PHASE_B__CTL EQU CYREG_PRT1_CTL
MOTOR_LEFT_PHASE_B__DM0 EQU CYREG_PRT1_DM0
MOTOR_LEFT_PHASE_B__DM1 EQU CYREG_PRT1_DM1
MOTOR_LEFT_PHASE_B__DM2 EQU CYREG_PRT1_DM2
MOTOR_LEFT_PHASE_B__DR EQU CYREG_PRT1_DR
MOTOR_LEFT_PHASE_B__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_LEFT_PHASE_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_LEFT_PHASE_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_LEFT_PHASE_B__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_LEFT_PHASE_B__MASK EQU 0x80
MOTOR_LEFT_PHASE_B__PORT EQU 1
MOTOR_LEFT_PHASE_B__PRT EQU CYREG_PRT1_PRT
MOTOR_LEFT_PHASE_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_LEFT_PHASE_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_LEFT_PHASE_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_LEFT_PHASE_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_LEFT_PHASE_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_LEFT_PHASE_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_LEFT_PHASE_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_LEFT_PHASE_B__PS EQU CYREG_PRT1_PS
MOTOR_LEFT_PHASE_B__SHIFT EQU 7
MOTOR_LEFT_PHASE_B__SLW EQU CYREG_PRT1_SLW

; isr_IR_Sensor_LEFT
isr_IR_Sensor_LEFT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_IR_Sensor_LEFT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_IR_Sensor_LEFT__INTC_MASK EQU 0x04
isr_IR_Sensor_LEFT__INTC_NUMBER EQU 2
isr_IR_Sensor_LEFT__INTC_PRIOR_NUM EQU 7
isr_IR_Sensor_LEFT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_IR_Sensor_LEFT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_IR_Sensor_LEFT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MOTOR_RIGHT_PHASE_A
MOTOR_RIGHT_PHASE_A__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
MOTOR_RIGHT_PHASE_A__0__MASK EQU 0x80
MOTOR_RIGHT_PHASE_A__0__PC EQU CYREG_PRT2_PC7
MOTOR_RIGHT_PHASE_A__0__PORT EQU 2
MOTOR_RIGHT_PHASE_A__0__SHIFT EQU 7
MOTOR_RIGHT_PHASE_A__AG EQU CYREG_PRT2_AG
MOTOR_RIGHT_PHASE_A__AMUX EQU CYREG_PRT2_AMUX
MOTOR_RIGHT_PHASE_A__BIE EQU CYREG_PRT2_BIE
MOTOR_RIGHT_PHASE_A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOTOR_RIGHT_PHASE_A__BYP EQU CYREG_PRT2_BYP
MOTOR_RIGHT_PHASE_A__CTL EQU CYREG_PRT2_CTL
MOTOR_RIGHT_PHASE_A__DM0 EQU CYREG_PRT2_DM0
MOTOR_RIGHT_PHASE_A__DM1 EQU CYREG_PRT2_DM1
MOTOR_RIGHT_PHASE_A__DM2 EQU CYREG_PRT2_DM2
MOTOR_RIGHT_PHASE_A__DR EQU CYREG_PRT2_DR
MOTOR_RIGHT_PHASE_A__INP_DIS EQU CYREG_PRT2_INP_DIS
MOTOR_RIGHT_PHASE_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOTOR_RIGHT_PHASE_A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOTOR_RIGHT_PHASE_A__LCD_EN EQU CYREG_PRT2_LCD_EN
MOTOR_RIGHT_PHASE_A__MASK EQU 0x80
MOTOR_RIGHT_PHASE_A__PORT EQU 2
MOTOR_RIGHT_PHASE_A__PRT EQU CYREG_PRT2_PRT
MOTOR_RIGHT_PHASE_A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOTOR_RIGHT_PHASE_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOTOR_RIGHT_PHASE_A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOTOR_RIGHT_PHASE_A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOTOR_RIGHT_PHASE_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOTOR_RIGHT_PHASE_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOTOR_RIGHT_PHASE_A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOTOR_RIGHT_PHASE_A__PS EQU CYREG_PRT2_PS
MOTOR_RIGHT_PHASE_A__SHIFT EQU 7
MOTOR_RIGHT_PHASE_A__SLW EQU CYREG_PRT2_SLW

; MOTOR_RIGHT_PHASE_B
MOTOR_RIGHT_PHASE_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
MOTOR_RIGHT_PHASE_B__0__MASK EQU 0x40
MOTOR_RIGHT_PHASE_B__0__PC EQU CYREG_PRT2_PC6
MOTOR_RIGHT_PHASE_B__0__PORT EQU 2
MOTOR_RIGHT_PHASE_B__0__SHIFT EQU 6
MOTOR_RIGHT_PHASE_B__AG EQU CYREG_PRT2_AG
MOTOR_RIGHT_PHASE_B__AMUX EQU CYREG_PRT2_AMUX
MOTOR_RIGHT_PHASE_B__BIE EQU CYREG_PRT2_BIE
MOTOR_RIGHT_PHASE_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOTOR_RIGHT_PHASE_B__BYP EQU CYREG_PRT2_BYP
MOTOR_RIGHT_PHASE_B__CTL EQU CYREG_PRT2_CTL
MOTOR_RIGHT_PHASE_B__DM0 EQU CYREG_PRT2_DM0
MOTOR_RIGHT_PHASE_B__DM1 EQU CYREG_PRT2_DM1
MOTOR_RIGHT_PHASE_B__DM2 EQU CYREG_PRT2_DM2
MOTOR_RIGHT_PHASE_B__DR EQU CYREG_PRT2_DR
MOTOR_RIGHT_PHASE_B__INP_DIS EQU CYREG_PRT2_INP_DIS
MOTOR_RIGHT_PHASE_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOTOR_RIGHT_PHASE_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOTOR_RIGHT_PHASE_B__LCD_EN EQU CYREG_PRT2_LCD_EN
MOTOR_RIGHT_PHASE_B__MASK EQU 0x40
MOTOR_RIGHT_PHASE_B__PORT EQU 2
MOTOR_RIGHT_PHASE_B__PRT EQU CYREG_PRT2_PRT
MOTOR_RIGHT_PHASE_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOTOR_RIGHT_PHASE_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOTOR_RIGHT_PHASE_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOTOR_RIGHT_PHASE_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOTOR_RIGHT_PHASE_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOTOR_RIGHT_PHASE_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOTOR_RIGHT_PHASE_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOTOR_RIGHT_PHASE_B__PS EQU CYREG_PRT2_PS
MOTOR_RIGHT_PHASE_B__SHIFT EQU 6
MOTOR_RIGHT_PHASE_B__SLW EQU CYREG_PRT2_SLW

; isr_IR_Sensor_RIGHT
isr_IR_Sensor_RIGHT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_IR_Sensor_RIGHT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_IR_Sensor_RIGHT__INTC_MASK EQU 0x08
isr_IR_Sensor_RIGHT__INTC_NUMBER EQU 3
isr_IR_Sensor_RIGHT__INTC_PRIOR_NUM EQU 7
isr_IR_Sensor_RIGHT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_IR_Sensor_RIGHT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_IR_Sensor_RIGHT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Counter_Color_Sensor
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB04_A0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB04_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB04_D0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB04_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB04_F0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB04_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB05_A0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB05_A1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB05_D0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB05_D1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB05_F0
Counter_Color_Sensor_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB05_F1
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Counter_Color_Sensor_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST

; Control_Reg_Ultrasonic
Control_Reg_Ultrasonic_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Ultrasonic_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Ultrasonic_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Ultrasonic_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Ultrasonic_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Ultrasonic_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Ultrasonic_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Ultrasonic_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Ultrasonic_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Ultrasonic_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Ultrasonic_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_Ultrasonic_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_Ultrasonic_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; Control_Reg_Color_Sensor
Control_Reg_Color_Sensor_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Color_Sensor_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Color_Sensor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_Color_Sensor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_Color_Sensor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_Color_Sensor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Control_Reg_Color_Sensor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_Color_Sensor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Control_Reg_Color_Sensor_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000000FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
