;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-30
	MOV @-0, @93
	ADD @121, 106
	ADD 3, 21
	SUB #16, @200
	ADD 0, @12
	SUB @-127, 100
	SLT 30, 9
	MOV -1, <-30
	SLT 30, 9
	JMP @12, #200
	MOV @0, @3
	SUB <121, 106
	JMN <121, 103
	SUB -1, <-20
	DJN -1, @-30
	SUB 210, 69
	JMP <121, 106
	JMN -100, -600
	DJN 0, -40
	MOV -1, <-38
	JMP <121, 106
	DJN 210, 60
	JMN @300, 93
	SUB 12, @10
	JMN <121, 103
	ADD @21, 103
	ADD @21, 103
	JMN <121, 103
	JMN <121, 103
	SUB -7, <-120
	JMN 30, -41
	JMP 121, 106
	DJN 0, -40
	SUB 0, @12
	SUB @0, @2
	ADD <121, 106
	SUB 0, @12
	DAT <121, #106
	SPL 0, <402
	SUB 0, @12
	JMN -1, @-30
	MOV -609, <-20
	SPL 0, <402
