MIG: 16:50:24 : xml_input_file: board.prj
MIG: 16:50:24 : Absolute path of xml_input_file: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:50:24 : xml_input_file: board.prj
MIG: 16:50:24 : Absolute path of xml_input_file: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:50:24 : In updateAllModelParams
MIG: 16:50:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:50:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:50:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:50:24 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:50:24 : vivado_mode: xpg_bd
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 1
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 : isPortInterface: 0
MIG: 16:50:24 :  locked false  
MIG: 16:50:24 : HDL Language: Verilog
MIG: 16:50:24 : compInfo: true
MIG: 16:50:24 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:50:24 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:50:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:50:24 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:50:24 : I am in catch area
MIG: 16:50:24 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:50:40 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:50:40 : Component_Name: design_1_mig_7series_0_0
MIG: 16:50:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:50:40 : Moving design_1_mig_7series_0_0 ...
MIG: 16:50:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:50:40 : XGUI hdlLanguage: Verilog
MIG: 16:50:40 : xgui vivado_mode: xpg_bd
MIG: 16:50:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:50:40 : Reading /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:50:40 : 1
MIG: 16:50:40 : Inside fn mem: DDR3
MIG: 16:50:40 : detect_uiclk: 83333333
MIG: 16:50:40 : cntrl:  memtype: DDR3
MIG: 16:50:40 : 666
MIG: 16:50:40 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 16:50:40 : 
MIG: 16:50:40 : 1
MIG: 16:50:40 : 83333333
MIG: 16:50:40 : 
MIG: 16:50:40 :  polarity_value: 1
MIG: 16:50:40 : 
MIG: 16:50:40 : 
MIG: 16:50:40 : cntrl:  memtype: DDR3
MIG: 16:50:40 : 
MIG: 16:50:40 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:50:40 : 
MIG: 16:50:40 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:50:40 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:50:40 : 
MIG: 16:50:40 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:50:40 : 
MIG: 16:50:40 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:50:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:50:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:50:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:50:41 : 2
MIG: 16:50:41 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:50:41 : 16
MIG: 16:50:41 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:50:41 : 2
MIG: 16:50:41 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:50:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: ECC ==> OFF
MIG: 16:50:41 : 16
MIG: 16:50:41 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:50:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:50:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:50:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:50:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:50:41 : 28
MIG: 16:50:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:50:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:50:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:50:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 16:50:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 16:50:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:50:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:50:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:50:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:50:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:50:41 :  Invalid Param: DDR3_CL ==> 5
MIG: 16:50:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:50:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:50:41 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:50:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:50:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 16:50:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 16:50:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:50:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:50:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:50:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:50:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 16:50:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 16:50:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 16:50:41 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 16:50:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:50:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:50:41 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 16:50:41 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 16:50:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 16:50:41 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 16:50:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:50:41 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 16:50:41 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 16:50:41 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:50:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:50:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:50:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:50:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:50:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:50:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:50:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:50:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:50:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 16:50:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:50:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 16:50:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 16:50:41 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 16:50:41 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 16:50:41 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 16:50:41 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:50:41 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 16:50:41 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 16:50:41 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 16:50:41 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:50:41 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 16:50:41 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 16:50:41 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 16:50:41 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 16:50:41 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 16:50:41 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 16:50:41 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:50:41 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:50:41 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:50:41 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:50:41 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:50:41 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:50:41 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:50:41 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:50:41 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:50:41 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:50:41 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:50:41 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:50:41 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:50:41 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:50:41 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:50:41 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:50:41 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:50:41 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:50:41 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:50:41 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 16:50:41 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:50:41 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:50:41 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:50:41 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:50:41 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:50:41 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:50:41 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:50:41 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 16:50:41 : 4
MIG: 16:50:41 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:50:41 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:50:41 : 268435456
MIG: 16:50:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 16:50:41 : 28
MIG: 16:50:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 16:50:41 : 128
MIG: 16:50:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 16:50:41 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:50:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:50:41 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:50:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:50:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:50:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:50:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:50:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:50:41 : 
MIG: 16:50:41 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:50:41 : 
MIG: 16:50:41 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:50:41 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:50:41 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:50:41 : NOBUF
MIG: 16:50:41 : NOBUF
MIG: 16:50:41 : 
MIG: 16:50:41 : Same Interface
MIG: 16:59:12 : Running synthesis.xit
MIG: 16:59:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:59:12 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:12 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:12 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:12 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:12 : vivado_mode: xpg_bd
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 1
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 : isPortInterface: 0
MIG: 16:59:12 :  locked false  
MIG: 16:59:12 : HDL Language: Verilog
MIG: 16:59:12 : compInfo: false
MIG: 16:59:12 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:59:12 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:59:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:59:12 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:59:12 : I am in catch area
MIG: 16:59:12 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:24 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:59:24 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:24 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:24 : Running vhdl_synth_rpr.xit
MIG: 16:59:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:59:24 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:24 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:24 : vivado_mode: xpg_bd
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 1
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 : isPortInterface: 0
MIG: 16:59:24 :  locked false  
MIG: 16:59:24 : HDL Language: Verilog
MIG: 16:59:24 : compInfo: false
MIG: 16:59:24 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:59:24 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:59:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:59:24 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:59:24 : I am in catch area
MIG: 16:59:24 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:36 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:59:36 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:36 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:36 : Running simulation.xit
MIG: 16:59:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:59:36 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:36 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:36 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:36 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:36 : vivado_mode: xpg_bd
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 1
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 : isPortInterface: 0
MIG: 16:59:36 :  locked false  
MIG: 16:59:36 : HDL Language: Verilog
MIG: 16:59:36 : compInfo: false
MIG: 16:59:36 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:59:36 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:59:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:59:36 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:59:36 : I am in catch area
MIG: 16:59:36 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:47 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:59:47 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:47 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:59:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:59:48 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:48 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:48 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:48 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:48 : vivado_mode: xpg_bd
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 1
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 : isPortInterface: 0
MIG: 16:59:48 :  locked false  
MIG: 16:59:48 : HDL Language: Verilog
MIG: 16:59:48 : compInfo: false
MIG: 16:59:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:59:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:59:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:59:48 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:59:48 : I am in catch area
MIG: 16:59:48 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:59 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:59:59 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:59 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:59 : Running implementation.xit
MIG: 16:59:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:59:59 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:59 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:59 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:59 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:59 : vivado_mode: xpg_bd
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 1
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 : isPortInterface: 0
MIG: 16:59:59 :  locked false  
MIG: 16:59:59 : HDL Language: Verilog
MIG: 16:59:59 : compInfo: false
MIG: 16:59:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:59:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:59:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:59:59 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:59:59 : I am in catch area
MIG: 16:59:59 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:00:11 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:00:11 : Component_Name: design_1_mig_7series_0_0
MIG: 17:00:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:00:11 : Moving design_1_mig_7series_0_0 ...
MIG: 17:00:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:34:22 : xml_input_file: board.prj
MIG: 17:34:22 : Absolute path of xml_input_file: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:34:22 : In updateAllModelParams
MIG: 17:34:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:34:22 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:34:22 : ################# RUNNING MIG BATCH ###################
MIG: 17:34:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:34:22 : synp_flow:  -- synthesis_mode: Other
MIG: 17:34:22 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:34:22 : vivado_mode: xpg_bd
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 1
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 : isPortInterface: 0
MIG: 17:34:22 :  locked false  
MIG: 17:34:22 : HDL Language: Verilog
MIG: 17:34:22 : compInfo: true
MIG: 17:34:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:34:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:34:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:34:22 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:34:22 : I am in catch area
MIG: 17:34:22 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:34:33 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:34:33 : Component_Name: design_1_mig_7series_0_0
MIG: 17:34:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:34:33 : Moving design_1_mig_7series_0_0 ...
MIG: 17:34:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:34:33 : XGUI hdlLanguage: Verilog
MIG: 17:34:33 : xgui vivado_mode: xpg_bd
MIG: 17:34:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:34:33 : Reading /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:34:34 : 
MIG: 17:34:34 : Inside fn mem: DDR3
MIG: 17:34:34 : detect_uiclk: 83333333
MIG: 17:34:34 : cntrl:  memtype: DDR3
MIG: 17:34:34 : 
MIG: 17:34:34 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 17:34:34 : 
MIG: 17:34:34 : 
MIG: 17:34:34 : 
MIG: 17:34:34 : 
MIG: 17:34:34 :  polarity_value: 1
MIG: 17:34:34 : 
MIG: 17:34:34 : 
MIG: 17:34:34 : cntrl:  memtype: DDR3
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:34:34 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:34:34 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:34:34 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:34:34 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:34:34 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: ECC ==> OFF
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:34:34 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:34:34 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:34:34 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:34:34 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:34:34 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:34:34 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:34:34 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 17:34:34 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 17:34:34 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:34:34 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:34:34 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:34:34 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:34:34 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:34:34 :  Invalid Param: DDR3_CL ==> 5
MIG: 17:34:34 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:34:34 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 17:34:34 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:34:34 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:34:34 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 17:34:34 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 17:34:34 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:34:34 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:34:34 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:34:34 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:34:34 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 17:34:34 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 17:34:34 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 17:34:34 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 17:34:34 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:34:34 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:34:34 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 17:34:34 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 17:34:34 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 17:34:34 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 17:34:34 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:34:34 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 17:34:34 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 17:34:34 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:34:34 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:34:34 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:34:34 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:34:34 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:34:34 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:34:34 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:34:34 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:34:34 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:34:34 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:34:34 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:34:34 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 17:34:34 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:34:34 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 17:34:34 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 17:34:34 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 17:34:34 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:34:34 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:34:34 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 17:34:34 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 17:34:34 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:34:34 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 17:34:34 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 17:34:34 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 17:34:34 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 17:34:34 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 17:34:34 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 17:34:34 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:34:34 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:34:34 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:34:34 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:34:34 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:34:34 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:34:34 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:34:34 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:34:34 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:34:34 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:34:34 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:34:34 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:34:34 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:34:34 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:34:34 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:34:34 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:34:34 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:34:34 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:34:34 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:34:34 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:34:34 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:34:34 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:34:34 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:34:34 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:34:34 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:34:34 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:34:34 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:34:34 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:34:34 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 17:34:34 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:34:34 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:34:34 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:34:34 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:34:34 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:34:34 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:34:34 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:34:34 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:34:34 : 
MIG: 17:34:34 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:34:34 : 
MIG: 17:34:34 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:34:34 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:34:34 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:34:34 : 
MIG: 17:34:34 : 
MIG: 17:34:34 : 
MIG: 17:34:34 : Same Interface
MIG: 17:44:05 : Running synthesis.xit
MIG: 17:44:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:44:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:05 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:44:05 : vivado_mode: xpg_bd
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 1
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 : isPortInterface: 0
MIG: 17:44:05 :  locked false  
MIG: 17:44:05 : HDL Language: Verilog
MIG: 17:44:05 : compInfo: false
MIG: 17:44:05 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:44:05 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:44:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:44:05 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:44:05 : I am in catch area
MIG: 17:44:05 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:18 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:44:18 : Component_Name: design_1_mig_7series_0_0
MIG: 17:44:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:18 : Moving design_1_mig_7series_0_0 ...
MIG: 17:44:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:44:18 : Running vhdl_synth_rpr.xit
MIG: 17:44:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:44:18 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:44:18 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:44:18 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:18 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:44:18 : vivado_mode: xpg_bd
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 1
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 :  locked false  
MIG: 17:44:18 : HDL Language: Verilog
MIG: 17:44:18 : compInfo: false
MIG: 17:44:18 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:44:18 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:44:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:44:18 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:44:18 : I am in catch area
MIG: 17:44:18 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:33 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:44:33 : Component_Name: design_1_mig_7series_0_0
MIG: 17:44:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:33 : Moving design_1_mig_7series_0_0 ...
MIG: 17:44:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:44:33 : Running simulation.xit
MIG: 17:44:33 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:44:33 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:33 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:44:33 : vivado_mode: xpg_bd
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 1
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 :  locked false  
MIG: 17:44:33 : HDL Language: Verilog
MIG: 17:44:33 : compInfo: false
MIG: 17:44:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:44:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:44:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:44:33 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:44:33 : I am in catch area
MIG: 17:44:33 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:45 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:44:45 : Component_Name: design_1_mig_7series_0_0
MIG: 17:44:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:45 : Moving design_1_mig_7series_0_0 ...
MIG: 17:44:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:44:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:44:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:44:46 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:44:46 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:44:46 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:46 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:44:46 : vivado_mode: xpg_bd
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 1
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 : isPortInterface: 0
MIG: 17:44:46 :  locked false  
MIG: 17:44:46 : HDL Language: Verilog
MIG: 17:44:46 : compInfo: false
MIG: 17:44:46 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:44:46 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:44:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:44:46 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:44:46 : I am in catch area
MIG: 17:44:46 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:45:01 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:45:01 : Component_Name: design_1_mig_7series_0_0
MIG: 17:45:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:45:01 : Moving design_1_mig_7series_0_0 ...
MIG: 17:45:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:45:01 : Running implementation.xit
MIG: 17:45:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:45:01 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:45:01 : ################# RUNNING MIG BATCH ###################
MIG: 17:45:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/kiev/Tools/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:45:01 : synp_flow:  -- synthesis_mode: Other
MIG: 17:45:01 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:45:01 : vivado_mode: xpg_bd
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 1
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 : isPortInterface: 0
MIG: 17:45:01 :  locked false  
MIG: 17:45:01 : HDL Language: Verilog
MIG: 17:45:01 : compInfo: false
MIG: 17:45:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:45:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:45:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:45:01 : xilinx_path: /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:45:01 : I am in catch area
MIG: 17:45:01 : Running /home/kiev/Tools/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:45:19 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:45:19 : Component_Name: design_1_mig_7series_0_0
MIG: 17:45:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:45:19 : Moving design_1_mig_7series_0_0 ...
MIG: 17:45:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:37:59 : Running synthesis.xit
MIG: 19:37:59 : ################# RUNNING MIG BATCH ###################
MIG: 19:37:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:37:59 : synp_flow:  -- synthesis_mode: Other
MIG: 19:37:59 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:37:59 : vivado_mode: xpg_bd
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 1
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 : isPortInterface: 0
MIG: 19:37:59 :  locked false  
MIG: 19:37:59 : HDL Language: Verilog
MIG: 19:37:59 : compInfo: false
MIG: 19:37:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:37:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:37:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:37:59 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:37:59 : I am in catch area
MIG: 19:37:59 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:38:11 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:38:11 : Component_Name: design_1_mig_7series_0_0
MIG: 19:38:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:38:11 : Moving design_1_mig_7series_0_0 ...
MIG: 19:38:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:38:11 : Running vhdl_synth_rpr.xit
MIG: 19:38:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:38:12 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 19:38:12 : ################# RUNNING MIG BATCH ###################
MIG: 19:38:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:38:12 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:12 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:38:12 : vivado_mode: xpg_bd
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 1
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 : isPortInterface: 0
MIG: 19:38:12 :  locked false  
MIG: 19:38:12 : HDL Language: Verilog
MIG: 19:38:12 : compInfo: false
MIG: 19:38:12 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:38:12 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:38:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:38:12 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:38:12 : I am in catch area
MIG: 19:38:12 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:38:26 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:38:26 : Component_Name: design_1_mig_7series_0_0
MIG: 19:38:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:38:26 : Moving design_1_mig_7series_0_0 ...
MIG: 19:38:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:38:26 : Running simulation.xit
MIG: 19:38:26 : ################# RUNNING MIG BATCH ###################
MIG: 19:38:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:38:26 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:26 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:38:26 : vivado_mode: xpg_bd
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 1
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 : isPortInterface: 0
MIG: 19:38:26 :  locked false  
MIG: 19:38:26 : HDL Language: Verilog
MIG: 19:38:26 : compInfo: false
MIG: 19:38:26 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:38:26 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:38:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:38:26 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:38:26 : I am in catch area
MIG: 19:38:26 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:38:38 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:38:38 : Component_Name: design_1_mig_7series_0_0
MIG: 19:38:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:38:38 : Moving design_1_mig_7series_0_0 ...
MIG: 19:38:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:38:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:38:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:38:38 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 19:38:38 : ################# RUNNING MIG BATCH ###################
MIG: 19:38:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:38:38 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:38 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:38:38 : vivado_mode: xpg_bd
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 1
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 : isPortInterface: 0
MIG: 19:38:38 :  locked false  
MIG: 19:38:38 : HDL Language: Verilog
MIG: 19:38:38 : compInfo: false
MIG: 19:38:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:38:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:38:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:38:38 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:38:38 : I am in catch area
MIG: 19:38:38 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:38:49 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:38:49 : Component_Name: design_1_mig_7series_0_0
MIG: 19:38:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:38:49 : Moving design_1_mig_7series_0_0 ...
MIG: 19:38:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:38:49 : Running implementation.xit
MIG: 19:38:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:38:49 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 19:38:49 : ################# RUNNING MIG BATCH ###################
MIG: 19:38:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:38:49 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:49 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:38:49 : vivado_mode: xpg_bd
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 1
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 : isPortInterface: 0
MIG: 19:38:49 :  locked false  
MIG: 19:38:49 : HDL Language: Verilog
MIG: 19:38:49 : compInfo: false
MIG: 19:38:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:38:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:38:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:38:49 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:38:49 : I am in catch area
MIG: 19:38:49 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:39:01 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:39:01 : Component_Name: design_1_mig_7series_0_0
MIG: 19:39:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:39:01 : Moving design_1_mig_7series_0_0 ...
MIG: 19:39:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:22:50 : Running synthesis.xit
MIG: 10:22:50 : ################# RUNNING MIG BATCH ###################
MIG: 10:22:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:22:50 : synp_flow:  -- synthesis_mode: Other
MIG: 10:22:50 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:22:50 : vivado_mode: xpg_bd
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 1
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 : isPortInterface: 0
MIG: 10:22:50 :  locked false  
MIG: 10:22:50 : HDL Language: Verilog
MIG: 10:22:50 : compInfo: false
MIG: 10:22:50 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:22:50 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:22:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:22:50 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:22:50 : I am in catch area
MIG: 10:22:50 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:23:02 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:23:02 : Component_Name: design_1_mig_7series_0_0
MIG: 10:23:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:23:02 : Moving design_1_mig_7series_0_0 ...
MIG: 10:23:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:23:03 : Running vhdl_synth_rpr.xit
MIG: 10:23:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:23:03 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:23:03 : ################# RUNNING MIG BATCH ###################
MIG: 10:23:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:23:03 : synp_flow:  -- synthesis_mode: Other
MIG: 10:23:03 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:23:03 : vivado_mode: xpg_bd
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 1
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 : isPortInterface: 0
MIG: 10:23:03 :  locked false  
MIG: 10:23:03 : HDL Language: Verilog
MIG: 10:23:03 : compInfo: false
MIG: 10:23:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:23:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:23:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:23:03 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:23:03 : I am in catch area
MIG: 10:23:03 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:23:16 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:23:16 : Component_Name: design_1_mig_7series_0_0
MIG: 10:23:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:23:16 : Moving design_1_mig_7series_0_0 ...
MIG: 10:23:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:23:16 : Running simulation.xit
MIG: 10:23:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:23:16 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:23:16 : ################# RUNNING MIG BATCH ###################
MIG: 10:23:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:23:16 : synp_flow:  -- synthesis_mode: Other
MIG: 10:23:16 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:23:16 : vivado_mode: xpg_bd
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 1
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 : isPortInterface: 0
MIG: 10:23:16 :  locked false  
MIG: 10:23:16 : HDL Language: Verilog
MIG: 10:23:16 : compInfo: false
MIG: 10:23:16 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:23:16 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:23:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:23:16 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:23:16 : I am in catch area
MIG: 10:23:16 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:23:29 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:23:29 : Component_Name: design_1_mig_7series_0_0
MIG: 10:23:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:23:29 : Moving design_1_mig_7series_0_0 ...
MIG: 10:23:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:23:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:23:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:23:29 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:23:29 : ################# RUNNING MIG BATCH ###################
MIG: 10:23:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:23:29 : synp_flow:  -- synthesis_mode: Other
MIG: 10:23:29 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:23:29 : vivado_mode: xpg_bd
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 1
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 : isPortInterface: 0
MIG: 10:23:29 :  locked false  
MIG: 10:23:29 : HDL Language: Verilog
MIG: 10:23:29 : compInfo: false
MIG: 10:23:29 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:23:29 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:23:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:23:29 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:23:29 : I am in catch area
MIG: 10:23:29 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:23:41 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:23:41 : Component_Name: design_1_mig_7series_0_0
MIG: 10:23:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:23:41 : Moving design_1_mig_7series_0_0 ...
MIG: 10:23:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:23:41 : Running implementation.xit
MIG: 10:23:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:23:41 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:23:41 : ################# RUNNING MIG BATCH ###################
MIG: 10:23:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:23:41 : synp_flow:  -- synthesis_mode: Other
MIG: 10:23:41 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:23:41 : vivado_mode: xpg_bd
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 1
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 : isPortInterface: 0
MIG: 10:23:41 :  locked false  
MIG: 10:23:41 : HDL Language: Verilog
MIG: 10:23:41 : compInfo: false
MIG: 10:23:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:23:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:23:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:23:41 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:23:41 : I am in catch area
MIG: 10:23:41 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:23:53 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:23:53 : Component_Name: design_1_mig_7series_0_0
MIG: 10:23:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:23:53 : Moving design_1_mig_7series_0_0 ...
MIG: 10:23:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:09:48 : Running synthesis.xit
MIG: 17:09:48 : ################# RUNNING MIG BATCH ###################
MIG: 17:09:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:09:48 : synp_flow:  -- synthesis_mode: Other
MIG: 17:09:48 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:09:48 : vivado_mode: xpg_bd
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:48 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 1
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 : isPortInterface: 0
MIG: 17:09:49 :  locked false  
MIG: 17:09:49 : HDL Language: Verilog
MIG: 17:09:49 : compInfo: false
MIG: 17:09:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:09:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:09:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:09:49 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:09:49 : I am in catch area
MIG: 17:09:49 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:10:03 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:10:03 : Component_Name: design_1_mig_7series_0_0
MIG: 17:10:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:10:03 : Moving design_1_mig_7series_0_0 ...
MIG: 17:10:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:10:03 : Running vhdl_synth_rpr.xit
MIG: 17:10:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:10:03 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:10:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:10:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:03 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:10:03 : vivado_mode: xpg_bd
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 1
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 : isPortInterface: 0
MIG: 17:10:03 :  locked false  
MIG: 17:10:03 : HDL Language: Verilog
MIG: 17:10:03 : compInfo: false
MIG: 17:10:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:10:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:10:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:10:03 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:10:03 : I am in catch area
MIG: 17:10:03 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:10:16 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:10:16 : Component_Name: design_1_mig_7series_0_0
MIG: 17:10:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:10:16 : Moving design_1_mig_7series_0_0 ...
MIG: 17:10:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:10:16 : Running simulation.xit
MIG: 17:10:16 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:10:16 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:16 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:10:16 : vivado_mode: xpg_bd
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 1
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 : isPortInterface: 0
MIG: 17:10:16 :  locked false  
MIG: 17:10:16 : HDL Language: Verilog
MIG: 17:10:16 : compInfo: false
MIG: 17:10:16 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:10:16 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:10:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:10:16 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:10:16 : I am in catch area
MIG: 17:10:16 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:10:33 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:10:33 : Component_Name: design_1_mig_7series_0_0
MIG: 17:10:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:10:33 : Moving design_1_mig_7series_0_0 ...
MIG: 17:10:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:10:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:10:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:10:33 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:10:33 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:10:33 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:33 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:10:33 : vivado_mode: xpg_bd
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 1
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 : isPortInterface: 0
MIG: 17:10:33 :  locked false  
MIG: 17:10:33 : HDL Language: Verilog
MIG: 17:10:33 : compInfo: false
MIG: 17:10:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:10:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:10:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:10:33 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:10:33 : I am in catch area
MIG: 17:10:33 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:10:49 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:10:49 : Component_Name: design_1_mig_7series_0_0
MIG: 17:10:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:10:49 : Moving design_1_mig_7series_0_0 ...
MIG: 17:10:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:10:49 : Running implementation.xit
MIG: 17:10:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:10:49 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:10:49 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:10:49 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:49 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:10:49 : vivado_mode: xpg_bd
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 1
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 : isPortInterface: 0
MIG: 17:10:49 :  locked false  
MIG: 17:10:49 : HDL Language: Verilog
MIG: 17:10:49 : compInfo: false
MIG: 17:10:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:10:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:10:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:10:49 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:10:49 : I am in catch area
MIG: 17:10:49 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:11:03 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:11:03 : Component_Name: design_1_mig_7series_0_0
MIG: 17:11:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:11:03 : Moving design_1_mig_7series_0_0 ...
MIG: 17:11:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:53:49 : Running synthesis.xit
MIG: 16:53:49 : ################# RUNNING MIG BATCH ###################
MIG: 16:53:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:53:49 : synp_flow:  -- synthesis_mode: Other
MIG: 16:53:49 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:53:49 : vivado_mode: xpg_bd
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 1
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 : isPortInterface: 0
MIG: 16:53:49 :  locked false  
MIG: 16:53:49 : HDL Language: Verilog
MIG: 16:53:49 : compInfo: false
MIG: 16:53:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:53:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:53:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:53:49 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:53:49 : I am in catch area
MIG: 16:53:49 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:54:01 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:54:01 : Component_Name: design_1_mig_7series_0_0
MIG: 16:54:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:54:01 : Moving design_1_mig_7series_0_0 ...
MIG: 16:54:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:54:02 : Running vhdl_synth_rpr.xit
MIG: 16:54:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:54:02 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:54:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:54:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:54:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:54:02 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:54:02 : vivado_mode: xpg_bd
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 1
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 : isPortInterface: 0
MIG: 16:54:02 :  locked false  
MIG: 16:54:02 : HDL Language: Verilog
MIG: 16:54:02 : compInfo: false
MIG: 16:54:02 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:54:02 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:54:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:54:02 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:54:02 : I am in catch area
MIG: 16:54:02 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:54:13 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:54:13 : Component_Name: design_1_mig_7series_0_0
MIG: 16:54:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:54:13 : Moving design_1_mig_7series_0_0 ...
MIG: 16:54:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:54:14 : Running simulation.xit
MIG: 16:54:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:54:14 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:54:14 : ################# RUNNING MIG BATCH ###################
MIG: 16:54:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:54:14 : synp_flow:  -- synthesis_mode: Other
MIG: 16:54:14 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:54:14 : vivado_mode: xpg_bd
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 1
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 : isPortInterface: 0
MIG: 16:54:14 :  locked false  
MIG: 16:54:14 : HDL Language: Verilog
MIG: 16:54:14 : compInfo: false
MIG: 16:54:14 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:54:14 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:54:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:54:14 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:54:14 : I am in catch area
MIG: 16:54:14 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:54:26 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:54:26 : Component_Name: design_1_mig_7series_0_0
MIG: 16:54:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:54:26 : Moving design_1_mig_7series_0_0 ...
MIG: 16:54:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:54:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:54:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:54:26 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:54:26 : ################# RUNNING MIG BATCH ###################
MIG: 16:54:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:54:26 : synp_flow:  -- synthesis_mode: Other
MIG: 16:54:26 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:54:26 : vivado_mode: xpg_bd
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 1
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 : isPortInterface: 0
MIG: 16:54:26 :  locked false  
MIG: 16:54:26 : HDL Language: Verilog
MIG: 16:54:26 : compInfo: false
MIG: 16:54:26 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:54:26 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:54:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:54:26 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:54:26 : I am in catch area
MIG: 16:54:26 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:54:38 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:54:38 : Component_Name: design_1_mig_7series_0_0
MIG: 16:54:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:54:38 : Moving design_1_mig_7series_0_0 ...
MIG: 16:54:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:54:38 : Running implementation.xit
MIG: 16:54:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:54:38 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:54:38 : ################# RUNNING MIG BATCH ###################
MIG: 16:54:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:54:38 : synp_flow:  -- synthesis_mode: Other
MIG: 16:54:38 : outputDirectory: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:54:38 : vivado_mode: xpg_bd
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 1
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 : isPortInterface: 0
MIG: 16:54:38 :  locked false  
MIG: 16:54:38 : HDL Language: Verilog
MIG: 16:54:38 : compInfo: false
MIG: 16:54:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:54:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:54:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:54:38 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:54:38 : I am in catch area
MIG: 16:54:38 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:54:52 : XML_INPUT_FILE: /home/kiev/viv_proj/main_projetc/main_projetc.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:54:52 : Component_Name: design_1_mig_7series_0_0
MIG: 16:54:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:54:52 : Moving design_1_mig_7series_0_0 ...
MIG: 16:54:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:04 : Running synthesis.xit
MIG: 10:43:04 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:04 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:04 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:04 : vivado_mode: xpg_bd
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 1
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 : isPortInterface: 0
MIG: 10:43:04 :  locked false  
MIG: 10:43:04 : HDL Language: Verilog
MIG: 10:43:04 : compInfo: false
MIG: 10:43:04 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:43:04 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:43:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:43:04 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:43:04 : I am in catch area
MIG: 10:43:04 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:15 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:43:15 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:15 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:15 : Running vhdl_synth_rpr.xit
MIG: 10:43:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:43:15 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:43:15 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:15 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:15 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:15 : vivado_mode: xpg_bd
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 1
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 : isPortInterface: 0
MIG: 10:43:15 :  locked false  
MIG: 10:43:15 : HDL Language: Verilog
MIG: 10:43:15 : compInfo: false
MIG: 10:43:15 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:43:15 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:43:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:43:15 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:43:15 : I am in catch area
MIG: 10:43:15 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:26 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:43:26 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:26 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:26 : Running simulation.xit
MIG: 10:43:26 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:26 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:26 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:26 : vivado_mode: xpg_bd
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 1
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 : isPortInterface: 0
MIG: 10:43:26 :  locked false  
MIG: 10:43:26 : HDL Language: Verilog
MIG: 10:43:26 : compInfo: false
MIG: 10:43:26 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:43:26 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:43:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:43:26 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:43:26 : I am in catch area
MIG: 10:43:26 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:37 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:43:37 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:37 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:43:37 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:43:37 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:43:37 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:37 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:37 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:37 : vivado_mode: xpg_bd
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 1
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 : isPortInterface: 0
MIG: 10:43:37 :  locked false  
MIG: 10:43:37 : HDL Language: Verilog
MIG: 10:43:37 : compInfo: false
MIG: 10:43:37 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:43:37 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:43:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:43:37 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:43:37 : I am in catch area
MIG: 10:43:37 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:48 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:43:48 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:48 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:48 : Running implementation.xit
MIG: 10:43:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:43:48 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:43:48 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:48 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:48 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:48 : vivado_mode: xpg_bd
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 1
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 : isPortInterface: 0
MIG: 10:43:48 :  locked false  
MIG: 10:43:48 : HDL Language: Verilog
MIG: 10:43:48 : compInfo: false
MIG: 10:43:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:43:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:43:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:43:48 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:43:48 : I am in catch area
MIG: 10:43:48 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:58 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:43:58 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:58 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:51:11 : Running synthesis.xit
MIG: 10:51:11 : ################# RUNNING MIG BATCH ###################
MIG: 10:51:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:51:11 : synp_flow:  -- synthesis_mode: Other
MIG: 10:51:11 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:51:11 : vivado_mode: xpg_bd
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 1
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 : isPortInterface: 0
MIG: 10:51:11 :  locked false  
MIG: 10:51:11 : HDL Language: Verilog
MIG: 10:51:11 : compInfo: false
MIG: 10:51:11 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:51:11 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:51:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:51:11 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:51:11 : I am in catch area
MIG: 10:51:11 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:51:22 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:51:22 : Component_Name: design_1_mig_7series_0_0
MIG: 10:51:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:51:22 : Moving design_1_mig_7series_0_0 ...
MIG: 10:51:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:51:22 : Running vhdl_synth_rpr.xit
MIG: 10:51:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:51:22 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:51:22 : ################# RUNNING MIG BATCH ###################
MIG: 10:51:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:51:22 : synp_flow:  -- synthesis_mode: Other
MIG: 10:51:22 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:51:22 : vivado_mode: xpg_bd
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 1
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 : isPortInterface: 0
MIG: 10:51:22 :  locked false  
MIG: 10:51:22 : HDL Language: Verilog
MIG: 10:51:22 : compInfo: false
MIG: 10:51:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:51:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:51:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:51:22 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:51:22 : I am in catch area
MIG: 10:51:22 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:51:32 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:51:32 : Component_Name: design_1_mig_7series_0_0
MIG: 10:51:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:51:32 : Moving design_1_mig_7series_0_0 ...
MIG: 10:51:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:51:33 : Running simulation.xit
MIG: 10:51:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:51:33 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:51:33 : ################# RUNNING MIG BATCH ###################
MIG: 10:51:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:51:33 : synp_flow:  -- synthesis_mode: Other
MIG: 10:51:33 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:51:33 : vivado_mode: xpg_bd
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 1
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 : isPortInterface: 0
MIG: 10:51:33 :  locked false  
MIG: 10:51:33 : HDL Language: Verilog
MIG: 10:51:33 : compInfo: false
MIG: 10:51:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:51:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:51:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:51:33 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:51:33 : I am in catch area
MIG: 10:51:33 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:51:43 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:51:43 : Component_Name: design_1_mig_7series_0_0
MIG: 10:51:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:51:43 : Moving design_1_mig_7series_0_0 ...
MIG: 10:51:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:51:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:51:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:51:44 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:51:44 : ################# RUNNING MIG BATCH ###################
MIG: 10:51:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:51:44 : synp_flow:  -- synthesis_mode: Other
MIG: 10:51:44 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:51:44 : vivado_mode: xpg_bd
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 1
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 : isPortInterface: 0
MIG: 10:51:44 :  locked false  
MIG: 10:51:44 : HDL Language: Verilog
MIG: 10:51:44 : compInfo: false
MIG: 10:51:44 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:51:44 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:51:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:51:44 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:51:44 : I am in catch area
MIG: 10:51:44 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:51:54 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:51:54 : Component_Name: design_1_mig_7series_0_0
MIG: 10:51:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:51:54 : Moving design_1_mig_7series_0_0 ...
MIG: 10:51:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:51:55 : Running implementation.xit
MIG: 10:51:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:51:55 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 10:51:55 : ################# RUNNING MIG BATCH ###################
MIG: 10:51:55 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:51:55 : synp_flow:  -- synthesis_mode: Other
MIG: 10:51:55 : outputDirectory: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:51:55 : vivado_mode: xpg_bd
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 1
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 : isPortInterface: 0
MIG: 10:51:55 :  locked false  
MIG: 10:51:55 : HDL Language: Verilog
MIG: 10:51:55 : compInfo: false
MIG: 10:51:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 10:51:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 10:51:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:51:55 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 10:51:55 : I am in catch area
MIG: 10:51:55 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:52:05 : XML_INPUT_FILE: /home/kiev/Gits/wearable_project_main/vivado_and_sdk/vivado_project/vivado_project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:52:05 : Component_Name: design_1_mig_7series_0_0
MIG: 10:52:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:52:05 : Moving design_1_mig_7series_0_0 ...
MIG: 10:52:05 : Moving design_1_mig_7series_0_0.veo ...
