<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br995.v</a>
defines: 
time_elapsed: 1.248s
ram usage: 40112 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp4_7a6stz/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_dpram --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br995.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:1</a>: No timescale set for &#34;dpram&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:1</a>: Compile module &#34;work@dpram&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:7</a>: Implicit port type (wire) for &#34;doutb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:1</a>: Top level module &#34;work@dpram&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_dpram --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@dpram), id:68
|vpiName:work@dpram
|uhdmallPackages:
\_package: builtin, id:69, parent:work@dpram
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:70
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:71
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:72
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:73
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@dpram, id:74, file:<a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br995.v</a>, line:1, parent:work@dpram
  |vpiDefName:work@dpram
  |vpiFullName:work@dpram
  |vpiProcess:
  \_always: , id:15, line:13
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:16, line:13
      |vpiCondition:
      \_operation: , id:17, line:13
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clka), id:18, line:13
          |vpiName:clka
          |vpiFullName:work@dpram.clka
      |vpiStmt:
      \_if_stmt: , id:20, line:13
        |vpiCondition:
        \_ref_obj: (wena), id:19, line:13
          |vpiName:wena
          |vpiFullName:work@dpram.wena
        |vpiStmt:
        \_assignment: , id:24, line:13
          |vpiLhs:
          \_bit_select: (mem), id:21, line:13
            |vpiName:mem
            |vpiFullName:work@dpram.mem
            |vpiIndex:
            \_ref_obj: (addra), id:22, line:13
              |vpiName:addra
          |vpiRhs:
          \_ref_obj: (dina), id:23, line:13
            |vpiName:dina
            |vpiFullName:work@dpram.dina
  |vpiProcess:
  \_always: , id:25, line:14
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:26, line:14
      |vpiCondition:
      \_operation: , id:27, line:14
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clkb), id:28, line:14
          |vpiName:clkb
          |vpiFullName:work@dpram.clkb
      |vpiStmt:
      \_assignment: , id:31, line:14
        |vpiLhs:
        \_ref_obj: (alb), id:29, line:14
          |vpiName:alb
          |vpiFullName:work@dpram.alb
        |vpiRhs:
        \_ref_obj: (addrb), id:30, line:14
          |vpiName:addrb
          |vpiFullName:work@dpram.addrb
  |vpiPort:
  \_port: (clka), id:75, line:4
    |vpiName:clka
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:83
      |vpiActual:
      \_logic_net: (clka), id:82, line:4
        |vpiName:clka
        |vpiFullName:work@dpram.clka
  |vpiPort:
  \_port: (clkb), id:76, line:4
    |vpiName:clkb
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:85
      |vpiActual:
      \_logic_net: (clkb), id:84, line:4
        |vpiName:clkb
        |vpiFullName:work@dpram.clkb
  |vpiPort:
  \_port: (wena), id:77, line:4
    |vpiName:wena
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:87
      |vpiActual:
      \_logic_net: (wena), id:86, line:4
        |vpiName:wena
        |vpiFullName:work@dpram.wena
  |vpiPort:
  \_port: (addra), id:78, line:5
    |vpiName:addra
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:89
      |vpiActual:
      \_logic_net: (addra), id:88, line:5
        |vpiName:addra
        |vpiFullName:work@dpram.addra
  |vpiPort:
  \_port: (addrb), id:79, line:5
    |vpiName:addrb
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:91
      |vpiActual:
      \_logic_net: (addrb), id:90, line:5
        |vpiName:addrb
        |vpiFullName:work@dpram.addrb
  |vpiPort:
  \_port: (dina), id:80, line:6
    |vpiName:dina
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:93
      |vpiActual:
      \_logic_net: (dina), id:92, line:6
        |vpiName:dina
        |vpiFullName:work@dpram.dina
  |vpiPort:
  \_port: (doutb), id:81, line:7
    |vpiName:doutb
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:95
      |vpiActual:
      \_logic_net: (doutb), id:94, line:7
        |vpiName:doutb
        |vpiFullName:work@dpram.doutb
  |vpiContAssign:
  \_cont_assign: , id:35, line:15
    |vpiRhs:
    \_bit_select: (mem), id:33, line:15
      |vpiName:mem
      |vpiFullName:work@dpram.mem
      |vpiIndex:
      \_ref_obj: (alb), id:34, line:15
        |vpiName:alb
    |vpiLhs:
    \_ref_obj: (doutb), id:32, line:15
      |vpiName:doutb
      |vpiFullName:work@dpram.doutb
      |vpiActual:
      \_logic_net: (doutb), id:94, line:7
  |vpiNet:
  \_logic_net: (clka), id:82, line:4
  |vpiNet:
  \_logic_net: (clkb), id:84, line:4
  |vpiNet:
  \_logic_net: (wena), id:86, line:4
  |vpiNet:
  \_logic_net: (addra), id:88, line:5
  |vpiNet:
  \_logic_net: (addrb), id:90, line:5
  |vpiNet:
  \_logic_net: (dina), id:92, line:6
  |vpiNet:
  \_logic_net: (doutb), id:94, line:7
  |vpiNet:
  \_logic_net: (mem), id:96, line:11
    |vpiName:mem
    |vpiFullName:work@dpram.mem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (alb), id:97, line:12
    |vpiName:alb
    |vpiFullName:work@dpram.alb
    |vpiNetType:48
  |vpiParamAssign:
  \_param_assign: , id:1, line:2
    |vpiRhs:
    \_constant: , id:2, line:2
      |vpiConstType:7
      |vpiSize:32
      |INT:8
    |vpiLhs:
    \_parameter: (aw), id:0, line:2
      |vpiName:aw
  |vpiParamAssign:
  \_param_assign: , id:4, line:3
    |vpiRhs:
    \_constant: , id:5, line:3
      |vpiConstType:7
      |vpiSize:32
      |INT:8
    |vpiLhs:
    \_parameter: (dw), id:3, line:3
      |vpiName:dw
  |vpiParamAssign:
  \_param_assign: , id:7, line:10
    |vpiRhs:
    \_constant: , id:14, line:10
      |INT:-125317121
    |vpiLhs:
    \_parameter: (sz), id:6, line:10
      |vpiName:sz
      |vpiLocalParam:1
  |vpiParameter:
  \_parameter: (aw), id:0, line:2
  |vpiParameter:
  \_parameter: (dw), id:3, line:3
  |vpiParameter:
  \_parameter: (sz), id:6, line:10
|uhdmtopModules:
\_module: work@dpram (work@dpram), id:98, file:<a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br995.v</a>, line:1
  |vpiDefName:work@dpram
  |vpiName:work@dpram
  |vpiPort:
  \_port: (clka), id:36, line:4, parent:work@dpram
    |vpiName:clka
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:61
      |vpiActual:
      \_logic_net: (clka), id:43, line:4, parent:work@dpram
        |vpiName:clka
        |vpiFullName:work@dpram.clka
  |vpiPort:
  \_port: (clkb), id:37, line:4, parent:work@dpram
    |vpiName:clkb
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:62
      |vpiActual:
      \_logic_net: (clkb), id:44, line:4, parent:work@dpram
        |vpiName:clkb
        |vpiFullName:work@dpram.clkb
  |vpiPort:
  \_port: (wena), id:38, line:4, parent:work@dpram
    |vpiName:wena
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:63
      |vpiActual:
      \_logic_net: (wena), id:45, line:4, parent:work@dpram
        |vpiName:wena
        |vpiFullName:work@dpram.wena
  |vpiPort:
  \_port: (addra), id:39, line:5, parent:work@dpram
    |vpiName:addra
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:64
      |vpiActual:
      \_logic_net: (addra), id:46, line:5, parent:work@dpram
        |vpiName:addra
        |vpiFullName:work@dpram.addra
  |vpiPort:
  \_port: (addrb), id:40, line:5, parent:work@dpram
    |vpiName:addrb
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:65
      |vpiActual:
      \_logic_net: (addrb), id:47, line:5, parent:work@dpram
        |vpiName:addrb
        |vpiFullName:work@dpram.addrb
  |vpiPort:
  \_port: (dina), id:41, line:6, parent:work@dpram
    |vpiName:dina
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:66
      |vpiActual:
      \_logic_net: (dina), id:48, line:6, parent:work@dpram
        |vpiName:dina
        |vpiFullName:work@dpram.dina
  |vpiPort:
  \_port: (doutb), id:42, line:7, parent:work@dpram
    |vpiName:doutb
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:67
      |vpiActual:
      \_logic_net: (doutb), id:49, line:7, parent:work@dpram
        |vpiName:doutb
        |vpiFullName:work@dpram.doutb
  |vpiNet:
  \_logic_net: (clka), id:43, line:4, parent:work@dpram
  |vpiNet:
  \_logic_net: (clkb), id:44, line:4, parent:work@dpram
  |vpiNet:
  \_logic_net: (wena), id:45, line:4, parent:work@dpram
  |vpiNet:
  \_logic_net: (addra), id:46, line:5, parent:work@dpram
  |vpiNet:
  \_logic_net: (addrb), id:47, line:5, parent:work@dpram
  |vpiNet:
  \_logic_net: (dina), id:48, line:6, parent:work@dpram
  |vpiNet:
  \_logic_net: (doutb), id:49, line:7, parent:work@dpram
  |vpiRegArray:
  \_array_var: , id:50
    |vpiReg:
    \_logic_var: (mem), id:54, line:11
      |vpiName:mem
      |vpiRange:
      \_range: , id:53
        |vpiLeftRange:
        \_constant: , id:51
          |INT:7
        |vpiRightRange:
        \_constant: , id:52
          |INT:0
  |vpiRegArray:
  \_array_var: , id:55
    |vpiReg:
    \_logic_var: (alb), id:59, line:12
      |vpiName:alb
      |vpiRange:
      \_range: , id:58
        |vpiLeftRange:
        \_constant: , id:56
          |INT:7
        |vpiRightRange:
        \_constant: , id:57
          |INT:0
      |vpiExpr:
      \_constant: , id:60, line:12
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiParameter:
  \_parameter: (aw), id:99, line:2
    |vpiName:aw
    |INT:8
  |vpiParameter:
  \_parameter: (dw), id:100, line:3
    |vpiName:dw
    |INT:8
  |vpiParameter:
  \_parameter: (sz), id:101, line:10
    |vpiName:sz
    |INT:255

Object: work_dpram of type 32 @ 1
Object:  of type 8 @ 15
Object: mem of type 106 @ 15
Object: alb of type 608 @ 15
Object: doutb of type 608 @ 15
Object:  of type 40 @ 2
Object: aw of type 41 @ 2
Object:  of type 7 @ 2
Object:  of type 40 @ 3
Object: dw of type 41 @ 3
Object:  of type 7 @ 3
Object:  of type 40 @ 10
Object: sz of type 41 @ 10
Object:  of type 7 @ 10
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_dpram --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>