Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 18 14:50:24 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      8 |            4 |
|     10 |            2 |
|     12 |            3 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            4 |
| Yes          | No                    | No                     |              96 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                       Enable Signal                      |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  clk_out_OBUF_BUFG                                          | bus_master0/uart_module0/uart_rx0/data_temp[0]_i_1_n_0   |                                                          |                1 |              2 |
|  clk_out_OBUF_BUFG                                          | bus_master0/uart_module0/uart_rx0/data_temp[7]_i_1_n_0   |                                                          |                1 |              2 |
|  clk_out_OBUF_BUFG                                          | bus_master0/uart_module0/uart_rx0/data_temp[6]_i_1_n_0   |                                                          |                1 |              2 |
|  clk_out_OBUF_BUFG                                          | bus_master0/uart_module0/uart_rx0/data_temp[5]_i_1_n_0   |                                                          |                1 |              2 |
|  clk_out_OBUF_BUFG                                          | bus_master0/uart_module0/uart_rx0/data_temp[4]_i_1_n_0   |                                                          |                1 |              2 |
|  clk_out_OBUF_BUFG                                          | bus_master0/uart_module0/uart_rx0/data_temp[3]_i_1_n_0   |                                                          |                1 |              2 |
|  clk_out_OBUF_BUFG                                          | bus_master0/uart_module0/uart_rx0/data_temp[1]_i_1_n_0   |                                                          |                1 |              2 |
|  clk_out_OBUF_BUFG                                          | bus_master0/uart_module0/uart_rx0/data_temp[2]_i_1_n_0   |                                                          |                1 |              2 |
| ~bus_master0/uart_module0/uart_rx0/running_BUFG             | bus_master0/uart_module0/uart_rx0/address_signal_0[0]    | bus_master0/address_signal[3]_i_1_n_0                    |                1 |              8 |
| ~bus_master0/uart_module0/uart_rx0/running_BUFG             | bus_master0/uart_module0/uart_rx0/address_signal_0[1]    | bus_master0/address_signal[7]_i_1_n_0                    |                1 |              8 |
| ~bus_master0/uart_module0/uart_rx0/running_BUFG             | bus_master0/uart_module0/uart_rx0/data_signal[0]         | bus_master0/data_signal[3]_i_1_n_0                       |                1 |              8 |
| ~bus_master0/uart_module0/uart_rx0/running_BUFG             | bus_master0/uart_module0/uart_rx0/data_signal[1]         | bus_master0/data_signal[7]_i_1_n_0                       |                1 |              8 |
|  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG |                                                          |                                                          |                1 |             10 |
|  clk_in_hw_IBUF_BUFG                                        |                                                          |                                                          |                2 |             10 |
|  clk_out_OBUF_BUFG                                          |                                                          | bus_master0/uart_module0/uart_rx0/substate[5]_i_1__0_n_0 |                2 |             12 |
|  clk_out_OBUF_BUFG                                          |                                                          | bus_master0/uart_module0/uart_tx0/substate[5]_i_1_n_0    |                2 |             12 |
| ~bus_master0/uart_module0/uart_rx0/running_BUFG             |                                                          |                                                          |                4 |             12 |
| ~bus_master0/uart_module0/uart_rx0/running_BUFG             | bus_master0/data_bus_out_signal[7]_i_1_n_0               |                                                          |                2 |             16 |
|  clk_out_OBUF_BUFG                                          | segment_display0/data_out[7]_i_1_n_0                     |                                                          |                2 |             16 |
| ~bus_master0/uart_module0/uart_rx0/running_BUFG             | bus_master0/uart_module0/uart_rx0/E[0]                   |                                                          |                2 |             16 |
|  clk_out_OBUF_BUFG                                          |                                                          |                                                          |                6 |             30 |
|  clk_out_OBUF_BUFG                                          | bus_master0/uart_module0/uart_rx0/rx_data_out[7]_i_1_n_0 |                                                          |                8 |             32 |
+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


