Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 27 10:37:05 2021
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lcd_rgb_char_control_sets_placed.rpt
| Design       : lcd_rgb_char
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|     11 |            2 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              38 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------+-------------------------+------------------+----------------+
|    Clock Signal    |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+-------------------------+-------------------------+------------------+----------------+
|  lcd_clk_OBUF_BUFG |                         |                         |                1 |              3 |
|  sys_clk_IBUF_BUFG |                         | u_lcd_display/sys_rst_n |                2 |              3 |
|  lcd_clk_OBUF_BUFG | u_lcd_driver/sel        | u_lcd_display/sys_rst_n |                4 |             11 |
|  sys_clk_IBUF_BUFG | u_rd_id/rd_flag_i_1_n_0 | u_lcd_display/sys_rst_n |                3 |             11 |
|  lcd_clk_OBUF_BUFG | u_lcd_driver/E[0]       | u_lcd_display/sys_rst_n |                3 |             14 |
|  lcd_clk_OBUF_BUFG |                         | u_lcd_display/sys_rst_n |               14 |             35 |
+--------------------+-------------------------+-------------------------+------------------+----------------+


