$date
  Tue May 17 02:05:41 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module d_latch $end
$var reg 1 ! d $end
$var reg 1 " clk $end
$var reg 1 # q $end
$var reg 1 $ not_q $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
