$date
	Tue Oct 13 23:30:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_test $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$scope module DLATCH $end
$var wire 1 " D $end
$var wire 1 # EN $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
x!
$end
#10
0!
0"
1#
#20
0#
#30
1!
1"
1#
