
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80LedReset/pa.fromHdl.tcl}
# create_project -name z80LedReset -dir "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80LedReset/planAhead_run_1" -part xc3s250ecp132-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80LedReset/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/inc_dec_2bit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_slice.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/reg_latch.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/inc_dec.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_shifter_core.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_prep_daa.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_8.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_3z.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_2z.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_core.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_bit_select.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/address_mux.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/sequencer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/resets.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/reg_file.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/reg_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/pla_decode.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/pin_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/memory_ifc.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/ir.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/interrupts.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/execute.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/decode_state.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/data_switch_mask.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/data_switch.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/data_pins.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/control_pins_n.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/clk_delay.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/bus_switch.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/bus_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_select.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_flags.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/alu.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/address_pins.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/address_latch.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../CPU FILES/Aaron a-z80 - Py Export/z80_top_direct_n.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s250ecp132-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/inc_dec_2bit.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_slice.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/reg_latch.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/inc_dec.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_shifter_core.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_prep_daa.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_mux_8.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_mux_4.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_mux_3z.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_mux_2z.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_mux_2.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_core.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_bit_select.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/address_mux.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/sequencer.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/resets.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/reg_file.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/reg_control.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/pla_decode.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/pin_control.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/memory_ifc.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/ir.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/interrupts.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/execute.v" into library work
Parsing verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/exec_module.vh" included at line 43. [C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/execute.v:43]
Parsing verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/temp_wires.vh" included at line 134. [C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/execute.v:134]
Parsing verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/exec_zero.vh" included at line 142. [C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/execute.v:142]
Parsing verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/exec_matrix_compiled.vh" included at line 161. [C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/execute.v:161]
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/decode_state.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/data_switch_mask.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/data_switch.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/data_pins.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/control_pins_n.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/clk_delay.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/bus_switch.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/bus_control.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_select.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_flags.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu_control.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/alu.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/address_pins.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/address_latch.v" into library work
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/z80_top_direct_n.v" into library work
Parsing verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/core.vh" included at line 43. [C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/z80_top_direct_n.v:43]
Parsing verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/globals.vh" included at line 22. [C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/core.vh:22]
Parsing verilog file "C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/coremodules.vh" included at line 46. [C:/Users/redbr/Desktop/fpga-files/CPU FILES/Aaron a-z80 - Py Export/core.vh:46]
Analyzing Verilog file "C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80LedReset/top.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80LedReset/top.ucf]
Finished Parsing UCF File [C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/z80LedReset/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c28b81fb
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  mclk]]
startgroup
set_property package_pin G12 [get_ports reset]
endgroup
startgroup
set_property package_pin G1 [get_ports {Led[7]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {Led[6]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {Led[5]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {Led[4]}]
endgroup
startgroup
set_property package_pin N6 [get_ports {Led[3]}]
endgroup
set_property package_pin "" [get_ports [list  {Led[2]}]]
startgroup
set_property package_pin P6 [get_ports {Led[3]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {Led[2]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Led[1]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {Led[0]}]
endgroup
startgroup
set_property package_pin B8 [get_ports mclk]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Oct 23 14:31:12 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
