# UVM_calculator

## Project Description

This repo is meant to learn UVM using SystemVerilog

## ğŸ”¨ Project Features

This project is capable of performing functional verification of a simple calculator (that performs the four basic arithmetic operations) developed in Systemverilog by creating a verification environment developed according to the UVM methodology.

![](doc/figs/calculator_bd.png)

## âœ”ï¸ Techniques and technologies used

- `Systemverilog`
- `UVM`
- `Functional Verification`
- `Simulation of a verification environment`

## ğŸ“ Access to the project

You can [download the project's source code](https://github.com/MarleyLobao/UVM_calculator.git).

## ğŸ› ï¸ Execute the project

The Makefile in the `tb/rundir/` directory has the following options:
- `make sim`: Run the project with Xcelium Logic Simulator from Cadence;
- `make gui`: Run the simulation using Simvision's GUI.

When you run `calculator_test` you should notice at the end of the log 1000 matches with the reference model ğŸ† 

## ğŸ“š More about me

`in` [My LinkedIn](https://www.linkedin.com/in/marley-lobao-de-sousa/)
