Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\ipcore_dir\Memory.v" into library work
Parsing module <Memory>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\tempRegister.v" into library work
Parsing module <tempRegister>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\single_signext.v" into library work
Parsing module <single_signext>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\mux4_1.v" into library work
Parsing module <mux4_1>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\mux2_1.v" into library work
Parsing module <mux2_1>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\leftShift2Bits.v" into library work
Parsing module <leftShift2Bits>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" into library work
Parsing module <CPU_ctrl>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\combine.v" into library work
Parsing module <combine>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALUctrl.v" into library work
Parsing module <ALUctrl>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <tempRegister>.

Elaborating module <mux2_1>.
WARNING:HDLCompiler:189 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 48: Size mismatch in connection of port <S>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <Memory>.
WARNING:HDLCompiler:1499 - "D:\ISEprogram\Exp05\final\multiCPU\ipcore_dir\Memory.v" Line 39: Empty module <Memory> remains a black box.
WARNING:HDLCompiler:189 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 56: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 63: Size mismatch in connection of port <A>. Formal port size is 32-bit while actual signal size is 5-bit.

Elaborating module <register_file>.
WARNING:HDLCompiler:189 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 73: Size mismatch in connection of port <reg_W_addr>. Formal port size is 5-bit while actual signal size is 6-bit.

Elaborating module <single_signext>.

Elaborating module <leftShift2Bits>.

Elaborating module <combine>.
WARNING:HDLCompiler:189 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 85: Size mismatch in connection of port <ip2>. Formal port size is 28-bit while actual signal size is 32-bit.

Elaborating module <mux4_1>.
WARNING:HDLCompiler:189 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 90: Size mismatch in connection of port <B>. Formal port size is 32-bit while actual signal size is 3-bit.

Elaborating module <ALUctrl>.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALUctrl.v" Line 27: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALUctrl.v" Line 28: Result of 7-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALUctrl.v" Line 31: Result of 7-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALUctrl.v" Line 32: Result of 7-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALUctrl.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALUctrl.v" Line 36: Result of 7-bit expression is truncated to fit in 3-bit target.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALU.v" Line 62: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <CPU_ctrl>.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 66: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 67: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 68: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 69: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 70: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 71: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 72: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 73: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 74: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 75: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 76: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 78: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 79: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v" Line 80: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 107: Assignment to lorD ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 108: Assignment to MemtoReg ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 24: Net <IorD> does not have a driver.
WARNING:HDLCompiler:634 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 27: Net <MemToReg> does not have a driver.
WARNING:HDLCompiler:634 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 39: Net <ALUOutResult[31]> does not have a driver.
WARNING:HDLCompiler:552 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 71: Input port reg_R_addr_C[4] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" Line 99: Input port D[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v".
WARNING:Xst:2898 - Port 'reg_R_addr_C', unconnected in block instance 'r1', is tied to GND.
WARNING:Xst:2898 - Port 'D', unconnected in block instance 'finalMUX', is tied to GND.
INFO:Xst:3210 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" line 71: Output port <rdata_C> of the instance <r1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" line 96: Output port <overflow> of the instance <ALUpart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" line 102: Output port <lorD> of the instance <CPU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" line 102: Output port <MemRead> of the instance <CPU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\Top.v" line 102: Output port <MemtoReg> of the instance <CPU> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ALUOutResult> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IorD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MemToReg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <tempRegister>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\tempRegister.v".
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
Unit <tempRegister> synthesized.

Synthesizing Unit <mux2_1>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\mux2_1.v".
        N = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_1> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\register_file.v".
    Found 992-bit register for signal <n0056[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <reg_R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 33.
    Found 32-bit 31-to-1 multiplexer for signal <reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 34.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <single_signext>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\single_signext.v".
    Summary:
	no macro.
Unit <single_signext> synthesized.

Synthesizing Unit <leftShift2Bits>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\leftShift2Bits.v".
WARNING:Xst:647 - Input <data_in<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <leftShift2Bits> synthesized.

Synthesizing Unit <combine>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\combine.v".
    Summary:
	no macro.
Unit <combine> synthesized.

Synthesizing Unit <mux4_1>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\mux4_1.v".
        N = 32
    Found 32-bit 4-to-1 multiplexer for signal <S> created at line 25.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4_1> synthesized.

Synthesizing Unit <ALUctrl>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALUctrl.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ALUctrl> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\ALU.v".
        one = 32'b00000000000000000000000000000001
        zero_0 = 32'b00000000000000000000000000000000
    Found 32-bit subtractor for signal <res_sub> created at line 35.
    Found 32-bit adder for signal <res_add> created at line 34.
    Found 32-bit 8-to-1 multiplexer for signal <res> created at line 47.
WARNING:Xst:737 - Found 1-bit latch for signal <checkAdd<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_7_o> created at line 37
    Found 32-bit comparator greater for signal <GND_44_o_A[31]_LessThan_86_o> created at line 59
    Found 32-bit comparator greater for signal <GND_44_o_B[31]_LessThan_87_o> created at line 59
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <CPU_ctrl>.
    Related source file is "D:\ISEprogram\Exp05\final\multiCPU\CPUcode\CPU_ctrl.v".
    Found 4-bit register for signal <state>.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  24 Multiplexer(s).
Unit <CPU_ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 2
 4-bit register                                        : 1
 992-bit register                                      : 1
# Latches                                              : 197
 1-bit latch                                           : 197
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 23
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Memory.ngc>.
Loading core <Memory> for timing and area information for instance <Instruction>.
WARNING:Xst:1294 - Latch <data_out_30> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_29> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_28> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_27> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_26> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_25> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_24> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_23> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_22> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_21> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_20> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_19> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_18> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_17> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_16> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_15> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_14> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_13> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_12> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_11> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_10> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_9> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_8> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_7> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_6> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_5> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_4> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_3> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_2> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_1> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_0> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_31> is equivalent to a wire in block <MDR>.
WARNING:Xst:1294 - Latch <data_out_30> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_29> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_28> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_27> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_26> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_25> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_24> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_23> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_22> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_21> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_20> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_19> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_18> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_17> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_16> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_15> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_14> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_13> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_12> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_11> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_10> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_9> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_8> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_7> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_6> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_5> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_4> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_3> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_2> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_1> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_0> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_31> is equivalent to a wire in block <A>.
WARNING:Xst:1294 - Latch <data_out_30> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_29> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_28> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_27> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_26> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_25> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_24> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_23> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_22> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_21> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_20> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_19> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_18> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_17> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_16> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_15> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_14> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_13> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_12> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_11> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_10> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_9> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_8> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_7> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_6> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_5> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_4> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_3> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_2> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_1> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_0> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_31> is equivalent to a wire in block <B>.
WARNING:Xst:1294 - Latch <data_out_30> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_29> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_28> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_27> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_26> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_25> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_24> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_23> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_22> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_21> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_20> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_19> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_18> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_17> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_16> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_15> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_14> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_13> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_12> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_11> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_10> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_9> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_8> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_7> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_6> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_5> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_4> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_3> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_2> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_1> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_0> is equivalent to a wire in block <ALUout>.
WARNING:Xst:1294 - Latch <data_out_31> is equivalent to a wire in block <ALUout>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 996
 Flip-Flops                                            : 996
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 23
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <tempRegister> ...

Optimizing unit <Top> ...

Optimizing unit <register_file> ...

Optimizing unit <CPU_ctrl> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <ALUpart/checkAdd_31> of sequential type is unconnected in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_31> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_0> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_1> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_2> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_3> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_4> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_5> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_6> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_7> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_8> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_9> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_10> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_11> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_12> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_13> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_14> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_15> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_16> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_17> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_18> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_19> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_20> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_21> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_22> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_23> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_24> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_25> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_26> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_27> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_28> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_29> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <ALUout/data_out_30> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_31> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_0> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_1> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_2> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_3> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_4> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_5> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_6> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_7> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_8> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_9> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_10> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_11> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_12> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_13> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_14> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_15> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_16> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_17> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_18> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_19> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_20> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_21> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_22> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_23> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_24> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_25> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_26> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_27> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_28> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_29> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <B/data_out_30> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_31> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_0> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_1> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_2> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_3> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_4> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_5> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_6> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_7> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_8> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_9> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_10> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_11> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_12> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_13> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_14> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_15> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_16> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_17> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_18> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_19> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_20> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_21> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_22> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_23> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_24> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_25> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_26> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_27> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_28> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_29> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <A/data_out_30> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_31> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_0> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_1> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_2> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_3> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_4> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_5> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_6> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_7> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_8> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_9> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_10> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_11> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_12> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_13> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_14> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_15> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_16> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_17> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_18> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_19> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_20> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_21> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_22> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_23> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_24> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_25> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_26> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_27> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_28> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_29> is equivalent to a wire in block <Top>.
WARNING:Xst:1294 - Latch <MDR/data_out_30> is equivalent to a wire in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 996
 Flip-Flops                                            : 996

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2296
#      GND                         : 2
#      LUT2                        : 2
#      LUT3                        : 996
#      LUT4                        : 105
#      LUT5                        : 307
#      LUT6                        : 674
#      MUXCY                       : 80
#      MUXF7                       : 64
#      VCC                         : 2
#      XORCY                       : 64
# FlipFlops/Latches                : 1064
#      FDC                         : 4
#      FDCE                        : 988
#      FDPE                        : 4
#      LD                          : 68
# RAMS                             : 2
#      RAMB36E1                    : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1064  out of  202800     0%  
 Number of Slice LUTs:                 2084  out of  101400     2%  
    Number used as Logic:              2084  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2104
   Number with an unused Flip Flop:    1040  out of   2104    49%  
   Number with an unused LUT:            20  out of   2104     0%  
   Number of fully used LUT-FF pairs:  1044  out of   2104    49%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    400     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    325     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+-------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)   | Load  |
-----------------------------------------------------------------------------+-------------------------+-------+
clk                                                                          | BUFGP                   | 998   |
CPU/state[3]_PWR_51_o_Select_25_o(CPU/Mmux_state[3]_PWR_51_o_Select_25_o13:O)| NONE(*)(CPU/nextstate_3)| 4     |
PCCtrl(PCCtrl7:O)                                                            | BUFG(*)(PC/data_out_31) | 32    |
IRWrite(CPU/GND_78_o_GND_78_o_equal_66_o<3>1:O)                              | BUFG(*)(IR/data_out_31) | 32    |
-----------------------------------------------------------------------------+-------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                       | Buffer(FF name)                                                                                                                                  | Load  |
-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Instruction/N1(Instruction/XST_GND:G)| NONE(Instruction/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 4     |
-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.662ns (Maximum Frequency: 273.049MHz)
   Minimum input arrival time before clock: 0.839ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.837ns (frequency: 352.535MHz)
  Total number of paths / destination ports: 45632 / 2016
-------------------------------------------------------------------------
Delay:               2.837ns (Levels of Logic = 5)
  Source:            r1/register_31_176 (FF)
  Destination:       Instruction/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: r1/register_31_176 to Instruction/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.534  r1/register_31_176 (r1/register_31_176)
     LUT6:I2->O            1   0.043   0.522  r1/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_822 (r1/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_822)
     LUT6:I2->O            1   0.043   0.000  r1/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_37 (r1/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_37)
     MUXF7:I1->O           1   0.178   0.350  r1/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_2_f7_6 (r1/reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT<16>)
     LUT6:I5->O            2   0.043   0.344  r1/Mmux_rdata_B81 (Rdata2<16>)
     begin scope: 'Instruction:dina<16>'
     RAMB36E1:DIADI15          0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      2.837ns (1.086ns logic, 1.751ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCCtrl'
  Clock period: 3.662ns (frequency: 273.049MHz)
  Total number of paths / destination ports: 26979 / 32
-------------------------------------------------------------------------
Delay:               3.662ns (Levels of Logic = 37)
  Source:            PC/data_out_0 (LATCH)
  Destination:       PC/data_out_31 (LATCH)
  Source Clock:      PCCtrl falling
  Destination Clock: PCCtrl falling

  Data Path: PC/data_out_0 to PC/data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.330   0.367  PC/data_out_0 (PC/data_out_0)
     LUT4:I3->O            4   0.043   0.356  ALUMUXA/Mmux_S11 (ALUInA<0>)
     MUXCY:DI->O           1   0.228   0.000  ALUpart/Madd_res_add_cy<0> (ALUpart/Madd_res_add_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<1> (ALUpart/Madd_res_add_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<2> (ALUpart/Madd_res_add_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<3> (ALUpart/Madd_res_add_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<4> (ALUpart/Madd_res_add_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<5> (ALUpart/Madd_res_add_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<6> (ALUpart/Madd_res_add_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<7> (ALUpart/Madd_res_add_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<8> (ALUpart/Madd_res_add_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<9> (ALUpart/Madd_res_add_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<10> (ALUpart/Madd_res_add_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<11> (ALUpart/Madd_res_add_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<12> (ALUpart/Madd_res_add_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<13> (ALUpart/Madd_res_add_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<14> (ALUpart/Madd_res_add_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<15> (ALUpart/Madd_res_add_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<16> (ALUpart/Madd_res_add_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<17> (ALUpart/Madd_res_add_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<18> (ALUpart/Madd_res_add_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<19> (ALUpart/Madd_res_add_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<20> (ALUpart/Madd_res_add_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<21> (ALUpart/Madd_res_add_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<22> (ALUpart/Madd_res_add_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<23> (ALUpart/Madd_res_add_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<24> (ALUpart/Madd_res_add_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<25> (ALUpart/Madd_res_add_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<26> (ALUpart/Madd_res_add_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<27> (ALUpart/Madd_res_add_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<28> (ALUpart/Madd_res_add_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  ALUpart/Madd_res_add_cy<29> (ALUpart/Madd_res_add_cy<29>)
     XORCY:CI->O           1   0.262   0.350  ALUpart/Madd_res_add_xor<30> (ALUpart/res_add<30>)
     LUT6:I5->O            1   0.043   0.350  ALUpart/Mmux_res7_A23 (ALUpart/Mmux_res7_rs_A<30>)
     LUT5:I4->O            1   0.043   0.000  ALUpart/Mmux_res7_rs_lut<30> (ALUpart/Mmux_res7_rs_lut<30>)
     MUXCY:S->O            0   0.238   0.000  ALUpart/Mmux_res7_rs_cy<30> (ALUpart/Mmux_res7_rs_cy<30>)
     XORCY:CI->O           2   0.262   0.355  ALUpart/Mmux_res7_rs_xor<31> (res<31>)
     LUT4:I3->O            1   0.043   0.000  finalMUX/Mmux_S251 (finalSelectResult<31>)
     LD:D                     -0.034          PC/data_out_31
    ----------------------------------------
    Total                      3.662ns (1.883ns logic, 1.779ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 996 / 996
-------------------------------------------------------------------------
Offset:              0.839ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       r1/register_31_991 (FF)
  Destination Clock: clk rising

  Data Path: rst to r1/register_31_991
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1000   0.000   0.575  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.264          r1/register_31_0
    ----------------------------------------
    Total                      0.839ns (0.264ns logic, 0.575ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CPU/state[3]_PWR_51_o_Select_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IRWrite        |         |         |    2.158|         |
clk            |         |         |    1.799|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCCtrl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IRWrite        |         |         |    6.215|         |
PCCtrl         |         |         |    3.662|         |
clk            |         |         |    5.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CPU/state[3]_PWR_51_o_Select_25_o|         |    0.669|         |         |
IRWrite                          |         |    3.187|         |         |
clk                              |    2.837|         |         |         |
---------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.05 secs
 
--> 

Total memory usage is 447912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  335 (   0 filtered)
Number of infos    :    7 (   0 filtered)

