{
  "Top": "hls_macc",
  "RtlTop": "hls_macc",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_HLS_MACC_PERIPH_BUS",
        "registerRefs": ["a"]
      }
    },
    "b": {
      "index": "1",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_HLS_MACC_PERIPH_BUS",
        "registerRefs": ["b"]
      }
    },
    "accum": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_HLS_MACC_PERIPH_BUS",
        "registerRefs": [
          "accum",
          "accum_clr"
        ]
      }
    },
    "accum_clr": {
      "index": "3",
      "type": {
        "dataType": "_Bool",
        "dataWidth": "1",
        "interfaceRef": "s_axi_HLS_MACC_PERIPH_BUS",
        "registerRefs": ["accum_clr"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "8",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_macc",
    "Version": "1.0",
    "DisplayName": "Hls_macc",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/hls_macc.c"],
    "Vhdl": [
      "impl\/vhdl\/hls_macc_HLS_MACC_PERIPH_BUS_s_axi.vhd",
      "impl\/vhdl\/hls_macc_mul_32s_bkb.vhd",
      "impl\/vhdl\/hls_macc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hls_macc_HLS_MACC_PERIPH_BUS_s_axi.v",
      "impl\/verilog\/hls_macc_mul_32s_bkb.v",
      "impl\/verilog\/hls_macc.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/hls_macc_v1_0\/data\/hls_macc.mdd",
      "impl\/misc\/drivers\/hls_macc_v1_0\/data\/hls_macc.tcl",
      "impl\/misc\/drivers\/hls_macc_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/hls_macc_v1_0\/src\/xhls_macc.c",
      "impl\/misc\/drivers\/hls_macc_v1_0\/src\/xhls_macc.h",
      "impl\/misc\/drivers\/hls_macc_v1_0\/src\/xhls_macc_hw.h",
      "impl\/misc\/drivers\/hls_macc_v1_0\/src\/xhls_macc_linux.c",
      "impl\/misc\/drivers\/hls_macc_v1_0\/src\/xhls_macc_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/wrk\/ETH_ToE_Github\/ug871-design-files\/Using_IP_with_Zynq\/lab1\/hls_macc\/vhls_prj\/solution1\/.autopilot\/db\/hls_macc.design.xml",
    "DebugDir": "C:\/wrk\/ETH_ToE_Github\/ug871-design-files\/Using_IP_with_Zynq\/lab1\/hls_macc\/vhls_prj\/solution1\/.debug",
    "ProtoInst": ["C:\/wrk\/ETH_ToE_Github\/ug871-design-files\/Using_IP_with_Zynq\/lab1\/hls_macc\/vhls_prj\/solution1\/.debug\/hls_macc.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_HLS_MACC_PERIPH_BUS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "HLS_MACC_PERIPH_BUS",
      "bundle_role": "interrupt"
    },
    "s_axi_HLS_MACC_PERIPH_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_HLS_MACC_PERIPH_BUS",
      "param_prefix": "C_S_AXI_HLS_MACC_PERIPH_BUS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "a",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of a",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of a"
            }]
        },
        {
          "offset": "0x18",
          "name": "b",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of b",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of b"
            }]
        },
        {
          "offset": "0x20",
          "name": "accum",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of accum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "accum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of accum"
            }]
        },
        {
          "offset": "0x24",
          "name": "accum_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of accum",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "accum_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal accum_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "accum_clr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of accum_clr",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "accum_clr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of accum_clr"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "1"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "1"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_HLS_MACC_PERIPH_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_HLS_MACC_PERIPH_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "hls_macc"},
    "Info": {"hls_macc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"hls_macc": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.115"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "510",
          "LUT": "371",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "hls_macc",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-10-12 12:42:09 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1.3"
  }
}
