#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 25 11:48:37 2018
# Process ID: 25727
# Current directory: /home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.runs/synth_1/main.vds
# Journal file: /home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25735 
WARNING: [Synth 8-2611] redeclaration of ansi port number is not allowed [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/imports/new/sevenseg.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1277.145 ; gain = 85.188 ; free physical = 412 ; free virtual = 1620
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/imports/new/debouncer.v:23]
	Parameter M bound to: 12000000 - type: integer 
	Parameter tsh bound to: 6000000 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/imports/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'coin_stack' [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/new/coin_stack.v:1]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/new/coin_stack.v:17]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/new/coin_stack.v:18]
INFO: [Synth 8-6155] done synthesizing module 'coin_stack' (2#1) [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/new/coin_stack.v:1]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/imports/new/sevenseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (3#1) [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/imports/new/sevenseg.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'number' does not match port width (16) of module 'sevenseg' [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/new/main.v:50]
INFO: [Synth 8-6155] done synthesizing module 'main' (4#1) [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design main has unconnected port led[15]
WARNING: [Synth 8-3331] design main has unconnected port led[14]
WARNING: [Synth 8-3331] design main has unconnected port led[13]
WARNING: [Synth 8-3331] design main has unconnected port led[12]
WARNING: [Synth 8-3331] design main has unconnected port led[11]
WARNING: [Synth 8-3331] design main has unconnected port led[10]
WARNING: [Synth 8-3331] design main has unconnected port led[9]
WARNING: [Synth 8-3331] design main has unconnected port led[8]
WARNING: [Synth 8-3331] design main has unconnected port led[7]
WARNING: [Synth 8-3331] design main has unconnected port led[6]
WARNING: [Synth 8-3331] design main has unconnected port led[5]
WARNING: [Synth 8-3331] design main has unconnected port led[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1305.395 ; gain = 113.438 ; free physical = 429 ; free virtual = 1640
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1305.395 ; gain = 113.438 ; free physical = 429 ; free virtual = 1639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1305.395 ; gain = 113.438 ; free physical = 429 ; free virtual = 1639
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/constrs_1/imports/constrs_1/Bays3.xdc]
Finished Parsing XDC File [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/constrs_1/imports/constrs_1/Bays3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/constrs_1/imports/constrs_1/Bays3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1636.738 ; gain = 0.000 ; free physical = 141 ; free virtual = 1383
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1636.738 ; gain = 444.781 ; free physical = 218 ; free virtual = 1460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1636.738 ; gain = 444.781 ; free physical = 218 ; free virtual = 1459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1636.738 ; gain = 444.781 ; free physical = 219 ; free virtual = 1462
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/imports/new/debouncer.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1636.738 ; gain = 444.781 ; free physical = 210 ; free virtual = 1452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 9     
	   2 Input     23 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module coin_stack 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module sevenseg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'test/total_reg[9:0]' into 'test/total_reg[9:0]' [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/new/coin_stack.v:22]
WARNING: [Synth 8-6014] Unused sequential element test/total_reg was removed.  [/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.srcs/sources_1/new/coin_stack.v:22]
DSP Report: Generating DSP test/total_number_reg, operation Mode is: ((A:0x2)'*(B:0x1f4))'.
DSP Report: register test/total_reg is absorbed into DSP test/total_number_reg.
DSP Report: register test/total_number_reg is absorbed into DSP test/total_number_reg.
DSP Report: operator test/total_number0 is absorbed into DSP test/total_number_reg.
WARNING: [Synth 8-3331] design main has unconnected port led[15]
WARNING: [Synth 8-3331] design main has unconnected port led[14]
WARNING: [Synth 8-3331] design main has unconnected port led[13]
WARNING: [Synth 8-3331] design main has unconnected port led[12]
WARNING: [Synth 8-3331] design main has unconnected port led[11]
WARNING: [Synth 8-3331] design main has unconnected port led[10]
WARNING: [Synth 8-3331] design main has unconnected port led[9]
WARNING: [Synth 8-3331] design main has unconnected port led[8]
WARNING: [Synth 8-3331] design main has unconnected port led[7]
WARNING: [Synth 8-3331] design main has unconnected port led[6]
WARNING: [Synth 8-3331] design main has unconnected port led[5]
WARNING: [Synth 8-3331] design main has unconnected port led[4]
INFO: [Synth 8-3886] merging instance 'test/total_reg[0]' (FDE) to 'test/total_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test/total_reg[1] )
INFO: [Synth 8-3886] merging instance 'test/total_reg[2]' (FDE) to 'test/total_reg[9]'
INFO: [Synth 8-3886] merging instance 'test/total_reg[9]' (FDE) to 'test/total_reg[8]'
INFO: [Synth 8-3886] merging instance 'test/total_reg[8]' (FDE) to 'test/total_reg[7]'
INFO: [Synth 8-3886] merging instance 'test/total_reg[7]' (FDE) to 'test/total_reg[6]'
INFO: [Synth 8-3886] merging instance 'test/total_reg[6]' (FDE) to 'test/total_reg[5]'
INFO: [Synth 8-3886] merging instance 'test/total_reg[5]' (FDE) to 'test/total_reg[4]'
INFO: [Synth 8-3886] merging instance 'test/total_reg[3]' (FDE) to 'test/total_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test/total_reg[4] )
WARNING: [Synth 8-3332] Sequential element (test/total_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (test/total_reg[1]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1636.738 ; gain = 444.781 ; free physical = 197 ; free virtual = 1443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main        | ((A:0x2)'*(B:0x1f4))' | 10     | 9      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1636.738 ; gain = 444.781 ; free physical = 102 ; free virtual = 1294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1654.762 ; gain = 462.805 ; free physical = 126 ; free virtual = 1293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1654.762 ; gain = 462.805 ; free physical = 124 ; free virtual = 1291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1654.762 ; gain = 462.805 ; free physical = 124 ; free virtual = 1291
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1654.762 ; gain = 462.805 ; free physical = 124 ; free virtual = 1291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1654.762 ; gain = 462.805 ; free physical = 124 ; free virtual = 1291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1654.762 ; gain = 462.805 ; free physical = 124 ; free virtual = 1291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1654.762 ; gain = 462.805 ; free physical = 124 ; free virtual = 1291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1654.762 ; gain = 462.805 ; free physical = 124 ; free virtual = 1291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    23|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     1|
|5     |LUT2      |    92|
|6     |LUT3      |     2|
|7     |LUT4      |    19|
|8     |LUT5      |    18|
|9     |LUT6      |    61|
|10    |FDRE      |    53|
|11    |FDSE      |    48|
|12    |IBUF      |     4|
|13    |OBUF      |    15|
|14    |OBUFT     |    12|
+------+----------+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            |   350|
|2     |  btnc       |debouncer   |    95|
|3     |  btnd       |debouncer_0 |    95|
|4     |  btnu       |debouncer_1 |    95|
|5     |  seg_driver |sevenseg    |    31|
|6     |  test       |coin_stack  |     2|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1654.762 ; gain = 462.805 ; free physical = 124 ; free virtual = 1291
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1654.762 ; gain = 131.461 ; free physical = 189 ; free virtual = 1355
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1654.770 ; gain = 462.805 ; free physical = 189 ; free virtual = 1355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 1654.770 ; gain = 463.000 ; free physical = 191 ; free virtual = 1359
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jose/Documents/UC/Lab. digitales/Exp5Vendomatica/Exp5Vendomatica.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1678.773 ; gain = 0.000 ; free physical = 188 ; free virtual = 1360
INFO: [Common 17-206] Exiting Vivado at Thu Oct 25 11:49:41 2018...
