# do autograder_regress.do
# ** Warning: (vlib-34) Library already exists at "work".
# Start time: 14:40:08 on Nov 09,2021
# vlog lab5_top.v 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module lab5_top
# -- Compiling module input_iface
# -- Compiling module vDFF
# -- Compiling module sseg
# 
# Top level modules:
# 	lab5_top
# End time: 14:40:09 on Nov 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Start time: 14:40:09 on Nov 09,2021
# vlog lab5_autograder_check.v 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module lab5_check_1
# -- Compiling module lab5_check_2
# -- Compiling module lab5_check_3
# -- Compiling module lab5_check_4
# 
# Top level modules:
# 	lab5_check_1
# 	lab5_check_2
# 	lab5_check_3
# 	lab5_check_4
# End time: 14:40:09 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c work.lab5_check_1 
# Start time: 14:40:09 on Nov 09,2021
# Loading work.lab5_check_1
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# CHECK #1 DONE: Your register file, shifter and ALU appear compatible with the
# autograder. ** NOTE ** You must also manually verify you had no simulation
# warnings (above) and that you have no inferred latches (e.g., using Quartus).
# ** Note: $stop    : lab5_autograder_check.v(80)
#    Time: 10 ps  Iteration: 0  Instance: /lab5_check_1
# Break in Module lab5_check_1 at lab5_autograder_check.v line 80
# Stopped at lab5_autograder_check.v line 80
# End time: 14:40:09 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c work.lab5_check_2 
# Start time: 14:40:09 on Nov 09,2021
# Loading work.lab5_check_2
# Loading work.regfile_tb
# Loading work.regfile
# Loading work.shifter_tb
# Loading work.shifter
# Loading work.ALU_tb
# Loading work.ALU
# REG: 0 x 0000000000000000 000 1 000 xxxxxxxxxxxxxxxx
# SFT: 0 xxxxxxxxxxxxxxxx xx xxxxxxxxxxxxxxxx
# ALU: 0 xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xx xxxxxxxxxxxxxxxx x
# ALU: 0 0000000000000001 0000000000000001 00 xxxxxxxxxxxxxxxx x
# SFT: 0 1000010000100001 00 xxxxxxxxxxxxxxxx
# REG: 0 0 0000000000000000 000 1 000 xxxxxxxxxxxxxxxx
# SFT: 0 1000010000100001 00 1000010000100001
# ALU: 0 0000000000000001 0000000000000001 00 0000000000000010 x
# ALU: 0 0000000000000001 0000000000000001 00 0000000000000010 0
# REG: 0 1 0000000000000000 000 1 000 xxxxxxxxxxxxxxxx
# REG: 0 1 0000000000000000 000 1 000 0000000000000000
# ALU: 0 0000000000000010 0000000000000001 01 0000000000000010 0
# SFT: 0 1000010000100001 01 1000010000100001
# REG: 0 0 0000000000000111 001 1 001 0000000000000000
# REG: 0 0 0000000000000111 001 1 001 xxxxxxxxxxxxxxxx
# SFT: 0 1000010000100001 01 0000100001000010
# ALU: 0 0000000000000010 0000000000000001 01 0000000000000001 0
# REG: 0 1 0000000000000111 001 1 001 xxxxxxxxxxxxxxxx
# REG: 0 1 0000000000000111 001 1 001 0000000000000111
# ALU: 0 0000000000000101 0000000000000110 10 0000000000000001 0
# SFT: 0 1000010000100001 10 0000100001000010
# REG: 0 0 1111000000000000 010 1 010 0000000000000111
# REG: 0 0 1111000000000000 010 1 010 xxxxxxxxxxxxxxxx
# SFT: 0 1000010000100001 10 0100001000010000
# ALU: 0 0000000000000101 0000000000000110 10 0000000000000100 0
# REG: 0 1 1111000000000000 010 1 010 xxxxxxxxxxxxxxxx
# REG: 0 1 1111000000000000 010 1 010 1111000000000000
# ALU: 0 0000000000000101 0000000000000110 11 0000000000000100 0
# SFT: 0 1000010000100001 11 0100001000010000
# REG: 0 0 1111000000000000 001 0 001 1111000000000000
# REG: 0 0 1111000000000000 001 0 001 0000000000000111
# SFT: 0 1000010000100001 11 1100001000010000
# ALU: 0 0000000000000101 0000000000000110 11 1111111111111001 0
# REG: 0 1 1111000000000000 001 0 001 0000000000000111
# ALU: 0 0000000000000110 0000000000000110 01 1111111111111001 0
# SFT: 0 0100001000010000 11 1100001000010000
# REG: 0 0 0000000000000111 000 0 000 0000000000000111
# REG: 0 0 0000000000000111 000 0 000 0000000000000000
# SFT: 0 0100001000010000 11 0010000100001000
# ALU: 0 0000000000000110 0000000000000110 01 0000000000000000 0
# ALU: 0 0000000000000110 0000000000000110 01 0000000000000000 1
# REG: 0 1 0000000000000111 000 0 000 0000000000000000
# 
# PASSED SHIFTER TESTS
# 
# ALU: 0 0000000000000001 0000000000000010 01 0000000000000000 1
# REG: 0 0 0111011101110111 111 1 111 0000000000000000
# REG: 0 0 0111011101110111 111 1 111 xxxxxxxxxxxxxxxx
# ALU: 0 0000000000000001 0000000000000010 01 1111111111111111 1
# ALU: 0 0000000000000001 0000000000000010 01 1111111111111111 0
# REG: 0 1 0111011101110111 111 1 111 xxxxxxxxxxxxxxxx
# REG: 0 1 0111011101110111 111 1 111 0111011101110111
# ALU: 0 1111111111111101 0000000000000111 00 1111111111111111 0
# REG: 0 0 0001000100010001 001 1 001 0111011101110111
# REG: 0 0 0001000100010001 001 1 001 0000000000000111
# ALU: 0 1111111111111101 0000000000000111 00 0000000000000100 0
# REG: 0 1 0001000100010001 001 1 001 0000000000000111
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
#  
# PASSED REGFILE TESTS
#  
#  
# PASSED ALU TESTS
#  
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# REG: 0 1 0001000100010001 001 1 001 0001000100010001
# REG: 0 0 0001000100010001 001 1 001 0001000100010001
# CHECK #2 DONE: Your unit level testbenches appear compatible with the autograder.
# ** NOTE ** You must manually verify you had no simulation warnings
# by looking above this line in the transcript window in ModelSim.
# ** Note: $stop    : lab5_autograder_check.v(128)
#    Time: 500 ps  Iteration: 0  Instance: /lab5_check_2
# Break in Module lab5_check_2 at lab5_autograder_check.v line 128
# Stopped at lab5_autograder_check.v line 128
# End time: 14:40:09 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c work.lab5_check_3 
# Start time: 14:40:09 on Nov 09,2021
# Loading work.lab5_check_3
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
#  
#  
# PASSED DATAPATH TESTS
#  
# CHECK #3 DONE: Your datapath testbench appears compatible with the autograder.
# ** NOTE ** You must manually verify you had no simulation warnings
# by looking above this line in the transcript window in ModelSim.
# ** Note: $stop    : lab5_autograder_check.v(155)
#    Time: 500 ps  Iteration: 0  Instance: /lab5_check_3
# Break in Module lab5_check_3 at lab5_autograder_check.v line 155
# Stopped at lab5_autograder_check.v line 155
# End time: 14:40:10 on Nov 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c work.lab5_check_4 
# Start time: 14:40:10 on Nov 09,2021
# Loading work.lab5_check_4
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# CHECK #4 DONE: Your datapath appears to be compatibile with the autograder.
# ** NOTE ** You must manually verify you had no simulation warnings
# (above) and that you have no inferred latches (e.g., using Quartus).
# ** Note: $stop    : lab5_autograder_check.v(333)
#    Time: 70 ps  Iteration: 0  Instance: /lab5_check_4
# Break in Module lab5_check_4 at lab5_autograder_check.v line 333
# Stopped at lab5_autograder_check.v line 333
# End time: 14:40:10 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
