

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Mon Dec 30 16:17:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  35.160 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  1.150 us|  1.150 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |        5|        5|  0.250 us|  0.250 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    638|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        5|  55|   2717|   8552|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    119|    -|
|Register         |        -|   -|   3302|    320|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|  55|   6019|   9629|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        4|  68|     17|     54|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_2_full_dsp_1_U16      |dadd_64ns_64ns_64_2_full_dsp_1      |        0|   3|  342|  1065|    0|
    |dadd_64ns_64ns_64_2_full_dsp_1_U17      |dadd_64ns_64ns_64_2_full_dsp_1      |        0|   3|  342|  1065|    0|
    |dadd_64ns_64ns_64_2_full_dsp_1_U18      |dadd_64ns_64ns_64_2_full_dsp_1      |        0|   3|  342|  1065|    0|
    |dadddsub_64ns_64ns_64_2_full_dsp_1_U15  |dadddsub_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U22         |dcmp_64ns_64ns_1_1_no_dsp_1         |        0|   0|    0|     0|    0|
    |ddiv_64ns_64ns_64_10_no_dsp_1_U21       |ddiv_64ns_64ns_64_10_no_dsp_1       |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U20       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   546|    0|
    |dsub_64ns_64ns_64_2_full_dsp_1_U19      |dsub_64ns_64ns_64_2_full_dsp_1      |        0|   3|  342|  1065|    0|
    |grp_exp_generic_double_s_fu_89          |exp_generic_double_s                |        5|  29|  751|  2681|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                   |                                    |        5|  55| 2717|  8552|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |and_ln10_1_fu_317_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln10_fu_311_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_217_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln9_1_fu_293_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln9_fu_287_p2                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_120                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_490                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_499                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_523                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_612                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_653                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_711                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_713                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_871                      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_call_state3         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_call_state3_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred141_state22          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred148_state22          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred534_state10          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred747_state13          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred752_state13          |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_305_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln36_fu_193_p2                   |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln38_fu_240_p2                   |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln45_fu_199_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln46_1_fu_211_p2                 |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln46_fu_205_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln54_fu_223_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln9_1_fu_281_p2                  |      icmp|   0|  0|  12|          11|           1|
    |icmp_ln9_fu_275_p2                    |      icmp|   0|  0|  12|          11|          10|
    |ap_condition_617                      |        or|   0|  0|   2|           1|           1|
    |ap_condition_719                      |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_229_p2                     |        or|   0|  0|  65|          64|          65|
    |ap_return                             |    select|   0|  0|  64|           1|          64|
    |select_ln38_fu_338_p3                 |    select|   0|  0|  63|           1|          63|
    |x_3_fu_246_p3                         |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_299_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_327_p2                    |       xor|   0|  0|  65|          64|          65|
    |xor_ln83_fu_349_p2                    |       xor|   0|  0|  65|          64|          65|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 638|         401|         468|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_resultf_3_phi_fu_76_p10      |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter10_expx_reg_60       |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72   |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter22_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter23_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter3_expx_reg_60        |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72   |   9|          2|   64|        128|
    |grp_fu_100_opcode                       |  14|          3|    2|          6|
    |grp_fu_100_p0                           |  14|          3|   64|        192|
    |grp_fu_100_p1                           |  14|          3|   64|        192|
    |grp_fu_130_p0                           |  14|          3|   64|        192|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 119|         26|  642|       1478|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |abst_in_reg_371                              |  63|   0|   64|          1|
    |add2_reg_446                                 |  64|   0|   64|          0|
    |add_reg_426                                  |  64|   0|   64|          0|
    |and_ln10_1_reg_422                           |   1|   0|    1|          0|
    |and_ln46_reg_388                             |   1|   0|    1|          0|
    |and_ln9_1_reg_418                            |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter21_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter22_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter23_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_predicate_pred141_state22                 |   1|   0|    1|          0|
    |ap_predicate_pred148_state22                 |   1|   0|    1|          0|
    |ap_predicate_pred534_state10                 |   1|   0|    1|          0|
    |ap_predicate_pred747_state13                 |   1|   0|    1|          0|
    |ap_predicate_pred752_state13                 |   1|   0|    1|          0|
    |din_sign_reg_366                             |   1|   0|    1|          0|
    |expx_reg_60                                  |  64|   0|   64|          0|
    |expx_reg_60_pp0_iter11_reg                   |  64|   0|   64|          0|
    |grp_exp_generic_double_s_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_380                            |   1|   0|    1|          0|
    |icmp_ln38_reg_406                            |   1|   0|    1|          0|
    |icmp_ln45_reg_384                            |   1|   0|    1|          0|
    |icmp_ln54_reg_396                            |   1|   0|    1|          0|
    |reg_140                                      |  64|   0|   64|          0|
    |tmp_2_reg_392                                |   1|   0|    1|          0|
    |tmp_4_reg_436                                |  64|   0|   64|          0|
    |x_3_reg_411                                  |  64|   0|   64|          0|
    |abst_in_reg_371                              |  64|  32|   64|          1|
    |and_ln10_1_reg_422                           |  64|  32|    1|          0|
    |and_ln46_reg_388                             |  64|  32|    1|          0|
    |and_ln9_1_reg_418                            |  64|  32|    1|          0|
    |din_sign_reg_366                             |  64|  32|    1|          0|
    |icmp_ln36_reg_380                            |  64|  32|    1|          0|
    |icmp_ln38_reg_406                            |  64|  32|    1|          0|
    |icmp_ln45_reg_384                            |  64|  32|    1|          0|
    |icmp_ln54_reg_396                            |  64|  32|    1|          0|
    |tmp_2_reg_392                                |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |3302| 320| 2736|          2|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|t_in       |   in|   64|     ap_none|                  t_in|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

