# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
project open {C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/lab2sim}
# Loading project lab2sim
# Compile of testbench.sv was successful.
# Compile of testbench.sv was successful.
# Compile of lab2_vk.sv failed with 1 errors.
# Compile of sevenSegmentDecoder.sv was successful.
# Compile of clockDivider.sv was successful.
# 4 compiles, 1 failed with 1 error.
# Compile of testbench.sv was successful.
# Compile of lab2_vk.sv was successful.
# Compile of sevenSegmentDecoder.sv was successful.
# Compile of clockDivider.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 10:20:02 on Sep 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/src/lab2_vk.sv(27): Module 'HSOSC' is not defined.
#  For instance 'hf_osc' at path 'testbench.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 10:20:04 on Sep 11,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 5
vsim -gui work.testbench -L iCE40UP -voptargs=+acc
# vsim -gui work.testbench -L iCE40UP -voptargs="+acc" 
# Start time: 10:20:28 on Sep 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/testbench.sv(22): (vopt-7063) Failed to find 'lrSeg' in hierarchical name 'dut.lrSeg'.
#         Region: testbench
# Optimization failed
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/work/@_opt/_data".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/work/@_opt/_viscom".
# Access is denied. (GetLastError() = 5)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/work/@_opt".
# Access is denied. (GetLastError() = 5)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=4.
# Error loading design
# End time: 10:20:29 on Sep 11,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of testbench.sv was successful.
# Compile of lab2_vk.sv was successful.
# Compile of sevenSegmentDecoder.sv was successful.
# Compile of clockDivider.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.testbench
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench 
# Start time: 10:21:49 on Sep 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/work/@_opt/_data".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/work/@_opt/_viscom".
# Access is denied. (GetLastError() = 5)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/work/@_opt".
# Access is denied. (GetLastError() = 5)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.lab2_vk(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clockDivider(fast)
# Loading work.sevenSegmentDecoder(fast)
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
# error here!
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/errors
add wave -position end  sim:/testbench/lSegEn
add wave -position end  sim:/testbench/nreset
add wave -position end  sim:/testbench/oldlSegEn
add wave -position end  sim:/testbench/s1
add wave -position end  sim:/testbench/s2
add wave -position end  sim:/testbench/seg
add wave -position end  sim:/testbench/segExpected
add wave -position end  sim:/testbench/lSegEn
add wave -position end  sim:/testbench/lSegEnExpected
add wave -position end  sim:/testbench/rSegEn
add wave -position end  sim:/testbench/rSegEnExpected
add wave -position end  sim:/testbench/sum
add wave -position end  sim:/testbench/sumExpected
add wave -position end  sim:/testbench/testCounter
add wave -position end  sim:/testbench/testVectors
run -all
# reading test vectors
#         512 tests completed with           0 errors
# ** Note: $finish    : C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/testbench.sv(68)
#    Time: 42602440 ps  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at C:/Users/vikra/OneDrive - Harvey Mudd College/HMC/FA24/E155/lab2/fpga/sim/testbench.sv line 68
# End time: 10:22:15 on Sep 11,2024, Elapsed time: 0:00:26
# Errors: 0, Warnings: 6
