
ReneProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001698  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800187c  0800187c  0001187c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001918  08001918  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08001918  08001918  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001918  08001918  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001918  08001918  00011918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800191c  0800191c  0001191c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08001920  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000054  20000070  08001990  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000c4  08001990  000200c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005ca6  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000014b6  00000000  00000000  00025d3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000498  00000000  00000000  000271f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000003d0  00000000  00000000  00027690  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015e71  00000000  00000000  00027a60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005767  00000000  00000000  0003d8d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00076e36  00000000  00000000  00043038  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b9e6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001098  00000000  00000000  000b9eec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08001864 	.word	0x08001864

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08001864 	.word	0x08001864

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <MX_GPIO_Init>:
     PA3   ------> USART2_RX
     PA9   ------> USART1_TX
     PA10   ------> USART1_RX
*/
void MX_GPIO_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b086      	sub	sp, #24
 8000238:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	f107 0308 	add.w	r3, r7, #8
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000248:	4b1a      	ldr	r3, [pc, #104]	; (80002b4 <MX_GPIO_Init+0x80>)
 800024a:	699b      	ldr	r3, [r3, #24]
 800024c:	4a19      	ldr	r2, [pc, #100]	; (80002b4 <MX_GPIO_Init+0x80>)
 800024e:	f043 0320 	orr.w	r3, r3, #32
 8000252:	6193      	str	r3, [r2, #24]
 8000254:	4b17      	ldr	r3, [pc, #92]	; (80002b4 <MX_GPIO_Init+0x80>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	f003 0320 	and.w	r3, r3, #32
 800025c:	607b      	str	r3, [r7, #4]
 800025e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000260:	4b14      	ldr	r3, [pc, #80]	; (80002b4 <MX_GPIO_Init+0x80>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	4a13      	ldr	r2, [pc, #76]	; (80002b4 <MX_GPIO_Init+0x80>)
 8000266:	f043 0304 	orr.w	r3, r3, #4
 800026a:	6193      	str	r3, [r2, #24]
 800026c:	4b11      	ldr	r3, [pc, #68]	; (80002b4 <MX_GPIO_Init+0x80>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	f003 0304 	and.w	r3, r3, #4
 8000274:	603b      	str	r3, [r7, #0]
 8000276:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PA2 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_9;
 8000278:	f44f 7301 	mov.w	r3, #516	; 0x204
 800027c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800027e:	2302      	movs	r3, #2
 8000280:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000282:	2303      	movs	r3, #3
 8000284:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000286:	f107 0308 	add.w	r3, r7, #8
 800028a:	4619      	mov	r1, r3
 800028c:	480a      	ldr	r0, [pc, #40]	; (80002b8 <MX_GPIO_Init+0x84>)
 800028e:	f000 fcef 	bl	8000c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_10;
 8000292:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8000296:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000298:	2300      	movs	r3, #0
 800029a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800029c:	2300      	movs	r3, #0
 800029e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002a0:	f107 0308 	add.w	r3, r7, #8
 80002a4:	4619      	mov	r1, r3
 80002a6:	4804      	ldr	r0, [pc, #16]	; (80002b8 <MX_GPIO_Init+0x84>)
 80002a8:	f000 fce2 	bl	8000c70 <HAL_GPIO_Init>

}
 80002ac:	bf00      	nop
 80002ae:	3718      	adds	r7, #24
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	40021000 	.word	0x40021000
 80002b8:	40010800 	.word	0x40010800

080002bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c2:	f000 fb43 	bl	800094c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002c6:	f000 f827 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ca:	f7ff ffb3 	bl	8000234 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  const char *str = "\nNeu ban that su tai gioi, duc do thi moi nguoi xung quanh "
 80002ce:	4b0f      	ldr	r3, [pc, #60]	; (800030c <main+0x50>)
 80002d0:	60fb      	str	r3, [r7, #12]
		  "se tu nhin nhan va danh gia khong can go trong khua chieng.\n";
  uint32_t str_size = strlen(str);
 80002d2:	68f8      	ldr	r0, [r7, #12]
 80002d4:	f7ff ffa6 	bl	8000224 <strlen>
 80002d8:	60b8      	str	r0, [r7, #8]
  uint8_t *u8DataPtr;
  extern uint8_t VarRemain;

  /* USER CODE END 2 */
  Uart_Init(USART1, 115200);
 80002da:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80002de:	480c      	ldr	r0, [pc, #48]	; (8000310 <main+0x54>)
 80002e0:	f000 f96c 	bl	80005bc <Uart_Init>
  {
//	  Test = 0;
    /* USER CODE END WHILE */
//	  printf ("hello %d", Test);
//	  Test++;
	  Uart_Receive(USART1, u8DataPtr, 20, &VarRemain);
 80002e4:	4b0b      	ldr	r3, [pc, #44]	; (8000314 <main+0x58>)
 80002e6:	2214      	movs	r2, #20
 80002e8:	6879      	ldr	r1, [r7, #4]
 80002ea:	4809      	ldr	r0, [pc, #36]	; (8000310 <main+0x54>)
 80002ec:	f000 f9e8 	bl	80006c0 <Uart_Receive>
	  if (VarRemain > 0 )
 80002f0:	4b08      	ldr	r3, [pc, #32]	; (8000314 <main+0x58>)
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d005      	beq.n	8000304 <main+0x48>
	  {
		  Uart_Transmit(USART1, u8DataPtr, 20, &VarRemain);
 80002f8:	4b06      	ldr	r3, [pc, #24]	; (8000314 <main+0x58>)
 80002fa:	2214      	movs	r2, #20
 80002fc:	6879      	ldr	r1, [r7, #4]
 80002fe:	4804      	ldr	r0, [pc, #16]	; (8000310 <main+0x54>)
 8000300:	f000 f9a8 	bl	8000654 <Uart_Transmit>
	  }
	  HAL_Delay(10);
 8000304:	200a      	movs	r0, #10
 8000306:	f000 fb83 	bl	8000a10 <HAL_Delay>
	  Uart_Receive(USART1, u8DataPtr, 20, &VarRemain);
 800030a:	e7eb      	b.n	80002e4 <main+0x28>
 800030c:	0800187c 	.word	0x0800187c
 8000310:	40013800 	.word	0x40013800
 8000314:	200000b8 	.word	0x200000b8

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b090      	sub	sp, #64	; 0x40
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	f107 0318 	add.w	r3, r7, #24
 8000322:	2228      	movs	r2, #40	; 0x28
 8000324:	2100      	movs	r1, #0
 8000326:	4618      	mov	r0, r3
 8000328:	f001 fa28 	bl	800177c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032c:	1d3b      	adds	r3, r7, #4
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
 8000332:	605a      	str	r2, [r3, #4]
 8000334:	609a      	str	r2, [r3, #8]
 8000336:	60da      	str	r2, [r3, #12]
 8000338:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800033a:	2301      	movs	r3, #1
 800033c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800033e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000342:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000344:	2300      	movs	r3, #0
 8000346:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000348:	2301      	movs	r3, #1
 800034a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800034c:	2302      	movs	r3, #2
 800034e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000350:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000354:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000356:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800035a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800035c:	f107 0318 	add.w	r3, r7, #24
 8000360:	4618      	mov	r0, r3
 8000362:	f000 fdef 	bl	8000f44 <HAL_RCC_OscConfig>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800036c:	f000 f819 	bl	80003a2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000370:	230f      	movs	r3, #15
 8000372:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000374:	2302      	movs	r3, #2
 8000376:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000378:	2300      	movs	r3, #0
 800037a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800037c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000380:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000382:	2300      	movs	r3, #0
 8000384:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000386:	1d3b      	adds	r3, r7, #4
 8000388:	2102      	movs	r1, #2
 800038a:	4618      	mov	r0, r3
 800038c:	f001 f85a 	bl	8001444 <HAL_RCC_ClockConfig>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000396:	f000 f804 	bl	80003a2 <Error_Handler>
  }
}
 800039a:	bf00      	nop
 800039c:	3740      	adds	r7, #64	; 0x40
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}

080003a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003a2:	b480      	push	{r7}
 80003a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003a6:	bf00      	nop
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bc80      	pop	{r7}
 80003ac:	4770      	bx	lr
	...

080003b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	b085      	sub	sp, #20
 80003b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003b6:	4b15      	ldr	r3, [pc, #84]	; (800040c <HAL_MspInit+0x5c>)
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	4a14      	ldr	r2, [pc, #80]	; (800040c <HAL_MspInit+0x5c>)
 80003bc:	f043 0301 	orr.w	r3, r3, #1
 80003c0:	6193      	str	r3, [r2, #24]
 80003c2:	4b12      	ldr	r3, [pc, #72]	; (800040c <HAL_MspInit+0x5c>)
 80003c4:	699b      	ldr	r3, [r3, #24]
 80003c6:	f003 0301 	and.w	r3, r3, #1
 80003ca:	60bb      	str	r3, [r7, #8]
 80003cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ce:	4b0f      	ldr	r3, [pc, #60]	; (800040c <HAL_MspInit+0x5c>)
 80003d0:	69db      	ldr	r3, [r3, #28]
 80003d2:	4a0e      	ldr	r2, [pc, #56]	; (800040c <HAL_MspInit+0x5c>)
 80003d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003d8:	61d3      	str	r3, [r2, #28]
 80003da:	4b0c      	ldr	r3, [pc, #48]	; (800040c <HAL_MspInit+0x5c>)
 80003dc:	69db      	ldr	r3, [r3, #28]
 80003de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003e2:	607b      	str	r3, [r7, #4]
 80003e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003e6:	4b0a      	ldr	r3, [pc, #40]	; (8000410 <HAL_MspInit+0x60>)
 80003e8:	685b      	ldr	r3, [r3, #4]
 80003ea:	60fb      	str	r3, [r7, #12]
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	4a04      	ldr	r2, [pc, #16]	; (8000410 <HAL_MspInit+0x60>)
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000402:	bf00      	nop
 8000404:	3714      	adds	r7, #20
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr
 800040c:	40021000 	.word	0x40021000
 8000410:	40010000 	.word	0x40010000

08000414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	bc80      	pop	{r7}
 800041e:	4770      	bx	lr

08000420 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000424:	e7fe      	b.n	8000424 <HardFault_Handler+0x4>

08000426 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000426:	b480      	push	{r7}
 8000428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800042a:	e7fe      	b.n	800042a <MemManage_Handler+0x4>

0800042c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000430:	e7fe      	b.n	8000430 <BusFault_Handler+0x4>

08000432 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000432:	b480      	push	{r7}
 8000434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000436:	e7fe      	b.n	8000436 <UsageFault_Handler+0x4>

08000438 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	bc80      	pop	{r7}
 8000442:	4770      	bx	lr

08000444 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr

08000450 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000454:	bf00      	nop
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr

0800045c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000460:	f000 faba 	bl	80009d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000464:	bf00      	nop
 8000466:	bd80      	pop	{r7, pc}

08000468 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000470:	4b11      	ldr	r3, [pc, #68]	; (80004b8 <_sbrk+0x50>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	2b00      	cmp	r3, #0
 8000476:	d102      	bne.n	800047e <_sbrk+0x16>
		heap_end = &end;
 8000478:	4b0f      	ldr	r3, [pc, #60]	; (80004b8 <_sbrk+0x50>)
 800047a:	4a10      	ldr	r2, [pc, #64]	; (80004bc <_sbrk+0x54>)
 800047c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800047e:	4b0e      	ldr	r3, [pc, #56]	; (80004b8 <_sbrk+0x50>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000484:	4b0c      	ldr	r3, [pc, #48]	; (80004b8 <_sbrk+0x50>)
 8000486:	681a      	ldr	r2, [r3, #0]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	4413      	add	r3, r2
 800048c:	466a      	mov	r2, sp
 800048e:	4293      	cmp	r3, r2
 8000490:	d907      	bls.n	80004a2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000492:	f001 f941 	bl	8001718 <__errno>
 8000496:	4602      	mov	r2, r0
 8000498:	230c      	movs	r3, #12
 800049a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800049c:	f04f 33ff 	mov.w	r3, #4294967295
 80004a0:	e006      	b.n	80004b0 <_sbrk+0x48>
	}

	heap_end += incr;
 80004a2:	4b05      	ldr	r3, [pc, #20]	; (80004b8 <_sbrk+0x50>)
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4413      	add	r3, r2
 80004aa:	4a03      	ldr	r2, [pc, #12]	; (80004b8 <_sbrk+0x50>)
 80004ac:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80004ae:	68fb      	ldr	r3, [r7, #12]
}
 80004b0:	4618      	mov	r0, r3
 80004b2:	3710      	adds	r7, #16
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	2000008c 	.word	0x2000008c
 80004bc:	200000c8 	.word	0x200000c8

080004c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80004c4:	4b15      	ldr	r3, [pc, #84]	; (800051c <SystemInit+0x5c>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a14      	ldr	r2, [pc, #80]	; (800051c <SystemInit+0x5c>)
 80004ca:	f043 0301 	orr.w	r3, r3, #1
 80004ce:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80004d0:	4b12      	ldr	r3, [pc, #72]	; (800051c <SystemInit+0x5c>)
 80004d2:	685a      	ldr	r2, [r3, #4]
 80004d4:	4911      	ldr	r1, [pc, #68]	; (800051c <SystemInit+0x5c>)
 80004d6:	4b12      	ldr	r3, [pc, #72]	; (8000520 <SystemInit+0x60>)
 80004d8:	4013      	ands	r3, r2
 80004da:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <SystemInit+0x5c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a0e      	ldr	r2, [pc, #56]	; (800051c <SystemInit+0x5c>)
 80004e2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004ea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80004ec:	4b0b      	ldr	r3, [pc, #44]	; (800051c <SystemInit+0x5c>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a0a      	ldr	r2, [pc, #40]	; (800051c <SystemInit+0x5c>)
 80004f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004f6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80004f8:	4b08      	ldr	r3, [pc, #32]	; (800051c <SystemInit+0x5c>)
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	4a07      	ldr	r2, [pc, #28]	; (800051c <SystemInit+0x5c>)
 80004fe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000502:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000504:	4b05      	ldr	r3, [pc, #20]	; (800051c <SystemInit+0x5c>)
 8000506:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800050a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800050c:	4b05      	ldr	r3, [pc, #20]	; (8000524 <SystemInit+0x64>)
 800050e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000512:	609a      	str	r2, [r3, #8]
#endif 
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	bc80      	pop	{r7}
 800051a:	4770      	bx	lr
 800051c:	40021000 	.word	0x40021000
 8000520:	f8ff0000 	.word	0xf8ff0000
 8000524:	e000ed00 	.word	0xe000ed00

08000528 <Reset_Handler>:
 8000528:	2100      	movs	r1, #0
 800052a:	e003      	b.n	8000534 <LoopCopyDataInit>

0800052c <CopyDataInit>:
 800052c:	4b0b      	ldr	r3, [pc, #44]	; (800055c <LoopFillZerobss+0x14>)
 800052e:	585b      	ldr	r3, [r3, r1]
 8000530:	5043      	str	r3, [r0, r1]
 8000532:	3104      	adds	r1, #4

08000534 <LoopCopyDataInit>:
 8000534:	480a      	ldr	r0, [pc, #40]	; (8000560 <LoopFillZerobss+0x18>)
 8000536:	4b0b      	ldr	r3, [pc, #44]	; (8000564 <LoopFillZerobss+0x1c>)
 8000538:	1842      	adds	r2, r0, r1
 800053a:	429a      	cmp	r2, r3
 800053c:	d3f6      	bcc.n	800052c <CopyDataInit>
 800053e:	4a0a      	ldr	r2, [pc, #40]	; (8000568 <LoopFillZerobss+0x20>)
 8000540:	e002      	b.n	8000548 <LoopFillZerobss>

08000542 <FillZerobss>:
 8000542:	2300      	movs	r3, #0
 8000544:	f842 3b04 	str.w	r3, [r2], #4

08000548 <LoopFillZerobss>:
 8000548:	4b08      	ldr	r3, [pc, #32]	; (800056c <LoopFillZerobss+0x24>)
 800054a:	429a      	cmp	r2, r3
 800054c:	d3f9      	bcc.n	8000542 <FillZerobss>
 800054e:	f7ff ffb7 	bl	80004c0 <SystemInit>
 8000552:	f001 f8e7 	bl	8001724 <__libc_init_array>
 8000556:	f7ff feb1 	bl	80002bc <main>
 800055a:	4770      	bx	lr
 800055c:	08001920 	.word	0x08001920
 8000560:	20000000 	.word	0x20000000
 8000564:	20000070 	.word	0x20000070
 8000568:	20000070 	.word	0x20000070
 800056c:	200000c4 	.word	0x200000c4

08000570 <ADC1_2_IRQHandler>:
 8000570:	e7fe      	b.n	8000570 <ADC1_2_IRQHandler>
	...

08000574 <Uart_SetBaudrate>:
uint8_t VarRemain;
queue_buffer_t *tx_queue_buffer;
queue_buffer_t *rx_queue_buffer;

void Uart_SetBaudrate(Gst_UartRegType *Channel, uint32_t baudrate)
{
 8000574:	b480      	push	{r7}
 8000576:	b087      	sub	sp, #28
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	6039      	str	r1, [r7, #0]
	/* USARTDIV = DIV_Mantissa + (DIV_Fraction / 16) */
	/* Tx/ Rx baud =
	legend: fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
	fCK/(16*USARTDIV) */

	uint32_t FCK = 72000000;
 800057e:	4b0e      	ldr	r3, [pc, #56]	; (80005b8 <Uart_SetBaudrate+0x44>)
 8000580:	617b      	str	r3, [r7, #20]
	uint32_t DIV_Mantissa;
	uint32_t DIV_Fraction;

	DIV_Mantissa = FCK / (baudrate * 16);
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	011b      	lsls	r3, r3, #4
 8000586:	697a      	ldr	r2, [r7, #20]
 8000588:	fbb2 f3f3 	udiv	r3, r2, r3
 800058c:	613b      	str	r3, [r7, #16]
	DIV_Fraction = (FCK / baudrate) % 16;
 800058e:	697a      	ldr	r2, [r7, #20]
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	fbb2 f3f3 	udiv	r3, r2, r3
 8000596:	f003 030f 	and.w	r3, r3, #15
 800059a:	60fb      	str	r3, [r7, #12]
	Channel->BRR = ((DIV_Mantissa << 4) & USART_BRR_DIV_Mantissa_MASK) |
 800059c:	693b      	ldr	r3, [r7, #16]
 800059e:	011b      	lsls	r3, r3, #4
 80005a0:	b29a      	uxth	r2, r3
				(DIV_Fraction & USART_BRR_DIV_Fraction_MASK);
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	f003 030f 	and.w	r3, r3, #15
	Channel->BRR = ((DIV_Mantissa << 4) & USART_BRR_DIV_Mantissa_MASK) |
 80005a8:	431a      	orrs	r2, r3
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	609a      	str	r2, [r3, #8]
}
 80005ae:	bf00      	nop
 80005b0:	371c      	adds	r7, #28
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bc80      	pop	{r7}
 80005b6:	4770      	bx	lr
 80005b8:	044aa200 	.word	0x044aa200

080005bc <Uart_Init>:


void Uart_Init(Gst_UartRegType *Channel, uint32_t baudrate)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
	__HAL_RCC_USART1_CLK_ENABLE();
 80005c6:	4b20      	ldr	r3, [pc, #128]	; (8000648 <Uart_Init+0x8c>)
 80005c8:	699b      	ldr	r3, [r3, #24]
 80005ca:	4a1f      	ldr	r2, [pc, #124]	; (8000648 <Uart_Init+0x8c>)
 80005cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005d0:	6193      	str	r3, [r2, #24]
 80005d2:	4b1d      	ldr	r3, [pc, #116]	; (8000648 <Uart_Init+0x8c>)
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_USART2_CLK_ENABLE();
 80005de:	4b1a      	ldr	r3, [pc, #104]	; (8000648 <Uart_Init+0x8c>)
 80005e0:	69db      	ldr	r3, [r3, #28]
 80005e2:	4a19      	ldr	r2, [pc, #100]	; (8000648 <Uart_Init+0x8c>)
 80005e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005e8:	61d3      	str	r3, [r2, #28]
 80005ea:	4b17      	ldr	r3, [pc, #92]	; (8000648 <Uart_Init+0x8c>)
 80005ec:	69db      	ldr	r3, [r3, #28]
 80005ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	68bb      	ldr	r3, [r7, #8]

	Channel->CR1 &=  ~USART_CR1_TE;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	68db      	ldr	r3, [r3, #12]
 80005fa:	f023 0208 	bic.w	r2, r3, #8
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	60da      	str	r2, [r3, #12]
	Channel->CR1 &=  ~USART_CR1_RE;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	f023 0204 	bic.w	r2, r3, #4
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	60da      	str	r2, [r3, #12]

	/* Setting baudrate */
	Uart_SetBaudrate(Channel, baudrate);
 800060e:	6839      	ldr	r1, [r7, #0]
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff ffaf 	bl	8000574 <Uart_SetBaudrate>

	/* Init Tx/Rx buffer */
	tx_queue_buffer = queueCreate(128);
 8000616:	2080      	movs	r0, #128	; 0x80
 8000618:	f000 f8ba 	bl	8000790 <queueCreate>
 800061c:	4602      	mov	r2, r0
 800061e:	4b0b      	ldr	r3, [pc, #44]	; (800064c <Uart_Init+0x90>)
 8000620:	601a      	str	r2, [r3, #0]
	rx_queue_buffer = queueCreate(128);
 8000622:	2080      	movs	r0, #128	; 0x80
 8000624:	f000 f8b4 	bl	8000790 <queueCreate>
 8000628:	4602      	mov	r2, r0
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <Uart_Init+0x94>)
 800062c:	601a      	str	r2, [r3, #0]

	/* Enable Interrupt*/
	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0u);
 800062e:	2200      	movs	r2, #0
 8000630:	2105      	movs	r1, #5
 8000632:	2025      	movs	r0, #37	; 0x25
 8000634:	f000 fae5 	bl	8000c02 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000638:	2025      	movs	r0, #37	; 0x25
 800063a:	f000 fafe 	bl	8000c3a <HAL_NVIC_EnableIRQ>
}
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40021000 	.word	0x40021000
 800064c:	20000098 	.word	0x20000098
 8000650:	200000a0 	.word	0x200000a0

08000654 <Uart_Transmit>:
	/* Disable Interrupt*/
	HAL_NVIC_DisableIRQ(USART1_IRQn);
}

void Uart_Transmit(Gst_UartRegType *Channel, uint8_t *u8DataPtr, uint32_t u32LengthSize, uint8_t *u8Remain)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af00      	add	r7, sp, #0
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	607a      	str	r2, [r7, #4]
 8000660:	603b      	str	r3, [r7, #0]
	int32_t len = u32LengthSize;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	617b      	str	r3, [r7, #20]
	/* Enable TX/RX */
	Channel->CR1 = USART_CR1_UE | USART_CR1_TE;
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	f242 0208 	movw	r2, #8200	; 0x2008
 800066c:	60da      	str	r2, [r3, #12]
	/* Disable Tx interrupt */
	Channel->CR1 &= (uint32_t)(~USART_CR1_TXEIE);
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	68db      	ldr	r3, [r3, #12]
 8000672:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	60da      	str	r2, [r3, #12]
	while(len > 0)
 800067a:	e018      	b.n	80006ae <Uart_Transmit+0x5a>
	{
		while(len > 0 && enQueue(tx_queue_buffer, *u8DataPtr++, u8Remain))
			len--;
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	3b01      	subs	r3, #1
 8000680:	617b      	str	r3, [r7, #20]
		while(len > 0 && enQueue(tx_queue_buffer, *u8DataPtr++, u8Remain))
 8000682:	697b      	ldr	r3, [r7, #20]
 8000684:	2b00      	cmp	r3, #0
 8000686:	dd0c      	ble.n	80006a2 <Uart_Transmit+0x4e>
 8000688:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <Uart_Transmit+0x68>)
 800068a:	6818      	ldr	r0, [r3, #0]
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	1c5a      	adds	r2, r3, #1
 8000690:	60ba      	str	r2, [r7, #8]
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	683a      	ldr	r2, [r7, #0]
 8000696:	4619      	mov	r1, r3
 8000698:	f000 f8d5 	bl	8000846 <enQueue>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d1ec      	bne.n	800067c <Uart_Transmit+0x28>
		/* Enable Tx interrupt */
		Channel->CR1 |= (uint32_t)USART_CR1_TXEIE;
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	68db      	ldr	r3, [r3, #12]
 80006a6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	60da      	str	r2, [r3, #12]
	while(len > 0)
 80006ae:	697b      	ldr	r3, [r7, #20]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	dce6      	bgt.n	8000682 <Uart_Transmit+0x2e>
	}
}
 80006b4:	bf00      	nop
 80006b6:	3718      	adds	r7, #24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000098 	.word	0x20000098

080006c0 <Uart_Receive>:

void Uart_Receive(Gst_UartRegType *Channel, uint8_t *u8DataPtr, uint32_t u32LengthSize, uint8_t *u8Remain)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b086      	sub	sp, #24
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
 80006cc:	603b      	str	r3, [r7, #0]
	int32_t len = u32LengthSize;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	617b      	str	r3, [r7, #20]
	char byte;
	/* Enable TX/RX */
	Channel->CR1 = USART_CR1_UE | USART_CR1_RE ;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	f242 0204 	movw	r2, #8196	; 0x2004
 80006d8:	60da      	str	r2, [r3, #12]
	/* Enable Rx interrupt */
	Channel->CR1 |= (uint32_t)USART_CR1_RXNEIE;
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	68db      	ldr	r3, [r3, #12]
 80006de:	f043 0220 	orr.w	r2, r3, #32
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	60da      	str	r2, [r3, #12]
	while (len > 0)
 80006e6:	e012      	b.n	800070e <Uart_Receive+0x4e>
	{
		while (len > 0 && deQueue(rx_queue_buffer, *u8DataPtr++, u8Remain))
			len--;
 80006e8:	697b      	ldr	r3, [r7, #20]
 80006ea:	3b01      	subs	r3, #1
 80006ec:	617b      	str	r3, [r7, #20]
		while (len > 0 && deQueue(rx_queue_buffer, *u8DataPtr++, u8Remain))
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	dd0c      	ble.n	800070e <Uart_Receive+0x4e>
 80006f4:	4b09      	ldr	r3, [pc, #36]	; (800071c <Uart_Receive+0x5c>)
 80006f6:	6818      	ldr	r0, [r3, #0]
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	1c5a      	adds	r2, r3, #1
 80006fc:	60ba      	str	r2, [r7, #8]
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	683a      	ldr	r2, [r7, #0]
 8000702:	4619      	mov	r1, r3
 8000704:	f000 f8dd 	bl	80008c2 <deQueue>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d1ec      	bne.n	80006e8 <Uart_Receive+0x28>
	while (len > 0)
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	2b00      	cmp	r3, #0
 8000712:	dcec      	bgt.n	80006ee <Uart_Receive+0x2e>
	}

}
 8000714:	bf00      	nop
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	200000a0 	.word	0x200000a0

08000720 <USART1_IRQHandler>:
uint8_t* testPtr;
uint8_t ReceiveBuffer[20];
uint8_t count = 0;

void USART1_IRQHandler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
	uint8_t byte;
//	testPtr = &ReceiveBuffer[count];
	/* Receiving */
	if ((USART1->SR & USART_SR_RXNE) == USART_SR_RXNE) {
 8000726:	4b16      	ldr	r3, [pc, #88]	; (8000780 <USART1_IRQHandler+0x60>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f003 0320 	and.w	r3, r3, #32
 800072e:	2b20      	cmp	r3, #32
 8000730:	d108      	bne.n	8000744 <USART1_IRQHandler+0x24>
		(void) enQueue(rx_queue_buffer, (char)USART1->DR, &VarRemain);
 8000732:	4b14      	ldr	r3, [pc, #80]	; (8000784 <USART1_IRQHandler+0x64>)
 8000734:	6818      	ldr	r0, [r3, #0]
 8000736:	4b12      	ldr	r3, [pc, #72]	; (8000780 <USART1_IRQHandler+0x60>)
 8000738:	685b      	ldr	r3, [r3, #4]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	4a12      	ldr	r2, [pc, #72]	; (8000788 <USART1_IRQHandler+0x68>)
 800073e:	4619      	mov	r1, r3
 8000740:	f000 f881 	bl	8000846 <enQueue>
//		testPtr++;
//		count++;
	}

	/* Transmiting */
	if ((USART1->SR & USART_SR_TXE) == USART_SR_TXE)
 8000744:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <USART1_IRQHandler+0x60>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800074c:	2b80      	cmp	r3, #128	; 0x80
 800074e:	d113      	bne.n	8000778 <USART1_IRQHandler+0x58>
		/* Write data to DR register if data is popped from Queue successfully */
	{
		if (deQueue(tx_queue_buffer, &byte, &VarRemain))
 8000750:	4b0e      	ldr	r3, [pc, #56]	; (800078c <USART1_IRQHandler+0x6c>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	1df9      	adds	r1, r7, #7
 8000756:	4a0c      	ldr	r2, [pc, #48]	; (8000788 <USART1_IRQHandler+0x68>)
 8000758:	4618      	mov	r0, r3
 800075a:	f000 f8b2 	bl	80008c2 <deQueue>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d003      	beq.n	800076c <USART1_IRQHandler+0x4c>
			USART1->DR = byte;
 8000764:	79fa      	ldrb	r2, [r7, #7]
 8000766:	4b06      	ldr	r3, [pc, #24]	; (8000780 <USART1_IRQHandler+0x60>)
 8000768:	605a      	str	r2, [r3, #4]
			USART1->CR1 &= (uint32_t)(~USART_CR1_TXEIE);
	}



}
 800076a:	e005      	b.n	8000778 <USART1_IRQHandler+0x58>
			USART1->CR1 &= (uint32_t)(~USART_CR1_TXEIE);
 800076c:	4b04      	ldr	r3, [pc, #16]	; (8000780 <USART1_IRQHandler+0x60>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	4a03      	ldr	r2, [pc, #12]	; (8000780 <USART1_IRQHandler+0x60>)
 8000772:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000776:	60d3      	str	r3, [r2, #12]
}
 8000778:	bf00      	nop
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40013800 	.word	0x40013800
 8000784:	200000a0 	.word	0x200000a0
 8000788:	200000b8 	.word	0x200000b8
 800078c:	20000098 	.word	0x20000098

08000790 <queueCreate>:
#include "Queue.h"

queue_buffer_t *queueCreate ( int size )
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
    queue_buffer_t *queue = ( queue_buffer_t * ) malloc ( sizeof(queue_buffer_t) );
 8000798:	2010      	movs	r0, #16
 800079a:	f000 ffe7 	bl	800176c <malloc>
 800079e:	4603      	mov	r3, r0
 80007a0:	60fb      	str	r3, [r7, #12]
    if ( !queue )
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d101      	bne.n	80007ac <queueCreate+0x1c>
        return NULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	e019      	b.n	80007e0 <queueCreate+0x50>

    queue->buffer = ( char * ) malloc ( size * sizeof(char) );
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	4618      	mov	r0, r3
 80007b0:	f000 ffdc 	bl	800176c <malloc>
 80007b4:	4603      	mov	r3, r0
 80007b6:	461a      	mov	r2, r3
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	60da      	str	r2, [r3, #12]
    if ( !queue->buffer )
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d101      	bne.n	80007c8 <queueCreate+0x38>
        return NULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	e00b      	b.n	80007e0 <queueCreate+0x50>

    queue->front = -1;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	f04f 32ff 	mov.w	r2, #4294967295
 80007ce:	601a      	str	r2, [r3, #0]
    queue->rear = -1;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	f04f 32ff 	mov.w	r2, #4294967295
 80007d6:	605a      	str	r2, [r3, #4]
    queue->size = size;
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	609a      	str	r2, [r3, #8]

    return queue;
 80007de:	68fb      	ldr	r3, [r7, #12]
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <isQueueEmpty>:
    free ( queue->buffer );
    free ( queue );
}

bool_t isQueueEmpty ( queue_buffer_t *queue )
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
    if ( queue->front == -1 )
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d101      	bne.n	80007fe <isQueueEmpty+0x16>
        return True;
 80007fa:	2301      	movs	r3, #1
 80007fc:	e000      	b.n	8000800 <isQueueEmpty+0x18>

    return False;
 80007fe:	2300      	movs	r3, #0
}
 8000800:	4618      	mov	r0, r3
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr

0800080a <isQueueFull>:

bool_t isQueueFull ( queue_buffer_t *queue )
{
 800080a:	b480      	push	{r7}
 800080c:	b083      	sub	sp, #12
 800080e:	af00      	add	r7, sp, #0
 8000810:	6078      	str	r0, [r7, #4]
    if ( (queue->front == queue->rear + 1) ||
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	3301      	adds	r3, #1
 800081c:	429a      	cmp	r2, r3
 800081e:	d00a      	beq.n	8000836 <isQueueFull+0x2c>
         (queue->front == 0 && queue->rear == queue->size - 1) )
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
    if ( (queue->front == queue->rear + 1) ||
 8000824:	2b00      	cmp	r3, #0
 8000826:	d108      	bne.n	800083a <isQueueFull+0x30>
         (queue->front == 0 && queue->rear == queue->size - 1) )
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	685a      	ldr	r2, [r3, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	689b      	ldr	r3, [r3, #8]
 8000830:	3b01      	subs	r3, #1
 8000832:	429a      	cmp	r2, r3
 8000834:	d101      	bne.n	800083a <isQueueFull+0x30>
        return True;
 8000836:	2301      	movs	r3, #1
 8000838:	e000      	b.n	800083c <isQueueFull+0x32>

    return False;
 800083a:	2300      	movs	r3, #0
}
 800083c:	4618      	mov	r0, r3
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr

08000846 <enQueue>:

int enQueue ( queue_buffer_t *queue, char data, uint8_t* u8RemainQueue )
{
 8000846:	b580      	push	{r7, lr}
 8000848:	b084      	sub	sp, #16
 800084a:	af00      	add	r7, sp, #0
 800084c:	60f8      	str	r0, [r7, #12]
 800084e:	460b      	mov	r3, r1
 8000850:	607a      	str	r2, [r7, #4]
 8000852:	72fb      	strb	r3, [r7, #11]
    if ( isQueueFull( queue ) )
 8000854:	68f8      	ldr	r0, [r7, #12]
 8000856:	f7ff ffd8 	bl	800080a <isQueueFull>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <enQueue+0x1e>
        return Failed;
 8000860:	2300      	movs	r3, #0
 8000862:	e02a      	b.n	80008ba <enQueue+0x74>
    else {
        if (queue->front == -1)
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800086c:	d102      	bne.n	8000874 <enQueue+0x2e>
			queue->front = 0;
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
		queue->rear = (queue->rear + 1) % queue->size;
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	3301      	adds	r3, #1
 800087a:	68fa      	ldr	r2, [r7, #12]
 800087c:	6892      	ldr	r2, [r2, #8]
 800087e:	fb93 f1f2 	sdiv	r1, r3, r2
 8000882:	fb02 f201 	mul.w	r2, r2, r1
 8000886:	1a9a      	subs	r2, r3, r2
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	605a      	str	r2, [r3, #4]
		queue->buffer[queue->rear] = data;
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	68fa      	ldr	r2, [r7, #12]
 8000892:	6852      	ldr	r2, [r2, #4]
 8000894:	4413      	add	r3, r2
 8000896:	7afa      	ldrb	r2, [r7, #11]
 8000898:	701a      	strb	r2, [r3, #0]
		*u8RemainQueue = queue->size - queue->rear + queue->front;
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	689b      	ldr	r3, [r3, #8]
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	1ad3      	subs	r3, r2, r3
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	4413      	add	r3, r2
 80008b2:	b2da      	uxtb	r2, r3
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	701a      	strb	r2, [r3, #0]
    }
    return Success;
 80008b8:	2301      	movs	r3, #1
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3710      	adds	r7, #16
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <deQueue>:

int deQueue ( queue_buffer_t *queue, char *data, uint8_t* u8RemainQueue )
{	
 80008c2:	b580      	push	{r7, lr}
 80008c4:	b084      	sub	sp, #16
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	60f8      	str	r0, [r7, #12]
 80008ca:	60b9      	str	r1, [r7, #8]
 80008cc:	607a      	str	r2, [r7, #4]
    if ( isQueueEmpty( queue ) )
 80008ce:	68f8      	ldr	r0, [r7, #12]
 80008d0:	f7ff ff8a 	bl	80007e8 <isQueueEmpty>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <deQueue+0x1c>
        return Failed;
 80008da:	2300      	movs	r3, #0
 80008dc:	e032      	b.n	8000944 <deQueue+0x82>
    else {
        *data = queue->buffer[queue->front];
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	68fa      	ldr	r2, [r7, #12]
 80008e4:	6812      	ldr	r2, [r2, #0]
 80008e6:	4413      	add	r3, r2
 80008e8:	781a      	ldrb	r2, [r3, #0]
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	701a      	strb	r2, [r3, #0]
        if ( queue->front == queue->rear ) {
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d108      	bne.n	800090c <deQueue+0x4a>
            queue->front = -1;
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000900:	601a      	str	r2, [r3, #0]
            queue->rear = -1;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	f04f 32ff 	mov.w	r2, #4294967295
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	e01a      	b.n	8000942 <deQueue+0x80>
		}
        else /* Queue has only one element. Reset the queue after dequeuing */
        {
			queue->front = (queue->front + 1) % queue->size;
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	3301      	adds	r3, #1
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	6892      	ldr	r2, [r2, #8]
 8000916:	fb93 f1f2 	sdiv	r1, r3, r2
 800091a:	fb02 f201 	mul.w	r2, r2, r1
 800091e:	1a9a      	subs	r2, r3, r2
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	601a      	str	r2, [r3, #0]
        	*u8RemainQueue = queue->size - queue->rear + queue->front;
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	b2da      	uxtb	r2, r3
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	b2db      	uxtb	r3, r3
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	b2da      	uxtb	r2, r3
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	4413      	add	r3, r2
 800093c:	b2da      	uxtb	r2, r3
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	701a      	strb	r2, [r3, #0]
        }
    }
    return Success;
 8000942:	2301      	movs	r3, #1
}
 8000944:	4618      	mov	r0, r3
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000950:	4b08      	ldr	r3, [pc, #32]	; (8000974 <HAL_Init+0x28>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a07      	ldr	r2, [pc, #28]	; (8000974 <HAL_Init+0x28>)
 8000956:	f043 0310 	orr.w	r3, r3, #16
 800095a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800095c:	2003      	movs	r0, #3
 800095e:	f000 f945 	bl	8000bec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000962:	2000      	movs	r0, #0
 8000964:	f000 f808 	bl	8000978 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000968:	f7ff fd22 	bl	80003b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800096c:	2300      	movs	r3, #0
}
 800096e:	4618      	mov	r0, r3
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40022000 	.word	0x40022000

08000978 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000980:	4b12      	ldr	r3, [pc, #72]	; (80009cc <HAL_InitTick+0x54>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <HAL_InitTick+0x58>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	4619      	mov	r1, r3
 800098a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800098e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000992:	fbb2 f3f3 	udiv	r3, r2, r3
 8000996:	4618      	mov	r0, r3
 8000998:	f000 f95d 	bl	8000c56 <HAL_SYSTICK_Config>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009a2:	2301      	movs	r3, #1
 80009a4:	e00e      	b.n	80009c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2b0f      	cmp	r3, #15
 80009aa:	d80a      	bhi.n	80009c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009ac:	2200      	movs	r2, #0
 80009ae:	6879      	ldr	r1, [r7, #4]
 80009b0:	f04f 30ff 	mov.w	r0, #4294967295
 80009b4:	f000 f925 	bl	8000c02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009b8:	4a06      	ldr	r2, [pc, #24]	; (80009d4 <HAL_InitTick+0x5c>)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009be:	2300      	movs	r3, #0
 80009c0:	e000      	b.n	80009c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009c2:	2301      	movs	r3, #1
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000000 	.word	0x20000000
 80009d0:	20000008 	.word	0x20000008
 80009d4:	20000004 	.word	0x20000004

080009d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009dc:	4b05      	ldr	r3, [pc, #20]	; (80009f4 <HAL_IncTick+0x1c>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	461a      	mov	r2, r3
 80009e2:	4b05      	ldr	r3, [pc, #20]	; (80009f8 <HAL_IncTick+0x20>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4413      	add	r3, r2
 80009e8:	4a03      	ldr	r2, [pc, #12]	; (80009f8 <HAL_IncTick+0x20>)
 80009ea:	6013      	str	r3, [r2, #0]
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr
 80009f4:	20000008 	.word	0x20000008
 80009f8:	200000bc 	.word	0x200000bc

080009fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000a00:	4b02      	ldr	r3, [pc, #8]	; (8000a0c <HAL_GetTick+0x10>)
 8000a02:	681b      	ldr	r3, [r3, #0]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr
 8000a0c:	200000bc 	.word	0x200000bc

08000a10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a18:	f7ff fff0 	bl	80009fc <HAL_GetTick>
 8000a1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a28:	d005      	beq.n	8000a36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a2a:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <HAL_Delay+0x40>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	461a      	mov	r2, r3
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	4413      	add	r3, r2
 8000a34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a36:	bf00      	nop
 8000a38:	f7ff ffe0 	bl	80009fc <HAL_GetTick>
 8000a3c:	4602      	mov	r2, r0
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d8f7      	bhi.n	8000a38 <HAL_Delay+0x28>
  {
  }
}
 8000a48:	bf00      	nop
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20000008 	.word	0x20000008

08000a54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f003 0307 	and.w	r3, r3, #7
 8000a62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a64:	4b0c      	ldr	r3, [pc, #48]	; (8000a98 <__NVIC_SetPriorityGrouping+0x44>)
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a6a:	68ba      	ldr	r2, [r7, #8]
 8000a6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a70:	4013      	ands	r3, r2
 8000a72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a86:	4a04      	ldr	r2, [pc, #16]	; (8000a98 <__NVIC_SetPriorityGrouping+0x44>)
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	60d3      	str	r3, [r2, #12]
}
 8000a8c:	bf00      	nop
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	e000ed00 	.word	0xe000ed00

08000a9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa0:	4b04      	ldr	r3, [pc, #16]	; (8000ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	0a1b      	lsrs	r3, r3, #8
 8000aa6:	f003 0307 	and.w	r3, r3, #7
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	db0b      	blt.n	8000ae2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	f003 021f 	and.w	r2, r3, #31
 8000ad0:	4906      	ldr	r1, [pc, #24]	; (8000aec <__NVIC_EnableIRQ+0x34>)
 8000ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad6:	095b      	lsrs	r3, r3, #5
 8000ad8:	2001      	movs	r0, #1
 8000ada:	fa00 f202 	lsl.w	r2, r0, r2
 8000ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr
 8000aec:	e000e100 	.word	0xe000e100

08000af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	6039      	str	r1, [r7, #0]
 8000afa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	db0a      	blt.n	8000b1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	b2da      	uxtb	r2, r3
 8000b08:	490c      	ldr	r1, [pc, #48]	; (8000b3c <__NVIC_SetPriority+0x4c>)
 8000b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0e:	0112      	lsls	r2, r2, #4
 8000b10:	b2d2      	uxtb	r2, r2
 8000b12:	440b      	add	r3, r1
 8000b14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b18:	e00a      	b.n	8000b30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	b2da      	uxtb	r2, r3
 8000b1e:	4908      	ldr	r1, [pc, #32]	; (8000b40 <__NVIC_SetPriority+0x50>)
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	f003 030f 	and.w	r3, r3, #15
 8000b26:	3b04      	subs	r3, #4
 8000b28:	0112      	lsls	r2, r2, #4
 8000b2a:	b2d2      	uxtb	r2, r2
 8000b2c:	440b      	add	r3, r1
 8000b2e:	761a      	strb	r2, [r3, #24]
}
 8000b30:	bf00      	nop
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bc80      	pop	{r7}
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	e000e100 	.word	0xe000e100
 8000b40:	e000ed00 	.word	0xe000ed00

08000b44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b089      	sub	sp, #36	; 0x24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	60b9      	str	r1, [r7, #8]
 8000b4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	f003 0307 	and.w	r3, r3, #7
 8000b56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b58:	69fb      	ldr	r3, [r7, #28]
 8000b5a:	f1c3 0307 	rsb	r3, r3, #7
 8000b5e:	2b04      	cmp	r3, #4
 8000b60:	bf28      	it	cs
 8000b62:	2304      	movcs	r3, #4
 8000b64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b66:	69fb      	ldr	r3, [r7, #28]
 8000b68:	3304      	adds	r3, #4
 8000b6a:	2b06      	cmp	r3, #6
 8000b6c:	d902      	bls.n	8000b74 <NVIC_EncodePriority+0x30>
 8000b6e:	69fb      	ldr	r3, [r7, #28]
 8000b70:	3b03      	subs	r3, #3
 8000b72:	e000      	b.n	8000b76 <NVIC_EncodePriority+0x32>
 8000b74:	2300      	movs	r3, #0
 8000b76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b78:	f04f 32ff 	mov.w	r2, #4294967295
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b82:	43da      	mvns	r2, r3
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	401a      	ands	r2, r3
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b8c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	fa01 f303 	lsl.w	r3, r1, r3
 8000b96:	43d9      	mvns	r1, r3
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b9c:	4313      	orrs	r3, r2
         );
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3724      	adds	r7, #36	; 0x24
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr

08000ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bb8:	d301      	bcc.n	8000bbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e00f      	b.n	8000bde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bbe:	4a0a      	ldr	r2, [pc, #40]	; (8000be8 <SysTick_Config+0x40>)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	3b01      	subs	r3, #1
 8000bc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bc6:	210f      	movs	r1, #15
 8000bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bcc:	f7ff ff90 	bl	8000af0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bd0:	4b05      	ldr	r3, [pc, #20]	; (8000be8 <SysTick_Config+0x40>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bd6:	4b04      	ldr	r3, [pc, #16]	; (8000be8 <SysTick_Config+0x40>)
 8000bd8:	2207      	movs	r2, #7
 8000bda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bdc:	2300      	movs	r3, #0
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	e000e010 	.word	0xe000e010

08000bec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f7ff ff2d 	bl	8000a54 <__NVIC_SetPriorityGrouping>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b086      	sub	sp, #24
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	4603      	mov	r3, r0
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
 8000c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c14:	f7ff ff42 	bl	8000a9c <__NVIC_GetPriorityGrouping>
 8000c18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c1a:	687a      	ldr	r2, [r7, #4]
 8000c1c:	68b9      	ldr	r1, [r7, #8]
 8000c1e:	6978      	ldr	r0, [r7, #20]
 8000c20:	f7ff ff90 	bl	8000b44 <NVIC_EncodePriority>
 8000c24:	4602      	mov	r2, r0
 8000c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c2a:	4611      	mov	r1, r2
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff ff5f 	bl	8000af0 <__NVIC_SetPriority>
}
 8000c32:	bf00      	nop
 8000c34:	3718      	adds	r7, #24
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b082      	sub	sp, #8
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	4603      	mov	r3, r0
 8000c42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff ff35 	bl	8000ab8 <__NVIC_EnableIRQ>
}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b082      	sub	sp, #8
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f7ff ffa2 	bl	8000ba8 <SysTick_Config>
 8000c64:	4603      	mov	r3, r0
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
	...

08000c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b08b      	sub	sp, #44	; 0x2c
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c82:	e133      	b.n	8000eec <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c84:	2201      	movs	r2, #1
 8000c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c88:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	69fa      	ldr	r2, [r7, #28]
 8000c94:	4013      	ands	r3, r2
 8000c96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c98:	69ba      	ldr	r2, [r7, #24]
 8000c9a:	69fb      	ldr	r3, [r7, #28]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	f040 8122 	bne.w	8000ee6 <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	2b12      	cmp	r3, #18
 8000ca8:	d034      	beq.n	8000d14 <HAL_GPIO_Init+0xa4>
 8000caa:	2b12      	cmp	r3, #18
 8000cac:	d80d      	bhi.n	8000cca <HAL_GPIO_Init+0x5a>
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d02b      	beq.n	8000d0a <HAL_GPIO_Init+0x9a>
 8000cb2:	2b02      	cmp	r3, #2
 8000cb4:	d804      	bhi.n	8000cc0 <HAL_GPIO_Init+0x50>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d031      	beq.n	8000d1e <HAL_GPIO_Init+0xae>
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d01c      	beq.n	8000cf8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cbe:	e048      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cc0:	2b03      	cmp	r3, #3
 8000cc2:	d043      	beq.n	8000d4c <HAL_GPIO_Init+0xdc>
 8000cc4:	2b11      	cmp	r3, #17
 8000cc6:	d01b      	beq.n	8000d00 <HAL_GPIO_Init+0x90>
          break;
 8000cc8:	e043      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cca:	4a8f      	ldr	r2, [pc, #572]	; (8000f08 <HAL_GPIO_Init+0x298>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d026      	beq.n	8000d1e <HAL_GPIO_Init+0xae>
 8000cd0:	4a8d      	ldr	r2, [pc, #564]	; (8000f08 <HAL_GPIO_Init+0x298>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d806      	bhi.n	8000ce4 <HAL_GPIO_Init+0x74>
 8000cd6:	4a8d      	ldr	r2, [pc, #564]	; (8000f0c <HAL_GPIO_Init+0x29c>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d020      	beq.n	8000d1e <HAL_GPIO_Init+0xae>
 8000cdc:	4a8c      	ldr	r2, [pc, #560]	; (8000f10 <HAL_GPIO_Init+0x2a0>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d01d      	beq.n	8000d1e <HAL_GPIO_Init+0xae>
          break;
 8000ce2:	e036      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000ce4:	4a8b      	ldr	r2, [pc, #556]	; (8000f14 <HAL_GPIO_Init+0x2a4>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d019      	beq.n	8000d1e <HAL_GPIO_Init+0xae>
 8000cea:	4a8b      	ldr	r2, [pc, #556]	; (8000f18 <HAL_GPIO_Init+0x2a8>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d016      	beq.n	8000d1e <HAL_GPIO_Init+0xae>
 8000cf0:	4a8a      	ldr	r2, [pc, #552]	; (8000f1c <HAL_GPIO_Init+0x2ac>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d013      	beq.n	8000d1e <HAL_GPIO_Init+0xae>
          break;
 8000cf6:	e02c      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	68db      	ldr	r3, [r3, #12]
 8000cfc:	623b      	str	r3, [r7, #32]
          break;
 8000cfe:	e028      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	3304      	adds	r3, #4
 8000d06:	623b      	str	r3, [r7, #32]
          break;
 8000d08:	e023      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	68db      	ldr	r3, [r3, #12]
 8000d0e:	3308      	adds	r3, #8
 8000d10:	623b      	str	r3, [r7, #32]
          break;
 8000d12:	e01e      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	330c      	adds	r3, #12
 8000d1a:	623b      	str	r3, [r7, #32]
          break;
 8000d1c:	e019      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d102      	bne.n	8000d2c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d26:	2304      	movs	r3, #4
 8000d28:	623b      	str	r3, [r7, #32]
          break;
 8000d2a:	e012      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d105      	bne.n	8000d40 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d34:	2308      	movs	r3, #8
 8000d36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	69fa      	ldr	r2, [r7, #28]
 8000d3c:	611a      	str	r2, [r3, #16]
          break;
 8000d3e:	e008      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d40:	2308      	movs	r3, #8
 8000d42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	69fa      	ldr	r2, [r7, #28]
 8000d48:	615a      	str	r2, [r3, #20]
          break;
 8000d4a:	e002      	b.n	8000d52 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	623b      	str	r3, [r7, #32]
          break;
 8000d50:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d52:	69bb      	ldr	r3, [r7, #24]
 8000d54:	2bff      	cmp	r3, #255	; 0xff
 8000d56:	d801      	bhi.n	8000d5c <HAL_GPIO_Init+0xec>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	e001      	b.n	8000d60 <HAL_GPIO_Init+0xf0>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3304      	adds	r3, #4
 8000d60:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	2bff      	cmp	r3, #255	; 0xff
 8000d66:	d802      	bhi.n	8000d6e <HAL_GPIO_Init+0xfe>
 8000d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	e002      	b.n	8000d74 <HAL_GPIO_Init+0x104>
 8000d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d70:	3b08      	subs	r3, #8
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	210f      	movs	r1, #15
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d82:	43db      	mvns	r3, r3
 8000d84:	401a      	ands	r2, r3
 8000d86:	6a39      	ldr	r1, [r7, #32]
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8e:	431a      	orrs	r2, r3
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	f000 80a2 	beq.w	8000ee6 <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000da2:	4b5f      	ldr	r3, [pc, #380]	; (8000f20 <HAL_GPIO_Init+0x2b0>)
 8000da4:	699b      	ldr	r3, [r3, #24]
 8000da6:	4a5e      	ldr	r2, [pc, #376]	; (8000f20 <HAL_GPIO_Init+0x2b0>)
 8000da8:	f043 0301 	orr.w	r3, r3, #1
 8000dac:	6193      	str	r3, [r2, #24]
 8000dae:	4b5c      	ldr	r3, [pc, #368]	; (8000f20 <HAL_GPIO_Init+0x2b0>)
 8000db0:	699b      	ldr	r3, [r3, #24]
 8000db2:	f003 0301 	and.w	r3, r3, #1
 8000db6:	60bb      	str	r3, [r7, #8]
 8000db8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000dba:	4a5a      	ldr	r2, [pc, #360]	; (8000f24 <HAL_GPIO_Init+0x2b4>)
 8000dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dbe:	089b      	lsrs	r3, r3, #2
 8000dc0:	3302      	adds	r3, #2
 8000dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dc6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dca:	f003 0303 	and.w	r3, r3, #3
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	220f      	movs	r2, #15
 8000dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd6:	43db      	mvns	r3, r3
 8000dd8:	68fa      	ldr	r2, [r7, #12]
 8000dda:	4013      	ands	r3, r2
 8000ddc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a51      	ldr	r2, [pc, #324]	; (8000f28 <HAL_GPIO_Init+0x2b8>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d01f      	beq.n	8000e26 <HAL_GPIO_Init+0x1b6>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a50      	ldr	r2, [pc, #320]	; (8000f2c <HAL_GPIO_Init+0x2bc>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d019      	beq.n	8000e22 <HAL_GPIO_Init+0x1b2>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a4f      	ldr	r2, [pc, #316]	; (8000f30 <HAL_GPIO_Init+0x2c0>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d013      	beq.n	8000e1e <HAL_GPIO_Init+0x1ae>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4a4e      	ldr	r2, [pc, #312]	; (8000f34 <HAL_GPIO_Init+0x2c4>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d00d      	beq.n	8000e1a <HAL_GPIO_Init+0x1aa>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4a4d      	ldr	r2, [pc, #308]	; (8000f38 <HAL_GPIO_Init+0x2c8>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d007      	beq.n	8000e16 <HAL_GPIO_Init+0x1a6>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a4c      	ldr	r2, [pc, #304]	; (8000f3c <HAL_GPIO_Init+0x2cc>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d101      	bne.n	8000e12 <HAL_GPIO_Init+0x1a2>
 8000e0e:	2305      	movs	r3, #5
 8000e10:	e00a      	b.n	8000e28 <HAL_GPIO_Init+0x1b8>
 8000e12:	2306      	movs	r3, #6
 8000e14:	e008      	b.n	8000e28 <HAL_GPIO_Init+0x1b8>
 8000e16:	2304      	movs	r3, #4
 8000e18:	e006      	b.n	8000e28 <HAL_GPIO_Init+0x1b8>
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e004      	b.n	8000e28 <HAL_GPIO_Init+0x1b8>
 8000e1e:	2302      	movs	r3, #2
 8000e20:	e002      	b.n	8000e28 <HAL_GPIO_Init+0x1b8>
 8000e22:	2301      	movs	r3, #1
 8000e24:	e000      	b.n	8000e28 <HAL_GPIO_Init+0x1b8>
 8000e26:	2300      	movs	r3, #0
 8000e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e2a:	f002 0203 	and.w	r2, r2, #3
 8000e2e:	0092      	lsls	r2, r2, #2
 8000e30:	4093      	lsls	r3, r2
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e38:	493a      	ldr	r1, [pc, #232]	; (8000f24 <HAL_GPIO_Init+0x2b4>)
 8000e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3c:	089b      	lsrs	r3, r3, #2
 8000e3e:	3302      	adds	r3, #2
 8000e40:	68fa      	ldr	r2, [r7, #12]
 8000e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d006      	beq.n	8000e60 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e52:	4b3b      	ldr	r3, [pc, #236]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	493a      	ldr	r1, [pc, #232]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	600b      	str	r3, [r1, #0]
 8000e5e:	e006      	b.n	8000e6e <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e60:	4b37      	ldr	r3, [pc, #220]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	43db      	mvns	r3, r3
 8000e68:	4935      	ldr	r1, [pc, #212]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d006      	beq.n	8000e88 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e7a:	4b31      	ldr	r3, [pc, #196]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000e7c:	685a      	ldr	r2, [r3, #4]
 8000e7e:	4930      	ldr	r1, [pc, #192]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	604b      	str	r3, [r1, #4]
 8000e86:	e006      	b.n	8000e96 <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e88:	4b2d      	ldr	r3, [pc, #180]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000e8a:	685a      	ldr	r2, [r3, #4]
 8000e8c:	69bb      	ldr	r3, [r7, #24]
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	492b      	ldr	r1, [pc, #172]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000e92:	4013      	ands	r3, r2
 8000e94:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d006      	beq.n	8000eb0 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ea2:	4b27      	ldr	r3, [pc, #156]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000ea4:	689a      	ldr	r2, [r3, #8]
 8000ea6:	4926      	ldr	r1, [pc, #152]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	608b      	str	r3, [r1, #8]
 8000eae:	e006      	b.n	8000ebe <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000eb0:	4b23      	ldr	r3, [pc, #140]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	4921      	ldr	r1, [pc, #132]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000eba:	4013      	ands	r3, r2
 8000ebc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d006      	beq.n	8000ed8 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000eca:	4b1d      	ldr	r3, [pc, #116]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000ecc:	68da      	ldr	r2, [r3, #12]
 8000ece:	491c      	ldr	r1, [pc, #112]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	60cb      	str	r3, [r1, #12]
 8000ed6:	e006      	b.n	8000ee6 <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ed8:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000eda:	68da      	ldr	r2, [r3, #12]
 8000edc:	69bb      	ldr	r3, [r7, #24]
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	4917      	ldr	r1, [pc, #92]	; (8000f40 <HAL_GPIO_Init+0x2d0>)
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee8:	3301      	adds	r3, #1
 8000eea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	f47f aec4 	bne.w	8000c84 <HAL_GPIO_Init+0x14>
  }
}
 8000efc:	bf00      	nop
 8000efe:	372c      	adds	r7, #44	; 0x2c
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc80      	pop	{r7}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	10210000 	.word	0x10210000
 8000f0c:	10110000 	.word	0x10110000
 8000f10:	10120000 	.word	0x10120000
 8000f14:	10310000 	.word	0x10310000
 8000f18:	10320000 	.word	0x10320000
 8000f1c:	10220000 	.word	0x10220000
 8000f20:	40021000 	.word	0x40021000
 8000f24:	40010000 	.word	0x40010000
 8000f28:	40010800 	.word	0x40010800
 8000f2c:	40010c00 	.word	0x40010c00
 8000f30:	40011000 	.word	0x40011000
 8000f34:	40011400 	.word	0x40011400
 8000f38:	40011800 	.word	0x40011800
 8000f3c:	40011c00 	.word	0x40011c00
 8000f40:	40010400 	.word	0x40010400

08000f44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e26c      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	f000 8087 	beq.w	8001072 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f64:	4b92      	ldr	r3, [pc, #584]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 030c 	and.w	r3, r3, #12
 8000f6c:	2b04      	cmp	r3, #4
 8000f6e:	d00c      	beq.n	8000f8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f70:	4b8f      	ldr	r3, [pc, #572]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f003 030c 	and.w	r3, r3, #12
 8000f78:	2b08      	cmp	r3, #8
 8000f7a:	d112      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x5e>
 8000f7c:	4b8c      	ldr	r3, [pc, #560]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f88:	d10b      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f8a:	4b89      	ldr	r3, [pc, #548]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d06c      	beq.n	8001070 <HAL_RCC_OscConfig+0x12c>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d168      	bne.n	8001070 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e246      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000faa:	d106      	bne.n	8000fba <HAL_RCC_OscConfig+0x76>
 8000fac:	4b80      	ldr	r3, [pc, #512]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a7f      	ldr	r2, [pc, #508]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fb6:	6013      	str	r3, [r2, #0]
 8000fb8:	e02e      	b.n	8001018 <HAL_RCC_OscConfig+0xd4>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d10c      	bne.n	8000fdc <HAL_RCC_OscConfig+0x98>
 8000fc2:	4b7b      	ldr	r3, [pc, #492]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a7a      	ldr	r2, [pc, #488]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fcc:	6013      	str	r3, [r2, #0]
 8000fce:	4b78      	ldr	r3, [pc, #480]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a77      	ldr	r2, [pc, #476]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fd8:	6013      	str	r3, [r2, #0]
 8000fda:	e01d      	b.n	8001018 <HAL_RCC_OscConfig+0xd4>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fe4:	d10c      	bne.n	8001000 <HAL_RCC_OscConfig+0xbc>
 8000fe6:	4b72      	ldr	r3, [pc, #456]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a71      	ldr	r2, [pc, #452]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ff0:	6013      	str	r3, [r2, #0]
 8000ff2:	4b6f      	ldr	r3, [pc, #444]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a6e      	ldr	r2, [pc, #440]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ffc:	6013      	str	r3, [r2, #0]
 8000ffe:	e00b      	b.n	8001018 <HAL_RCC_OscConfig+0xd4>
 8001000:	4b6b      	ldr	r3, [pc, #428]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a6a      	ldr	r2, [pc, #424]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800100a:	6013      	str	r3, [r2, #0]
 800100c:	4b68      	ldr	r3, [pc, #416]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a67      	ldr	r2, [pc, #412]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001016:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d013      	beq.n	8001048 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001020:	f7ff fcec 	bl	80009fc <HAL_GetTick>
 8001024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001026:	e008      	b.n	800103a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001028:	f7ff fce8 	bl	80009fc <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	2b64      	cmp	r3, #100	; 0x64
 8001034:	d901      	bls.n	800103a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001036:	2303      	movs	r3, #3
 8001038:	e1fa      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800103a:	4b5d      	ldr	r3, [pc, #372]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0f0      	beq.n	8001028 <HAL_RCC_OscConfig+0xe4>
 8001046:	e014      	b.n	8001072 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001048:	f7ff fcd8 	bl	80009fc <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001050:	f7ff fcd4 	bl	80009fc <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b64      	cmp	r3, #100	; 0x64
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e1e6      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001062:	4b53      	ldr	r3, [pc, #332]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1f0      	bne.n	8001050 <HAL_RCC_OscConfig+0x10c>
 800106e:	e000      	b.n	8001072 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f003 0302 	and.w	r3, r3, #2
 800107a:	2b00      	cmp	r3, #0
 800107c:	d063      	beq.n	8001146 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800107e:	4b4c      	ldr	r3, [pc, #304]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f003 030c 	and.w	r3, r3, #12
 8001086:	2b00      	cmp	r3, #0
 8001088:	d00b      	beq.n	80010a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800108a:	4b49      	ldr	r3, [pc, #292]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f003 030c 	and.w	r3, r3, #12
 8001092:	2b08      	cmp	r3, #8
 8001094:	d11c      	bne.n	80010d0 <HAL_RCC_OscConfig+0x18c>
 8001096:	4b46      	ldr	r3, [pc, #280]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d116      	bne.n	80010d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010a2:	4b43      	ldr	r3, [pc, #268]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0302 	and.w	r3, r3, #2
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d005      	beq.n	80010ba <HAL_RCC_OscConfig+0x176>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	691b      	ldr	r3, [r3, #16]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d001      	beq.n	80010ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e1ba      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ba:	4b3d      	ldr	r3, [pc, #244]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	00db      	lsls	r3, r3, #3
 80010c8:	4939      	ldr	r1, [pc, #228]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ce:	e03a      	b.n	8001146 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d020      	beq.n	800111a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010d8:	4b36      	ldr	r3, [pc, #216]	; (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010da:	2201      	movs	r2, #1
 80010dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010de:	f7ff fc8d 	bl	80009fc <HAL_GetTick>
 80010e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e4:	e008      	b.n	80010f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010e6:	f7ff fc89 	bl	80009fc <HAL_GetTick>
 80010ea:	4602      	mov	r2, r0
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e19b      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010f8:	4b2d      	ldr	r3, [pc, #180]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0302 	and.w	r3, r3, #2
 8001100:	2b00      	cmp	r3, #0
 8001102:	d0f0      	beq.n	80010e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001104:	4b2a      	ldr	r3, [pc, #168]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	4927      	ldr	r1, [pc, #156]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001114:	4313      	orrs	r3, r2
 8001116:	600b      	str	r3, [r1, #0]
 8001118:	e015      	b.n	8001146 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800111a:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <HAL_RCC_OscConfig+0x270>)
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001120:	f7ff fc6c 	bl	80009fc <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001128:	f7ff fc68 	bl	80009fc <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e17a      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800113a:	4b1d      	ldr	r3, [pc, #116]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	2b00      	cmp	r3, #0
 8001144:	d1f0      	bne.n	8001128 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0308 	and.w	r3, r3, #8
 800114e:	2b00      	cmp	r3, #0
 8001150:	d03a      	beq.n	80011c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d019      	beq.n	800118e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800115a:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <HAL_RCC_OscConfig+0x274>)
 800115c:	2201      	movs	r2, #1
 800115e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001160:	f7ff fc4c 	bl	80009fc <HAL_GetTick>
 8001164:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001168:	f7ff fc48 	bl	80009fc <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e15a      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800117a:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800117c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d0f0      	beq.n	8001168 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f000 faa8 	bl	80016dc <RCC_Delay>
 800118c:	e01c      	b.n	80011c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800118e:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <HAL_RCC_OscConfig+0x274>)
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001194:	f7ff fc32 	bl	80009fc <HAL_GetTick>
 8001198:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800119a:	e00f      	b.n	80011bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800119c:	f7ff fc2e 	bl	80009fc <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d908      	bls.n	80011bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e140      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
 80011ae:	bf00      	nop
 80011b0:	40021000 	.word	0x40021000
 80011b4:	42420000 	.word	0x42420000
 80011b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011bc:	4b9e      	ldr	r3, [pc, #632]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80011be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1e9      	bne.n	800119c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	f000 80a6 	beq.w	8001322 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011d6:	2300      	movs	r3, #0
 80011d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011da:	4b97      	ldr	r3, [pc, #604]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10d      	bne.n	8001202 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011e6:	4b94      	ldr	r3, [pc, #592]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	4a93      	ldr	r2, [pc, #588]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80011ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011f0:	61d3      	str	r3, [r2, #28]
 80011f2:	4b91      	ldr	r3, [pc, #580]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011fe:	2301      	movs	r3, #1
 8001200:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001202:	4b8e      	ldr	r3, [pc, #568]	; (800143c <HAL_RCC_OscConfig+0x4f8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800120a:	2b00      	cmp	r3, #0
 800120c:	d118      	bne.n	8001240 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800120e:	4b8b      	ldr	r3, [pc, #556]	; (800143c <HAL_RCC_OscConfig+0x4f8>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a8a      	ldr	r2, [pc, #552]	; (800143c <HAL_RCC_OscConfig+0x4f8>)
 8001214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800121a:	f7ff fbef 	bl	80009fc <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001220:	e008      	b.n	8001234 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001222:	f7ff fbeb 	bl	80009fc <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	2b64      	cmp	r3, #100	; 0x64
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e0fd      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001234:	4b81      	ldr	r3, [pc, #516]	; (800143c <HAL_RCC_OscConfig+0x4f8>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800123c:	2b00      	cmp	r3, #0
 800123e:	d0f0      	beq.n	8001222 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d106      	bne.n	8001256 <HAL_RCC_OscConfig+0x312>
 8001248:	4b7b      	ldr	r3, [pc, #492]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800124a:	6a1b      	ldr	r3, [r3, #32]
 800124c:	4a7a      	ldr	r2, [pc, #488]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	6213      	str	r3, [r2, #32]
 8001254:	e02d      	b.n	80012b2 <HAL_RCC_OscConfig+0x36e>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d10c      	bne.n	8001278 <HAL_RCC_OscConfig+0x334>
 800125e:	4b76      	ldr	r3, [pc, #472]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001260:	6a1b      	ldr	r3, [r3, #32]
 8001262:	4a75      	ldr	r2, [pc, #468]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001264:	f023 0301 	bic.w	r3, r3, #1
 8001268:	6213      	str	r3, [r2, #32]
 800126a:	4b73      	ldr	r3, [pc, #460]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800126c:	6a1b      	ldr	r3, [r3, #32]
 800126e:	4a72      	ldr	r2, [pc, #456]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001270:	f023 0304 	bic.w	r3, r3, #4
 8001274:	6213      	str	r3, [r2, #32]
 8001276:	e01c      	b.n	80012b2 <HAL_RCC_OscConfig+0x36e>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	2b05      	cmp	r3, #5
 800127e:	d10c      	bne.n	800129a <HAL_RCC_OscConfig+0x356>
 8001280:	4b6d      	ldr	r3, [pc, #436]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	4a6c      	ldr	r2, [pc, #432]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001286:	f043 0304 	orr.w	r3, r3, #4
 800128a:	6213      	str	r3, [r2, #32]
 800128c:	4b6a      	ldr	r3, [pc, #424]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800128e:	6a1b      	ldr	r3, [r3, #32]
 8001290:	4a69      	ldr	r2, [pc, #420]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	6213      	str	r3, [r2, #32]
 8001298:	e00b      	b.n	80012b2 <HAL_RCC_OscConfig+0x36e>
 800129a:	4b67      	ldr	r3, [pc, #412]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	4a66      	ldr	r2, [pc, #408]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80012a0:	f023 0301 	bic.w	r3, r3, #1
 80012a4:	6213      	str	r3, [r2, #32]
 80012a6:	4b64      	ldr	r3, [pc, #400]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	4a63      	ldr	r2, [pc, #396]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80012ac:	f023 0304 	bic.w	r3, r3, #4
 80012b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d015      	beq.n	80012e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ba:	f7ff fb9f 	bl	80009fc <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012c0:	e00a      	b.n	80012d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012c2:	f7ff fb9b 	bl	80009fc <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d901      	bls.n	80012d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e0ab      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012d8:	4b57      	ldr	r3, [pc, #348]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	f003 0302 	and.w	r3, r3, #2
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d0ee      	beq.n	80012c2 <HAL_RCC_OscConfig+0x37e>
 80012e4:	e014      	b.n	8001310 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e6:	f7ff fb89 	bl	80009fc <HAL_GetTick>
 80012ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012ec:	e00a      	b.n	8001304 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012ee:	f7ff fb85 	bl	80009fc <HAL_GetTick>
 80012f2:	4602      	mov	r2, r0
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d901      	bls.n	8001304 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e095      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001304:	4b4c      	ldr	r3, [pc, #304]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	2b00      	cmp	r3, #0
 800130e:	d1ee      	bne.n	80012ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001310:	7dfb      	ldrb	r3, [r7, #23]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d105      	bne.n	8001322 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001316:	4b48      	ldr	r3, [pc, #288]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	4a47      	ldr	r2, [pc, #284]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800131c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001320:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	69db      	ldr	r3, [r3, #28]
 8001326:	2b00      	cmp	r3, #0
 8001328:	f000 8081 	beq.w	800142e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800132c:	4b42      	ldr	r3, [pc, #264]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f003 030c 	and.w	r3, r3, #12
 8001334:	2b08      	cmp	r3, #8
 8001336:	d061      	beq.n	80013fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	69db      	ldr	r3, [r3, #28]
 800133c:	2b02      	cmp	r3, #2
 800133e:	d146      	bne.n	80013ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001340:	4b3f      	ldr	r3, [pc, #252]	; (8001440 <HAL_RCC_OscConfig+0x4fc>)
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001346:	f7ff fb59 	bl	80009fc <HAL_GetTick>
 800134a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800134c:	e008      	b.n	8001360 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800134e:	f7ff fb55 	bl	80009fc <HAL_GetTick>
 8001352:	4602      	mov	r2, r0
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d901      	bls.n	8001360 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e067      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001360:	4b35      	ldr	r3, [pc, #212]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1f0      	bne.n	800134e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6a1b      	ldr	r3, [r3, #32]
 8001370:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001374:	d108      	bne.n	8001388 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001376:	4b30      	ldr	r3, [pc, #192]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	492d      	ldr	r1, [pc, #180]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 8001384:	4313      	orrs	r3, r2
 8001386:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001388:	4b2b      	ldr	r3, [pc, #172]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6a19      	ldr	r1, [r3, #32]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001398:	430b      	orrs	r3, r1
 800139a:	4927      	ldr	r1, [pc, #156]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800139c:	4313      	orrs	r3, r2
 800139e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013a0:	4b27      	ldr	r3, [pc, #156]	; (8001440 <HAL_RCC_OscConfig+0x4fc>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a6:	f7ff fb29 	bl	80009fc <HAL_GetTick>
 80013aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ac:	e008      	b.n	80013c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ae:	f7ff fb25 	bl	80009fc <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e037      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013c0:	4b1d      	ldr	r3, [pc, #116]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f0      	beq.n	80013ae <HAL_RCC_OscConfig+0x46a>
 80013cc:	e02f      	b.n	800142e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ce:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <HAL_RCC_OscConfig+0x4fc>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d4:	f7ff fb12 	bl	80009fc <HAL_GetTick>
 80013d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013da:	e008      	b.n	80013ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013dc:	f7ff fb0e 	bl	80009fc <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d901      	bls.n	80013ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e020      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ee:	4b12      	ldr	r3, [pc, #72]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1f0      	bne.n	80013dc <HAL_RCC_OscConfig+0x498>
 80013fa:	e018      	b.n	800142e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	69db      	ldr	r3, [r3, #28]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d101      	bne.n	8001408 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e013      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001408:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <HAL_RCC_OscConfig+0x4f4>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6a1b      	ldr	r3, [r3, #32]
 8001418:	429a      	cmp	r2, r3
 800141a:	d106      	bne.n	800142a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001426:	429a      	cmp	r2, r3
 8001428:	d001      	beq.n	800142e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e000      	b.n	8001430 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40021000 	.word	0x40021000
 800143c:	40007000 	.word	0x40007000
 8001440:	42420060 	.word	0x42420060

08001444 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d101      	bne.n	8001458 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e0d0      	b.n	80015fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001458:	4b6a      	ldr	r3, [pc, #424]	; (8001604 <HAL_RCC_ClockConfig+0x1c0>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0307 	and.w	r3, r3, #7
 8001460:	683a      	ldr	r2, [r7, #0]
 8001462:	429a      	cmp	r2, r3
 8001464:	d910      	bls.n	8001488 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001466:	4b67      	ldr	r3, [pc, #412]	; (8001604 <HAL_RCC_ClockConfig+0x1c0>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f023 0207 	bic.w	r2, r3, #7
 800146e:	4965      	ldr	r1, [pc, #404]	; (8001604 <HAL_RCC_ClockConfig+0x1c0>)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	4313      	orrs	r3, r2
 8001474:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001476:	4b63      	ldr	r3, [pc, #396]	; (8001604 <HAL_RCC_ClockConfig+0x1c0>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	683a      	ldr	r2, [r7, #0]
 8001480:	429a      	cmp	r2, r3
 8001482:	d001      	beq.n	8001488 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e0b8      	b.n	80015fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	2b00      	cmp	r3, #0
 8001492:	d020      	beq.n	80014d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0304 	and.w	r3, r3, #4
 800149c:	2b00      	cmp	r3, #0
 800149e:	d005      	beq.n	80014ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014a0:	4b59      	ldr	r3, [pc, #356]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	4a58      	ldr	r2, [pc, #352]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80014a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0308 	and.w	r3, r3, #8
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d005      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014b8:	4b53      	ldr	r3, [pc, #332]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	4a52      	ldr	r2, [pc, #328]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80014be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80014c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014c4:	4b50      	ldr	r3, [pc, #320]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	494d      	ldr	r1, [pc, #308]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80014d2:	4313      	orrs	r3, r2
 80014d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d040      	beq.n	8001564 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d107      	bne.n	80014fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ea:	4b47      	ldr	r3, [pc, #284]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d115      	bne.n	8001522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e07f      	b.n	80015fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d107      	bne.n	8001512 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001502:	4b41      	ldr	r3, [pc, #260]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d109      	bne.n	8001522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e073      	b.n	80015fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001512:	4b3d      	ldr	r3, [pc, #244]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d101      	bne.n	8001522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e06b      	b.n	80015fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001522:	4b39      	ldr	r3, [pc, #228]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f023 0203 	bic.w	r2, r3, #3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	4936      	ldr	r1, [pc, #216]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 8001530:	4313      	orrs	r3, r2
 8001532:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001534:	f7ff fa62 	bl	80009fc <HAL_GetTick>
 8001538:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800153a:	e00a      	b.n	8001552 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800153c:	f7ff fa5e 	bl	80009fc <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	f241 3288 	movw	r2, #5000	; 0x1388
 800154a:	4293      	cmp	r3, r2
 800154c:	d901      	bls.n	8001552 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e053      	b.n	80015fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001552:	4b2d      	ldr	r3, [pc, #180]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f003 020c 	and.w	r2, r3, #12
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	429a      	cmp	r2, r3
 8001562:	d1eb      	bne.n	800153c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001564:	4b27      	ldr	r3, [pc, #156]	; (8001604 <HAL_RCC_ClockConfig+0x1c0>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0307 	and.w	r3, r3, #7
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	429a      	cmp	r2, r3
 8001570:	d210      	bcs.n	8001594 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001572:	4b24      	ldr	r3, [pc, #144]	; (8001604 <HAL_RCC_ClockConfig+0x1c0>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f023 0207 	bic.w	r2, r3, #7
 800157a:	4922      	ldr	r1, [pc, #136]	; (8001604 <HAL_RCC_ClockConfig+0x1c0>)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	4313      	orrs	r3, r2
 8001580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001582:	4b20      	ldr	r3, [pc, #128]	; (8001604 <HAL_RCC_ClockConfig+0x1c0>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	683a      	ldr	r2, [r7, #0]
 800158c:	429a      	cmp	r2, r3
 800158e:	d001      	beq.n	8001594 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e032      	b.n	80015fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0304 	and.w	r3, r3, #4
 800159c:	2b00      	cmp	r3, #0
 800159e:	d008      	beq.n	80015b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015a0:	4b19      	ldr	r3, [pc, #100]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	4916      	ldr	r1, [pc, #88]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80015ae:	4313      	orrs	r3, r2
 80015b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0308 	and.w	r3, r3, #8
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d009      	beq.n	80015d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015be:	4b12      	ldr	r3, [pc, #72]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	490e      	ldr	r1, [pc, #56]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015d2:	f000 f821 	bl	8001618 <HAL_RCC_GetSysClockFreq>
 80015d6:	4601      	mov	r1, r0
 80015d8:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <HAL_RCC_ClockConfig+0x1c4>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	091b      	lsrs	r3, r3, #4
 80015de:	f003 030f 	and.w	r3, r3, #15
 80015e2:	4a0a      	ldr	r2, [pc, #40]	; (800160c <HAL_RCC_ClockConfig+0x1c8>)
 80015e4:	5cd3      	ldrb	r3, [r2, r3]
 80015e6:	fa21 f303 	lsr.w	r3, r1, r3
 80015ea:	4a09      	ldr	r2, [pc, #36]	; (8001610 <HAL_RCC_ClockConfig+0x1cc>)
 80015ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <HAL_RCC_ClockConfig+0x1d0>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff f9c0 	bl	8000978 <HAL_InitTick>

  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40022000 	.word	0x40022000
 8001608:	40021000 	.word	0x40021000
 800160c:	08001908 	.word	0x08001908
 8001610:	20000000 	.word	0x20000000
 8001614:	20000004 	.word	0x20000004

08001618 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001618:	b490      	push	{r4, r7}
 800161a:	b08a      	sub	sp, #40	; 0x28
 800161c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800161e:	4b2a      	ldr	r3, [pc, #168]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001620:	1d3c      	adds	r4, r7, #4
 8001622:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001624:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001628:	4b28      	ldr	r3, [pc, #160]	; (80016cc <HAL_RCC_GetSysClockFreq+0xb4>)
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
 8001632:	2300      	movs	r3, #0
 8001634:	61bb      	str	r3, [r7, #24]
 8001636:	2300      	movs	r3, #0
 8001638:	627b      	str	r3, [r7, #36]	; 0x24
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800163e:	2300      	movs	r3, #0
 8001640:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001642:	4b23      	ldr	r3, [pc, #140]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	f003 030c 	and.w	r3, r3, #12
 800164e:	2b04      	cmp	r3, #4
 8001650:	d002      	beq.n	8001658 <HAL_RCC_GetSysClockFreq+0x40>
 8001652:	2b08      	cmp	r3, #8
 8001654:	d003      	beq.n	800165e <HAL_RCC_GetSysClockFreq+0x46>
 8001656:	e02d      	b.n	80016b4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001658:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800165a:	623b      	str	r3, [r7, #32]
      break;
 800165c:	e02d      	b.n	80016ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	0c9b      	lsrs	r3, r3, #18
 8001662:	f003 030f 	and.w	r3, r3, #15
 8001666:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800166a:	4413      	add	r3, r2
 800166c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001670:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d013      	beq.n	80016a4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800167c:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	0c5b      	lsrs	r3, r3, #17
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800168a:	4413      	add	r3, r2
 800168c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001690:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	4a0f      	ldr	r2, [pc, #60]	; (80016d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001696:	fb02 f203 	mul.w	r2, r2, r3
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24
 80016a2:	e004      	b.n	80016ae <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	4a0c      	ldr	r2, [pc, #48]	; (80016d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 80016a8:	fb02 f303 	mul.w	r3, r2, r3
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b0:	623b      	str	r3, [r7, #32]
      break;
 80016b2:	e002      	b.n	80016ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016b4:	4b07      	ldr	r3, [pc, #28]	; (80016d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016b6:	623b      	str	r3, [r7, #32]
      break;
 80016b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016ba:	6a3b      	ldr	r3, [r7, #32]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3728      	adds	r7, #40	; 0x28
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc90      	pop	{r4, r7}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	080018f4 	.word	0x080018f4
 80016cc:	08001904 	.word	0x08001904
 80016d0:	40021000 	.word	0x40021000
 80016d4:	007a1200 	.word	0x007a1200
 80016d8:	003d0900 	.word	0x003d0900

080016dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016e4:	4b0a      	ldr	r3, [pc, #40]	; (8001710 <RCC_Delay+0x34>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a0a      	ldr	r2, [pc, #40]	; (8001714 <RCC_Delay+0x38>)
 80016ea:	fba2 2303 	umull	r2, r3, r2, r3
 80016ee:	0a5b      	lsrs	r3, r3, #9
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	fb02 f303 	mul.w	r3, r2, r3
 80016f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016f8:	bf00      	nop
  }
  while (Delay --);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	1e5a      	subs	r2, r3, #1
 80016fe:	60fa      	str	r2, [r7, #12]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d1f9      	bne.n	80016f8 <RCC_Delay+0x1c>
}
 8001704:	bf00      	nop
 8001706:	3714      	adds	r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	20000000 	.word	0x20000000
 8001714:	10624dd3 	.word	0x10624dd3

08001718 <__errno>:
 8001718:	4b01      	ldr	r3, [pc, #4]	; (8001720 <__errno+0x8>)
 800171a:	6818      	ldr	r0, [r3, #0]
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	2000000c 	.word	0x2000000c

08001724 <__libc_init_array>:
 8001724:	b570      	push	{r4, r5, r6, lr}
 8001726:	2500      	movs	r5, #0
 8001728:	4e0c      	ldr	r6, [pc, #48]	; (800175c <__libc_init_array+0x38>)
 800172a:	4c0d      	ldr	r4, [pc, #52]	; (8001760 <__libc_init_array+0x3c>)
 800172c:	1ba4      	subs	r4, r4, r6
 800172e:	10a4      	asrs	r4, r4, #2
 8001730:	42a5      	cmp	r5, r4
 8001732:	d109      	bne.n	8001748 <__libc_init_array+0x24>
 8001734:	f000 f896 	bl	8001864 <_init>
 8001738:	2500      	movs	r5, #0
 800173a:	4e0a      	ldr	r6, [pc, #40]	; (8001764 <__libc_init_array+0x40>)
 800173c:	4c0a      	ldr	r4, [pc, #40]	; (8001768 <__libc_init_array+0x44>)
 800173e:	1ba4      	subs	r4, r4, r6
 8001740:	10a4      	asrs	r4, r4, #2
 8001742:	42a5      	cmp	r5, r4
 8001744:	d105      	bne.n	8001752 <__libc_init_array+0x2e>
 8001746:	bd70      	pop	{r4, r5, r6, pc}
 8001748:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800174c:	4798      	blx	r3
 800174e:	3501      	adds	r5, #1
 8001750:	e7ee      	b.n	8001730 <__libc_init_array+0xc>
 8001752:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001756:	4798      	blx	r3
 8001758:	3501      	adds	r5, #1
 800175a:	e7f2      	b.n	8001742 <__libc_init_array+0x1e>
 800175c:	08001918 	.word	0x08001918
 8001760:	08001918 	.word	0x08001918
 8001764:	08001918 	.word	0x08001918
 8001768:	0800191c 	.word	0x0800191c

0800176c <malloc>:
 800176c:	4b02      	ldr	r3, [pc, #8]	; (8001778 <malloc+0xc>)
 800176e:	4601      	mov	r1, r0
 8001770:	6818      	ldr	r0, [r3, #0]
 8001772:	f000 b80b 	b.w	800178c <_malloc_r>
 8001776:	bf00      	nop
 8001778:	2000000c 	.word	0x2000000c

0800177c <memset>:
 800177c:	4603      	mov	r3, r0
 800177e:	4402      	add	r2, r0
 8001780:	4293      	cmp	r3, r2
 8001782:	d100      	bne.n	8001786 <memset+0xa>
 8001784:	4770      	bx	lr
 8001786:	f803 1b01 	strb.w	r1, [r3], #1
 800178a:	e7f9      	b.n	8001780 <memset+0x4>

0800178c <_malloc_r>:
 800178c:	b570      	push	{r4, r5, r6, lr}
 800178e:	1ccd      	adds	r5, r1, #3
 8001790:	f025 0503 	bic.w	r5, r5, #3
 8001794:	3508      	adds	r5, #8
 8001796:	2d0c      	cmp	r5, #12
 8001798:	bf38      	it	cc
 800179a:	250c      	movcc	r5, #12
 800179c:	2d00      	cmp	r5, #0
 800179e:	4606      	mov	r6, r0
 80017a0:	db01      	blt.n	80017a6 <_malloc_r+0x1a>
 80017a2:	42a9      	cmp	r1, r5
 80017a4:	d903      	bls.n	80017ae <_malloc_r+0x22>
 80017a6:	230c      	movs	r3, #12
 80017a8:	6033      	str	r3, [r6, #0]
 80017aa:	2000      	movs	r0, #0
 80017ac:	bd70      	pop	{r4, r5, r6, pc}
 80017ae:	f000 f857 	bl	8001860 <__malloc_lock>
 80017b2:	4a21      	ldr	r2, [pc, #132]	; (8001838 <_malloc_r+0xac>)
 80017b4:	6814      	ldr	r4, [r2, #0]
 80017b6:	4621      	mov	r1, r4
 80017b8:	b991      	cbnz	r1, 80017e0 <_malloc_r+0x54>
 80017ba:	4c20      	ldr	r4, [pc, #128]	; (800183c <_malloc_r+0xb0>)
 80017bc:	6823      	ldr	r3, [r4, #0]
 80017be:	b91b      	cbnz	r3, 80017c8 <_malloc_r+0x3c>
 80017c0:	4630      	mov	r0, r6
 80017c2:	f000 f83d 	bl	8001840 <_sbrk_r>
 80017c6:	6020      	str	r0, [r4, #0]
 80017c8:	4629      	mov	r1, r5
 80017ca:	4630      	mov	r0, r6
 80017cc:	f000 f838 	bl	8001840 <_sbrk_r>
 80017d0:	1c43      	adds	r3, r0, #1
 80017d2:	d124      	bne.n	800181e <_malloc_r+0x92>
 80017d4:	230c      	movs	r3, #12
 80017d6:	4630      	mov	r0, r6
 80017d8:	6033      	str	r3, [r6, #0]
 80017da:	f000 f842 	bl	8001862 <__malloc_unlock>
 80017de:	e7e4      	b.n	80017aa <_malloc_r+0x1e>
 80017e0:	680b      	ldr	r3, [r1, #0]
 80017e2:	1b5b      	subs	r3, r3, r5
 80017e4:	d418      	bmi.n	8001818 <_malloc_r+0x8c>
 80017e6:	2b0b      	cmp	r3, #11
 80017e8:	d90f      	bls.n	800180a <_malloc_r+0x7e>
 80017ea:	600b      	str	r3, [r1, #0]
 80017ec:	18cc      	adds	r4, r1, r3
 80017ee:	50cd      	str	r5, [r1, r3]
 80017f0:	4630      	mov	r0, r6
 80017f2:	f000 f836 	bl	8001862 <__malloc_unlock>
 80017f6:	f104 000b 	add.w	r0, r4, #11
 80017fa:	1d23      	adds	r3, r4, #4
 80017fc:	f020 0007 	bic.w	r0, r0, #7
 8001800:	1ac3      	subs	r3, r0, r3
 8001802:	d0d3      	beq.n	80017ac <_malloc_r+0x20>
 8001804:	425a      	negs	r2, r3
 8001806:	50e2      	str	r2, [r4, r3]
 8001808:	e7d0      	b.n	80017ac <_malloc_r+0x20>
 800180a:	684b      	ldr	r3, [r1, #4]
 800180c:	428c      	cmp	r4, r1
 800180e:	bf16      	itet	ne
 8001810:	6063      	strne	r3, [r4, #4]
 8001812:	6013      	streq	r3, [r2, #0]
 8001814:	460c      	movne	r4, r1
 8001816:	e7eb      	b.n	80017f0 <_malloc_r+0x64>
 8001818:	460c      	mov	r4, r1
 800181a:	6849      	ldr	r1, [r1, #4]
 800181c:	e7cc      	b.n	80017b8 <_malloc_r+0x2c>
 800181e:	1cc4      	adds	r4, r0, #3
 8001820:	f024 0403 	bic.w	r4, r4, #3
 8001824:	42a0      	cmp	r0, r4
 8001826:	d005      	beq.n	8001834 <_malloc_r+0xa8>
 8001828:	1a21      	subs	r1, r4, r0
 800182a:	4630      	mov	r0, r6
 800182c:	f000 f808 	bl	8001840 <_sbrk_r>
 8001830:	3001      	adds	r0, #1
 8001832:	d0cf      	beq.n	80017d4 <_malloc_r+0x48>
 8001834:	6025      	str	r5, [r4, #0]
 8001836:	e7db      	b.n	80017f0 <_malloc_r+0x64>
 8001838:	20000090 	.word	0x20000090
 800183c:	20000094 	.word	0x20000094

08001840 <_sbrk_r>:
 8001840:	b538      	push	{r3, r4, r5, lr}
 8001842:	2300      	movs	r3, #0
 8001844:	4c05      	ldr	r4, [pc, #20]	; (800185c <_sbrk_r+0x1c>)
 8001846:	4605      	mov	r5, r0
 8001848:	4608      	mov	r0, r1
 800184a:	6023      	str	r3, [r4, #0]
 800184c:	f7fe fe0c 	bl	8000468 <_sbrk>
 8001850:	1c43      	adds	r3, r0, #1
 8001852:	d102      	bne.n	800185a <_sbrk_r+0x1a>
 8001854:	6823      	ldr	r3, [r4, #0]
 8001856:	b103      	cbz	r3, 800185a <_sbrk_r+0x1a>
 8001858:	602b      	str	r3, [r5, #0]
 800185a:	bd38      	pop	{r3, r4, r5, pc}
 800185c:	200000c0 	.word	0x200000c0

08001860 <__malloc_lock>:
 8001860:	4770      	bx	lr

08001862 <__malloc_unlock>:
 8001862:	4770      	bx	lr

08001864 <_init>:
 8001864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001866:	bf00      	nop
 8001868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800186a:	bc08      	pop	{r3}
 800186c:	469e      	mov	lr, r3
 800186e:	4770      	bx	lr

08001870 <_fini>:
 8001870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001872:	bf00      	nop
 8001874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001876:	bc08      	pop	{r3}
 8001878:	469e      	mov	lr, r3
 800187a:	4770      	bx	lr
