HSQuickLook.main.schema =
[
{
	"collection":"hk1",
	"functionalObject":"/SGD1.SYS",
	"attributeSequence":"SWR_PATH_ADDR",
	"period":"1",
	"blockName":"",
	"contents":{
		"CPU_SWR_TPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_TPA1":{"type":"int","status":"ok","format":"%8X"},
		"CPU_SWR_TPA2":{"type":"int","status":"ok","format":"%8X"},
		"CPU_SWR_TPA3":{"type":"int","status":"ok","format":"%8X"},
		"CPU_SWR_RPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_RPA1":{"type":"int","status":"ok","format":"%8X"},
		"CPU_SWR_RPA2":{"type":"int","status":"ok","format":"%8X"},
		"CPU_SWR_RPA3":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_SWR_TPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_TPA1":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_SWR_TPA2":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_SWR_TPA3":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_SWR_RPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_RPA1":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_SWR_RPA2":{"type":"int","status":"ok","format":"%8X"},
		"FPGA_SWR_RPA3":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SWR_TPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_TPA1":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SWR_TPA2":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SWR_TPA3":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SWR_RPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_RPA1":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SWR_RPA2":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SWR_RPA3":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SWR_TPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_TPA1":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SWR_TPA2":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SWR_TPA3":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SWR_RPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_RPA1":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SWR_RPA2":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SWR_RPA3":{"type":"int","status":"ok","format":"%8X"},
		"ROM_CPU_SWR_TPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"ROM_CPU_SWR_TPA1":{"type":"int","status":"ok","format":"%8X"},
		"ROM_CPU_SWR_TPA2":{"type":"int","status":"ok","format":"%8X"},
		"ROM_CPU_SWR_TPA3":{"type":"int","status":"ok","format":"%8X"},
		"ROM_CPU_SWR_RPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"ROM_CPU_SWR_RPA1":{"type":"int","status":"ok","format":"%8X"},
		"ROM_CPU_SWR_RPA2":{"type":"int","status":"ok","format":"%8X"},
		"ROM_CPU_SWR_RPA3":{"type":"int","status":"ok","format":"%8X"},
		"ROM_FPGA_SWR_TPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"ROM_FPGA_SWR_TPA1":{"type":"int","status":"ok","format":"%8X"},
		"ROM_FPGA_SWR_TPA2":{"type":"int","status":"ok","format":"%8X"},
		"ROM_FPGA_SWR_TPA3":{"type":"int","status":"ok","format":"%8X"},
		"ROM_FPGA_SWR_RPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"ROM_FPGA_SWR_RPA1":{"type":"int","status":"ok","format":"%8X"},
		"ROM_FPGA_SWR_RPA2":{"type":"int","status":"ok","format":"%8X"},
		"ROM_FPGA_SWR_RPA3":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO1_SWR_TPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"ROM_MIO1_SWR_TPA1":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO1_SWR_TPA2":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO1_SWR_TPA3":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO1_SWR_RPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"ROM_MIO1_SWR_RPA1":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO1_SWR_RPA2":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO1_SWR_RPA3":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO2_SWR_TPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"ROM_MIO2_SWR_TPA1":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO2_SWR_TPA2":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO2_SWR_TPA3":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO2_SWR_RPA_LEN":{"type":"int","status":"ok","format":"%2X"},
		"ROM_MIO2_SWR_RPA1":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO2_SWR_RPA2":{"type":"int","status":"ok","format":"%8X"},
		"ROM_MIO2_SWR_RPA3":{"type":"int","status":"ok","format":"%8X"}
	}
}
];
