#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar 27 10:05:27 2025
# Process ID         : 4584
# Current directory  : D:/coding/computer_organization/exp/exp5
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent19312 D:\coding\computer_organization\exp\exp5\exp5.xpr
# Log file           : D:/coding/computer_organization/exp/exp5/vivado.log
# Journal file       : D:/coding/computer_organization/exp/exp5\vivado.jou
# Running On         : Celore
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735H with Radeon Graphics
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16368 MB
# Swap memory        : 19327 MB
# Total Virtual      : 35695 MB
# Available Virtual  : 25034 MB
#-----------------------------------------------------------
start_gui
open_project D:/coding/computer_organization/exp/exp5/exp5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/coding/computer_organization/exp/ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/coding/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1333.410 ; gain = 210.238
update_compile_order -fileset sources_1
open_bd_design {D:/coding/computer_organization/exp/exp5/exp5.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/coding/computer_organization/exp/exp5/exp5.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_0
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_1
Adding component instance block -- xilinx.com:module_ref:shifter:1.0 - shifter_0
Adding component instance block -- xilinx.com:module_ref:adder4:1.0 - adder4_0
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_2
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Successfully read diagram <design_1> from block design file <D:/coding/computer_organization/exp/exp5/exp5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1460.160 ; gain = 97.320
startgroup
copy_bd_objs /  [get_bd_cells {adder4_0}]
set_property location {4 929 -273} [get_bd_cells adder4_1]
endgroup
delete_bd_objs [get_bd_cells adder4_1]
set_property location {4 882 -274} [get_bd_cells adder4_0]
set_property location {4 915 -281} [get_bd_cells adder4_0]
set_property location {4 917 -285} [get_bd_cells adder4_0]
set_property location {4 913 -297} [get_bd_cells adder4_0]
set_property location {4 915 -281} [get_bd_cells adder4_0]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\coding\computer_organization\exp\exp5\exp5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp5/exp5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 10:16:36 2025...
