/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity FIFO_Mic
-- Compiling architecture SYN of fifo_mic

} {} {}} /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity SPI_System
-- Compiling architecture project of SPI_System

} {} {}} /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity FIFO_Streaming
-- Compiling architecture SYN of fifo_streaming

} {} {}} /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity SPI_DMA
-- Compiling architecture master of SPI_DMA

} {} {}} /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SPI_Slave
-- Compiling architecture slave of SPI_Slave

} {} {}} /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity SPI_Controller
-- Compiling architecture comp of SPI_Controller

} {} {}}
