$date
	Mon Oct 21 19:44:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module five_point_two_full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module u1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ! sum $end
$var wire 8 & out [7:0] $end
$var wire 1 " cout $end
$scope module u1 $end
$var wire 1 ' G1 $end
$var wire 1 ( G2A $end
$var wire 1 ) G2B $end
$var wire 3 * address [2:0] $end
$var reg 8 + outputs [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111110 +
b0 *
0)
0(
1'
b11111110 &
0%
0$
0#
0"
0!
$end
#10
1!
b11111011 &
b11111011 +
b10 *
1$
#20
0!
1"
b10111111 &
b10111111 +
b110 *
1#
#30
0"
1!
b11101111 &
b11101111 +
b100 *
0$
#40
1"
0!
b11011111 &
b11011111 +
b101 *
1%
#50
1!
b1111111 &
b1111111 +
b111 *
1$
#60
