/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_a.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_a_H_
#define __p10_scom_proc_a_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [PB_BRIDGE_NHTM_SC_HTM_FILT]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM_FILT = 0x03011c87ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_TTAG_PAT = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_TTAG_PAT_LEN = 15;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_OCC15TO16_PAT = 15;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_OCC15TO16_PAT_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_SCOPE_PAT = 17;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_SCOPE_PAT_LEN = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_SOURCE_PAT = 20;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_SOURCE_PAT_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_PORT_PAT = 22;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_OCC23TO24_PAT = 23;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_OCC23TO24_PAT_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_MCD_TTAG = 25;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_TTAGFILT_INVERT = 26;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_CRESP_PAT = 27;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_CRESP_PAT_LEN = 5;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_TTAG_MASK = 32;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_TTAG_MASK_LEN = 15;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_OCC15TO16_MASK = 47;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_OCC15TO16_MASK_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_SCOPE_MASK = 49;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_SCOPE_MASK_LEN = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_SOURCE_MASK = 52;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_SOURCE_MASK_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_PORT_MASK = 54;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_OCC23TO26_MASK = 55;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_OCC23TO26_MASK_LEN = 4;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_CRESP_MASK = 59;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_FILT_FILT_CRESP_MASK_LEN = 5;
//<< [PB_BRIDGE_NHTM_SC_HTM_FILT]
// proc/reg00051.H

//>> [PSI_MAC_SCOM_REGS_RX_CNTL]
static const uint64_t PSI_MAC_SCOM_REGS_RX_CNTL = 0x01011020ull;

static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_IORESET_WO_PULSE_SLOW_SIGNAL = 0;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_PATTERN_CHECK_EN = 1;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_PATTERN_SEL = 2;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_PATTERN_SEL_LEN = 2;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_CLK_INVERT = 4;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_LANE_INVERT = 5;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_PDWN = 6;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_CLK_DLY = 7;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_CLK_DLY_LEN = 7;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_DATA_DLY = 14;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_DATA_DLY_LEN = 7;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_DEGLITCH_CLK_DLY = 21;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_DEGLITCH_CLK_DLY_LEN = 5;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_DEGLITCH_DATA_DLY = 26;
static const uint32_t PSI_MAC_SCOM_REGS_RX_CNTL_RX_PSI_DEGLITCH_DATA_DLY_LEN = 5;
//<< [PSI_MAC_SCOM_REGS_RX_CNTL]
// proc/reg00051.H

//>> [TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG]
static const uint64_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG = 0x0205000full;

static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_DIS_CPM_BUBBLE_CORR = 0;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_FORCE_THRES_ACT = 1;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_THRES_TRIP_ENA = 2;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_THRES_TRIP_ENA_LEN = 3;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_DTS_SAMPLE_ENA = 5;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_SAMPLE_PULSE_CNT = 6;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_SAMPLE_PULSE_CNT_LEN = 4;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_THRES_MODE_ENA = 10;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_THRES_MODE_ENA_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_DTS_TRIGGER_MODE = 12;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_DTS_TRIGGER_SEL = 13;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_THRES_OVERFLOW_MASK = 14;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_DTS_READ_SEL = 16;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_DTS_READ_SEL_LEN = 4;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L1 = 20;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L1_LEN = 3;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L2 = 24;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L2_LEN = 3;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L3 = 28;
//<< [TP_TCN0_N0_EPS_THERM_WSUB_MODE_REG]
// proc/reg00051.H

//>> [TP_TPBR_AD_LPC_STATUS_REG]
static const uint64_t TP_TPBR_AD_LPC_STATUS_REG = 0x00090043ull;

static const uint32_t TP_TPBR_AD_LPC_STATUS_REG_DONE_STATUS = 0;
static const uint32_t TP_TPBR_AD_LPC_STATUS_REG_VALID_STATUS = 10;
static const uint32_t TP_TPBR_AD_LPC_STATUS_REG_ACK_STATUS = 11;
//<< [TP_TPBR_AD_LPC_STATUS_REG]
// proc/reg00051.H

//>> [TP_TPBR_PBA_PBAF_PBAFIRACT0]
static const uint64_t TP_TPBR_PBA_PBAF_PBAFIRACT0 = 0x03011dc6ull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRACT0_PBAFIRACT0_FIR_ACTION0 = 0;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFIRACT0_PBAFIRACT0_FIR_ACTION0_LEN = 40;
//<< [TP_TPBR_PBA_PBAF_PBAFIRACT0]
// proc/reg00051.H

//>> [TP_TPBR_PBA_PBAO_PBAERRRPT2]
static const uint64_t TP_TPBR_PBA_PBAO_PBAERRRPT2 = 0x01010cceull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_SLV_INTERNAL_ERR = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_SLV_INTERNAL_ERR_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_BCDE_INTERNAL_ERR = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_BCDE_INTERNAL_ERR_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_BCUE_INTERNAL_ERR = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_BCUE_INTERNAL_ERR_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_BAR_PARITY_ERR = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_AXFLOW_ERR = 17;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_AXFLOW_ERR_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_AXPUSH_WRERR = 20;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_AXPUSH_WRERR_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_AXIFLOW_ERR = 22;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_AXIFLOW_ERR_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_AXIPUSH_WRERR = 25;
static const uint32_t TP_TPBR_PBA_PBAO_PBAERRRPT2_CERR_AXIPUSH_WRERR_LEN = 2;
//<< [TP_TPBR_PBA_PBAO_PBAERRRPT2]
// proc/reg00051.H

//>> [TP_TPBR_PBA_PBAO_PBARBUFVAL5]
static const uint64_t TP_TPBR_PBA_PBAO_PBARBUFVAL5 = 0x01010cd5ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_RD_SLVNUM = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_RD_SLVNUM_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_CUR_RD_ADDR = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_CUR_RD_ADDR_LEN = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_PREFETCH = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_ABORT = 31;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_BUFFER_STATUS = 33;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_BUFFER_STATUS_LEN = 7;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_MASTERID = 41;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL5_MASTERID_LEN = 3;
//<< [TP_TPBR_PBA_PBAO_PBARBUFVAL5]
// proc/reg00051.H

//>> [TP_TPBR_PBA_PBAO_PBASLVCTL2]
static const uint64_t TP_TPBR_PBA_PBAO_PBASLVCTL2 = 0x00068006ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_ENABLE = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_MID_MATCH_VALUE = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_MID_MATCH_VALUE_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_RESERVED_4 = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_MID_CARE_MASK = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_MID_CARE_MASK_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_WRITE_TTYPE = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_WRITE_TTYPE_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_RESERVED_11_14 = 11;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_RESERVED_11_14_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_READ_TTYPE = 15;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_READ_PREFETCH_CTL = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_READ_PREFETCH_CTL_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_BUF_INVALIDATE_CTL = 18;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_BUF_ALLOC_W = 19;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_BUF_ALLOC_A = 20;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_BUF_ALLOC_B = 21;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_BUF_ALLOC_C = 22;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_RESERVED_23 = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_DIS_WRITE_GATHER = 24;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_WR_GATHER_TIMEOUT = 25;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_WR_GATHER_TIMEOUT_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_WRITE_TSIZE = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_WRITE_TSIZE_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_EXTADDR = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_EXTADDR_LEN = 14;
static const uint32_t TP_TPBR_PBA_PBAO_PBASLVCTL2_RESERVED_50 = 50;
//<< [TP_TPBR_PBA_PBAO_PBASLVCTL2]
// proc/reg00051.H

//>> [TP_TPBR_PBA_PBAO_PBAXCFG]
static const uint64_t TP_TPBR_PBA_PBAO_PBAXCFG = 0x00068021ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_PBAX_EN = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RESERVATION_EN = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_SND_RESET = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RCV_RESET = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RCV_GROUPID = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RCV_GROUPID_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RCV_CHIPID = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RCV_CHIPID_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RESERVED_11 = 11;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RCV_BRDCST_GROUP = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RCV_BRDCST_GROUP_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RCV_DATATO_DIV = 20;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RCV_DATATO_DIV_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RESERVED_25_26 = 25;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RESERVED_25_26_LEN = 2;
// ERROR Duplicate Dial         static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RESERVED_25_26 = 25;
// ERROR Duplicate Dial         static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_RESERVED_25_26_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_SND_RETRY_COUNT_OVERCOM = 27;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_SND_RETRY_THRESH = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_SND_RETRY_THRESH_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_SND_RSVTO_DIV = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXCFG_SND_RSVTO_DIV_LEN = 5;
//<< [TP_TPBR_PBA_PBAO_PBAXCFG]
// proc/reg00051.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEIVPR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEIVPR = 0x00060001ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEIVPR_OCB_OCI_GPEIVPR_IVPR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEIVPR_OCB_OCI_GPEIVPR_IVPR_LEN = 23;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEIVPR]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR = 0x00060004ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_MEM_LOW_PRIORITY = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_MEM_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_MEM_HIGH_PRIORITY = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_MEM_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_LOCAL_LOW_PRIORITY = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_LOCAL_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_LOCAL_HIGH_PRIORITY = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_LOCAL_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_SRAM_LOW_PRIORITY = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_SRAM_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_SRAM_HIGH_PRIORITY = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_SRAM_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR_WRITE_PROTECT_ENABLE = 12;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEMACR]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACL = 0x0006202full;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACL_ERR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACL_POPULATE_PENDING = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACL_VALID = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACL_VALID_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACL]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACU]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACU = 0x0006202eull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACU_OCB_OCI_GPEXIDCAC_DCACHE_TAG_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACU_OCB_OCI_GPEXIDCAC_DCACHE_TAG_ADDR_LEN = 27;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIDCACU]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR = 0x00064021ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR_MCS_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXSR]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXCR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXCR = 0x00066010ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXCR_OXIXCR_XCR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXCR_OXIXCR_XCR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXCR_XICTR_CTR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXCR_XICTR_CTR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXCR]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSES1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSES1 = 0x0006c216ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSES1_SH_READ_UNDERFLOW = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSES1_LL_WRITE_OVERFLOW = 1;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSES1]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OIRR1B]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR1B_RW = 0x0006c054ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR1B_WO_CLEAR = 0x0006c055ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR1B_WO_OR = 0x0006c056ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIRR1B_OCB_OCI_OIRR1B_INTERRUPT_ROUTE_1_B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIRR1B_OCB_OCI_OIRR1B_INTERRUPT_ROUTE_1_B_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OIRR1B]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OISR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OISR1_RO = 0x0006c020ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OISR1_WO_CLEAR = 0x0006c021ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OISR1_WO_OR = 0x0006c022ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_DEBUGGER = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_TRACE_TRIGGER = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_PBA_ERROR = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_GPE0_ERROR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_GPE1_ERROR = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_CHECK_STOP_PPC405 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_EXTERNAL_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_TIMER0 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_TIMER1 = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_IPI0_HI_PRIORITY = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_IPI1_HI_PRIORITY = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_IPI4_HI_PRIORITY = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_I2CM_INTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_SPARE_14 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_DCM_INTF_ONGOING = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_PBAX_OCC_SEND_ATTN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_PBAX_OCC_PUSH0 = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_PBAX_OCC_PUSH1 = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_PBA_BCDE_ATTN = 19;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_PBA_BCUE_ATTN = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_STRM0_PULL = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_STRM0_PUSH = 22;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_STRM1_PULL = 23;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_STRM1_PUSH = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_STRM2_PULL = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_STRM2_PUSH = 26;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_STRM3_PULL = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_OCC_STRM3_PUSH = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_IPI0_LO_PRIORITY = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_IPI1_LO_PRIORITY = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OISR1_IPI4_LO_PRIORITY = 31;
//<< [TP_TPCHIP_OCC_OCI_OCB_OISR1]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_OCB_P2S_CR2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR2 = 0x0006c842ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR2_OCB_OCI_P2S_CR2_INTER_FRAME_DELAY = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CR2_OCB_OCI_P2S_CR2_INTER_FRAME_DELAY_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_P2S_CR2]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG_RW = 0x0006d004ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG_WO_AND = 0x0006d005ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG_WO_OR = 0x0006d006ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG_JTAG_SRC_SEL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG_RUN_TCK = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG_TCK_WIDTH = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG_TCK_WIDTH_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG_JTAG_TRST_B = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG_DBG_HALT = 6;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OJCFG]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDI]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDI = 0x0006d00cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDI_OCB_PIB_OJTDI_JTAG_TDI = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDI_OCB_PIB_OJTDI_JTAG_TDI_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OJTDI]
// proc/reg00053.H

//>> [TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR]
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR = 0x01060156ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_FREQOUT_MAX = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_FREQOUT_MAX_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_HIRES_FREQOUT_MAX = 12;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_HIRES_FREQOUT_MAX_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_FREQOUT_AVG = 21;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_FREQOUT_AVG_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_HIRES_FREQOUT_AVG = 32;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_HIRES_FREQOUT_AVG_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_FREQOUT_MIN = 41;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_FREQOUT_MIN_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_HIRES_FREQOUT_MIN = 52;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR_HIRES_FREQOUT_MIN_LEN = 5;
//<< [TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_OCHAR]
// proc/reg00053.H

//>> [TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT]
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT = 0x01060155ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT_FREQOUT = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT_FREQOUT_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT_HIRES_FREQOUT = 12;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT_HIRES_FREQOUT_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT_UPDATE_COMPLETE = 60;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT_FREQ_CHANGE = 61;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT_BLOCK_ACTIVE = 62;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT_LOCK = 63;
//<< [TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_STAT]
// proc/reg00053.H

//>> [VAS_VA_EG_SCF_TOPOID_XLAT_TBL0_REG]
static const uint64_t VAS_VA_EG_SCF_TOPOID_XLAT_TBL0_REG = 0x02011450ull;

static const uint32_t VAS_VA_EG_SCF_TOPOID_XLAT_TBL0_REG_VALID_BITS_FOR_ENTRIES_0_7 = 0;
static const uint32_t VAS_VA_EG_SCF_TOPOID_XLAT_TBL0_REG_VALID_BITS_FOR_ENTRIES_0_7_LEN = 8;
static const uint32_t VAS_VA_EG_SCF_TOPOID_XLAT_TBL0_REG_TOPOID_XLAT_TBL_ENTRIES_00_07 = 8;
static const uint32_t VAS_VA_EG_SCF_TOPOID_XLAT_TBL0_REG_TOPOID_XLAT_TBL_ENTRIES_00_07_LEN = 32;
//<< [VAS_VA_EG_SCF_TOPOID_XLAT_TBL0_REG]
// proc/reg00054.H

//>> [TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OEAR]
static const uint64_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OEAR = 0x0006d206ull;

static const uint32_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OEAR_OCB_PIB_OEAR_OCI_TIMEOUT_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OEAR_OCB_PIB_OEAR_OCI_TIMEOUT_ADDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OEAR]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2 = 0x0006c740ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2_FRAME_SIZE_2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2_FRAME_SIZE_2_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2_OUT_COUNT1_2 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2_OUT_COUNT1_2_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2_IN_DELAY1_2 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2_IN_DELAY1_2_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2_IN_COUNT1_2 = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2_IN_COUNT1_2_LEN = 6;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRLF2]
// proc/reg00052.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_RO = 0x0006c608ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_WO_CLEAR = 0x0006c609ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_2 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_3 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_4 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_5 = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA_7 = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT1PRA]
// proc/reg00052.H

//>> [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM]
static const uint64_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM = 0x000e0007ull;

static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_ADDR = 0;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_ADDR_LEN = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_R_NW = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_BUSY = 33;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_BYTE_ENABLE = 35;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_BYTE_ENABLE_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_LINE_MODE = 43;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_ERROR = 49;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_ERROR_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_IFETCH_PENDING = 62;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM_DATAOP_PENDING = 63;
//<< [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XIMEM]
// proc/reg00053.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_FSI = 0x00002815ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_FSI_BYTE = 0x00002854ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_RW = 0x00050015ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TPFSI_RCS_RESET_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TPFSI_RCS_BYPASS_DC = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TPFSI_RCS_FORCE_BYPASS_CLKSEL_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TPFSI_RCS_CLK_TEST_IN_DC = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_SWO_FORCE_LOW = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_BLOCK_SWO = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_CLEAR_CLK_ERROR_A = 6;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_CLEAR_CLK_ERROR_B = 7;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_SEL_DEL = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_DESKEW = 9;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_DESKEW_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_FILT = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_FILT_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_PFD_PW_SEL = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_FORCE_ERROR_HIGH = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TESTOUT_EN = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TESTOUT_SEL = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TESTOUT_SEL_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_EN_OVERRIDE_A = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_EN_OVERRIDE_B = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_OVRBIT = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_OVRBIT_LEN = 6;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_EN_REFCLK = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_EN_ASYNC_OUT = 31;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5]
// proc/reg00053.H

//>> [TP_TPCHIP_PIB_SPIMC_SPIMST3_CONFIG1]
static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CONFIG1 = 0x000c0062ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CONFIG1_SPI_RESOURCE_LOCK = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CONFIG1_PIB_MASTER_ID = 1;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST3_CONFIG1_PIB_MASTER_ID_LEN = 4;
//<< [TP_TPCHIP_PIB_SPIMC_SPIMST3_CONFIG1]
// proc/reg00053.H

//>> [TP_TPCHIP_TPC_XSTOP]
static const uint64_t TP_TPCHIP_TPC_XSTOP = 0x01040000ull;

static const uint32_t TP_TPCHIP_TPC_XSTOP_ANY_XSTOP = 0;
static const uint32_t TP_TPCHIP_TPC_XSTOP_SYSTEM_XSTOP = 1;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_ANY_SPATTN = 2;
static const uint32_t TP_TPCHIP_TPC_XSTOP_DBG_FIR_XSTOP_ON_TRIG = 3;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_PERV = 4;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN05 = 5;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN06 = 6;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN07 = 7;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN08 = 8;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN09 = 9;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN10 = 10;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN11 = 11;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN12 = 12;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN13 = 13;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN14 = 14;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN15 = 15;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN16 = 16;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN17 = 17;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN18 = 18;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN19 = 19;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN20 = 20;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN21 = 21;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN22 = 22;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN23 = 23;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN24 = 24;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN25 = 25;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN26 = 26;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN27 = 27;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN28 = 28;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN29 = 29;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN30 = 30;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN31 = 31;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN32 = 32;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN33 = 33;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN34 = 34;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN35 = 35;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN36 = 36;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN37 = 37;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN38 = 38;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN39 = 39;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN40 = 40;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN41 = 41;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN42 = 42;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN43 = 43;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN44 = 44;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN45 = 45;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN46 = 46;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN47 = 47;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN48 = 48;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN49 = 49;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN50 = 50;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN51 = 51;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN52 = 52;
static const uint32_t TP_TPCHIP_TPC_XSTOP_XSTOP_IN53 = 53;
//<< [TP_TPCHIP_TPC_XSTOP]
// proc/reg00053.H

//>> [TP_TPVSB_FSI_W_SHIFT_DMA_SCOM_CMD_REGISTER]
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_SCOM_CMD_REGISTER_FSI = 0x00000c22ull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_SCOM_CMD_REGISTER_FSI_BYTE = 0x00000c88ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_SCOM_CMD_REGISTER_DMA_SCOM_CMD_REG = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_SCOM_CMD_REGISTER_DMA_SCOM_CMD_REG_LEN = 32;
//<< [TP_TPVSB_FSI_W_SHIFT_DMA_SCOM_CMD_REGISTER]
// proc/reg00053.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00050.H"
#include "proc/reg00051.H"
#include "proc/reg00052.H"
#include "proc/reg00053.H"
#include "proc/reg00054.H"
#endif
#endif
