{
  "Top": "activation_accelerator",
  "RtlTop": "activation_accelerator",
  "RtlPrefix": "",
  "RtlSubPrefix": "activation_accelerator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in0": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in0_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in0_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in1": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "stage": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "stage",
          "usage": "data",
          "direction": "in"
        }]
    },
    "config": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "config_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_op fmul -impl=maxdsp",
      "config_op fadd -impl=fulldsp",
      "config_op fsub -impl=fulldsp"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "activation_accelerator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 49167",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "activation_accelerator",
    "Version": "1.0",
    "DisplayName": "Activation_accelerator",
    "Revision": "2114327640",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_activation_accelerator_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/activation_accelerator.cpp",
      "..\/..\/activation_accelerator.h"
    ],
    "TestBench": ["..\/..\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_add_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_gelu_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_lane_reduce.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_mean_blocks_layer_norm3.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_layer_norm3.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_rms_norm3.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_silu_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_softmax_exp_and_bucket.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_softmax_final.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_stage_2_store.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rvdy.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_bkb.vhd",
      "impl\/vhdl\/activation_accelerator_bf16_fmax_u16.vhd",
      "impl\/vhdl\/activation_accelerator_control_s_axi.vhd",
      "impl\/vhdl\/activation_accelerator_f32_to_bf16_array.vhd",
      "impl\/vhdl\/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_gmem0_m_axi.vhd",
      "impl\/vhdl\/activation_accelerator_gmem1_m_axi.vhd",
      "impl\/vhdl\/activation_accelerator_gmem2_m_axi.vhd",
      "impl\/vhdl\/activation_accelerator_round_float32_to_bf16_ieee.vhd",
      "impl\/vhdl\/activation_accelerator_sparsemux_129_6_16_1_1.vhd",
      "impl\/vhdl\/activation_accelerator_sparsemux_129_6_32_1_1.vhd",
      "impl\/vhdl\/activation_accelerator_square.vhd",
      "impl\/vhdl\/activation_accelerator_square_Pipeline_sum_square.vhd",
      "impl\/vhdl\/activation_accelerator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_add_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_gelu_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_lane_reduce.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_mean_blocks_layer_norm3.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_layer_norm3.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_rms_norm3.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_silu_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_softmax_exp_and_bucket.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_softmax_final.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_stage_2_store.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rvdy.dat",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rvdy.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_bkb.dat",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_bkb.v",
      "impl\/verilog\/activation_accelerator_bf16_fmax_u16.v",
      "impl\/verilog\/activation_accelerator_control_s_axi.v",
      "impl\/verilog\/activation_accelerator_f32_to_bf16_array.v",
      "impl\/verilog\/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v",
      "impl\/verilog\/activation_accelerator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.v",
      "impl\/verilog\/activation_accelerator_gmem0_m_axi.v",
      "impl\/verilog\/activation_accelerator_gmem1_m_axi.v",
      "impl\/verilog\/activation_accelerator_gmem2_m_axi.v",
      "impl\/verilog\/activation_accelerator_round_float32_to_bf16_ieee.v",
      "impl\/verilog\/activation_accelerator_sparsemux_129_6_16_1_1.v",
      "impl\/verilog\/activation_accelerator_sparsemux_129_6_32_1_1.v",
      "impl\/verilog\/activation_accelerator_square.v",
      "impl\/verilog\/activation_accelerator_square_Pipeline_sum_square.v",
      "impl\/verilog\/activation_accelerator.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/data\/activation_accelerator.mdd",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/data\/activation_accelerator.tcl",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/data\/activation_accelerator.yaml",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator.c",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator.h",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator_hw.h",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator_linux.c",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/activation_accelerator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in0_1",
          "access": "W",
          "description": "Data signal of in0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in0",
              "access": "W",
              "description": "Bit 31 to 0 of in0"
            }]
        },
        {
          "offset": "0x14",
          "name": "in0_2",
          "access": "W",
          "description": "Data signal of in0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in0",
              "access": "W",
              "description": "Bit 63 to 32 of in0"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in1_1",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 31 to 0 of in1"
            }]
        },
        {
          "offset": "0x20",
          "name": "in1_2",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 63 to 32 of in1"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x34",
          "name": "stage",
          "access": "W",
          "description": "Data signal of stage",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stage",
              "access": "W",
              "description": "Bit 31 to 0 of stage"
            }]
        },
        {
          "offset": "0x3c",
          "name": "config_r",
          "access": "W",
          "description": "Data signal of config_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "config_r",
              "access": "W",
              "description": "Bit 31 to 0 of config_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in0"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "stage"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "config"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in0"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "in0"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "in1"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "activation_accelerator",
      "BindInstances": "fdiv_32ns_32ns_32_9_no_dsp_1_U3367 fmul_32ns_32ns_32_3_max_dsp_1_U3330 fdiv_32ns_32ns_32_9_no_dsp_1_U3336 fdiv_32ns_32ns_32_9_no_dsp_1_U3337 fdiv_32ns_32ns_32_9_no_dsp_1_U3338 fdiv_32ns_32ns_32_9_no_dsp_1_U3339 fdiv_32ns_32ns_32_9_no_dsp_1_U3340 fdiv_32ns_32ns_32_9_no_dsp_1_U3341 fdiv_32ns_32ns_32_9_no_dsp_1_U3342 fdiv_32ns_32ns_32_9_no_dsp_1_U3343 fdiv_32ns_32ns_32_9_no_dsp_1_U3344 fdiv_32ns_32ns_32_9_no_dsp_1_U3345 fdiv_32ns_32ns_32_9_no_dsp_1_U3346 fdiv_32ns_32ns_32_9_no_dsp_1_U3347 fdiv_32ns_32ns_32_9_no_dsp_1_U3348 fdiv_32ns_32ns_32_9_no_dsp_1_U3349 fdiv_32ns_32ns_32_9_no_dsp_1_U3350 fdiv_32ns_32ns_32_9_no_dsp_1_U3351 fdiv_32ns_32ns_32_9_no_dsp_1_U3352 fdiv_32ns_32ns_32_9_no_dsp_1_U3353 fdiv_32ns_32ns_32_9_no_dsp_1_U3354 fdiv_32ns_32ns_32_9_no_dsp_1_U3355 fdiv_32ns_32ns_32_9_no_dsp_1_U3356 fexp_32ns_32ns_32_8_full_dsp_1_U3441 fdiv_32ns_32ns_32_9_no_dsp_1_U3358 fdiv_32ns_32ns_32_9_no_dsp_1_U3359 fdiv_32ns_32ns_32_9_no_dsp_1_U3360 fdiv_32ns_32ns_32_9_no_dsp_1_U3361 fdiv_32ns_32ns_32_9_no_dsp_1_U3362 fdiv_32ns_32ns_32_9_no_dsp_1_U3363 fdiv_32ns_32ns_32_9_no_dsp_1_U3364 fdiv_32ns_32ns_32_9_no_dsp_1_U3365 fdiv_32ns_32ns_32_9_no_dsp_1_U3366 fdiv_32ns_32ns_32_9_no_dsp_1_U3367 fdiv_32ns_32ns_32_9_no_dsp_1_U3336 fdiv_32ns_32ns_32_9_no_dsp_1_U3337 fdiv_32ns_32ns_32_9_no_dsp_1_U3338 fdiv_32ns_32ns_32_9_no_dsp_1_U3339 fdiv_32ns_32ns_32_9_no_dsp_1_U3340 fdiv_32ns_32ns_32_9_no_dsp_1_U3341 fdiv_32ns_32ns_32_9_no_dsp_1_U3342 fdiv_32ns_32ns_32_9_no_dsp_1_U3343 fdiv_32ns_32ns_32_9_no_dsp_1_U3344 fdiv_32ns_32ns_32_9_no_dsp_1_U3345 fdiv_32ns_32ns_32_9_no_dsp_1_U3346 fdiv_32ns_32ns_32_9_no_dsp_1_U3347 fdiv_32ns_32ns_32_9_no_dsp_1_U3348 fdiv_32ns_32ns_32_9_no_dsp_1_U3349 fexp_32ns_32ns_32_8_full_dsp_1_U3442 fdiv_32ns_32ns_32_9_no_dsp_1_U3351 fdiv_32ns_32ns_32_9_no_dsp_1_U3352 fdiv_32ns_32ns_32_9_no_dsp_1_U3353 fdiv_32ns_32ns_32_9_no_dsp_1_U3354 fdiv_32ns_32ns_32_9_no_dsp_1_U3355 fdiv_32ns_32ns_32_9_no_dsp_1_U3356 fdiv_32ns_32ns_32_9_no_dsp_1_U3357 fdiv_32ns_32ns_32_9_no_dsp_1_U3358 fdiv_32ns_32ns_32_9_no_dsp_1_U3359 fdiv_32ns_32ns_32_9_no_dsp_1_U3360 fdiv_32ns_32ns_32_9_no_dsp_1_U3361 fdiv_32ns_32ns_32_9_no_dsp_1_U3362 fdiv_32ns_32ns_32_9_no_dsp_1_U3363 fdiv_32ns_32ns_32_9_no_dsp_1_U3364 fdiv_32ns_32ns_32_9_no_dsp_1_U3365 fdiv_32ns_32ns_32_9_no_dsp_1_U3366 fdiv_32ns_32ns_32_9_no_dsp_1_U3367 fmul_32ns_32ns_32_3_max_dsp_1_U3319 fmul_32ns_32ns_32_3_max_dsp_1_U3325 fmul_32ns_32ns_32_3_max_dsp_1_U3317 fmul_32ns_32ns_32_3_max_dsp_1_U3323 fmul_32ns_32ns_32_3_max_dsp_1_U3310 fmul_32ns_32ns_32_3_max_dsp_1_U3330 fmul_32ns_32ns_32_3_max_dsp_1_U3327 fmul_32ns_32ns_32_3_max_dsp_1_U3328 fmul_32ns_32ns_32_3_max_dsp_1_U3334 fmul_32ns_32ns_32_3_max_dsp_1_U3307 fmul_32ns_32ns_32_3_max_dsp_1_U3313 fmul_32ns_32ns_32_3_max_dsp_1_U3333 fmul_32ns_32ns_32_3_max_dsp_1_U3311 fmul_32ns_32ns_32_3_max_dsp_1_U3326 fmul_32ns_32ns_32_3_max_dsp_1_U3304 fmul_32ns_32ns_32_3_max_dsp_1_U3324 fmul_32ns_32ns_32_3_max_dsp_1_U3306 fmul_32ns_32ns_32_3_max_dsp_1_U3312 fmul_32ns_32ns_32_3_max_dsp_1_U3321 fmul_32ns_32ns_32_3_max_dsp_1_U3329 fmul_32ns_32ns_32_3_max_dsp_1_U3315 fmul_32ns_32ns_32_3_max_dsp_1_U3308 fmul_32ns_32ns_32_3_max_dsp_1_U3305 fmul_32ns_32ns_32_3_max_dsp_1_U3335 fmul_32ns_32ns_32_3_max_dsp_1_U3332 fmul_32ns_32ns_32_3_max_dsp_1_U3322 fmul_32ns_32ns_32_3_max_dsp_1_U3314 fmul_32ns_32ns_32_3_max_dsp_1_U3331 fmul_32ns_32ns_32_3_max_dsp_1_U3316 fmul_32ns_32ns_32_3_max_dsp_1_U3318 fmul_32ns_32ns_32_3_max_dsp_1_U3309 fmul_32ns_32ns_32_3_max_dsp_1_U3320 fmul_32ns_32ns_32_3_max_dsp_1_U3319 fmul_32ns_32ns_32_3_max_dsp_1_U3325 fmul_32ns_32ns_32_3_max_dsp_1_U3317 fmul_32ns_32ns_32_3_max_dsp_1_U3323 fmul_32ns_32ns_32_3_max_dsp_1_U3310 fmul_32ns_32ns_32_3_max_dsp_1_U3330 fmul_32ns_32ns_32_3_max_dsp_1_U3327 fmul_32ns_32ns_32_3_max_dsp_1_U3328 fmul_32ns_32ns_32_3_max_dsp_1_U3334 fmul_32ns_32ns_32_3_max_dsp_1_U3307 fmul_32ns_32ns_32_3_max_dsp_1_U3313 fmul_32ns_32ns_32_3_max_dsp_1_U3333 fmul_32ns_32ns_32_3_max_dsp_1_U3311 fmul_32ns_32ns_32_3_max_dsp_1_U3326 fmul_32ns_32ns_32_3_max_dsp_1_U3304 fmul_32ns_32ns_32_3_max_dsp_1_U3324 fmul_32ns_32ns_32_3_max_dsp_1_U3306 fmul_32ns_32ns_32_3_max_dsp_1_U3312 fmul_32ns_32ns_32_3_max_dsp_1_U3321 fmul_32ns_32ns_32_3_max_dsp_1_U3329 fmul_32ns_32ns_32_3_max_dsp_1_U3315 fmul_32ns_32ns_32_3_max_dsp_1_U3308 fmul_32ns_32ns_32_3_max_dsp_1_U3305 fmul_32ns_32ns_32_3_max_dsp_1_U3335 fmul_32ns_32ns_32_3_max_dsp_1_U3332 fmul_32ns_32ns_32_3_max_dsp_1_U3322 fmul_32ns_32ns_32_3_max_dsp_1_U3314 fmul_32ns_32ns_32_3_max_dsp_1_U3331 fmul_32ns_32ns_32_3_max_dsp_1_U3316 fmul_32ns_32ns_32_3_max_dsp_1_U3318 fmul_32ns_32ns_32_3_max_dsp_1_U3309 fmul_32ns_32ns_32_3_max_dsp_1_U3320 faddfsub_32ns_32ns_32_4_full_dsp_1_U3298 faddfsub_32ns_32ns_32_4_full_dsp_1_U3255 fsqrt_32ns_32ns_32_8_no_dsp_1_U3368 faddfsub_32ns_32ns_32_4_full_dsp_1_U3301 faddfsub_32ns_32ns_32_4_full_dsp_1_U3261 fsqrt_32ns_32ns_32_8_no_dsp_1_U3369 faddfsub_32ns_32ns_32_4_full_dsp_1_U3294 faddfsub_32ns_32ns_32_4_full_dsp_1_U3253 fsqrt_32ns_32ns_32_8_no_dsp_1_U3370 faddfsub_32ns_32ns_32_4_full_dsp_1_U3287 faddfsub_32ns_32ns_32_4_full_dsp_1_U3259 fsqrt_32ns_32ns_32_8_no_dsp_1_U3371 faddfsub_32ns_32ns_32_4_full_dsp_1_U3291 faddfsub_32ns_32ns_32_4_full_dsp_1_U3246 fsqrt_32ns_32ns_32_8_no_dsp_1_U3372 faddfsub_32ns_32ns_32_4_full_dsp_1_U3284 faddfsub_32ns_32ns_32_4_full_dsp_1_U3266 fsqrt_32ns_32ns_32_8_no_dsp_1_U3373 faddfsub_32ns_32ns_32_4_full_dsp_1_U3299 faddfsub_32ns_32ns_32_4_full_dsp_1_U3263 fsqrt_32ns_32ns_32_8_no_dsp_1_U3374 faddfsub_32ns_32ns_32_4_full_dsp_1_U3286 faddfsub_32ns_32ns_32_4_full_dsp_1_U3264 fsqrt_32ns_32ns_32_8_no_dsp_1_U3375 faddfsub_32ns_32ns_32_4_full_dsp_1_U3283 faddfsub_32ns_32ns_32_4_full_dsp_1_U3270 fsqrt_32ns_32ns_32_8_no_dsp_1_U3376 faddfsub_32ns_32ns_32_4_full_dsp_1_U3292 faddfsub_32ns_32ns_32_4_full_dsp_1_U3243 fsqrt_32ns_32ns_32_8_no_dsp_1_U3377 faddfsub_32ns_32ns_32_4_full_dsp_1_U3295 faddfsub_32ns_32ns_32_4_full_dsp_1_U3249 fsqrt_32ns_32ns_32_8_no_dsp_1_U3378 faddfsub_32ns_32ns_32_4_full_dsp_1_U3296 faddfsub_32ns_32ns_32_4_full_dsp_1_U3269 fsqrt_32ns_32ns_32_8_no_dsp_1_U3379 faddfsub_32ns_32ns_32_4_full_dsp_1_U3293 faddfsub_32ns_32ns_32_4_full_dsp_1_U3247 fsqrt_32ns_32ns_32_8_no_dsp_1_U3380 faddfsub_32ns_32ns_32_4_full_dsp_1_U3280 faddfsub_32ns_32ns_32_4_full_dsp_1_U3262 fsqrt_32ns_32ns_32_8_no_dsp_1_U3381 faddfsub_32ns_32ns_32_4_full_dsp_1_U3279 faddfsub_32ns_32ns_32_4_full_dsp_1_U3240 fsqrt_32ns_32ns_32_8_no_dsp_1_U3382 faddfsub_32ns_32ns_32_4_full_dsp_1_U3290 faddfsub_32ns_32ns_32_4_full_dsp_1_U3260 fsqrt_32ns_32ns_32_8_no_dsp_1_U3383 faddfsub_32ns_32ns_32_4_full_dsp_1_U3273 faddfsub_32ns_32ns_32_4_full_dsp_1_U3242 fsqrt_32ns_32ns_32_8_no_dsp_1_U3384 faddfsub_32ns_32ns_32_4_full_dsp_1_U3297 faddfsub_32ns_32ns_32_4_full_dsp_1_U3248 fsqrt_32ns_32ns_32_8_no_dsp_1_U3385 faddfsub_32ns_32ns_32_4_full_dsp_1_U3289 faddfsub_32ns_32ns_32_4_full_dsp_1_U3257 fsqrt_32ns_32ns_32_8_no_dsp_1_U3386 faddfsub_32ns_32ns_32_4_full_dsp_1_U3288 faddfsub_32ns_32ns_32_4_full_dsp_1_U3265 fsqrt_32ns_32ns_32_8_no_dsp_1_U3387 faddfsub_32ns_32ns_32_4_full_dsp_1_U3278 faddfsub_32ns_32ns_32_4_full_dsp_1_U3251 fsqrt_32ns_32ns_32_8_no_dsp_1_U3388 faddfsub_32ns_32ns_32_4_full_dsp_1_U3276 faddfsub_32ns_32ns_32_4_full_dsp_1_U3244 fsqrt_32ns_32ns_32_8_no_dsp_1_U3389 faddfsub_32ns_32ns_32_4_full_dsp_1_U3277 faddfsub_32ns_32ns_32_4_full_dsp_1_U3241 fsqrt_32ns_32ns_32_8_no_dsp_1_U3390 faddfsub_32ns_32ns_32_4_full_dsp_1_U3275 faddfsub_32ns_32ns_32_4_full_dsp_1_U3271 fsqrt_32ns_32ns_32_8_no_dsp_1_U3391 faddfsub_32ns_32ns_32_4_full_dsp_1_U3274 faddfsub_32ns_32ns_32_4_full_dsp_1_U3268 fsqrt_32ns_32ns_32_8_no_dsp_1_U3392 faddfsub_32ns_32ns_32_4_full_dsp_1_U3282 faddfsub_32ns_32ns_32_4_full_dsp_1_U3258 fsqrt_32ns_32ns_32_8_no_dsp_1_U3393 faddfsub_32ns_32ns_32_4_full_dsp_1_U3281 faddfsub_32ns_32ns_32_4_full_dsp_1_U3250 fsqrt_32ns_32ns_32_8_no_dsp_1_U3394 faddfsub_32ns_32ns_32_4_full_dsp_1_U3302 faddfsub_32ns_32ns_32_4_full_dsp_1_U3267 fsqrt_32ns_32ns_32_8_no_dsp_1_U3395 faddfsub_32ns_32ns_32_4_full_dsp_1_U3300 faddfsub_32ns_32ns_32_4_full_dsp_1_U3252 fsqrt_32ns_32ns_32_8_no_dsp_1_U3396 faddfsub_32ns_32ns_32_4_full_dsp_1_U3272 faddfsub_32ns_32ns_32_4_full_dsp_1_U3254 fsqrt_32ns_32ns_32_8_no_dsp_1_U3397 faddfsub_32ns_32ns_32_4_full_dsp_1_U3303 faddfsub_32ns_32ns_32_4_full_dsp_1_U3245 fsqrt_32ns_32ns_32_8_no_dsp_1_U3398 faddfsub_32ns_32ns_32_4_full_dsp_1_U3285 faddfsub_32ns_32ns_32_4_full_dsp_1_U3256 fsqrt_32ns_32ns_32_8_no_dsp_1_U3399 faddfsub_32ns_32ns_32_4_full_dsp_1_U3298 faddfsub_32ns_32ns_32_4_full_dsp_1_U3255 fsqrt_32ns_32ns_32_8_no_dsp_1_U3400 faddfsub_32ns_32ns_32_4_full_dsp_1_U3301 faddfsub_32ns_32ns_32_4_full_dsp_1_U3261 fsqrt_32ns_32ns_32_8_no_dsp_1_U3401 faddfsub_32ns_32ns_32_4_full_dsp_1_U3294 faddfsub_32ns_32ns_32_4_full_dsp_1_U3253 fsqrt_32ns_32ns_32_8_no_dsp_1_U3402 faddfsub_32ns_32ns_32_4_full_dsp_1_U3287 faddfsub_32ns_32ns_32_4_full_dsp_1_U3259 fsqrt_32ns_32ns_32_8_no_dsp_1_U3403 faddfsub_32ns_32ns_32_4_full_dsp_1_U3291 faddfsub_32ns_32ns_32_4_full_dsp_1_U3246 fsqrt_32ns_32ns_32_8_no_dsp_1_U3404 faddfsub_32ns_32ns_32_4_full_dsp_1_U3284 faddfsub_32ns_32ns_32_4_full_dsp_1_U3266 fsqrt_32ns_32ns_32_8_no_dsp_1_U3405 faddfsub_32ns_32ns_32_4_full_dsp_1_U3299 faddfsub_32ns_32ns_32_4_full_dsp_1_U3263 fsqrt_32ns_32ns_32_8_no_dsp_1_U3406 faddfsub_32ns_32ns_32_4_full_dsp_1_U3286 faddfsub_32ns_32ns_32_4_full_dsp_1_U3264 fsqrt_32ns_32ns_32_8_no_dsp_1_U3407 faddfsub_32ns_32ns_32_4_full_dsp_1_U3283 faddfsub_32ns_32ns_32_4_full_dsp_1_U3270 fsqrt_32ns_32ns_32_8_no_dsp_1_U3408 faddfsub_32ns_32ns_32_4_full_dsp_1_U3292 faddfsub_32ns_32ns_32_4_full_dsp_1_U3243 fsqrt_32ns_32ns_32_8_no_dsp_1_U3409 faddfsub_32ns_32ns_32_4_full_dsp_1_U3295 faddfsub_32ns_32ns_32_4_full_dsp_1_U3249 fsqrt_32ns_32ns_32_8_no_dsp_1_U3410 faddfsub_32ns_32ns_32_4_full_dsp_1_U3296 faddfsub_32ns_32ns_32_4_full_dsp_1_U3269 fsqrt_32ns_32ns_32_8_no_dsp_1_U3411 faddfsub_32ns_32ns_32_4_full_dsp_1_U3293 faddfsub_32ns_32ns_32_4_full_dsp_1_U3247 fsqrt_32ns_32ns_32_8_no_dsp_1_U3412 faddfsub_32ns_32ns_32_4_full_dsp_1_U3280 faddfsub_32ns_32ns_32_4_full_dsp_1_U3262 fsqrt_32ns_32ns_32_8_no_dsp_1_U3413 faddfsub_32ns_32ns_32_4_full_dsp_1_U3279 faddfsub_32ns_32ns_32_4_full_dsp_1_U3240 fsqrt_32ns_32ns_32_8_no_dsp_1_U3414 faddfsub_32ns_32ns_32_4_full_dsp_1_U3290 faddfsub_32ns_32ns_32_4_full_dsp_1_U3260 fsqrt_32ns_32ns_32_8_no_dsp_1_U3415 faddfsub_32ns_32ns_32_4_full_dsp_1_U3273 faddfsub_32ns_32ns_32_4_full_dsp_1_U3242 fsqrt_32ns_32ns_32_8_no_dsp_1_U3416 faddfsub_32ns_32ns_32_4_full_dsp_1_U3297 faddfsub_32ns_32ns_32_4_full_dsp_1_U3248 fsqrt_32ns_32ns_32_8_no_dsp_1_U3417 faddfsub_32ns_32ns_32_4_full_dsp_1_U3289 faddfsub_32ns_32ns_32_4_full_dsp_1_U3257 fsqrt_32ns_32ns_32_8_no_dsp_1_U3418 faddfsub_32ns_32ns_32_4_full_dsp_1_U3288 faddfsub_32ns_32ns_32_4_full_dsp_1_U3265 fsqrt_32ns_32ns_32_8_no_dsp_1_U3419 faddfsub_32ns_32ns_32_4_full_dsp_1_U3278 faddfsub_32ns_32ns_32_4_full_dsp_1_U3251 fsqrt_32ns_32ns_32_8_no_dsp_1_U3420 faddfsub_32ns_32ns_32_4_full_dsp_1_U3276 faddfsub_32ns_32ns_32_4_full_dsp_1_U3244 fsqrt_32ns_32ns_32_8_no_dsp_1_U3421 faddfsub_32ns_32ns_32_4_full_dsp_1_U3277 faddfsub_32ns_32ns_32_4_full_dsp_1_U3241 fsqrt_32ns_32ns_32_8_no_dsp_1_U3422 faddfsub_32ns_32ns_32_4_full_dsp_1_U3275 faddfsub_32ns_32ns_32_4_full_dsp_1_U3271 fsqrt_32ns_32ns_32_8_no_dsp_1_U3423 faddfsub_32ns_32ns_32_4_full_dsp_1_U3274 faddfsub_32ns_32ns_32_4_full_dsp_1_U3268 fsqrt_32ns_32ns_32_8_no_dsp_1_U3424 faddfsub_32ns_32ns_32_4_full_dsp_1_U3282 faddfsub_32ns_32ns_32_4_full_dsp_1_U3258 fsqrt_32ns_32ns_32_8_no_dsp_1_U3425 faddfsub_32ns_32ns_32_4_full_dsp_1_U3281 faddfsub_32ns_32ns_32_4_full_dsp_1_U3250 fsqrt_32ns_32ns_32_8_no_dsp_1_U3426 faddfsub_32ns_32ns_32_4_full_dsp_1_U3302 faddfsub_32ns_32ns_32_4_full_dsp_1_U3267 fsqrt_32ns_32ns_32_8_no_dsp_1_U3427 faddfsub_32ns_32ns_32_4_full_dsp_1_U3300 faddfsub_32ns_32ns_32_4_full_dsp_1_U3252 fsqrt_32ns_32ns_32_8_no_dsp_1_U3428 faddfsub_32ns_32ns_32_4_full_dsp_1_U3272 faddfsub_32ns_32ns_32_4_full_dsp_1_U3254 fsqrt_32ns_32ns_32_8_no_dsp_1_U3429 faddfsub_32ns_32ns_32_4_full_dsp_1_U3303 faddfsub_32ns_32ns_32_4_full_dsp_1_U3245 fsqrt_32ns_32ns_32_8_no_dsp_1_U3430 faddfsub_32ns_32ns_32_4_full_dsp_1_U3285 faddfsub_32ns_32ns_32_4_full_dsp_1_U3256 fsqrt_32ns_32ns_32_8_no_dsp_1_U3431 icmp_ln461_fu_22153_p2 add_ln461_fu_22159_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U3336 fdiv_32ns_32ns_32_9_no_dsp_1_U3337 fdiv_32ns_32ns_32_9_no_dsp_1_U3338 fdiv_32ns_32ns_32_9_no_dsp_1_U3339 fdiv_32ns_32ns_32_9_no_dsp_1_U3340 fdiv_32ns_32ns_32_9_no_dsp_1_U3341 fdiv_32ns_32ns_32_9_no_dsp_1_U3342 fdiv_32ns_32ns_32_9_no_dsp_1_U3343 fdiv_32ns_32ns_32_9_no_dsp_1_U3344 fdiv_32ns_32ns_32_9_no_dsp_1_U3345 fdiv_32ns_32ns_32_9_no_dsp_1_U3346 fdiv_32ns_32ns_32_9_no_dsp_1_U3347 fdiv_32ns_32ns_32_9_no_dsp_1_U3348 fdiv_32ns_32ns_32_9_no_dsp_1_U3349 fdiv_32ns_32ns_32_9_no_dsp_1_U3350 fdiv_32ns_32ns_32_9_no_dsp_1_U3351 fdiv_32ns_32ns_32_9_no_dsp_1_U3352 fdiv_32ns_32ns_32_9_no_dsp_1_U3353 fdiv_32ns_32ns_32_9_no_dsp_1_U3354 fdiv_32ns_32ns_32_9_no_dsp_1_U3355 fdiv_32ns_32ns_32_9_no_dsp_1_U3356 fdiv_32ns_32ns_32_9_no_dsp_1_U3357 fdiv_32ns_32ns_32_9_no_dsp_1_U3358 fdiv_32ns_32ns_32_9_no_dsp_1_U3359 fdiv_32ns_32ns_32_9_no_dsp_1_U3360 fdiv_32ns_32ns_32_9_no_dsp_1_U3361 fdiv_32ns_32ns_32_9_no_dsp_1_U3362 fdiv_32ns_32ns_32_9_no_dsp_1_U3363 fdiv_32ns_32ns_32_9_no_dsp_1_U3364 fdiv_32ns_32ns_32_9_no_dsp_1_U3365 fdiv_32ns_32ns_32_9_no_dsp_1_U3366 fdiv_32ns_32ns_32_9_no_dsp_1_U3367 fdiv_32ns_32ns_32_9_no_dsp_1_U3336 fdiv_32ns_32ns_32_9_no_dsp_1_U3337 fdiv_32ns_32ns_32_9_no_dsp_1_U3338 fdiv_32ns_32ns_32_9_no_dsp_1_U3339 fdiv_32ns_32ns_32_9_no_dsp_1_U3340 fdiv_32ns_32ns_32_9_no_dsp_1_U3341 fdiv_32ns_32ns_32_9_no_dsp_1_U3342 fdiv_32ns_32ns_32_9_no_dsp_1_U3343 fdiv_32ns_32ns_32_9_no_dsp_1_U3344 fdiv_32ns_32ns_32_9_no_dsp_1_U3345 fdiv_32ns_32ns_32_9_no_dsp_1_U3346 fdiv_32ns_32ns_32_9_no_dsp_1_U3347 fdiv_32ns_32ns_32_9_no_dsp_1_U3348 fdiv_32ns_32ns_32_9_no_dsp_1_U3349 fdiv_32ns_32ns_32_9_no_dsp_1_U3350 fdiv_32ns_32ns_32_9_no_dsp_1_U3351 fdiv_32ns_32ns_32_9_no_dsp_1_U3352 fdiv_32ns_32ns_32_9_no_dsp_1_U3353 fdiv_32ns_32ns_32_9_no_dsp_1_U3354 fdiv_32ns_32ns_32_9_no_dsp_1_U3355 fdiv_32ns_32ns_32_9_no_dsp_1_U3356 fdiv_32ns_32ns_32_9_no_dsp_1_U3357 fdiv_32ns_32ns_32_9_no_dsp_1_U3358 fdiv_32ns_32ns_32_9_no_dsp_1_U3359 fdiv_32ns_32ns_32_9_no_dsp_1_U3360 fdiv_32ns_32ns_32_9_no_dsp_1_U3361 fdiv_32ns_32ns_32_9_no_dsp_1_U3362 fdiv_32ns_32ns_32_9_no_dsp_1_U3363 fdiv_32ns_32ns_32_9_no_dsp_1_U3364 fdiv_32ns_32ns_32_9_no_dsp_1_U3365 fdiv_32ns_32ns_32_9_no_dsp_1_U3366 fdiv_32ns_32ns_32_9_no_dsp_1_U3367 activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_62_U p_ZZ22activation_acceleratorPtS_S_iiE5fbuf2_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "activation_accelerator_Pipeline_gelu_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_gelu_blocks_fu_14382",
          "BindInstances": "icmp_ln379_fu_11910_p2 add_ln379_fu_11916_p2 xor_ln396_63_fu_12775_p2 xor_ln396_fu_12810_p2 xor_ln396_64_fu_12845_p2 xor_ln396_65_fu_12880_p2 xor_ln396_66_fu_12915_p2 xor_ln396_67_fu_12950_p2 xor_ln396_68_fu_12985_p2 xor_ln396_69_fu_13020_p2 xor_ln396_70_fu_13055_p2 xor_ln396_71_fu_13090_p2 xor_ln396_72_fu_13125_p2 xor_ln396_73_fu_13160_p2 xor_ln396_74_fu_13195_p2 xor_ln396_75_fu_13230_p2 xor_ln396_76_fu_13265_p2 xor_ln396_77_fu_13300_p2 xor_ln396_78_fu_13335_p2 xor_ln396_79_fu_13370_p2 xor_ln396_80_fu_13405_p2 xor_ln396_81_fu_13440_p2 xor_ln396_82_fu_13475_p2 xor_ln396_83_fu_13510_p2 xor_ln396_84_fu_13545_p2 xor_ln396_85_fu_13580_p2 xor_ln396_86_fu_13615_p2 xor_ln396_87_fu_13650_p2 xor_ln396_88_fu_13685_p2 xor_ln396_89_fu_13720_p2 xor_ln396_90_fu_13755_p2 xor_ln396_91_fu_13790_p2 xor_ln396_92_fu_13825_p2 xor_ln396_93_fu_13860_p2 xor_ln396_94_fu_13895_p2 xor_ln396_95_fu_13930_p2 xor_ln396_96_fu_13965_p2 xor_ln396_97_fu_14000_p2 xor_ln396_98_fu_14035_p2 xor_ln396_99_fu_14070_p2 xor_ln396_100_fu_14105_p2 xor_ln396_101_fu_14140_p2 xor_ln396_102_fu_14175_p2 xor_ln396_103_fu_14210_p2 xor_ln396_104_fu_14245_p2 xor_ln396_105_fu_14280_p2 xor_ln396_106_fu_14315_p2 xor_ln396_107_fu_14350_p2 xor_ln396_108_fu_14385_p2 xor_ln396_109_fu_14420_p2 xor_ln396_110_fu_14455_p2 xor_ln396_111_fu_14490_p2 xor_ln396_112_fu_14525_p2 xor_ln396_113_fu_14560_p2 xor_ln396_114_fu_14595_p2 xor_ln396_115_fu_14630_p2 xor_ln396_116_fu_14665_p2 xor_ln396_117_fu_14700_p2 xor_ln396_118_fu_14735_p2 xor_ln396_119_fu_14770_p2 xor_ln396_120_fu_14805_p2 xor_ln396_121_fu_14840_p2 xor_ln396_122_fu_14875_p2 xor_ln396_123_fu_14910_p2 xor_ln396_124_fu_14945_p2 xor_ln396_125_fu_14980_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_add_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_add_blocks_fu_14642",
          "BindInstances": "icmp_ln414_fu_6235_p2 add_ln414_fu_6241_p2 icmp_ln414_1_fu_6247_p2 add_ln414_1_fu_6253_p2 select_ln414_fu_6267_p3 icmp_ln422_fu_6407_p2 select_ln422_fu_6418_p3 select_ln424_fu_6425_p3 select_ln422_1_fu_6432_p3 select_ln422_2_fu_6439_p3 select_ln422_3_fu_6446_p3 select_ln422_4_fu_6453_p3 select_ln422_5_fu_6460_p3 select_ln422_6_fu_6467_p3 select_ln422_7_fu_6474_p3 select_ln422_8_fu_6481_p3 select_ln422_9_fu_6488_p3 select_ln422_10_fu_6495_p3 select_ln422_11_fu_6502_p3 select_ln422_12_fu_6509_p3 select_ln422_13_fu_6516_p3 select_ln422_14_fu_6523_p3 select_ln422_15_fu_6530_p3 select_ln422_16_fu_6537_p3 select_ln422_17_fu_6544_p3 select_ln422_18_fu_6551_p3 select_ln422_19_fu_6558_p3 select_ln422_20_fu_6565_p3 select_ln422_21_fu_6572_p3 select_ln422_22_fu_6579_p3 select_ln422_23_fu_6586_p3 select_ln422_24_fu_6593_p3 select_ln422_25_fu_6600_p3 select_ln422_26_fu_6607_p3 select_ln422_27_fu_6614_p3 select_ln422_28_fu_6621_p3 select_ln422_29_fu_6628_p3 select_ln422_30_fu_6635_p3 select_ln422_31_fu_6642_p3 select_ln424_1_fu_6649_p3 select_ln424_2_fu_6656_p3 select_ln424_3_fu_6663_p3 select_ln424_4_fu_6670_p3 select_ln424_5_fu_6677_p3 select_ln424_6_fu_6684_p3 select_ln424_7_fu_6691_p3 select_ln424_8_fu_6698_p3 select_ln424_9_fu_6705_p3 select_ln424_10_fu_6712_p3 select_ln424_11_fu_6719_p3 select_ln424_12_fu_6726_p3 select_ln424_13_fu_6733_p3 select_ln424_14_fu_6740_p3 select_ln424_15_fu_6747_p3 select_ln424_16_fu_6754_p3 select_ln424_17_fu_6761_p3 select_ln424_18_fu_6768_p3 select_ln424_19_fu_6775_p3 select_ln424_20_fu_6782_p3 select_ln424_21_fu_6789_p3 select_ln424_22_fu_6796_p3 select_ln424_23_fu_6803_p3 select_ln424_24_fu_6810_p3 select_ln424_25_fu_6817_p3 select_ln424_26_fu_6824_p3 select_ln424_27_fu_6831_p3 select_ln424_28_fu_6838_p3 select_ln424_29_fu_6845_p3 select_ln424_30_fu_6852_p3 select_ln424_31_fu_6859_p3"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_multiply_blocks_Multiply",
          "InstanceName": "grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_15030",
          "BindInstances": "icmp_ln546_fu_6235_p2 add_ln546_fu_6241_p2 icmp_ln546_1_fu_6247_p2 add_ln546_1_fu_6253_p2 select_ln546_fu_6267_p3 icmp_ln556_fu_6407_p2 select_ln556_fu_6418_p3 select_ln558_fu_6425_p3 fmul_32ns_32ns_32_3_max_dsp_1_U693 select_ln556_1_fu_6432_p3 select_ln556_2_fu_6439_p3 select_ln556_3_fu_6446_p3 select_ln556_4_fu_6453_p3 select_ln556_5_fu_6460_p3 select_ln556_6_fu_6467_p3 select_ln556_7_fu_6474_p3 select_ln556_8_fu_6481_p3 select_ln556_9_fu_6488_p3 select_ln556_10_fu_6495_p3 select_ln556_11_fu_6502_p3 select_ln556_12_fu_6509_p3 select_ln556_13_fu_6516_p3 select_ln556_14_fu_6523_p3 select_ln556_15_fu_6530_p3 select_ln556_16_fu_6537_p3 select_ln556_17_fu_6544_p3 select_ln556_18_fu_6551_p3 select_ln556_19_fu_6558_p3 select_ln556_20_fu_6565_p3 select_ln556_21_fu_6572_p3 select_ln556_22_fu_6579_p3 select_ln556_23_fu_6586_p3 select_ln556_24_fu_6593_p3 select_ln556_25_fu_6600_p3 select_ln556_26_fu_6607_p3 select_ln556_27_fu_6614_p3 select_ln556_28_fu_6621_p3 select_ln556_29_fu_6628_p3 select_ln556_30_fu_6635_p3 select_ln556_31_fu_6642_p3 select_ln558_1_fu_6649_p3 fmul_32ns_32ns_32_3_max_dsp_1_U699 select_ln558_2_fu_6656_p3 fmul_32ns_32ns_32_3_max_dsp_1_U691 select_ln558_3_fu_6663_p3 fmul_32ns_32ns_32_3_max_dsp_1_U697 select_ln558_4_fu_6670_p3 fmul_32ns_32ns_32_3_max_dsp_1_U684 select_ln558_5_fu_6677_p3 fmul_32ns_32ns_32_3_max_dsp_1_U704 select_ln558_6_fu_6684_p3 fmul_32ns_32ns_32_3_max_dsp_1_U701 select_ln558_7_fu_6691_p3 fmul_32ns_32ns_32_3_max_dsp_1_U702 select_ln558_8_fu_6698_p3 fmul_32ns_32ns_32_3_max_dsp_1_U708 select_ln558_9_fu_6705_p3 fmul_32ns_32ns_32_3_max_dsp_1_U681 select_ln558_10_fu_6712_p3 fmul_32ns_32ns_32_3_max_dsp_1_U687 select_ln558_11_fu_6719_p3 fmul_32ns_32ns_32_3_max_dsp_1_U707 select_ln558_12_fu_6726_p3 fmul_32ns_32ns_32_3_max_dsp_1_U685 select_ln558_13_fu_6733_p3 fmul_32ns_32ns_32_3_max_dsp_1_U700 select_ln558_14_fu_6740_p3 fmul_32ns_32ns_32_3_max_dsp_1_U678 select_ln558_15_fu_6747_p3 fmul_32ns_32ns_32_3_max_dsp_1_U698 select_ln558_16_fu_6754_p3 fmul_32ns_32ns_32_3_max_dsp_1_U680 select_ln558_17_fu_6761_p3 fmul_32ns_32ns_32_3_max_dsp_1_U686 select_ln558_18_fu_6768_p3 fmul_32ns_32ns_32_3_max_dsp_1_U695 select_ln558_19_fu_6775_p3 fmul_32ns_32ns_32_3_max_dsp_1_U703 select_ln558_20_fu_6782_p3 fmul_32ns_32ns_32_3_max_dsp_1_U689 select_ln558_21_fu_6789_p3 fmul_32ns_32ns_32_3_max_dsp_1_U682 select_ln558_22_fu_6796_p3 fmul_32ns_32ns_32_3_max_dsp_1_U679 select_ln558_23_fu_6803_p3 fmul_32ns_32ns_32_3_max_dsp_1_U709 select_ln558_24_fu_6810_p3 fmul_32ns_32ns_32_3_max_dsp_1_U706 select_ln558_25_fu_6817_p3 fmul_32ns_32ns_32_3_max_dsp_1_U696 select_ln558_26_fu_6824_p3 fmul_32ns_32ns_32_3_max_dsp_1_U688 select_ln558_27_fu_6831_p3 fmul_32ns_32ns_32_3_max_dsp_1_U705 select_ln558_28_fu_6838_p3 fmul_32ns_32ns_32_3_max_dsp_1_U690 select_ln558_29_fu_6845_p3 fmul_32ns_32ns_32_3_max_dsp_1_U692 select_ln558_30_fu_6852_p3 fmul_32ns_32ns_32_3_max_dsp_1_U683 select_ln558_31_fu_6859_p3 fmul_32ns_32ns_32_3_max_dsp_1_U694"
        },
        {
          "ModuleName": "square",
          "InstanceName": "grp_square_fu_15418",
          "BindInstances": "fdiv_32ns_32ns_32_9_no_dsp_1_U1053 fdiv_32ns_32ns_32_9_no_dsp_1_U1054 fdiv_32ns_32ns_32_9_no_dsp_1_U1055 fdiv_32ns_32ns_32_9_no_dsp_1_U1056 fdiv_32ns_32ns_32_9_no_dsp_1_U1057 fdiv_32ns_32ns_32_9_no_dsp_1_U1058 fdiv_32ns_32ns_32_9_no_dsp_1_U1059 fdiv_32ns_32ns_32_9_no_dsp_1_U1060 fdiv_32ns_32ns_32_9_no_dsp_1_U1061 fdiv_32ns_32ns_32_9_no_dsp_1_U1062 fdiv_32ns_32ns_32_9_no_dsp_1_U1063 fdiv_32ns_32ns_32_9_no_dsp_1_U1064 fdiv_32ns_32ns_32_9_no_dsp_1_U1065 fdiv_32ns_32ns_32_9_no_dsp_1_U1066 fdiv_32ns_32ns_32_9_no_dsp_1_U1067 fdiv_32ns_32ns_32_9_no_dsp_1_U1068 fdiv_32ns_32ns_32_9_no_dsp_1_U1069 fdiv_32ns_32ns_32_9_no_dsp_1_U1070 fdiv_32ns_32ns_32_9_no_dsp_1_U1071 fdiv_32ns_32ns_32_9_no_dsp_1_U1072 fdiv_32ns_32ns_32_9_no_dsp_1_U1073 fdiv_32ns_32ns_32_9_no_dsp_1_U1074 fdiv_32ns_32ns_32_9_no_dsp_1_U1075 fdiv_32ns_32ns_32_9_no_dsp_1_U1076 fdiv_32ns_32ns_32_9_no_dsp_1_U1077 fdiv_32ns_32ns_32_9_no_dsp_1_U1078 fdiv_32ns_32ns_32_9_no_dsp_1_U1079 fdiv_32ns_32ns_32_9_no_dsp_1_U1080 fdiv_32ns_32ns_32_9_no_dsp_1_U1081 fdiv_32ns_32ns_32_9_no_dsp_1_U1082 fdiv_32ns_32ns_32_9_no_dsp_1_U1083 fdiv_32ns_32ns_32_9_no_dsp_1_U1084 fdiv_32ns_32ns_32_9_no_dsp_1_U1085 fdiv_32ns_32ns_32_9_no_dsp_1_U1086 fdiv_32ns_32ns_32_9_no_dsp_1_U1087 fdiv_32ns_32ns_32_9_no_dsp_1_U1088 fdiv_32ns_32ns_32_9_no_dsp_1_U1089 fdiv_32ns_32ns_32_9_no_dsp_1_U1090 fdiv_32ns_32ns_32_9_no_dsp_1_U1091 fdiv_32ns_32ns_32_9_no_dsp_1_U1092 fdiv_32ns_32ns_32_9_no_dsp_1_U1093 fdiv_32ns_32ns_32_9_no_dsp_1_U1094 fdiv_32ns_32ns_32_9_no_dsp_1_U1095 fdiv_32ns_32ns_32_9_no_dsp_1_U1096 fdiv_32ns_32ns_32_9_no_dsp_1_U1097 fdiv_32ns_32ns_32_9_no_dsp_1_U1098 fdiv_32ns_32ns_32_9_no_dsp_1_U1099 fdiv_32ns_32ns_32_9_no_dsp_1_U1100 fdiv_32ns_32ns_32_9_no_dsp_1_U1101 fdiv_32ns_32ns_32_9_no_dsp_1_U1102 fdiv_32ns_32ns_32_9_no_dsp_1_U1103 fdiv_32ns_32ns_32_9_no_dsp_1_U1104 fdiv_32ns_32ns_32_9_no_dsp_1_U1105 fdiv_32ns_32ns_32_9_no_dsp_1_U1106 fdiv_32ns_32ns_32_9_no_dsp_1_U1107 fdiv_32ns_32ns_32_9_no_dsp_1_U1108 fdiv_32ns_32ns_32_9_no_dsp_1_U1109 fdiv_32ns_32ns_32_9_no_dsp_1_U1110 fdiv_32ns_32ns_32_9_no_dsp_1_U1111 fdiv_32ns_32ns_32_9_no_dsp_1_U1112 fdiv_32ns_32ns_32_9_no_dsp_1_U1113 fdiv_32ns_32ns_32_9_no_dsp_1_U1114 fdiv_32ns_32ns_32_9_no_dsp_1_U1115 fdiv_32ns_32ns_32_9_no_dsp_1_U1116",
          "Instances": [{
              "ModuleName": "square_Pipeline_sum_square",
              "InstanceName": "grp_square_Pipeline_sum_square_fu_392",
              "BindInstances": "icmp_ln329_fu_2246_p2 add_ln329_fu_2252_p2 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U910"
            }]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_silu_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_silu_blocks_fu_15550",
          "BindInstances": "icmp_ln129_fu_6950_p2 add_ln129_fu_6956_p2 xor_ln142_63_fu_7043_p2 xor_ln142_fu_7076_p2 xor_ln142_64_fu_7109_p2 xor_ln142_65_fu_7142_p2 xor_ln142_66_fu_7175_p2 xor_ln142_67_fu_7208_p2 xor_ln142_68_fu_7241_p2 xor_ln142_69_fu_7274_p2 xor_ln142_70_fu_7307_p2 xor_ln142_71_fu_7340_p2 xor_ln142_72_fu_7373_p2 xor_ln142_73_fu_7406_p2 xor_ln142_74_fu_7439_p2 xor_ln142_75_fu_7472_p2 xor_ln142_76_fu_7505_p2 xor_ln142_77_fu_7538_p2 xor_ln142_78_fu_7571_p2 xor_ln142_79_fu_7604_p2 xor_ln142_80_fu_7637_p2 xor_ln142_81_fu_7670_p2 xor_ln142_82_fu_7703_p2 xor_ln142_83_fu_7736_p2 xor_ln142_84_fu_7769_p2 xor_ln142_85_fu_7802_p2 xor_ln142_86_fu_7835_p2 xor_ln142_87_fu_7868_p2 xor_ln142_88_fu_7901_p2 xor_ln142_89_fu_7934_p2 xor_ln142_90_fu_7967_p2 xor_ln142_91_fu_8000_p2 xor_ln142_92_fu_8033_p2 xor_ln142_93_fu_8066_p2 xor_ln142_94_fu_8475_p2 xor_ln142_95_fu_8494_p2 xor_ln142_96_fu_8513_p2 xor_ln142_97_fu_8532_p2 xor_ln142_98_fu_8551_p2 xor_ln142_99_fu_8570_p2 xor_ln142_100_fu_8589_p2 xor_ln142_101_fu_8608_p2 xor_ln142_102_fu_8627_p2 xor_ln142_103_fu_8646_p2 xor_ln142_104_fu_8665_p2 xor_ln142_105_fu_8684_p2 xor_ln142_106_fu_8703_p2 xor_ln142_107_fu_8722_p2 xor_ln142_108_fu_8741_p2 xor_ln142_109_fu_8760_p2 xor_ln142_110_fu_8779_p2 xor_ln142_111_fu_8798_p2 xor_ln142_112_fu_8817_p2 xor_ln142_113_fu_8836_p2 xor_ln142_114_fu_8855_p2 xor_ln142_115_fu_8874_p2 xor_ln142_116_fu_8893_p2 xor_ln142_117_fu_8912_p2 xor_ln142_118_fu_8931_p2 xor_ln142_119_fu_8950_p2 xor_ln142_120_fu_8969_p2 xor_ln142_121_fu_8988_p2 xor_ln142_122_fu_9007_p2 xor_ln142_123_fu_9026_p2 xor_ln142_124_fu_9045_p2 xor_ln142_125_fu_9064_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_stage_2_store",
          "InstanceName": "grp_activation_accelerator_Pipeline_stage_2_store_fu_15810",
          "BindInstances": "icmp_ln666_fu_1202_p2 add_ln666_fu_1208_p2 add_ln666_1_fu_1217_p2 icmp_ln666_1_fu_1223_p2 select_ln666_fu_1229_p3 add_ln666_2_fu_1318_p2 sparsemux_129_6_16_1_1_U1"
        },
        {
          "ModuleName": "f32_to_bf16_array",
          "InstanceName": "grp_f32_to_bf16_array_fu_15945",
          "BindInstances": "icmp_ln78_fu_8435_p2 add_ln78_fu_8441_p2 icmp_ln78_1_fu_8447_p2 add_ln78_1_fu_8453_p2 select_ln78_fu_8467_p3 icmp_ln84_fu_8543_p2 tmp_1_round_float32_to_bf16_ieee_fu_1977_x_in tmp_3_round_float32_to_bf16_ieee_fu_1983_x_in tmp_5_round_float32_to_bf16_ieee_fu_1975_x_in tmp_7_round_float32_to_bf16_ieee_fu_1981_x_in tmp_9_round_float32_to_bf16_ieee_fu_1968_x_in tmp_s_round_float32_to_bf16_ieee_fu_1988_x_in tmp_2_round_float32_to_bf16_ieee_fu_1985_x_in tmp_4_round_float32_to_bf16_ieee_fu_1986_x_in tmp_6_round_float32_to_bf16_ieee_fu_1992_x_in tmp_8_round_float32_to_bf16_ieee_fu_1965_x_in tmp_10_round_float32_to_bf16_ieee_fu_1971_x_in tmp_11_round_float32_to_bf16_ieee_fu_1991_x_in tmp_12_round_float32_to_bf16_ieee_fu_1969_x_in tmp_13_round_float32_to_bf16_ieee_fu_1984_x_in tmp_14_round_float32_to_bf16_ieee_fu_1962_x_in tmp_15_round_float32_to_bf16_ieee_fu_1982_x_in tmp_16_round_float32_to_bf16_ieee_fu_1964_x_in tmp_17_round_float32_to_bf16_ieee_fu_1970_x_in tmp_18_round_float32_to_bf16_ieee_fu_1979_x_in tmp_19_round_float32_to_bf16_ieee_fu_1987_x_in tmp_20_round_float32_to_bf16_ieee_fu_1973_x_in tmp_21_round_float32_to_bf16_ieee_fu_1966_x_in tmp_22_round_float32_to_bf16_ieee_fu_1963_x_in tmp_23_round_float32_to_bf16_ieee_fu_1993_x_in tmp_24_round_float32_to_bf16_ieee_fu_1990_x_in tmp_25_round_float32_to_bf16_ieee_fu_1980_x_in tmp_26_round_float32_to_bf16_ieee_fu_1972_x_in tmp_27_round_float32_to_bf16_ieee_fu_1989_x_in tmp_28_round_float32_to_bf16_ieee_fu_1974_x_in tmp_29_round_float32_to_bf16_ieee_fu_1976_x_in tmp_30_round_float32_to_bf16_ieee_fu_1967_x_in tmp_31_round_float32_to_bf16_ieee_fu_1978_x_in",
          "Instances": [
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_1_round_float32_to_bf16_ieee_fu_1977",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_3_round_float32_to_bf16_ieee_fu_1983",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_5_round_float32_to_bf16_ieee_fu_1975",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_7_round_float32_to_bf16_ieee_fu_1981",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_9_round_float32_to_bf16_ieee_fu_1968",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_s_round_float32_to_bf16_ieee_fu_1988",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_2_round_float32_to_bf16_ieee_fu_1985",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_4_round_float32_to_bf16_ieee_fu_1986",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_6_round_float32_to_bf16_ieee_fu_1992",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_8_round_float32_to_bf16_ieee_fu_1965",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_10_round_float32_to_bf16_ieee_fu_1971",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_11_round_float32_to_bf16_ieee_fu_1991",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_12_round_float32_to_bf16_ieee_fu_1969",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_13_round_float32_to_bf16_ieee_fu_1984",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_14_round_float32_to_bf16_ieee_fu_1962",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_15_round_float32_to_bf16_ieee_fu_1982",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_16_round_float32_to_bf16_ieee_fu_1964",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_17_round_float32_to_bf16_ieee_fu_1970",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_18_round_float32_to_bf16_ieee_fu_1979",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_19_round_float32_to_bf16_ieee_fu_1987",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_20_round_float32_to_bf16_ieee_fu_1973",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_21_round_float32_to_bf16_ieee_fu_1966",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_22_round_float32_to_bf16_ieee_fu_1963",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_23_round_float32_to_bf16_ieee_fu_1993",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_24_round_float32_to_bf16_ieee_fu_1990",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_25_round_float32_to_bf16_ieee_fu_1980",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_26_round_float32_to_bf16_ieee_fu_1972",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_27_round_float32_to_bf16_ieee_fu_1989",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_28_round_float32_to_bf16_ieee_fu_1974",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_29_round_float32_to_bf16_ieee_fu_1976",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_30_round_float32_to_bf16_ieee_fu_1967",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_31_round_float32_to_bf16_ieee_fu_1978",
              "BindInstances": "icmp_ln31_fu_110_p2 icmp_ln36_fu_126_p2 icmp_ln36_1_fu_132_p2 and_ln36_fu_138_p2 ret_2_fu_162_p3 icmp_ln48_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln63_fu_224_p2 select_ln63_fu_246_p3 ap_return"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3",
          "InstanceName": "grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_16205",
          "BindInstances": "icmp_ln177_fu_1850_p2 add_ln177_fu_1856_p2 sparsemux_129_6_32_1_1_U1183"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_normalize_blocks_rms_norm3",
          "InstanceName": "grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_16337",
          "BindInstances": "icmp_ln185_fu_2732_p2 add_ln185_fu_2738_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U1345 fdiv_32ns_32ns_32_9_no_dsp_1_U1346 fdiv_32ns_32ns_32_9_no_dsp_1_U1347 fdiv_32ns_32ns_32_9_no_dsp_1_U1348 fdiv_32ns_32ns_32_9_no_dsp_1_U1349 fdiv_32ns_32ns_32_9_no_dsp_1_U1350 fdiv_32ns_32ns_32_9_no_dsp_1_U1351 fdiv_32ns_32ns_32_9_no_dsp_1_U1352 fdiv_32ns_32ns_32_9_no_dsp_1_U1353 fdiv_32ns_32ns_32_9_no_dsp_1_U1354 fdiv_32ns_32ns_32_9_no_dsp_1_U1355 fdiv_32ns_32ns_32_9_no_dsp_1_U1356 fdiv_32ns_32ns_32_9_no_dsp_1_U1357 fdiv_32ns_32ns_32_9_no_dsp_1_U1358 fdiv_32ns_32ns_32_9_no_dsp_1_U1359 fdiv_32ns_32ns_32_9_no_dsp_1_U1360 fdiv_32ns_32ns_32_9_no_dsp_1_U1361 fdiv_32ns_32ns_32_9_no_dsp_1_U1362 fdiv_32ns_32ns_32_9_no_dsp_1_U1363 fdiv_32ns_32ns_32_9_no_dsp_1_U1364 fdiv_32ns_32ns_32_9_no_dsp_1_U1365 fdiv_32ns_32ns_32_9_no_dsp_1_U1366 fdiv_32ns_32ns_32_9_no_dsp_1_U1367 fdiv_32ns_32ns_32_9_no_dsp_1_U1368 fdiv_32ns_32ns_32_9_no_dsp_1_U1369 fdiv_32ns_32ns_32_9_no_dsp_1_U1370 fdiv_32ns_32ns_32_9_no_dsp_1_U1371 fdiv_32ns_32ns_32_9_no_dsp_1_U1372 fdiv_32ns_32ns_32_9_no_dsp_1_U1373 fdiv_32ns_32ns_32_9_no_dsp_1_U1374 fdiv_32ns_32ns_32_9_no_dsp_1_U1375 fdiv_32ns_32ns_32_9_no_dsp_1_U1376"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_mean_blocks_layer_norm3",
          "InstanceName": "grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_16661",
          "BindInstances": "icmp_ln290_fu_5563_p2 add_ln290_fu_5569_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_normalize_blocks_layer_norm3",
          "InstanceName": "grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_16857",
          "BindInstances": "icmp_ln320_fu_6713_p2 add_ln320_fu_6719_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_lane_reduce",
          "InstanceName": "grp_activation_accelerator_Pipeline_lane_reduce_fu_17245",
          "BindInstances": "first_iter_0_fu_2440_p2 icmp_ln476_fu_2446_p2 max_row_bf16_95_bf16_fmax_u16_fu_2100_a max_row_bf16_95_bf16_fmax_u16_fu_2100_b max_row_bf16_64_bf16_fmax_u16_fu_2108_b max_row_bf16_65_bf16_fmax_u16_fu_2116_b max_row_bf16_66_bf16_fmax_u16_fu_2124_b max_row_bf16_67_bf16_fmax_u16_fu_2132_b max_row_bf16_68_bf16_fmax_u16_fu_2140_b max_row_bf16_69_bf16_fmax_u16_fu_2148_b max_row_bf16_70_bf16_fmax_u16_fu_2156_b max_row_bf16_71_bf16_fmax_u16_fu_2164_b max_row_bf16_72_bf16_fmax_u16_fu_2172_b max_row_bf16_73_bf16_fmax_u16_fu_2180_b max_row_bf16_74_bf16_fmax_u16_fu_2188_b max_row_bf16_75_bf16_fmax_u16_fu_2196_b max_row_bf16_76_bf16_fmax_u16_fu_2204_b max_row_bf16_77_bf16_fmax_u16_fu_2212_b max_row_bf16_78_bf16_fmax_u16_fu_2220_b max_row_bf16_79_bf16_fmax_u16_fu_2228_b max_row_bf16_80_bf16_fmax_u16_fu_2236_b max_row_bf16_81_bf16_fmax_u16_fu_2244_b max_row_bf16_82_bf16_fmax_u16_fu_2252_b max_row_bf16_83_bf16_fmax_u16_fu_2260_b max_row_bf16_84_bf16_fmax_u16_fu_2268_b max_row_bf16_85_bf16_fmax_u16_fu_2276_b max_row_bf16_86_bf16_fmax_u16_fu_2284_b max_row_bf16_87_bf16_fmax_u16_fu_2292_b max_row_bf16_88_bf16_fmax_u16_fu_2300_b max_row_bf16_89_bf16_fmax_u16_fu_2308_b max_row_bf16_90_bf16_fmax_u16_fu_2316_b max_row_bf16_91_bf16_fmax_u16_fu_2324_b max_row_bf16_92_bf16_fmax_u16_fu_2332_b max_row_bf16_93_bf16_fmax_u16_fu_2340_b max_row_bf16_94_bf16_fmax_u16_fu_2348_b max_row_bf16_64_bf16_fmax_u16_fu_2108_a max_row_bf16_65_bf16_fmax_u16_fu_2116_a max_row_bf16_66_bf16_fmax_u16_fu_2124_a max_row_bf16_67_bf16_fmax_u16_fu_2132_a max_row_bf16_68_bf16_fmax_u16_fu_2140_a max_row_bf16_69_bf16_fmax_u16_fu_2148_a max_row_bf16_70_bf16_fmax_u16_fu_2156_a max_row_bf16_71_bf16_fmax_u16_fu_2164_a max_row_bf16_72_bf16_fmax_u16_fu_2172_a max_row_bf16_73_bf16_fmax_u16_fu_2180_a max_row_bf16_74_bf16_fmax_u16_fu_2188_a max_row_bf16_75_bf16_fmax_u16_fu_2196_a max_row_bf16_76_bf16_fmax_u16_fu_2204_a max_row_bf16_77_bf16_fmax_u16_fu_2212_a max_row_bf16_78_bf16_fmax_u16_fu_2220_a max_row_bf16_79_bf16_fmax_u16_fu_2228_a max_row_bf16_80_bf16_fmax_u16_fu_2236_a max_row_bf16_81_bf16_fmax_u16_fu_2244_a max_row_bf16_82_bf16_fmax_u16_fu_2252_a max_row_bf16_83_bf16_fmax_u16_fu_2260_a max_row_bf16_84_bf16_fmax_u16_fu_2268_a max_row_bf16_85_bf16_fmax_u16_fu_2276_a max_row_bf16_86_bf16_fmax_u16_fu_2284_a max_row_bf16_87_bf16_fmax_u16_fu_2292_a max_row_bf16_88_bf16_fmax_u16_fu_2300_a max_row_bf16_89_bf16_fmax_u16_fu_2308_a max_row_bf16_90_bf16_fmax_u16_fu_2316_a max_row_bf16_91_bf16_fmax_u16_fu_2324_a max_row_bf16_92_bf16_fmax_u16_fu_2332_a max_row_bf16_93_bf16_fmax_u16_fu_2340_a max_row_bf16_94_bf16_fmax_u16_fu_2348_a add_ln466_fu_2452_p2",
          "Instances": [
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_95_bf16_fmax_u16_fu_2100",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_64_bf16_fmax_u16_fu_2108",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_65_bf16_fmax_u16_fu_2116",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_66_bf16_fmax_u16_fu_2124",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_67_bf16_fmax_u16_fu_2132",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_68_bf16_fmax_u16_fu_2140",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_69_bf16_fmax_u16_fu_2148",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_70_bf16_fmax_u16_fu_2156",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_71_bf16_fmax_u16_fu_2164",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_72_bf16_fmax_u16_fu_2172",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_73_bf16_fmax_u16_fu_2180",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_74_bf16_fmax_u16_fu_2188",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_75_bf16_fmax_u16_fu_2196",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_76_bf16_fmax_u16_fu_2204",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_77_bf16_fmax_u16_fu_2212",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_78_bf16_fmax_u16_fu_2220",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_79_bf16_fmax_u16_fu_2228",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_80_bf16_fmax_u16_fu_2236",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_81_bf16_fmax_u16_fu_2244",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_82_bf16_fmax_u16_fu_2252",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_83_bf16_fmax_u16_fu_2260",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_84_bf16_fmax_u16_fu_2268",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_85_bf16_fmax_u16_fu_2276",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_86_bf16_fmax_u16_fu_2284",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_87_bf16_fmax_u16_fu_2292",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_88_bf16_fmax_u16_fu_2300",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_89_bf16_fmax_u16_fu_2308",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_90_bf16_fmax_u16_fu_2316",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_91_bf16_fmax_u16_fu_2324",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_92_bf16_fmax_u16_fu_2332",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_93_bf16_fmax_u16_fu_2340",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            },
            {
              "ModuleName": "bf16_fmax_u16",
              "InstanceName": "max_row_bf16_94_bf16_fmax_u16_fu_2348",
              "BindInstances": "icmp_ln117_fu_64_p2 icmp_ln117_1_fu_70_p2 a_is_nan_fu_76_p2 icmp_ln121_fu_100_p2 icmp_ln121_1_fu_106_p2 b_is_nan_fu_112_p2 and_ln124_fu_118_p2 select_ln124_fu_124_p3 or_ln124_fu_132_p2 select_ln124_1_fu_138_p3 select_ln130_fu_154_p3 ka_fu_162_p2 select_ln131_fu_176_p3 kb_fu_184_p2 icmp_ln135_fu_190_p2 select_ln135_fu_196_p3 ap_return"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_softmax_exp_and_bucket",
          "InstanceName": "grp_activation_accelerator_Pipeline_softmax_exp_and_bucket_fu_17506",
          "BindInstances": "icmp_ln490_fu_9666_p2 add_ln490_fu_9672_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_softmax_final",
          "InstanceName": "grp_activation_accelerator_Pipeline_softmax_final_fu_17766",
          "BindInstances": "icmp_ln508_fu_3642_p2 add_ln508_fu_3648_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_stage_0_load0",
          "InstanceName": "grp_activation_accelerator_Pipeline_stage_0_load0_fu_18186",
          "BindInstances": "icmp_ln613_fu_1191_p2 add_ln613_fu_1197_p2 add_ln613_1_fu_1217_p2 add_ln613_2_fu_1312_p2 icmp_ln613_1_fu_1318_p2 select_ln613_fu_1324_p3"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_stage_0_load1",
          "InstanceName": "grp_activation_accelerator_Pipeline_stage_0_load1_fu_18321",
          "BindInstances": "icmp_ln617_fu_1191_p2 add_ln617_fu_1197_p2 add_ln617_1_fu_1217_p2 add_ln617_2_fu_1312_p2 icmp_ln617_1_fu_1318_p2 select_ln617_fu_1324_p3"
        }
      ]
    },
    "Info": {
      "activation_accelerator_Pipeline_stage_2_store": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_gelu_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "round_float32_to_bf16_ieee": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "f32_to_bf16_array": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_add_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_multiply_blocks_Multiply": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "square_Pipeline_sum_square": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "square": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_normalize_blocks_rms_norm3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_mean_blocks_layer_norm3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_normalize_blocks_layer_norm3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bf16_fmax_u16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_lane_reduce": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_softmax_exp_and_bucket": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_softmax_final": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_silu_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_stage_0_load0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_stage_0_load1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "activation_accelerator_Pipeline_stage_2_store": {
        "Latency": {
          "LatencyBest": "49155",
          "LatencyAvg": "49155",
          "LatencyWorst": "49155",
          "PipelineII": "49153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "stage_2_store",
            "TripCount": "49152",
            "Latency": "49153",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "86",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "497",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_gelu_blocks": {
        "Latency": {
          "LatencyBest": "1563",
          "LatencyAvg": "1563",
          "LatencyWorst": "1563",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "gelu_blocks",
            "TripCount": "768",
            "Latency": "1561",
            "PipelineII": "2",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "12402",
          "AVAIL_FF": "234240",
          "UTIL_FF": "5",
          "LUT": "4543",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "round_float32_to_bf16_ieee": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.905"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "205",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "f32_to_bf16_array": {
        "Latency": {
          "LatencyBest": "1538",
          "LatencyAvg": "1538",
          "LatencyWorst": "1538",
          "PipelineII": "1537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.828"
        },
        "Loops": [{
            "Name": "pack_rows",
            "TripCount": "1536",
            "Latency": "1536",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "7722",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_add_blocks": {
        "Latency": {
          "LatencyBest": "1543",
          "LatencyAvg": "1543",
          "LatencyWorst": "1543",
          "PipelineII": "1537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.437"
        },
        "Loops": [{
            "Name": "add_blocks",
            "TripCount": "1536",
            "Latency": "1541",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "2212",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1226",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_multiply_blocks_Multiply": {
        "Latency": {
          "LatencyBest": "1542",
          "LatencyAvg": "1542",
          "LatencyWorst": "1542",
          "PipelineII": "1537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "multiply_blocks_Multiply",
            "TripCount": "1536",
            "Latency": "1540",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "7",
          "FF": "6306",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "5546",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "square_Pipeline_sum_square": {
        "Latency": {
          "LatencyBest": "4617",
          "LatencyAvg": "4617",
          "LatencyWorst": "4617",
          "PipelineII": "4614",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.390"
        },
        "Loops": [{
            "Name": "sum_square",
            "TripCount": "768",
            "Latency": "4615",
            "PipelineII": "6",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "55",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "9048",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "6131",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "square": {
        "Latency": {
          "LatencyBest": "4627",
          "LatencyAvg": "4627",
          "LatencyWorst": "4627",
          "PipelineII": "4627",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.390"
        },
        "Area": {
          "DSP": "55",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "11108",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "6772",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3": {
        "Latency": {
          "LatencyBest": "77",
          "LatencyAvg": "77",
          "LatencyWorst": "77",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.004"
        },
        "Loops": [{
            "Name": "rms_calculate_loop_rms_norm3",
            "TripCount": "64",
            "Latency": "75",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "2343",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "980",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_normalize_blocks_rms_norm3": {
        "Latency": {
          "LatencyBest": "780",
          "LatencyAvg": "780",
          "LatencyWorst": "780",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "normalize_blocks_rms_norm3",
            "TripCount": "768",
            "Latency": "778",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "3179",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "104",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_mean_blocks_layer_norm3": {
        "Latency": {
          "LatencyBest": "2309",
          "LatencyAvg": "2309",
          "LatencyWorst": "2309",
          "PipelineII": "2307",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.864"
        },
        "Loops": [{
            "Name": "mean_blocks_layer_norm3",
            "TripCount": "768",
            "Latency": "2307",
            "PipelineII": "3",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "3091",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "2167",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_normalize_blocks_layer_norm3": {
        "Latency": {
          "LatencyBest": "1552",
          "LatencyAvg": "1552",
          "LatencyWorst": "1552",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "normalize_blocks_layer_norm3",
            "TripCount": "768",
            "Latency": "1550",
            "PipelineII": "2",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "4264",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "2023",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "bf16_fmax_u16": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.843"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "231",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_lane_reduce": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.437"
        },
        "Loops": [{
            "Name": "lane_reduce",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "9072",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_softmax_exp_and_bucket": {
        "Latency": {
          "LatencyBest": "3090",
          "LatencyAvg": "3090",
          "LatencyWorst": "3090",
          "PipelineII": "3076",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.864"
        },
        "Loops": [{
            "Name": "softmax_exp_and_bucket",
            "TripCount": "768",
            "Latency": "3088",
            "PipelineII": "4",
            "PipelineDepth": "21"
          }],
        "Area": {
          "FF": "7258",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "3000",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_softmax_final": {
        "Latency": {
          "LatencyBest": "1554",
          "LatencyAvg": "1554",
          "LatencyWorst": "1554",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "softmax_final",
            "TripCount": "768",
            "Latency": "1552",
            "PipelineII": "2",
            "PipelineDepth": "19"
          }],
        "Area": {
          "FF": "6314",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "2480",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_silu_blocks": {
        "Latency": {
          "LatencyBest": "1559",
          "LatencyAvg": "1559",
          "LatencyWorst": "1559",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "silu_blocks",
            "TripCount": "768",
            "Latency": "1557",
            "PipelineII": "2",
            "PipelineDepth": "24"
          }],
        "Area": {
          "FF": "10862",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "4095",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_stage_0_load0": {
        "Latency": {
          "LatencyBest": "49155",
          "LatencyAvg": "49155",
          "LatencyWorst": "49155",
          "PipelineII": "49153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "stage_0_load0",
            "TripCount": "49152",
            "Latency": "49153",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_stage_0_load1": {
        "Latency": {
          "LatencyBest": "49155",
          "LatencyAvg": "49155",
          "LatencyWorst": "49155",
          "PipelineII": "49153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "stage_0_load1",
            "TripCount": "49152",
            "Latency": "49153",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "26112",
          "LatencyWorst": "49166",
          "PipelineIIMin": "2",
          "PipelineIIMax": "49167",
          "PipelineII": "2 ~ 49167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.390"
        },
        "Loops": [{
            "Name": "softmax_max_step_loop",
            "TripCount": "768",
            "Latency": "4608",
            "PipelineII": "",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "325",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "112",
          "DSP": "599",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "47",
          "FF": "116784",
          "AVAIL_FF": "234240",
          "UTIL_FF": "49",
          "LUT": "144330",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "123",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-31 12:00:49 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
