

================================================================
== Vivado HLS Report for 'i_relu2'
================================================================
* Date:           Sun Oct 30 00:20:25 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3709|  3709|  3709|  3709|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3708|  3708|       618|          -|          -|     6|    no    |
        | + Loop 1.1      |   616|   616|        44|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1  |    42|    42|         3|          -|          -|    14|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    152|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|      60|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     126|    471|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U21  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln61_1_fu_210_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln61_fu_159_p2     |     +    |      0|  0|  15|           9|           9|
    |i_fu_103_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_149_p2            |     +    |      0|  0|  13|           4|           1|
    |k_fu_200_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln61_1_fu_188_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln61_fu_133_p2     |     -    |      0|  0|  15|           8|           8|
    |and_ln61_fu_254_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln58_fu_97_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln59_fu_143_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln60_fu_194_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln61_1_fu_244_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln61_fu_238_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln61_fu_250_p2      |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 152|          96|          58|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_0_reg_58        |   9|          2|    3|          6|
    |input_r_address0  |  15|          3|   11|         33|
    |j_0_reg_69        |   9|          2|    4|          8|
    |k_0_reg_80        |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             |  80|         16|   23|         62|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_0_reg_58           |   3|   0|    3|          0|
    |i_reg_263            |   3|   0|    3|          0|
    |icmp_ln61_1_reg_309  |   1|   0|    1|          0|
    |icmp_ln61_reg_304    |   1|   0|    1|          0|
    |input_addr_reg_294   |  11|   0|   11|          0|
    |j_0_reg_69           |   4|   0|    4|          0|
    |j_reg_276            |   4|   0|    4|          0|
    |k_0_reg_80           |   4|   0|    4|          0|
    |k_reg_289            |   4|   0|    4|          0|
    |sext_ln61_reg_268    |   8|   0|    9|          1|
    |sub_ln61_1_reg_281   |  11|   0|   12|          1|
    +---------------------+----+----+-----+-----------+
    |Total                |  60|   0|   62|          2|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    i_relu2   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    i_relu2   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    i_relu2   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    i_relu2   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    i_relu2   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    i_relu2   | return value |
|input_r_address0  | out |   11|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_we0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0        | out |   32|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

