# ğŸ”€ Bidirectional Buffer â€“ Verilog RTL

## ğŸ“˜ Overview
This project implements a **Bidirectional Buffer** in **Verilog RTL** and verifies its operation through a **testbench simulation**.  
A bidirectional buffer allows signals to flow **in both directions**â€”but **only one direction at a time**, controlled by an **enable/control signal**.

---

## ğŸ§  Theory
The **Bidirectional Buffer** is widely used in shared bus systems where multiple devices communicate over the same data lines.  
Depending on the control signal:

- When `control = 1` â†’ data flows **from A â†’ B**.  
- When `control = 0` â†’ data flows **from B â†’ A**.  

To implement this in Verilog, the design uses built-in primitives:

- `bufif1` â†’ passes the input signal when control = 1 (otherwise outputs high-impedance `Z`).  
- `bufif0` â†’ passes the input signal when control = 0 (otherwise outputs high-impedance `Z`).  

This ensures **only one direction is active** at a time and prevents **bus contention**.

---

## ğŸ“‚ Files
- **bidirectional_buffer.v** â†’ RTL code for Bidirectional Buffer  
- **bidirectional_buffer_tb.v** â†’ Testbench for verification  

---

## âš™ï¸ Functionality

| Control | Data Direction | Active Buffer | Description |
|----------|----------------|----------------|--------------|
| 1 | A â†’ B | bufif1 | A drives B |
| 0 | B â†’ A | bufif0 | B drives A |

When one buffer is active, the other output remains in high-impedance (`Z`), allowing safe bidirectional communication.

---

## â–¶ï¸ How to Simulate

### Using Icarus Verilog
```bash
iverilog -o bidbuffer_sim bidirectional_buffer.v bidirectional_buffer_tb.v
vvp bidbuffer_sim
gtkwave dump.vcd &
```
### Using Xilinx ISE (ISim)
```
    Create a new project in Xilinx ISE.

    Add bidirectional_buffer.v and bidirectional_buffer_tb.v.

    Set bidirectional_buffer_tb.v as the top module.

    Run Behavioral Simulation and view the results.
```
## ğŸ“Š Expected Output
```
    When control = 1 â†’ A drives B.

    When control = 0 â†’ B drives A.

    High-impedance (Z) appears on the inactive line.
```
---
## ğŸ“ˆ Waveform

![Waveform](Waveform.png)
---
```Waveform Behavior:
The simulation waveform shows alternating drive directions as the control signal toggles.
```
## ğŸ§° Applications
```
    Used in microprocessor data buses.

    Prevents bus contention in shared communication lines.

    Commonly found in IÂ²C, memory systems, and bidirectional I/O ports.
```


âœ… This project demonstrates bidirectional data control using Verilog primitives, showing how signal direction can be efficiently managed using bufif1 and bufif0.
