#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb  6 21:25:41 2019
# Process ID: 7240
# Current directory: C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.runs/synth_1
# Command line: vivado.exe -log AudioGen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AudioGen.tcl
# Log file: C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.runs/synth_1/AudioGen.vds
# Journal file: C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AudioGen.tcl -notrace
Command: synth_design -top AudioGen -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 355.938 ; gain = 99.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AudioGen' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/AudioGen.vhd:39]
WARNING: [Synth 8-5640] Port 'wea' is missing in component declaration [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/AudioGen.vhd:57]
WARNING: [Synth 8-5640] Port 'dina' is missing in component declaration [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/AudioGen.vhd:57]
INFO: [Synth 8-3491] module 'BertErnie8K' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.runs/synth_1/.Xil/Vivado-7240-DESKTOP-I8VS7IB/realtime/BertErnie8K_stub.vhdl:5' bound to instance 'rom' of component 'BertErnie8K' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/AudioGen.vhd:69]
INFO: [Synth 8-638] synthesizing module 'BertErnie8K' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.runs/synth_1/.Xil/Vivado-7240-DESKTOP-I8VS7IB/realtime/BertErnie8K_stub.vhdl:16]
INFO: [Synth 8-3491] module 'ROMSelect' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/ROMSelect.vhd:34' bound to instance 'ROMSel' of component 'ROMSelect' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/AudioGen.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ROMSelect' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/ROMSelect.vhd:39]
WARNING: [Synth 8-614] signal 'addTemp' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/ROMSelect.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ROMSelect' (1#1) [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/ROMSelect.vhd:39]
INFO: [Synth 8-3491] module 'Converter' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/Converter.vhd:34' bound to instance 'Convert' of component 'Converter' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/AudioGen.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Converter' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/Converter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Converter' (2#1) [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/Converter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AudioGen' (3#1) [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/AudioGen.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 408.477 ; gain = 151.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 408.477 ; gain = 151.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.runs/synth_1/.Xil/Vivado-7240-DESKTOP-I8VS7IB/dcp1/BertErnie8K_in_context.xdc] for cell 'rom'
Finished Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.runs/synth_1/.Xil/Vivado-7240-DESKTOP-I8VS7IB/dcp1/BertErnie8K_in_context.xdc] for cell 'rom'
Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AudioGen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AudioGen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 732.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 732.504 ; gain = 475.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 732.504 ; gain = 475.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 732.504 ; gain = 475.848
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element prescaler_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/ROMSelect.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element addTemp_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/ROMSelect.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 732.504 ; gain = 475.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ROMSelect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ROMSel/prescaler_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/ROMSelect.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element ROMSel/addTemp_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.srcs/sources_1/new/ROMSelect.vhd:69]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 732.504 ; gain = 475.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 732.504 ; gain = 475.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 732.504 ; gain = 475.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 750.910 ; gain = 494.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.910 ; gain = 494.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.910 ; gain = 494.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.910 ; gain = 494.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.910 ; gain = 494.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.910 ; gain = 494.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.910 ; gain = 494.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |BertErnie8K   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |BertErnie8K_bbox_0 |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    33|
|4     |LUT1               |     6|
|5     |LUT2               |    39|
|6     |LUT3               |    12|
|7     |LUT5               |    10|
|8     |LUT6               |     2|
|9     |FDRE               |    79|
|10    |IBUF               |     1|
|11    |OBUF               |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+----------+----------+------+
|      |Instance  |Module    |Cells |
+------+----------+----------+------+
|1     |top       |          |   192|
|2     |  Convert |Converter |    92|
|3     |  ROMSel  |ROMSelect |    89|
+------+----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.910 ; gain = 494.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 750.910 ; gain = 170.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 750.910 ; gain = 494.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 7 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 750.910 ; gain = 505.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_01/Practicum_01.runs/synth_1/AudioGen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AudioGen_utilization_synth.rpt -pb AudioGen_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 750.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb  6 21:26:25 2019...
