{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680746517313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680746517314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 23:01:57 2023 " "Processing started: Wed Apr 05 23:01:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680746517314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746517314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mono_ciclo_mips -c mono_ciclo_mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mono_ciclo_mips -c mono_ciclo_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746517314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680746518191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680746518191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mono_ciclo_mips.v 15 15 " "Found 15 design units, including 15 entities, in source file mono_ciclo_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono_ciclo_mips " "Found entity 1: mono_ciclo_mips" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_Control " "Found entity 2: ALU_Control" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "3 ctrl " "Found entity 3: ctrl" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "4 d_mem " "Found entity 4: d_mem" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "5 i_mem " "Found entity 5: i_mem" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "6 PC " "Found entity 6: PC" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "7 regfile " "Found entity 7: regfile" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "8 ula " "Found entity 8: ula" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "9 ExtSinal " "Found entity 9: ExtSinal" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "10 MuxDMem_Regfile_ULA " "Found entity 10: MuxDMem_Regfile_ULA" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "11 MuxIMem_Regfile " "Found entity 11: MuxIMem_Regfile" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "12 MuxRegfile_ULA_Ext " "Found entity 12: MuxRegfile_ULA_Ext" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "13 MuxSomadorShiftLeft_somador4_PC " "Found entity 13: MuxSomadorShiftLeft_somador4_PC" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "14 somador4 " "Found entity 14: somador4" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""} { "Info" "ISGN_ENTITY_NAME" "15 SomadorShiftLeft " "Found entity 15: SomadorShiftLeft" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680746530363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nextPC mono_ciclo_mips.v(76) " "Verilog HDL Implicit Net warning at mono_ciclo_mips.v(76): created implicit net for \"nextPC\"" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mono_ciclo_mips " "Elaborating entity \"mono_ciclo_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680746530455 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out mono_ciclo_mips.v(4) " "Output port \"out\" at mono_ciclo_mips.v(4) has no driver" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680746530459 "|mono_ciclo_mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "mono_ciclo_mips.v" "pc" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4 somador4:pcMais4 " "Elaborating entity \"somador4\" for hierarchy \"somador4:pcMais4\"" {  } { { "mono_ciclo_mips.v" "pcMais4" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:instruction_memorie " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:instruction_memorie\"" {  } { { "mono_ciclo_mips.v" "instruction_memorie" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530576 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 320 mono_ciclo_mips.v(308) " "Verilog HDL warning at mono_ciclo_mips.v(308): number of words (3) in memory file does not match the number of elements in the address range \[0:320\]" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 308 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1680746530592 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instruction.list(1) " "Verilog HDL assignment warning at instruction.list(1): truncated value with size 32 to match size of target (8)" {  } { { "instruction.list" "" { Text "C:/quartusProjects/monoCicloMips/instruction.list" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680746530592 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instruction.list(2) " "Verilog HDL assignment warning at instruction.list(2): truncated value with size 32 to match size of target (8)" {  } { { "instruction.list" "" { Text "C:/quartusProjects/monoCicloMips/instruction.list" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680746530593 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instruction.list(3) " "Verilog HDL assignment warning at instruction.list(3): truncated value with size 32 to match size of target (8)" {  } { { "instruction.list" "" { Text "C:/quartusProjects/monoCicloMips/instruction.list" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680746530593 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "celula mono_ciclo_mips.v(307) " "Verilog HDL warning at mono_ciclo_mips.v(307): initial value for variable celula should be constant" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 307 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1680746530593 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "celula 0 mono_ciclo_mips.v(298) " "Net \"celula\" at mono_ciclo_mips.v(298) has no driver or initial value, using a default initial value '0'" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 298 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680746530596 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controle " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controle\"" {  } { { "mono_ciclo_mips.v" "controle" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530674 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite mono_ciclo_mips.v(137) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(137): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680746530676 "|mono_ciclo_mips|ctrl:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg mono_ciclo_mips.v(137) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(137): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680746530676 "|mono_ciclo_mips|ctrl:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUScr mono_ciclo_mips.v(137) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(137): inferring latch(es) for variable \"ALUScr\", which holds its previous value in one or more paths through the always construct" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680746530676 "|mono_ciclo_mips|ctrl:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst mono_ciclo_mips.v(137) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(137): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680746530676 "|mono_ciclo_mips|ctrl:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite mono_ciclo_mips.v(137) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(137): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680746530676 "|mono_ciclo_mips|ctrl:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead mono_ciclo_mips.v(137) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(137): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680746530676 "|mono_ciclo_mips|ctrl:controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch mono_ciclo_mips.v(137) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(137): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680746530676 "|mono_ciclo_mips|ctrl:controle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "selMuxPC2 mono_ciclo_mips.v(135) " "Output port \"selMuxPC2\" at mono_ciclo_mips.v(135) has no driver" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680746530677 "|mono_ciclo_mips|ctrl:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch mono_ciclo_mips.v(137) " "Inferred latch for \"Branch\" at mono_ciclo_mips.v(137)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530677 "|mono_ciclo_mips|ctrl:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead mono_ciclo_mips.v(137) " "Inferred latch for \"MemRead\" at mono_ciclo_mips.v(137)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530677 "|mono_ciclo_mips|ctrl:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite mono_ciclo_mips.v(137) " "Inferred latch for \"MemWrite\" at mono_ciclo_mips.v(137)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530677 "|mono_ciclo_mips|ctrl:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst mono_ciclo_mips.v(137) " "Inferred latch for \"RegDst\" at mono_ciclo_mips.v(137)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530677 "|mono_ciclo_mips|ctrl:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUScr mono_ciclo_mips.v(137) " "Inferred latch for \"ALUScr\" at mono_ciclo_mips.v(137)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530677 "|mono_ciclo_mips|ctrl:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg mono_ciclo_mips.v(137) " "Inferred latch for \"MemtoReg\" at mono_ciclo_mips.v(137)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530677 "|mono_ciclo_mips|ctrl:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite mono_ciclo_mips.v(137) " "Inferred latch for \"RegWrite\" at mono_ciclo_mips.v(137)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530677 "|mono_ciclo_mips|ctrl:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIMem_Regfile MuxIMem_Regfile:mux0 " "Elaborating entity \"MuxIMem_Regfile\" for hierarchy \"MuxIMem_Regfile:mux0\"" {  } { { "mono_ciclo_mips.v" "mux0" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:bancoDeRegistradores " "Elaborating entity \"regfile\" for hierarchy \"regfile:bancoDeRegistradores\"" {  } { { "mono_ciclo_mips.v" "bancoDeRegistradores" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtSinal ExtSinal:extensorDeSinal " "Elaborating entity \"ExtSinal\" for hierarchy \"ExtSinal:extensorDeSinal\"" {  } { { "mono_ciclo_mips.v" "extensorDeSinal" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorShiftLeft SomadorShiftLeft:somadorComShiftLeft " "Elaborating entity \"SomadorShiftLeft\" for hierarchy \"SomadorShiftLeft:somadorComShiftLeft\"" {  } { { "mono_ciclo_mips.v" "somadorComShiftLeft" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSomadorShiftLeft_somador4_PC MuxSomadorShiftLeft_somador4_PC:mux1 " "Elaborating entity \"MuxSomadorShiftLeft_somador4_PC\" for hierarchy \"MuxSomadorShiftLeft_somador4_PC:mux1\"" {  } { { "mono_ciclo_mips.v" "mux1" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegfile_ULA_Ext MuxRegfile_ULA_Ext:mux2 " "Elaborating entity \"MuxRegfile_ULA_Ext\" for hierarchy \"MuxRegfile_ULA_Ext:mux2\"" {  } { { "mono_ciclo_mips.v" "mux2" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:alu_Control_MOD " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:alu_Control_MOD\"" {  } { { "mono_ciclo_mips.v" "alu_Control_MOD" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_mod " "Elaborating entity \"ula\" for hierarchy \"ula:ula_mod\"" {  } { { "mono_ciclo_mips.v" "ula_mod" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:dataMemory " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:dataMemory\"" {  } { { "mono_ciclo_mips.v" "dataMemory" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530860 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemWrite mono_ciclo_mips.v(285) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(285): variable \"MemWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680746530865 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemRead mono_ciclo_mips.v(285) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(285): variable \"MemRead\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680746530866 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WriteData mono_ciclo_mips.v(287) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(287): variable \"WriteData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680746530866 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemRead mono_ciclo_mips.v(289) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(289): variable \"MemRead\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680746530866 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemWrite mono_ciclo_mips.v(289) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(289): variable \"MemWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680746530866 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadData mono_ciclo_mips.v(283) " "Verilog HDL Always Construct warning at mono_ciclo_mips.v(283): inferring latch(es) for variable \"ReadData\", which holds its previous value in one or more paths through the always construct" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 283 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680746530867 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[0\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[0\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530882 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[1\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[1\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530882 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[2\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[2\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530882 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[3\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[3\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530882 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[4\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[4\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530882 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[5\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[5\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530882 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[6\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[6\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530882 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[7\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[7\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530882 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[8\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[8\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[9\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[9\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[10\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[10\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[11\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[11\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[12\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[12\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[13\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[13\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[14\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[14\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[15\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[15\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[16\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[16\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[17\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[17\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[18\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[18\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530883 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[19\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[19\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[20\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[20\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[21\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[21\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[22\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[22\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[23\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[23\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[24\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[24\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[25\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[25\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[26\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[26\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[27\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[27\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[28\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[28\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530884 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[29\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[29\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530885 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[30\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[30\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530885 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[31\] mono_ciclo_mips.v(289) " "Inferred latch for \"ReadData\[31\]\" at mono_ciclo_mips.v(289)" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746530885 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxDMem_Regfile_ULA MuxDMem_Regfile_ULA:mux3 " "Elaborating entity \"MuxDMem_Regfile_ULA\" for hierarchy \"MuxDMem_Regfile_ULA:mux3\"" {  } { { "mono_ciclo_mips.v" "mux3" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746530906 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680746531600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out GND " "Pin \"out\" is stuck at GND" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680746531623 "|mono_ciclo_mips|out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680746531623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680746531876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680746531876 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680746531970 "|mono_ciclo_mips|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetRegFile " "No output dependent on input pin \"resetRegFile\"" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680746531970 "|mono_ciclo_mips|resetRegFile"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680746531970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680746531970 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680746531970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680746531970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680746532007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 23:02:12 2023 " "Processing ended: Wed Apr 05 23:02:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680746532007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680746532007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680746532007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680746532007 ""}
