{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 16:35:27 2020 " "Info: Processing started: Sat Nov 21 16:35:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX81by21 -c MUX81by21 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MUX81by21 -c MUX81by21 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX81by21.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file MUX81by21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX81by21 " "Info: Found entity 1: MUX81by21" {  } { { "MUX81by21.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 2-to-1 MUX/MUX81by21.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 mux21 " "Info: Found entity 2: mux21" {  } { { "MUX81by21.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 2-to-1 MUX/MUX81by21.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 MUX81by21.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at MUX81by21.v(8): created implicit net for \"w0\"" {  } { { "MUX81by21.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 2-to-1 MUX/MUX81by21.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 MUX81by21.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at MUX81by21.v(9): created implicit net for \"w1\"" {  } { { "MUX81by21.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 2-to-1 MUX/MUX81by21.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 MUX81by21.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at MUX81by21.v(10): created implicit net for \"w2\"" {  } { { "MUX81by21.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 2-to-1 MUX/MUX81by21.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 MUX81by21.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at MUX81by21.v(11): created implicit net for \"w3\"" {  } { { "MUX81by21.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 2-to-1 MUX/MUX81by21.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 MUX81by21.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at MUX81by21.v(12): created implicit net for \"w4\"" {  } { { "MUX81by21.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 2-to-1 MUX/MUX81by21.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 MUX81by21.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at MUX81by21.v(13): created implicit net for \"w5\"" {  } { { "MUX81by21.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 2-to-1 MUX/MUX81by21.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX81by21 " "Info: Elaborating entity \"MUX81by21\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:one " "Info: Elaborating entity \"mux21\" for hierarchy \"mux21:one\"" {  } { { "MUX81by21.v" "one" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/8-to-1 MUX using 2-to-1 MUX/MUX81by21.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 16:35:27 2020 " "Info: Processing ended: Sat Nov 21 16:35:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
