<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li class="current"><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="functions.html"><span>All</span></a></li>
      <li><a href="functions_func.html"><span>Functions</span></a></li>
      <li class="current"><a href="functions_vars.html"><span>Variables</span></a></li>
      <li><a href="functions_type.html"><span>Typedefs</span></a></li>
      <li><a href="functions_enum.html"><span>Enumerations</span></a></li>
      <li><a href="functions_eval.html"><span>Enumerator</span></a></li>
      <li><a href="functions_rela.html"><span>Related&nbsp;Functions</span></a></li>
    </ul>
  </div>
  <div class="tabs3">
    <ul class="tablist">
      <li><a href="functions_vars.html#index__"><span>_</span></a></li>
      <li><a href="functions_vars_0x61.html#index_a"><span>a</span></a></li>
      <li class="current"><a href="functions_vars_0x62.html#index_b"><span>b</span></a></li>
      <li><a href="functions_vars_0x63.html#index_c"><span>c</span></a></li>
      <li><a href="functions_vars_0x64.html#index_d"><span>d</span></a></li>
      <li><a href="functions_vars_0x65.html#index_e"><span>e</span></a></li>
      <li><a href="functions_vars_0x66.html#index_f"><span>f</span></a></li>
      <li><a href="functions_vars_0x67.html#index_g"><span>g</span></a></li>
      <li><a href="functions_vars_0x68.html#index_h"><span>h</span></a></li>
      <li><a href="functions_vars_0x69.html#index_i"><span>i</span></a></li>
      <li><a href="functions_vars_0x6a.html#index_j"><span>j</span></a></li>
      <li><a href="functions_vars_0x6b.html#index_k"><span>k</span></a></li>
      <li><a href="functions_vars_0x6c.html#index_l"><span>l</span></a></li>
      <li><a href="functions_vars_0x6d.html#index_m"><span>m</span></a></li>
      <li><a href="functions_vars_0x6e.html#index_n"><span>n</span></a></li>
      <li><a href="functions_vars_0x6f.html#index_o"><span>o</span></a></li>
      <li><a href="functions_vars_0x70.html#index_p"><span>p</span></a></li>
      <li><a href="functions_vars_0x71.html#index_q"><span>q</span></a></li>
      <li><a href="functions_vars_0x72.html#index_r"><span>r</span></a></li>
      <li><a href="functions_vars_0x73.html#index_s"><span>s</span></a></li>
      <li><a href="functions_vars_0x74.html#index_t"><span>t</span></a></li>
      <li><a href="functions_vars_0x75.html#index_u"><span>u</span></a></li>
      <li><a href="functions_vars_0x76.html#index_v"><span>v</span></a></li>
      <li><a href="functions_vars_0x77.html#index_w"><span>w</span></a></li>
      <li><a href="functions_vars_0x78.html#index_x"><span>x</span></a></li>
      <li><a href="functions_vars_0x79.html#index_y"><span>y</span></a></li>
      <li><a href="functions_vars_0x7a.html#index_z"><span>z</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
&nbsp;

<h3><a class="anchor" id="index_b"></a>- b -</h3><ul>
<li>b
: <a class="el" href="structm5__twin64__t.html#a7a058b0bbea22dfadf3dca5ca8cb23af">m5_twin64_t</a>
, <a class="el" href="structm5__twin32__t.html#a9c345de089ea2d029d7d75321d98f26b">m5_twin32_t</a>
</li>
<li>ba
: <a class="el" href="classPowerISA_1_1CondLogicOp.html#a57adeca3213d5f6bdaf8b225c8613bd5">PowerISA::CondLogicOp</a>
</li>
<li>back
: <a class="el" href="structtru64_1_1m__ext_1_1ext__refq.html#a95974e0f723f84bc24a0f06c48894018">tru64::m_ext::ext_refq</a>
</li>
<li>backEnd
: <a class="el" href="classOzoneCPU.html#a4aedf6815ea13cca7273514b71a5e858">OzoneCPU&lt; Impl &gt;</a>
, <a class="el" href="classFrontEnd.html#a2ce52fec749c7b4cf951ea966b8f33d5">FrontEnd&lt; Impl &gt;</a>
</li>
<li>backEndLatency
: <a class="el" href="classSimpleParams.html#ab9879030efde79d8a0c464fac1cc29e2">SimpleParams</a>
</li>
<li>backEndSquashLatency
: <a class="el" href="classSimpleParams.html#abbc1a81a63659a1744179e4e083a0476">SimpleParams</a>
</li>
<li>backEndWidth
: <a class="el" href="classSimpleParams.html#a34c6f444f16e3a132e35bdff35009b41">SimpleParams</a>
</li>
<li>backingStore
: <a class="el" href="classPhysicalMemory.html#a554f1a3b7055f66bcfce9a55d629f94b">PhysicalMemory</a>
</li>
<li>backSked
: <a class="el" href="classInOrderDynInst.html#a711c38fa5758b6466399b9b5f545ee9e">InOrderDynInst</a>
</li>
<li>backSked_end
: <a class="el" href="classInOrderDynInst.html#accb7ee15a2d79c29a104bb06a0d0a45a">InOrderDynInst</a>
</li>
<li>badaddrEvent
: <a class="el" href="classTru64AlphaSystem.html#af0f99d2915b03862136ef52c7a57cf65">Tru64AlphaSystem</a>
</li>
<li>bandwidth
: <a class="el" href="classSimpleMemory.html#abda455ec55186cdcba468cb2cf755929">SimpleMemory</a>
</li>
<li>bank
: <a class="el" href="classSimpleDRAM_1_1DRAMPacket.html#a9a12afb8709141ce4cab600889883095">SimpleDRAM::DRAMPacket</a>
</li>
<li>bank_ref
: <a class="el" href="classSimpleDRAM_1_1DRAMPacket.html#a8f6e3015fcdd22ebaa2379a2cdb6ac57">SimpleDRAM::DRAMPacket</a>
</li>
<li>bankBits
: <a class="el" href="classBankedArray.html#adb9476392dd415ac5940a58908e95966">BankedArray</a>
</li>
<li>bankedIntPriority
: <a class="el" href="classPl390.html#a259981d3facb836a4141127a3315db37">Pl390</a>
</li>
<li>banks
: <a class="el" href="classBankedArray.html#a47e06bf3127008e31dfa3145d62e9bec">BankedArray</a>
, <a class="el" href="classSimpleDRAM.html#af6d821da9435a1a82265fd1e180becc8">SimpleDRAM</a>
</li>
<li>banksPerRank
: <a class="el" href="classSimpleDRAM.html#abf8ff2b6c49d8531a9ba353e82456111">SimpleDRAM</a>
</li>
<li>bankType
: <a class="el" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">MipsISA::ISA</a>
</li>
<li>BARAddrs
: <a class="el" href="classPciDev.html#adefbaa9f12b46ae8e6cf3336f563f89d">PciDev</a>
</li>
<li>barrierInst
: <a class="el" href="classFrontEnd.html#ab3ad159c5d7f374df82bbb2589c4d86a">FrontEnd&lt; Impl &gt;</a>
</li>
<li>BARSize
: <a class="el" href="classPciDev.html#a66b521e93214deb2570c473ad2755a00">PciDev</a>
</li>
<li>base
: <a class="el" href="classX86ISA_1_1I386LiveProcess_1_1VSyscallPage.html#a0cc85741ede9f02a26e547796c53524f">X86ISA::I386LiveProcess::VSyscallPage</a>
, <a class="el" href="structcp_1_1Format.html#a6701e9b412271d4e83e3a93dd78edf28">cp::Format</a>
, <a class="el" href="classTimeBuffer.html#a626f31351b571e720757aea3a3f6ec11">TimeBuffer&lt; T &gt;</a>
, <a class="el" href="classArmISA_1_1Swap.html#a808cbaf7223c7f73556f9268bb16acd7">ArmISA::Swap</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a7419b2a40c3b669aa6513bb2bc460dcb">ArmISA::RfeOp</a>
, <a class="el" href="classArmISA_1_1Memory.html#a67e4325d7474594d7a963ff5a21bac34">ArmISA::Memory</a>
, <a class="el" href="structX86ISA_1_1EmulEnv.html#a54eda8b86989963a85c30a195a821a80">X86ISA::EmulEnv</a>
, <a class="el" href="classX86ISA_1_1LdStOp.html#a336c4c1c6093335652af798bd927d911">X86ISA::LdStOp</a>
, <a class="el" href="classX86ISA_1_1X86__64LiveProcess_1_1VSyscallPage.html#a81bafffc99f19a03cd672082d1bbc880">X86ISA::X86_64LiveProcess::VSyscallPage</a>
</li>
<li>base_addr
: <a class="el" href="structUserDesc64.html#aaa69330d6aa40228b640607f2bc96f04">UserDesc64</a>
</li>
<li>baseAddr
: <a class="el" href="structObjectFile_1_1Section.html#a44ed93ebfd55639ceca8e64663f47f52">ObjectFile::Section</a>
, <a class="el" href="structPrdEntry.html#aea7c639c57dd9d840dcf623fcab660f1">PrdEntry</a>
, <a class="el" href="unionPCIConfig.html#af113efad1fa55c2b680d067e1bc7e7cd">PCIConfig</a>
</li>
<li>baseaddr
: <a class="el" href="classPl111.html#a3a106b0e6390506c104237f8cab88588">Pl111</a>
</li>
<li>baseAddr1
: <a class="el" href="classMemTest.html#a752ff09157ae268756ea3e4bb1315894">MemTest</a>
</li>
<li>baseAddr2
: <a class="el" href="classMemTest.html#aa8131a43197c62df3b7d111751e9f909">MemTest</a>
</li>
<li>baseCpu
: <a class="el" href="structThreadState.html#a9fbd6f00b81e30299d7fea8c7bc33748">ThreadState</a>
</li>
<li>baseEntries
: <a class="el" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a524f39c9f2e509a3f2249107a574e221">X86ISA::IntelMP::ConfigTable</a>
</li>
<li>baseFilename
: <a class="el" href="classCheckpoint.html#ab4da80bdb1bdc6c23718629d2caa0c8c">Checkpoint</a>
</li>
<li>basePC
: <a class="el" href="classX86ISA_1_1Decoder.html#a6e612920aa310fb6cc5290a3184b1099">X86ISA::Decoder</a>
</li>
<li>bb
: <a class="el" href="classPowerISA_1_1CondLogicOp.html#a737d2469efd53284382a48d4d3928aa4">PowerISA::CondLogicOp</a>
</li>
<li>bcd
: <a class="el" href="classPl111.html#a69b03f04eef675932dd1f295d9ceb22f">Pl111</a>
, <a class="el" href="classIntel8254Timer.html#a25db2895fe263bfa2a385d0a74f5a7a4">Intel8254Timer</a>
</li>
<li>bdelayDoneSeqNum
: <a class="el" href="classPipelineStage.html#ac694744f143cf455659d0c34e845b81f">PipelineStage</a>
, <a class="el" href="classDefaultDecode.html#a1804812fd458ba2a638edab783253504">DefaultDecode&lt; Impl &gt;</a>
</li>
<li>be
: <a class="el" href="classBackEnd_1_1InstQueue.html#a797b40586d3424c96cb9ea4b4d127f35">BackEnd&lt; Impl &gt;::InstQueue</a>
, <a class="el" href="classBackEnd_1_1LdWritebackEvent.html#a5f6e97513adc1a1f7f21000c6785e68c">BackEnd&lt; Impl &gt;::LdWritebackEvent</a>
, <a class="el" href="classBackEnd_1_1DCacheCompletionEvent.html#a5f5a288763359140893ab06df103e3c4">BackEnd&lt; Impl &gt;::DCacheCompletionEvent</a>
, <a class="el" href="classInorderBackEnd_1_1DCacheCompletionEvent.html#a7d63e782fb66fe5d911722e264eb299b">InorderBackEnd&lt; Impl &gt;::DCacheCompletionEvent</a>
, <a class="el" href="classOzoneLSQ.html#a9f42062819385b9173540691aba40722">OzoneLSQ&lt; Impl &gt;</a>
, <a class="el" href="classLWBackEnd_1_1TrapEvent.html#adf3cb9f39b04126e04a883e5b205f0cf">LWBackEnd&lt; Impl &gt;::TrapEvent</a>
, <a class="el" href="classOzoneLWLSQ.html#a9eb7f157cf14a37ba9313a010a18fe3c">OzoneLWLSQ&lt; Impl &gt;</a>
</li>
<li>bebo
: <a class="el" href="classPl111.html#a3b364961e1d20dff504268639c86c98b">Pl111</a>
</li>
<li>beim
: <a class="el" href="classPl011.html#abc667875286ed85e9c4c8131a3f95db7">Pl011</a>
</li>
<li>bepo
: <a class="el" href="classPl111.html#af8ecdfa1553376d9922a9730bf5acd93">Pl111</a>
</li>
<li>bf
: <a class="el" href="classPowerISA_1_1CondMoveOp.html#a7a1d51dc2a94ad67eb81736acbc9dcb7">PowerISA::CondMoveOp</a>
</li>
<li>bfa
: <a class="el" href="classPowerISA_1_1CondMoveOp.html#afbbe1cd7ec1ea36bb2df14ec197199b2">PowerISA::CondMoveOp</a>
</li>
<li>bgr
: <a class="el" href="classPl111.html#a41770a2947d65283fb23b055404cce06">Pl111</a>
</li>
<li>bi
: <a class="el" href="classPowerISA_1_1BranchCond.html#af466245be4b3fd0453260baf13cf56c8">PowerISA::BranchCond</a>
</li>
<li>bigendian
: <a class="el" href="structVncInput_1_1PixelFormat.html#a8cb85ecac4677cfe3fdc8e20c54d6444">VncInput::PixelFormat</a>
</li>
<li>bigPkt
: <a class="el" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a2c55068439e8c1f8e9117545c0437729">TimingSimpleCPU::SplitFragmentSenderState</a>
</li>
<li>bigThumb
: <a class="el" href="classArmISA_1_1Decoder.html#aa9d8e2eca5d294e62fbb1d506d377518">ArmISA::Decoder</a>
</li>
<li>bist
: <a class="el" href="unionPCIConfig.html#a27b32508f57c5552824bf1ff3aecc98a">PCIConfig</a>
</li>
<li>BitCount
: <a class="el" href="structBitmap_1_1Info.html#a5795cd30a1fffe589e961c41278ea1fa">Bitmap::Info</a>
</li>
<li>blank_space
: <a class="el" href="structcp_1_1Format.html#ad559d9e0e2b47057cf6cb2f007f6ced2">cp::Format</a>
</li>
<li>bldrev
: <a class="el" href="structaout__exechdr.html#aa4997df508668e4606cc235d869d8a1d">aout_exechdr</a>
</li>
<li>blk
: <a class="el" href="classCacheBlkPrintWrapper.html#a7acddb8e81431b60079ed1c38d114067">CacheBlkPrintWrapper</a>
</li>
<li>blkMask
: <a class="el" href="classLRU.html#ac31646be89722c4bd07037f0dfcb6caa">LRU</a>
</li>
<li>blks
: <a class="el" href="classCacheSet.html#ab481333cb9650ad6d1ca25118f19079c">CacheSet</a>
, <a class="el" href="classFALRU.html#a3fd5d64d9efcc5b90feee195e08d3214">FALRU</a>
, <a class="el" href="classLRU.html#a64f94f40738f0a6d7678ebb68dbfea20">LRU</a>
</li>
<li>blkSize
: <a class="el" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">BaseCache</a>
, <a class="el" href="classBasePrefetcher.html#a28701a0a5efcc060fc4bb9458ad0c7b7">BasePrefetcher</a>
, <a class="el" href="classFALRU.html#a95f819d189946ee599806805ba9fe887">FALRU</a>
, <a class="el" href="classLRU.html#a36ce8df4da8d9bfd48992fb189fad99f">LRU</a>
</li>
<li>block
: <a class="el" href="structFetchUnit_1_1FetchBlock.html#a97161e83a8980fed48dc2757c98a76de">FetchUnit::FetchBlock</a>
</li>
<li>blockAddrMask
: <a class="el" href="classMemTest.html#a4d5ee60edd4a2a41103e102206367e74">MemTest</a>
</li>
<li>blocked
: <a class="el" href="classBaseCache_1_1CacheSlavePort.html#a5cc34f45128e538c5da28197ffe71e18">BaseCache::CacheSlavePort</a>
, <a class="el" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">BaseCache</a>
</li>
<li>blocked_causes
: <a class="el" href="group__CacheStatistics.html#gabbded4c19ac2d0f8aa089cc41122ea9f">BaseCache</a>
</li>
<li>blocked_cycles
: <a class="el" href="group__CacheStatistics.html#ga7ca66dbd9b05474907814f45b1367f5d">BaseCache</a>
</li>
<li>blockedCycle
: <a class="el" href="classBaseCache.html#aa2c79afd5fe77a70d7dc8568012a9e2d">BaseCache</a>
</li>
<li>blockedLoadSeqNum
: <a class="el" href="classLSQUnit.html#ade7d0281367fde4ba90e658698971339">LSQUnit&lt; Impl &gt;</a>
, <a class="el" href="classOzoneLWLSQ.html#a7b9b962f244ea4be9ae00ea5c959a1b2">OzoneLWLSQ&lt; Impl &gt;</a>
</li>
<li>blockSize
: <a class="el" href="classMemTest.html#af38261ba370ba6a7696ac6cf955f0247">MemTest</a>
, <a class="el" href="classBaseBus.html#a6eb437dd93e7ab9e2937c8d526807468">BaseBus</a>
</li>
<li>blocksize
: <a class="el" href="classTrafficGen_1_1StateGraph_1_1LinearGen.html#a93c036c45fc1694ce3906c9e99995939">TrafficGen::StateGraph::LinearGen</a>
, <a class="el" href="classTrafficGen_1_1StateGraph_1_1RandomGen.html#af3db5dbd8ffe81abfdfda795d4c62ef4">TrafficGen::StateGraph::RandomGen</a>
, <a class="el" href="structTrafficGen_1_1StateGraph_1_1TraceGen_1_1TraceElement.html#a45c2ca5f74ba73cf6f7aa81ee91eb53f">TrafficGen::StateGraph::TraceGen::TraceElement</a>
</li>
<li>blockSizeBits
: <a class="el" href="classNetworkTest.html#a002d19af8fcf805d89510bd6f3ede69f">NetworkTest</a>
</li>
<li>blockThisCycle
: <a class="el" href="classDefaultRename.html#ad81be75c548cfa0f3532971f221cfb0c">DefaultRename&lt; Impl &gt;</a>
</li>
<li>blue
: <a class="el" href="classVideoConvert.html#a64e3ed2088bd7f26f380110a093cb2a6">VideoConvert</a>
</li>
<li>bluemax
: <a class="el" href="structVncInput_1_1PixelFormat.html#a0e278d5960ce0ece6cd4ea26617f96ed">VncInput::PixelFormat</a>
</li>
<li>blueshift
: <a class="el" href="structVncInput_1_1PixelFormat.html#a197fc4e93801b040607276cc870df29d">VncInput::PixelFormat</a>
</li>
<li>bmEnabled
: <a class="el" href="classIdeController.html#ac0b5c219c2cf31b17d528f3beb807995">IdeController</a>
</li>
<li>bmiAddr
: <a class="el" href="classIdeController.html#acfd5f78cbc253013018dc275e0274083">IdeController</a>
</li>
<li>bmiSize
: <a class="el" href="classIdeController.html#a53360b0cc1081de24611c0700d897324">IdeController</a>
</li>
<li>bmp
: <a class="el" href="classPl111.html#a3831f1c33c2ffa6be9c0590591210932">Pl111</a>
</li>
<li>bo
: <a class="el" href="classPowerISA_1_1BranchCond.html#a8320b7d601e4201eb987ef7f1c395c0f">PowerISA::BranchCond</a>
</li>
<li>bootldr
: <a class="el" href="classArmSystem.html#a7d9b87a61f8c3da74bc1d3daa49e8622">ArmSystem</a>
</li>
<li>bootUncacheability
: <a class="el" href="classArmISA_1_1TLB.html#aaa1da8ac52ef73db798ef0e7228efe2a">ArmISA::TLB</a>
</li>
<li>bottomDW
: <a class="el" href="classX86ISA_1_1I82094AA.html#aece7bc7e48ed711aa549963cbb085936">X86ISA::I82094AA</a>
</li>
<li>bottomReserved
: <a class="el" href="classX86ISA_1_1I82094AA.html#af5e9f51668849dc260143d14e5341aec">X86ISA::I82094AA</a>
</li>
<li>bpHistory
: <a class="el" href="structBPredUnit_1_1PredictorHistory.html#a9c147ac86054ccfea69e658da23bb4c8">BPredUnit::PredictorHistory</a>
</li>
<li>bpp
: <a class="el" href="structVncInput_1_1PixelFormat.html#aa3feeb1f67607d22edf7f15034f8ef68">VncInput::PixelFormat</a>
</li>
<li>branchAddr
: <a class="el" href="structTimeBufStruct_1_1decodeComm.html#a1465d97e045dda78a1adc6022405fddc">TimeBufStruct&lt; Impl &gt;::decodeComm</a>
</li>
<li>branchCount
: <a class="el" href="structTimeBufStruct_1_1decodeComm.html#ac9dc5da38c94a145346142a861641c46">TimeBufStruct&lt; Impl &gt;::decodeComm</a>
</li>
<li>branchMispredict
: <a class="el" href="structDefaultIEWDefaultCommit.html#a02f68233844972ddf927dc8050f48995">DefaultIEWDefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="structTimeBufStruct_1_1decodeComm.html#a6db6767eab32ebd9cf3975ba1e1d8bf7">TimeBufStruct&lt; Impl &gt;::decodeComm</a>
</li>
<li>branchMispredicts
: <a class="el" href="classDefaultCommit.html#a36ee7639edb7e83847996c537f60434e">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#a131061b8a2b836487459f21511847612">DefaultIEW&lt; Impl &gt;</a>
</li>
<li>branchPred
: <a class="el" href="classBranchPredictor.html#af3ce1f04690fa44e849c94ccb98bfede">BranchPredictor</a>
, <a class="el" href="classDefaultFetch.html#aa85aa825a5cb82f1a2aad5a627e7df83">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classFrontEnd.html#a4bf767b0ad5eb7651dfe29aedb2dd753">FrontEnd&lt; Impl &gt;</a>
</li>
<li>branchRate
: <a class="el" href="classFrontEnd.html#a5f8476970bdaf881f074cf29f867af96">FrontEnd&lt; Impl &gt;</a>
, <a class="el" href="classDefaultFetch.html#a83f7d293831d2f201528958c787c9ab3">DefaultFetch&lt; Impl &gt;</a>
</li>
<li>branchTaken
: <a class="el" href="structDefaultIEWDefaultCommit.html#aa9d886395535deff3e3b382d698cce92">DefaultIEWDefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="structTimeBufStruct_1_1decodeComm.html#a8a649dc6b537ec308428fdf9becea0fd">TimeBufStruct&lt; Impl &gt;::decodeComm</a>
, <a class="el" href="structTimeBufStruct_1_1commitComm.html#a2d48dd2908538686d23e4f4569c739d8">TimeBufStruct&lt; Impl &gt;::commitComm</a>
</li>
<li>brar
: <a class="el" href="structdp__regs.html#abef81a0ada42cd949d77552b57c58532">dp_regs</a>
</li>
<li>brdr
: <a class="el" href="structdp__regs.html#af5ed12427079db279ea25c970662de08">dp_regs</a>
</li>
<li>bridge
: <a class="el" href="classBridge_1_1BridgeSlavePort.html#a4435ffa2accdc5619540d05c64b6826c">Bridge::BridgeSlavePort</a>
, <a class="el" href="classBridge_1_1BridgeMasterPort.html#af4ac0ab8f6474839c20cf1576b3870f6">Bridge::BridgeMasterPort</a>
</li>
<li>brk_point
: <a class="el" href="classProcess.html#a8624483fa287432b2dd052fd20db53e7">Process</a>
</li>
<li>bsize
: <a class="el" href="structaout__exechdr.html#a1afbc6190095c3853e28a855a844e051">aout_exechdr</a>
, <a class="el" href="structecoff__aouthdr.html#a86c4e5b823aad80026f9b55abbb31699">ecoff_aouthdr</a>
</li>
<li>bss
: <a class="el" href="classObjectFile.html#acdd699bab26d665836945e4a3087dd61">ObjectFile</a>
</li>
<li>bss_start
: <a class="el" href="structecoff__aouthdr.html#a42a842c6d169c84642417ad462e1780e">ecoff_aouthdr</a>
, <a class="el" href="structaout__exechdr.html#a33b4bf0170de3a00829dd68c34d43b7a">aout_exechdr</a>
</li>
<li>bt
: <a class="el" href="classPowerISA_1_1CondLogicOp.html#a3c71af63af6c1410e8aac11452e0685f">PowerISA::CondLogicOp</a>
, <a class="el" href="structTIR.html#a4a7ec3b318275cd160bbe6064c35bc6f">TIR</a>
</li>
<li>BTB
: <a class="el" href="classBPredUnit.html#a7b47d2cc84141fa4070f5f043b98cb03">BPredUnit</a>
</li>
<li>btb
: <a class="el" href="classDefaultBTB.html#a6122d71a91faca9bde13cdda12b9acda">DefaultBTB</a>
</li>
<li>BTBCorrect
: <a class="el" href="classBPredUnit.html#a5427c5cb1145cc51ad56a2650a082a8a">BPredUnit</a>
</li>
<li>BTBEntries
: <a class="el" href="classSimpleParams.html#a358e5e4fb4107de5913689236a436d88">SimpleParams</a>
</li>
<li>BTBHitPct
: <a class="el" href="classBPredUnit.html#a29e77dd51035a57bfbdd4a3f84cbf942">BPredUnit</a>
</li>
<li>BTBHits
: <a class="el" href="classBPredUnit.html#ac1bb901710e02308ba1617bc1da7659d">BPredUnit</a>
</li>
<li>BTBLookups
: <a class="el" href="classBPredUnit.html#a6af1cb2fbb6e994c2b0b8632cecfd3d3">BPredUnit</a>
</li>
<li>BTBTagSize
: <a class="el" href="classSimpleParams.html#a094d7eb629efe0f63ed708a94f6c65c8">SimpleParams</a>
</li>
<li>bucket_size
: <a class="el" href="classStats_1_1HistStor.html#af348c121f3671b90567da276e905fee3">Stats::HistStor</a>
, <a class="el" href="structStats_1_1DistStor_1_1Params.html#ac4ec6d90f3c53446e44eed80fbf1296b">Stats::DistStor::Params</a>
, <a class="el" href="classStats_1_1DistStor.html#a0fa46a25f267240fc4d1f3597315ad2f">Stats::DistStor</a>
, <a class="el" href="structStats_1_1DistData.html#a72605fb9b94db4d4e2b50bc3e60fb942">Stats::DistData</a>
</li>
<li>buckets
: <a class="el" href="structStats_1_1HistStor_1_1Params.html#a9f2fae420c882a0ffe67158a2890a14d">Stats::HistStor::Params</a>
, <a class="el" href="structStats_1_1DistStor_1_1Params.html#a4446be44d15226bd3c1e075c0568feb1">Stats::DistStor::Params</a>
</li>
<li>buf
: <a class="el" href="structiGbReg_1_1RxDesc.html#a79dad675fda34c2fd0361d98332b958e">iGbReg::RxDesc</a>
</li>
<li>buf_read_count
: <a class="el" href="classRouter__d.html#a5fc7cfd857d947119357a7f81d6b192c">Router_d</a>
</li>
<li>buf_write_count
: <a class="el" href="classRouter__d.html#a748ef7911109a145ea8b0428af336578">Router_d</a>
</li>
<li>buff_per_vc
: <a class="el" href="structFaultModel_1_1system__conf.html#ae1d54767501b1e47d2945bb3eeb7b478">FaultModel::system_conf</a>
</li>
<li>buffer
: <a class="el" href="classTimeBuffer_1_1wire.html#a9a9f3ff3ae50b5737627dfae9efaeda2">TimeBuffer&lt; T &gt;::wire</a>
, <a class="el" href="classEtherTap.html#ade3177c230275d135c9287ef54778680">EtherTap</a>
, <a class="el" href="classVPtr.html#a94bd30c030110ec48480ef2a5bc05fc6">VPtr&lt; T &gt;</a>
</li>
<li>buffer_offset
: <a class="el" href="classEtherTap.html#a05a6d85bc517a2dab3690305457c72c4">EtherTap</a>
</li>
<li>buffer_size
: <a class="el" href="classPl111.html#aecc4080ca2a9c5bdf61403600c9b41a7">Pl111</a>
</li>
<li>bufferram
: <a class="el" href="structSparc32Linux_1_1tgt__sysinfo.html#a903c1d04ab0d77b64394d816190968be">Sparc32Linux::tgt_sysinfo</a>
, <a class="el" href="structAlphaLinux_1_1tgt__sysinfo.html#a7f2696857418ad1eaf998113992d7211">AlphaLinux::tgt_sysinfo</a>
, <a class="el" href="structMipsLinux_1_1tgt__sysinfo.html#a19525d374dad3f95367daf55486cb022">MipsLinux::tgt_sysinfo</a>
, <a class="el" href="structX86Linux32_1_1tgt__sysinfo.html#ab0995db314564e85fda37de8bd490517">X86Linux32::tgt_sysinfo</a>
, <a class="el" href="structArmLinux_1_1tgt__sysinfo.html#af3e57f92d99873370cfb6867d3cc43c1">ArmLinux::tgt_sysinfo</a>
, <a class="el" href="structX86Linux64_1_1tgt__sysinfo.html#aae3c576557116d15abb0b38b4f3a4288">X86Linux64::tgt_sysinfo</a>
, <a class="el" href="structSparcLinux_1_1tgt__sysinfo.html#ae335537d8a3c40f3d20c60796e0245b2">SparcLinux::tgt_sysinfo</a>
</li>
<li>buflen
: <a class="el" href="classEtherTap.html#a3f8f0b2124dd5f76ffc8493def2b58ff">EtherTap</a>
</li>
<li>bufptr
: <a class="el" href="structns__desc32.html#a0a47a3d5c0183ab5cd6567ee7d89ea32">ns_desc32</a>
</li>
<li>bufPtr
: <a class="el" href="classBaseBufferArg.html#afd261d00eb3eb507599c2054a0d81622">BaseBufferArg</a>
</li>
<li>bufptr
: <a class="el" href="structns__desc64.html#a5eeef802e303dbc13955b0dd997352ab">ns_desc64</a>
</li>
<li>bus
: <a class="el" href="classNoncoherentBus_1_1NoncoherentBusSlavePort.html#a9d21e88d55a5a6a18a6059843487be81">NoncoherentBus::NoncoherentBusSlavePort</a>
, <a class="el" href="classCoherentBus_1_1CoherentBusSlavePort.html#aeda35d88e3c129b084377e408c8df739">CoherentBus::CoherentBusSlavePort</a>
, <a class="el" href="classBaseBus_1_1Layer.html#af741a2bf64542bdbb1cd74c3604106bb">BaseBus::Layer&lt; PortClass &gt;</a>
, <a class="el" href="classNoncoherentBus_1_1NoncoherentBusMasterPort.html#ab31d0096fbd52117b5cc4b2199235157">NoncoherentBus::NoncoherentBusMasterPort</a>
, <a class="el" href="classCoherentBus_1_1CoherentBusMasterPort.html#a303c61dac95a3fe91bb749a12113a192">CoherentBus::CoherentBusMasterPort</a>
, <a class="el" href="classEtherBus_1_1DoneEvent.html#adb5d779983dae6efd906030c83ebc2ec">EtherBus::DoneEvent</a>
</li>
<li>busBusyUntil
: <a class="el" href="classSimpleDRAM.html#a3bf3033ac0b7c67a52a23ad874b5be99">SimpleDRAM</a>
</li>
<li>busFirstWordDelay
: <a class="el" href="classPacket.html#a72da3f227887b6d8d316421c92a27108">Packet</a>
</li>
<li>busID
: <a class="el" href="classX86ISA_1_1IntelMP_1_1Bus.html#a7575fe1c609292aecc66f659b534d323">X86ISA::IntelMP::Bus</a>
</li>
<li>busId
: <a class="el" href="classPciDev_1_1PciConfigPort.html#a658c88f8f7a2e3b05e220b4e36a8b82c">PciDev::PciConfigPort</a>
</li>
<li>busID
: <a class="el" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#a3a9032acef482c2975aebe24ddec5b5d">X86ISA::IntelMP::AddrSpaceMapping</a>
, <a class="el" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#ab18af5c14e3b43ab9944746f902d5a0c">X86ISA::IntelMP::BusHierarchy</a>
, <a class="el" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#a38d5387342d61b9e4994e7212c516e97">X86ISA::IntelMP::CompatAddrSpaceMod</a>
</li>
<li>busLastWordDelay
: <a class="el" href="classPacket.html#a1630a79f0fc7ddf0ee957f23ec25dfde">Packet</a>
</li>
<li>busRanges
: <a class="el" href="classBaseBus.html#a97a025ecf3da72d91c3d9a397090222a">BaseBus</a>
</li>
<li>busType
: <a class="el" href="classX86ISA_1_1IntelMP_1_1Bus.html#abae26ac586cf9fa1b08fb2ddcc460cff">X86ISA::IntelMP::Bus</a>
</li>
<li>busUtil
: <a class="el" href="classSimpleDRAM.html#a2925b5b4e0c6cbe17b7a59a80c6606a0">SimpleDRAM</a>
</li>
<li>busy
: <a class="el" href="structIob_1_1IntBusy.html#a1e52c4e6c9a3d6dd77708eba23a15fc1">Iob::IntBusy</a>
, <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#adaab424a35ed473a7af671a80ba2e36e">CopyEngine::CopyEngineChannel</a>
</li>
<li>busyBanks
: <a class="el" href="classBankedArray.html#afbc3ac3f097aaa5ffa0ebce7ee3d574d">BankedArray</a>
</li>
<li>button_mask
: <a class="el" href="structVncInput_1_1PointerEventMessage.html#a0373847064afed09ec5582c0739d1273">VncInput::PointerEventMessage</a>
</li>
<li>bwInstRead
: <a class="el" href="classAbstractMemory.html#a2d897523a07196b009c217add125a43b">AbstractMemory</a>
</li>
<li>bwRead
: <a class="el" href="classAbstractMemory.html#ac4d964d0ee599c9beda706ec7e6f0f3e">AbstractMemory</a>
</li>
<li>bwTotal
: <a class="el" href="classAbstractMemory.html#afde544f016fbcfe6a74e7de5e8774482">AbstractMemory</a>
</li>
<li>bwWrite
: <a class="el" href="classAbstractMemory.html#a9571cd0387dccc468798ab008d23cc70">AbstractMemory</a>
</li>
<li>byteCount
: <a class="el" href="structPrdEntry.html#ab71bce2177cb6832ea9e474ef7b8a768">PrdEntry</a>
</li>
<li>byteMask
: <a class="el" href="classMsrBase.html#ab416701d647706aa7be539d3c80919c3">MsrBase</a>
</li>
<li>bytes_completed
: <a class="el" href="structDMARequest.html#a95d766cbd3e1054990cff332fb960817">DMARequest</a>
</li>
<li>bytes_issued
: <a class="el" href="structDMARequest.html#a9b938892ffc5087952d4ff0593caf4ec">DMARequest</a>
</li>
<li>bytesConsumedRd
: <a class="el" href="classSimpleDRAM.html#a81712e0ad4e89e4a615e94f566f1af88">SimpleDRAM</a>
</li>
<li>bytesConsumedWr
: <a class="el" href="classSimpleDRAM.html#a78ca6a8ffac2ade6a2404321346d7fbc">SimpleDRAM</a>
</li>
<li>bytesCopied
: <a class="el" href="classIGbE_1_1RxDescCache.html#a6f9c3bc8a5f5499c7b99135e580bd7f5">IGbE::RxDescCache</a>
, <a class="el" href="classCopyEngine.html#a40f631f3c47d041e263990ca0bba9ee2">CopyEngine</a>
</li>
<li>bytesInstRead
: <a class="el" href="classAbstractMemory.html#a50fdc386be91ff6feaf4d8caf92653ad">AbstractMemory</a>
</li>
<li>bytesPerCacheLine
: <a class="el" href="classSimpleDRAM.html#a935ef3ac66156b7e9fd019f66459b8b7">SimpleDRAM</a>
</li>
<li>bytesPerPixel
: <a class="el" href="classPl111.html#a2f43f3bd8b2d33494c8e331edbe1ba6b">Pl111</a>
</li>
<li>bytesRead
: <a class="el" href="classSimpleDRAM.html#a26c6b81e5560eb19eec95ccd56d25245">SimpleDRAM</a>
, <a class="el" href="classAbstractMemory.html#a20c9739203fe01d2a4e6cf2c496d597b">AbstractMemory</a>
</li>
<li>bytesSummed
: <a class="el" href="structtru64_1_1m__ext.html#ad6af31c36c2c502d8e1b748aa64b3e9b">tru64::m_ext</a>
</li>
<li>bytesValidEnd
: <a class="el" href="classPacket.html#a28f0ca0dd9ed69175dc2683dd7695c62">Packet</a>
</li>
<li>bytesValidStart
: <a class="el" href="classPacket.html#a1915df9b0c2239ca6ddd7714046ec9e5">Packet</a>
</li>
<li>bytesWritten
: <a class="el" href="classSimpleDRAM.html#a5d761acdbc052be18565695d2b07cb06">SimpleDRAM</a>
, <a class="el" href="classAbstractMemory.html#ab119ca26d94b5e16c69dd1a50b6d828d">AbstractMemory</a>
</li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:17:17 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
