

================================================================
== Vivado HLS Report for 'atan2_generic'
================================================================
* Date:           Sun Jul 15 14:57:54 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        svr-vivado-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.621|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  271|    1|  271|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  264|  264|         3|          -|          -|    88|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	10  / (tmp_s)
	2  / (!tmp_s & !tmp_18)
	40  / (!tmp_s & tmp_18)
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	6  / (exitcond_i & !tmp_24)
	40  / (exitcond_i & tmp_24)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	40  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.62>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_in_read = call double @_ssdm_op_Read.ap_auto.double(double %x_in) nounwind"   --->   Operation 41 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%y_in_read = call double @_ssdm_op_Read.ap_auto.double(double %y_in) nounwind"   --->   Operation 42 'read' 'y_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_33 = bitcast double %x_in_read to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:674]   --->   Operation 43 'bitcast' 'p_Val2_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_33, i32 52, i32 62)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:674]   --->   Operation 44 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%loc_V_4 = trunc i64 %p_Val2_33 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:674]   --->   Operation 45 'trunc' 'loc_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_34 = bitcast double %y_in_read to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:675]   --->   Operation 46 'bitcast' 'p_Val2_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%loc_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_34, i32 52, i32 62)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:675]   --->   Operation 47 'partselect' 'loc_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%loc_V_6 = trunc i64 %p_Val2_34 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:675]   --->   Operation 48 'trunc' 'loc_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rhs_V = zext i11 %loc_V_5 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:679]   --->   Operation 49 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.63ns)   --->   "%r_V = add i12 27, %rhs_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:679]   --->   Operation 50 'add' 'r_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_V = zext i11 %loc_V to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:679]   --->   Operation 51 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.99ns)   --->   "%tmp_s = icmp ult i12 %r_V, %lhs_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:679]   --->   Operation 52 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:679]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.88ns)   --->   "%tmp_18 = icmp eq i11 %loc_V_5, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:686]   --->   Operation 54 'icmp' 'tmp_18' <Predicate = (!tmp_s)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.81ns)   --->   "br i1 %tmp_18, label %._crit_edge, label %_ifconv" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:686]   --->   Operation 55 'br' <Predicate = (!tmp_s)> <Delay = 1.81>
ST_1 : Operation 56 [1/1] (1.63ns)   --->   "%r_V_1 = sub i12 %lhs_V, %rhs_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:712]   --->   Operation 56 'sub' 'r_V_1' <Predicate = (!tmp_s & !tmp_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%y_V = call i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33(i1 true, i52 %loc_V_6, i33 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:716]   --->   Operation 57 'bitconcatenate' 'y_V' <Predicate = (!tmp_s & !tmp_18)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.88ns)   --->   "%tmp_19 = icmp eq i11 %loc_V, %loc_V_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 58 'icmp' 'tmp_19' <Predicate = (!tmp_s & !tmp_18)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %r_V_1, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 59 'bitselect' 'isNeg' <Predicate = (!tmp_s & !tmp_18)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.54ns)   --->   "%tmp_20 = sub i12 0, %r_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 60 'sub' 'tmp_20' <Predicate = (!tmp_s & !tmp_18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.69ns)   --->   "%sh_assign = select i1 %isNeg, i12 %tmp_20, i12 %r_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 61 'select' 'sh_assign' <Predicate = (!tmp_s & !tmp_18)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sh_assign_3_cast = sext i12 %sh_assign to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 62 'sext' 'sh_assign_3_cast' <Predicate = (!tmp_s & !tmp_18)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_24_cast = zext i32 %sh_assign_3_cast to i86" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 63 'zext' 'tmp_24_cast' <Predicate = (!tmp_s & !tmp_18)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_23 = lshr i86 %y_V, %tmp_24_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 64 'lshr' 'tmp_23' <Predicate = (!tmp_s & !tmp_18)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (4.67ns) (out node of the LUT)   --->   "%sel_tmp = select i1 %tmp_19, i86 %y_V, i86 %tmp_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 65 'select' 'sel_tmp' <Predicate = (!tmp_s & !tmp_18)> <Delay = 4.67> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [31/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 66 'ddiv' 'tmp_i' <Predicate = (tmp_s)> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.67>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%x_V = call i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33(i1 true, i52 %loc_V_4, i33 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:715]   --->   Operation 67 'bitconcatenate' 'x_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%x_V_cast = zext i86 %x_V to i89" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:715]   --->   Operation 68 'zext' 'x_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_ph)   --->   "%y_V_cast = zext i86 %y_V to i89" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:716]   --->   Operation 69 'zext' 'y_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_ph)   --->   "%tmp_21 = zext i32 %sh_assign_3_cast to i89" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 70 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_ph)   --->   "%tmp_22 = shl i89 %y_V_cast, %tmp_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 71 'shl' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_ph)   --->   "%sel_tmp_cast = zext i86 %sel_tmp to i89" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 72 'zext' 'sel_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_ph)   --->   "%sel_tmp1 = xor i1 %tmp_19, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 73 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_ph)   --->   "%sel_tmp2 = and i1 %isNeg, %sel_tmp1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 74 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (4.67ns) (out node of the LUT)   --->   "%p_Val2_22_ph = select i1 %sel_tmp2, i89 %tmp_22, i89 %sel_tmp_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:719]   --->   Operation 75 'select' 'p_Val2_22_ph' <Predicate = true> <Delay = 4.67> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "br label %"operator>>=.exit"" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:162->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.83>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i86 [ %tz_V, %"operator>>.exit99.i" ], [ 0, %_ifconv ]"   --->   Operation 77 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i89 [ %ty_V, %"operator>>.exit99.i" ], [ %p_Val2_22_ph, %_ifconv ]"   --->   Operation 78 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_Val2_37 = phi i89 [ %tx_V, %"operator>>.exit99.i" ], [ %x_V_cast, %_ifconv ]"   --->   Operation 79 'phi' 'p_Val2_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sh_assign_2 = phi i7 [ %k, %"operator>>.exit99.i" ], [ 0, %_ifconv ]"   --->   Operation 80 'phi' 'sh_assign_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.48ns)   --->   "%exitcond_i = icmp eq i7 %sh_assign_2, -40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:162->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 81 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 88, i64 88, i64 88)"   --->   Operation 82 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.87ns)   --->   "%k = add i7 %sh_assign_2, 1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:162->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 83 'add' 'k' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"cordic_circ_v1<88, 1, 0, 0, 89, 4, 86, 1>.exit", label %"operator>>.exit99.i"" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:162->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_25 = zext i7 %sh_assign_2 to i89" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:183->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 85 'zext' 'tmp_25' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (4.69ns)   --->   "%y_s_V = ashr i89 %p_Val2_1, %tmp_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:183->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 86 'ashr' 'y_s_V' <Predicate = (!exitcond_i)> <Delay = 4.69> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (4.69ns)   --->   "%x_s_V = ashr i89 %p_Val2_37, %tmp_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:185->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 87 'ashr' 'x_s_V' <Predicate = (!exitcond_i)> <Delay = 4.69> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_26 = zext i7 %sh_assign_2 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:187->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 88 'zext' 'tmp_26' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%cordic_ctab_table_12_1 = getelementptr [128 x i126]* @cordic_ctab_table_12, i64 0, i64 %tmp_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:187->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 89 'getelementptr' 'cordic_ctab_table_12_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (3.25ns)   --->   "%p_Val2_40 = load i126* %cordic_ctab_table_12_1, align 16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:187->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 90 'load' 'p_Val2_40' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_3 : Operation 91 [1/1] (3.01ns)   --->   "%tmp_24 = icmp eq i86 %p_Val2_s, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 91 'icmp' 'tmp_24' <Predicate = (exitcond_i)> <Delay = 3.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.81ns)   --->   "br i1 %tmp_24, label %._crit_edge, label %._crit_edge117.i_ifconv" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 92 'br' <Predicate = (exitcond_i)> <Delay = 1.81>
ST_3 : Operation 93 [1/1] (4.14ns)   --->   "%tmp_28 = sub nsw i86 0, %p_Val2_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 93 'sub' 'tmp_28' <Predicate = (exitcond_i & !tmp_24)> <Delay = 4.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.37>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i89.i32(i89 %p_Val2_1, i32 88)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:167->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 94 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1) nounwind"   --->   Operation 95 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:184->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 96 'speclatency' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (4.23ns)   --->   "%r_V_3_i = sub i89 %p_Val2_37, %y_s_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:184->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 97 'sub' 'r_V_3_i' <Predicate = true> <Delay = 4.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (4.23ns)   --->   "%r_V_i = add i89 %p_Val2_37, %y_s_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:184->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 98 'add' 'r_V_i' <Predicate = true> <Delay = 4.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.05ns)   --->   "%tx_V = select i1 %tmp, i89 %r_V_3_i, i89 %r_V_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:184->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 99 'select' 'tx_V' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin) nounwind"   --->   Operation 100 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind"   --->   Operation 101 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:186->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 102 'speclatency' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (4.23ns)   --->   "%r_V_2_i = sub i89 %p_Val2_1, %x_s_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:186->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 103 'sub' 'r_V_2_i' <Predicate = true> <Delay = 4.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (4.23ns)   --->   "%r_V_i1 = add i89 %p_Val2_1, %x_s_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:186->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 104 'add' 'r_V_i1' <Predicate = true> <Delay = 4.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.05ns)   --->   "%ty_V = select i1 %tmp, i89 %r_V_i1, i89 %r_V_2_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:186->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 105 'select' 'ty_V' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%rend54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin1) nounwind"   --->   Operation 106 'specregionend' 'rend54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/2] (3.25ns)   --->   "%p_Val2_40 = load i126* %cordic_ctab_table_12_1, align 16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:187->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 107 'load' 'p_Val2_40' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_Val2_2_cast = call i85 @_ssdm_op_PartSelect.i85.i126.i32.i32(i126 %p_Val2_40, i32 41, i32 125)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:187->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 108 'partselect' 'p_Val2_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_40, i32 40)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:187->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 109 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i1 %tmp_77 to i85" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:187->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 110 'zext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (4.12ns)   --->   "%p_Val2_42 = add i85 %tmp_31_cast, %p_Val2_2_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:187->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 111 'add' 'p_Val2_42' <Predicate = true> <Delay = 4.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.20>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%p_Val2_43_cast = zext i85 %p_Val2_42 to i86" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:187->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 112 'zext' 'p_Val2_43_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_2) nounwind"   --->   Operation 113 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:122->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:188->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 114 'speclatency' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (4.14ns)   --->   "%r_V_4_i = sub i86 %p_Val2_s, %p_Val2_43_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:188->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 115 'sub' 'r_V_4_i' <Predicate = (tmp)> <Delay = 4.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (4.14ns)   --->   "%r_V_i2 = add i86 %p_Val2_s, %p_Val2_43_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:188->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 116 'add' 'r_V_i2' <Predicate = (!tmp)> <Delay = 4.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (1.05ns)   --->   "%tz_V = select i1 %tmp, i86 %r_V_4_i, i86 %r_V_i2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:188->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 117 'select' 'tz_V' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%rend59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_2, i32 %rbegin2) nounwind"   --->   Operation 118 'specregionend' 'rend59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br label %"operator>>=.exit"" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:162->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:724]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.36>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i86.i32(i86 %p_Val2_s, i32 85)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 120 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.05ns)   --->   "%tmp_187_s = select i1 %isneg, i86 %tmp_28, i86 %p_Val2_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 121 'select' 'tmp_187_s' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_16 = call i63 @_ssdm_op_PartSelect.i63.i86.i32.i32(i86 %tmp_187_s, i32 23, i32 85)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 122 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_s = sext i63 %tmp_16 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 123 'sext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (4.06ns)   --->   "%tmp_29 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 124 'ctlz' 'tmp_29' <Predicate = true> <Delay = 4.06> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i64 %tmp_29 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 125 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (2.78ns)   --->   "%tmp_31 = icmp eq i63 %tmp_16, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 126 'icmp' 'tmp_31' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_5 = call i23 @_ssdm_op_PartSelect.i23.i86.i32.i32(i86 %tmp_187_s, i32 22, i32 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 127 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_39 = call i64 @llvm.part.set.i64.i23(i64 -1, i23 %p_Result_5, i32 63, i32 41)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 128 'partset' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (4.06ns)   --->   "%tmp_32 = call i64 @llvm.ctlz.i64(i64 %p_Result_39, i1 true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 129 'ctlz' 'tmp_32' <Predicate = true> <Delay = 4.06> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i64 %tmp_32 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 130 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (2.55ns)   --->   "%NZeros = add nsw i32 %tmp_79, %tmp_80" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 131 'add' 'NZeros' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.69ns)   --->   "%NZeros_i_1_i = select i1 %tmp_31, i32 %NZeros, i32 %tmp_79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 132 'select' 'NZeros_i_1_i' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i32 %NZeros_i_1_i to i11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 133 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 8.27>
ST_7 : Operation 134 [1/1] (2.55ns)   --->   "%j = sub nsw i32 86, %NZeros_i_1_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 134 'sub' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (2.47ns)   --->   "%tmp_34 = icmp eq i32 %NZeros_i_1_i, 86" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 135 'icmp' 'tmp_34' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (2.47ns)   --->   "%tmp_35 = icmp sgt i32 %j, 52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 136 'icmp' 'tmp_35' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (2.55ns)   --->   "%tmp_36 = add nsw i32 -52, %j" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 137 'add' 'tmp_36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.69ns)   --->   "%tmp_37 = select i1 %tmp_35, i32 %tmp_36, i32 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 138 'select' 'tmp_37' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (2.55ns)   --->   "%tmp_38 = add nsw i32 -1, %j" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 139 'add' 'tmp_38' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (2.47ns)   --->   "%tmp_82 = icmp ugt i32 %tmp_37, %tmp_38" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 140 'icmp' 'tmp_82' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i32 %tmp_37 to i7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 141 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i32 %tmp_38 to i7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 142 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 6.55>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_V = sext i86 %tmp_187_s to i87" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 143 'sext' 'tmp_V' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_85 = call i87 @llvm.part.select.i87(i87 %tmp_V, i32 86, i32 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 144 'partselect' 'tmp_85' <Predicate = (tmp_82 & !tmp_34)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (1.87ns)   --->   "%tmp_86 = sub i7 %tmp_83, %tmp_84" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 145 'sub' 'tmp_86' <Predicate = (tmp_82 & !tmp_34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (1.87ns)   --->   "%tmp_87 = sub i7 -42, %tmp_83" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 146 'sub' 'tmp_87' <Predicate = (tmp_82 & !tmp_34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (1.87ns)   --->   "%tmp_88 = sub i7 %tmp_84, %tmp_83" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 147 'sub' 'tmp_88' <Predicate = (!tmp_82 & !tmp_34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_89 = select i1 %tmp_82, i7 %tmp_86, i7 %tmp_88" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 148 'select' 'tmp_89' <Predicate = (!tmp_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_90 = select i1 %tmp_82, i87 %tmp_85, i87 %tmp_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 149 'select' 'tmp_90' <Predicate = (!tmp_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_91 = select i1 %tmp_82, i7 %tmp_87, i7 %tmp_83" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 150 'select' 'tmp_91' <Predicate = (!tmp_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_92 = sub i7 -42, %tmp_89" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 151 'sub' 'tmp_92' <Predicate = (!tmp_34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_93 = zext i7 %tmp_91 to i87" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 152 'zext' 'tmp_93' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (4.68ns) (out node of the LUT)   --->   "%tmp_95 = lshr i87 %tmp_90, %tmp_93" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 153 'lshr' 'tmp_95' <Predicate = (!tmp_34)> <Delay = 4.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (2.47ns)   --->   "%tmp_39 = icmp slt i32 %j, 52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 154 'icmp' 'tmp_39' <Predicate = (!tmp_34)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (2.55ns)   --->   "%tmp_40 = sub nsw i32 52, %j" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 155 'sub' 'tmp_40' <Predicate = (!tmp_34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 6.25>
ST_9 : Operation 156 [1/1] (1.63ns)   --->   "%p_Repl2_27_trunc = sub i11 -1024, %tmp_81" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 156 'sub' 'p_Repl2_27_trunc' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%p_Result_40 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_27_trunc, i52 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 157 'bitconcatenate' 'p_Result_40' <Predicate = (tmp_34)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%tmp_94 = zext i7 %tmp_92 to i87" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 158 'zext' 'tmp_94' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%tmp_96 = lshr i87 -1, %tmp_94" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 159 'lshr' 'tmp_96' <Predicate = (!tmp_34)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%p_Result_s_53 = and i87 %tmp_95, %tmp_96" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 160 'and' 'p_Result_s_53' <Predicate = (!tmp_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%man_V = trunc i87 %p_Result_s_53 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 161 'trunc' 'man_V' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%tmp_41 = select i1 %tmp_39, i32 %tmp_40, i32 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 162 'select' 'tmp_41' <Predicate = (!tmp_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%tmp_42 = zext i32 %tmp_41 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 163 'zext' 'tmp_42' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%man_V_2 = shl i52 %man_V, %tmp_42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 164 'shl' 'man_V_2' <Predicate = (!tmp_34)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%p_Result_41 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_27_trunc, i52 %man_V_2)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 165 'bitconcatenate' 'p_Result_41' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (4.61ns) (out node of the LUT)   --->   "%res_V = select i1 %tmp_34, i64 %p_Result_40, i64 %p_Result_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 166 'select' 'res_V' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%dp = bitcast i64 %res_V to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 167 'bitcast' 'dp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (1.81ns)   --->   "br label %._crit_edge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:726]   --->   Operation 168 'br' <Predicate = true> <Delay = 1.81>

State 10 <SV = 1> <Delay = 8.62>
ST_10 : Operation 169 [30/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 169 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 2> <Delay = 8.62>
ST_11 : Operation 170 [29/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 170 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 3> <Delay = 8.62>
ST_12 : Operation 171 [28/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 171 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 8.62>
ST_13 : Operation 172 [27/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 172 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 8.62>
ST_14 : Operation 173 [26/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 173 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 8.62>
ST_15 : Operation 174 [25/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 174 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 8.62>
ST_16 : Operation 175 [24/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 175 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 8.62>
ST_17 : Operation 176 [23/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 176 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 8.62>
ST_18 : Operation 177 [22/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 177 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 8.62>
ST_19 : Operation 178 [21/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 178 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 8.62>
ST_20 : Operation 179 [20/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 179 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 8.62>
ST_21 : Operation 180 [19/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 180 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 8.62>
ST_22 : Operation 181 [18/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 181 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 8.62>
ST_23 : Operation 182 [17/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 182 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 8.62>
ST_24 : Operation 183 [16/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 183 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 8.62>
ST_25 : Operation 184 [15/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 184 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 8.62>
ST_26 : Operation 185 [14/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 185 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 18> <Delay = 8.62>
ST_27 : Operation 186 [13/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 186 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 19> <Delay = 8.62>
ST_28 : Operation 187 [12/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 187 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 20> <Delay = 8.62>
ST_29 : Operation 188 [11/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 188 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 21> <Delay = 8.62>
ST_30 : Operation 189 [10/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 189 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 22> <Delay = 8.62>
ST_31 : Operation 190 [9/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 190 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 23> <Delay = 8.62>
ST_32 : Operation 191 [8/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 191 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 24> <Delay = 8.62>
ST_33 : Operation 192 [7/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 192 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 25> <Delay = 8.62>
ST_34 : Operation 193 [6/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 193 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 26> <Delay = 8.62>
ST_35 : Operation 194 [5/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 194 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 27> <Delay = 8.62>
ST_36 : Operation 195 [4/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 195 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 28> <Delay = 8.62>
ST_37 : Operation 196 [3/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 196 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 29> <Delay = 8.62>
ST_38 : Operation 197 [2/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 197 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 30> <Delay = 8.62>
ST_39 : Operation 198 [1/31] (8.62ns)   --->   "%tmp_i = fdiv double %y_in_read, %x_in_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:563->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 198 'ddiv' 'tmp_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 31> <Delay = 1.81>
ST_40 : Operation 199 [1/1] (1.81ns)   --->   "br label %._crit_edge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 199 'br' <Predicate = (tmp_s)> <Delay = 1.81>
ST_40 : Operation 200 [1/1] (0.00ns)   --->   "%p_s = phi double [ %tmp_i, %1 ], [ 0.000000e+00, %2 ], [ %dp, %._crit_edge117.i_ifconv ], [ 0.000000e+00, %"cordic_circ_v1<88, 1, 0, 0, 89, 4, 86, 1>.exit" ]"   --->   Operation 200 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 201 [1/1] (0.00ns)   --->   "ret double %p_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:727]   --->   Operation 201 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_ctab_table_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_in_read              (read             ) [ 00000000001111111111111111111111111111110]
y_in_read              (read             ) [ 00000000001111111111111111111111111111110]
p_Val2_33              (bitcast          ) [ 00000000000000000000000000000000000000000]
loc_V                  (partselect       ) [ 00000000000000000000000000000000000000000]
loc_V_4                (trunc            ) [ 00100000000000000000000000000000000000000]
p_Val2_34              (bitcast          ) [ 00000000000000000000000000000000000000000]
loc_V_5                (partselect       ) [ 00000000000000000000000000000000000000000]
loc_V_6                (trunc            ) [ 00000000000000000000000000000000000000000]
rhs_V                  (zext             ) [ 00000000000000000000000000000000000000000]
r_V                    (add              ) [ 00000000000000000000000000000000000000000]
lhs_V                  (zext             ) [ 00000000000000000000000000000000000000000]
tmp_s                  (icmp             ) [ 01111111111111111111111111111111111111111]
StgValue_53            (br               ) [ 00000000000000000000000000000000000000000]
tmp_18                 (icmp             ) [ 01000000000000000000000000000000000000000]
StgValue_55            (br               ) [ 01111111111111111111111111111111111111111]
r_V_1                  (sub              ) [ 00000000000000000000000000000000000000000]
y_V                    (bitconcatenate   ) [ 00100000000000000000000000000000000000000]
tmp_19                 (icmp             ) [ 00100000000000000000000000000000000000000]
isNeg                  (bitselect        ) [ 00100000000000000000000000000000000000000]
tmp_20                 (sub              ) [ 00000000000000000000000000000000000000000]
sh_assign              (select           ) [ 00000000000000000000000000000000000000000]
sh_assign_3_cast       (sext             ) [ 00100000000000000000000000000000000000000]
tmp_24_cast            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_23                 (lshr             ) [ 00000000000000000000000000000000000000000]
sel_tmp                (select           ) [ 00100000000000000000000000000000000000000]
x_V                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
x_V_cast               (zext             ) [ 00111100000000000000000000000000000000000]
y_V_cast               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_21                 (zext             ) [ 00000000000000000000000000000000000000000]
tmp_22                 (shl              ) [ 00000000000000000000000000000000000000000]
sel_tmp_cast           (zext             ) [ 00000000000000000000000000000000000000000]
sel_tmp1               (xor              ) [ 00000000000000000000000000000000000000000]
sel_tmp2               (and              ) [ 00000000000000000000000000000000000000000]
p_Val2_22_ph           (select           ) [ 00111100000000000000000000000000000000000]
StgValue_76            (br               ) [ 00111100000000000000000000000000000000000]
p_Val2_s               (phi              ) [ 00011110000000000000000000000000000000000]
p_Val2_1               (phi              ) [ 00011000000000000000000000000000000000000]
p_Val2_37              (phi              ) [ 00011000000000000000000000000000000000000]
sh_assign_2            (phi              ) [ 00010000000000000000000000000000000000000]
exitcond_i             (icmp             ) [ 00011100000000000000000000000000000000000]
StgValue_82            (speclooptripcount) [ 00000000000000000000000000000000000000000]
k                      (add              ) [ 00111100000000000000000000000000000000000]
StgValue_84            (br               ) [ 00000000000000000000000000000000000000000]
tmp_25                 (zext             ) [ 00000000000000000000000000000000000000000]
y_s_V                  (ashr             ) [ 00001000000000000000000000000000000000000]
x_s_V                  (ashr             ) [ 00001000000000000000000000000000000000000]
tmp_26                 (zext             ) [ 00000000000000000000000000000000000000000]
cordic_ctab_table_12_1 (getelementptr    ) [ 00001000000000000000000000000000000000000]
tmp_24                 (icmp             ) [ 00011100000000000000000000000000000000000]
StgValue_92            (br               ) [ 01011111110000000000000000000000000000001]
tmp_28                 (sub              ) [ 00000010000000000000000000000000000000000]
tmp                    (bitselect        ) [ 00000100000000000000000000000000000000000]
rbegin                 (specregionbegin  ) [ 00000000000000000000000000000000000000000]
StgValue_96            (speclatency      ) [ 00000000000000000000000000000000000000000]
r_V_3_i                (sub              ) [ 00000000000000000000000000000000000000000]
r_V_i                  (add              ) [ 00000000000000000000000000000000000000000]
tx_V                   (select           ) [ 00110100000000000000000000000000000000000]
rend                   (specregionend    ) [ 00000000000000000000000000000000000000000]
rbegin1                (specregionbegin  ) [ 00000000000000000000000000000000000000000]
StgValue_102           (speclatency      ) [ 00000000000000000000000000000000000000000]
r_V_2_i                (sub              ) [ 00000000000000000000000000000000000000000]
r_V_i1                 (add              ) [ 00000000000000000000000000000000000000000]
ty_V                   (select           ) [ 00110100000000000000000000000000000000000]
rend54                 (specregionend    ) [ 00000000000000000000000000000000000000000]
p_Val2_40              (load             ) [ 00000000000000000000000000000000000000000]
p_Val2_2_cast          (partselect       ) [ 00000000000000000000000000000000000000000]
tmp_77                 (bitselect        ) [ 00000000000000000000000000000000000000000]
tmp_31_cast            (zext             ) [ 00000000000000000000000000000000000000000]
p_Val2_42              (add              ) [ 00000100000000000000000000000000000000000]
p_Val2_43_cast         (zext             ) [ 00000000000000000000000000000000000000000]
rbegin2                (specregionbegin  ) [ 00000000000000000000000000000000000000000]
StgValue_114           (speclatency      ) [ 00000000000000000000000000000000000000000]
r_V_4_i                (sub              ) [ 00000000000000000000000000000000000000000]
r_V_i2                 (add              ) [ 00000000000000000000000000000000000000000]
tz_V                   (select           ) [ 00111100000000000000000000000000000000000]
rend59                 (specregionend    ) [ 00000000000000000000000000000000000000000]
StgValue_119           (br               ) [ 00111100000000000000000000000000000000000]
isneg                  (bitselect        ) [ 00000001110000000000000000000000000000000]
tmp_187_s              (select           ) [ 00000001100000000000000000000000000000000]
tmp_16                 (partselect       ) [ 00000000000000000000000000000000000000000]
p_Result_s             (sext             ) [ 00000000000000000000000000000000000000000]
tmp_29                 (ctlz             ) [ 00000000000000000000000000000000000000000]
tmp_79                 (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_31                 (icmp             ) [ 00000000000000000000000000000000000000000]
p_Result_5             (partselect       ) [ 00000000000000000000000000000000000000000]
p_Result_39            (partset          ) [ 00000000000000000000000000000000000000000]
tmp_32                 (ctlz             ) [ 00000000000000000000000000000000000000000]
tmp_80                 (trunc            ) [ 00000000000000000000000000000000000000000]
NZeros                 (add              ) [ 00000000000000000000000000000000000000000]
NZeros_i_1_i           (select           ) [ 00000001000000000000000000000000000000000]
tmp_81                 (trunc            ) [ 00000001110000000000000000000000000000000]
j                      (sub              ) [ 00000000100000000000000000000000000000000]
tmp_34                 (icmp             ) [ 00000000110000000000000000000000000000000]
tmp_35                 (icmp             ) [ 00000000000000000000000000000000000000000]
tmp_36                 (add              ) [ 00000000000000000000000000000000000000000]
tmp_37                 (select           ) [ 00000000000000000000000000000000000000000]
tmp_38                 (add              ) [ 00000000000000000000000000000000000000000]
tmp_82                 (icmp             ) [ 00000000100000000000000000000000000000000]
tmp_83                 (trunc            ) [ 00000000100000000000000000000000000000000]
tmp_84                 (trunc            ) [ 00000000100000000000000000000000000000000]
tmp_V                  (sext             ) [ 00000000000000000000000000000000000000000]
tmp_85                 (partselect       ) [ 00000000000000000000000000000000000000000]
tmp_86                 (sub              ) [ 00000000000000000000000000000000000000000]
tmp_87                 (sub              ) [ 00000000000000000000000000000000000000000]
tmp_88                 (sub              ) [ 00000000000000000000000000000000000000000]
tmp_89                 (select           ) [ 00000000000000000000000000000000000000000]
tmp_90                 (select           ) [ 00000000000000000000000000000000000000000]
tmp_91                 (select           ) [ 00000000000000000000000000000000000000000]
tmp_92                 (sub              ) [ 00000000010000000000000000000000000000000]
tmp_93                 (zext             ) [ 00000000000000000000000000000000000000000]
tmp_95                 (lshr             ) [ 00000000010000000000000000000000000000000]
tmp_39                 (icmp             ) [ 00000000010000000000000000000000000000000]
tmp_40                 (sub              ) [ 00000000010000000000000000000000000000000]
p_Repl2_27_trunc       (sub              ) [ 00000000000000000000000000000000000000000]
p_Result_40            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
tmp_94                 (zext             ) [ 00000000000000000000000000000000000000000]
tmp_96                 (lshr             ) [ 00000000000000000000000000000000000000000]
p_Result_s_53          (and              ) [ 00000000000000000000000000000000000000000]
man_V                  (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_41                 (select           ) [ 00000000000000000000000000000000000000000]
tmp_42                 (zext             ) [ 00000000000000000000000000000000000000000]
man_V_2                (shl              ) [ 00000000000000000000000000000000000000000]
p_Result_41            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
res_V                  (select           ) [ 00000000000000000000000000000000000000000]
dp                     (bitcast          ) [ 01010000010000000000000000000000000000001]
StgValue_168           (br               ) [ 01010000010000000000000000000000000000001]
tmp_i                  (ddiv             ) [ 01010000010000000000000000000000000000001]
StgValue_199           (br               ) [ 00000000000000000000000000000000000000000]
p_s                    (phi              ) [ 00000000000000000000000000000000000000001]
StgValue_201           (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cordic_ctab_table_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_ctab_table_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i86.i1.i52.i33"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i89.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i85.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i126.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i86.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i23"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i87"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="29"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="x_in_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="y_in_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="cordic_ctab_table_12_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="126" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_ctab_table_12_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="126" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_40/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="p_Val2_s_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="86" slack="1"/>
<pin id="143" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Val2_s_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="86" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_Val2_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="89" slack="1"/>
<pin id="155" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Val2_1_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="89" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="89" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="p_Val2_37_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="89" slack="1"/>
<pin id="165" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_37 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Val2_37_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="89" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="86" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_37/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="sh_assign_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="sh_assign_2_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sh_assign_2/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="p_s_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="29"/>
<pin id="186" dir="1" index="1" bw="64" slack="29"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_s_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="64" slack="31"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="4" bw="64" slack="25"/>
<pin id="194" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="64" slack="29"/>
<pin id="196" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="8" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/40 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Val2_33_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_33/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="loc_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="loc_V_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_4/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Val2_34_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_34/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="loc_V_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_5/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="loc_V_6_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_6/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="rhs_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="r_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="0"/>
<pin id="249" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="lhs_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="11" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_18_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="r_V_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="11" slack="0"/>
<pin id="271" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="y_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="86" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="52" slack="0"/>
<pin id="278" dir="0" index="3" bw="1" slack="0"/>
<pin id="279" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_19_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="isNeg_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="12" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_20_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="12" slack="0"/>
<pin id="301" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sh_assign_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="12" slack="0"/>
<pin id="307" dir="0" index="2" bw="12" slack="0"/>
<pin id="308" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sh_assign_3_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_24_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_23_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="86" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sel_tmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="86" slack="0"/>
<pin id="329" dir="0" index="2" bw="86" slack="0"/>
<pin id="330" dir="1" index="3" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="x_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="86" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="52" slack="1"/>
<pin id="338" dir="0" index="3" bw="1" slack="0"/>
<pin id="339" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_V/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="x_V_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="86" slack="0"/>
<pin id="345" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_V_cast/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="y_V_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="86" slack="1"/>
<pin id="349" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_V_cast/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_21_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="1"/>
<pin id="352" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_22_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="86" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sel_tmp_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="86" slack="1"/>
<pin id="361" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp_cast/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sel_tmp1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sel_tmp2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Val2_22_ph_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="89" slack="0"/>
<pin id="375" dir="0" index="2" bw="86" slack="0"/>
<pin id="376" dir="1" index="3" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_22_ph/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="exitcond_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="k_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_25_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="y_s_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="89" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="y_s_V/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="x_s_V_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="89" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="0"/>
<pin id="405" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="x_s_V/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_26_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_24_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="86" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_28_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="86" slack="0"/>
<pin id="422" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="89" slack="1"/>
<pin id="428" dir="0" index="2" bw="8" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="r_V_3_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="89" slack="1"/>
<pin id="435" dir="0" index="1" bw="89" slack="1"/>
<pin id="436" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_3_i/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="r_V_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="89" slack="1"/>
<pin id="440" dir="0" index="1" bw="89" slack="1"/>
<pin id="441" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_i/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tx_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="89" slack="0"/>
<pin id="446" dir="0" index="2" bw="89" slack="0"/>
<pin id="447" dir="1" index="3" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tx_V/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="r_V_2_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="89" slack="1"/>
<pin id="453" dir="0" index="1" bw="89" slack="1"/>
<pin id="454" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2_i/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="r_V_i1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="89" slack="1"/>
<pin id="458" dir="0" index="1" bw="89" slack="1"/>
<pin id="459" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_i1/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="ty_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="89" slack="0"/>
<pin id="464" dir="0" index="2" bw="89" slack="0"/>
<pin id="465" dir="1" index="3" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ty_V/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_Val2_2_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="85" slack="0"/>
<pin id="471" dir="0" index="1" bw="126" slack="0"/>
<pin id="472" dir="0" index="2" bw="7" slack="0"/>
<pin id="473" dir="0" index="3" bw="8" slack="0"/>
<pin id="474" dir="1" index="4" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2_cast/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_77_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="126" slack="0"/>
<pin id="482" dir="0" index="2" bw="7" slack="0"/>
<pin id="483" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_31_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_Val2_42_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="85" slack="0"/>
<pin id="494" dir="1" index="2" bw="85" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_42/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_Val2_43_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="85" slack="1"/>
<pin id="499" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_43_cast/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="r_V_4_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="86" slack="2"/>
<pin id="502" dir="0" index="1" bw="85" slack="0"/>
<pin id="503" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_4_i/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="r_V_i2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="86" slack="2"/>
<pin id="508" dir="0" index="1" bw="85" slack="0"/>
<pin id="509" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_i2/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tz_V_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="86" slack="0"/>
<pin id="515" dir="0" index="2" bw="86" slack="0"/>
<pin id="516" dir="1" index="3" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tz_V/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="isneg_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="86" slack="1"/>
<pin id="522" dir="0" index="2" bw="8" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_187_s_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="86" slack="1"/>
<pin id="530" dir="0" index="2" bw="86" slack="1"/>
<pin id="531" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_187_s/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_16_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="63" slack="0"/>
<pin id="536" dir="0" index="1" bw="86" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="0" index="3" bw="8" slack="0"/>
<pin id="539" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_s_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="63" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_29_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="0" index="1" bw="63" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_79_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_31_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="63" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Result_5_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="23" slack="0"/>
<pin id="568" dir="0" index="1" bw="86" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="0" index="3" bw="1" slack="0"/>
<pin id="571" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_Result_39_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="23" slack="0"/>
<pin id="580" dir="0" index="3" bw="7" slack="0"/>
<pin id="581" dir="0" index="4" bw="7" slack="0"/>
<pin id="582" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_39/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_32_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_80_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="NZeros_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="NZeros_i_1_i_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="32" slack="0"/>
<pin id="610" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NZeros_i_1_i/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_81_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="j_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_34_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_35_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="7" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_36_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_37_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_38_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_82_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_82/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_83_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_83/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_84_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_84/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_V_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="86" slack="2"/>
<pin id="670" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_85_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="87" slack="0"/>
<pin id="673" dir="0" index="1" bw="86" slack="0"/>
<pin id="674" dir="0" index="2" bw="8" slack="0"/>
<pin id="675" dir="0" index="3" bw="1" slack="0"/>
<pin id="676" dir="1" index="4" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_86_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="1"/>
<pin id="683" dir="0" index="1" bw="7" slack="1"/>
<pin id="684" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_86/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_87_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="7" slack="0"/>
<pin id="687" dir="0" index="1" bw="7" slack="1"/>
<pin id="688" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_87/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_88_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="1"/>
<pin id="692" dir="0" index="1" bw="7" slack="1"/>
<pin id="693" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_88/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_89_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="7" slack="0"/>
<pin id="697" dir="0" index="2" bw="7" slack="0"/>
<pin id="698" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_89/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_90_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="0" index="1" bw="87" slack="0"/>
<pin id="704" dir="0" index="2" bw="86" slack="0"/>
<pin id="705" dir="1" index="3" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_91_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="0" index="1" bw="7" slack="0"/>
<pin id="711" dir="0" index="2" bw="7" slack="1"/>
<pin id="712" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_91/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_92_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="7" slack="0"/>
<pin id="716" dir="0" index="1" bw="7" slack="0"/>
<pin id="717" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_92/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_93_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="0"/>
<pin id="722" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_93/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_95_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="87" slack="0"/>
<pin id="726" dir="0" index="1" bw="7" slack="0"/>
<pin id="727" dir="1" index="2" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_95/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_39_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="0" index="1" bw="7" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_40_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="1"/>
<pin id="738" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_40/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_Repl2_27_trunc_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="0"/>
<pin id="742" dir="0" index="1" bw="11" slack="3"/>
<pin id="743" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Repl2_27_trunc/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Result_40_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="3"/>
<pin id="748" dir="0" index="2" bw="11" slack="0"/>
<pin id="749" dir="0" index="3" bw="1" slack="0"/>
<pin id="750" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_40/9 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_94_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="1"/>
<pin id="756" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_96_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="7" slack="0"/>
<pin id="760" dir="1" index="2" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_96/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Result_s_53_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="87" slack="1"/>
<pin id="765" dir="0" index="1" bw="87" slack="0"/>
<pin id="766" dir="1" index="2" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s_53/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="man_V_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="87" slack="0"/>
<pin id="770" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="man_V/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_41_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_41/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_42_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="782" class="1004" name="man_V_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="52" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="man_V_2/9 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_Result_41_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="3"/>
<pin id="791" dir="0" index="2" bw="11" slack="0"/>
<pin id="792" dir="0" index="3" bw="52" slack="0"/>
<pin id="793" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_41/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="res_V_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="2"/>
<pin id="799" dir="0" index="1" bw="64" slack="0"/>
<pin id="800" dir="0" index="2" bw="64" slack="0"/>
<pin id="801" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_V/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="dp_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="0"/>
<pin id="806" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp/9 "/>
</bind>
</comp>

<comp id="808" class="1005" name="x_in_read_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="64" slack="1"/>
<pin id="810" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_in_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="y_in_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_in_read "/>
</bind>
</comp>

<comp id="818" class="1005" name="loc_V_4_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="52" slack="1"/>
<pin id="820" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_4 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_s_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="31"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="830" class="1005" name="y_V_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="86" slack="1"/>
<pin id="832" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_19_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="840" class="1005" name="isNeg_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="845" class="1005" name="sh_assign_3_cast_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_3_cast "/>
</bind>
</comp>

<comp id="850" class="1005" name="sel_tmp_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="86" slack="1"/>
<pin id="852" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="855" class="1005" name="x_V_cast_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="89" slack="1"/>
<pin id="857" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="x_V_cast "/>
</bind>
</comp>

<comp id="860" class="1005" name="p_Val2_22_ph_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="89" slack="1"/>
<pin id="862" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22_ph "/>
</bind>
</comp>

<comp id="868" class="1005" name="k_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="0"/>
<pin id="870" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="873" class="1005" name="y_s_V_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="89" slack="1"/>
<pin id="875" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="y_s_V "/>
</bind>
</comp>

<comp id="879" class="1005" name="x_s_V_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="89" slack="1"/>
<pin id="881" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="x_s_V "/>
</bind>
</comp>

<comp id="885" class="1005" name="cordic_ctab_table_12_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="7" slack="1"/>
<pin id="887" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cordic_ctab_table_12_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_28_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="86" slack="1"/>
<pin id="895" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="903" class="1005" name="tx_V_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="89" slack="1"/>
<pin id="905" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="tx_V "/>
</bind>
</comp>

<comp id="908" class="1005" name="ty_V_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="89" slack="1"/>
<pin id="910" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="ty_V "/>
</bind>
</comp>

<comp id="913" class="1005" name="p_Val2_42_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="85" slack="1"/>
<pin id="915" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_42 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tz_V_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="86" slack="1"/>
<pin id="920" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tz_V "/>
</bind>
</comp>

<comp id="923" class="1005" name="isneg_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="3"/>
<pin id="925" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_187_s_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="86" slack="2"/>
<pin id="931" dir="1" index="1" bw="86" slack="2"/>
</pin_list>
<bind>
<opset="tmp_187_s "/>
</bind>
</comp>

<comp id="934" class="1005" name="NZeros_i_1_i_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="NZeros_i_1_i "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_81_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="11" slack="3"/>
<pin id="942" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="945" class="1005" name="j_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_34_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_82_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_83_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="7" slack="1"/>
<pin id="965" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_84_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="7" slack="1"/>
<pin id="973" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="977" class="1005" name="tmp_92_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="7" slack="1"/>
<pin id="979" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_95_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="87" slack="1"/>
<pin id="984" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_39_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_40_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="997" class="1005" name="dp_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="64" slack="25"/>
<pin id="999" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="dp "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_i_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="1"/>
<pin id="1004" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="162"><net_src comp="156" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="114" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="198"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="184" pin="1"/><net_sink comp="188" pin=6"/></net>

<net id="204"><net_src comp="122" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="116" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="116" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="206" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="122" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="224" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="228" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="210" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="246" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="228" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="252" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="242" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="238" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="210" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="228" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="268" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="268" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="290" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="268" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="274" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="284" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="274" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="320" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="340"><net_src comp="18" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="346"><net_src comp="334" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="353" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="359" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="177" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="177" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="177" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="156" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="166" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="392" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="177" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="417"><net_src comp="145" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="30" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="145" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="153" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="163" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="163" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="425" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="433" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="438" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="153" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="153" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="425" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="461" pin=2"/></net>

<net id="475"><net_src comp="62" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="135" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="64" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="66" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="484"><net_src comp="68" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="135" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="469" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="504"><net_src comp="141" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="141" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="497" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="500" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="506" pin="2"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="74" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="141" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="141" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="78" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="527" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="80" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="76" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="534" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="82" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="534" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="84" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="86" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="527" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="88" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="54" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="583"><net_src comp="90" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="92" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="566" pin="4"/><net_sink comp="576" pin=2"/></net>

<net id="586"><net_src comp="94" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="587"><net_src comp="64" pin="0"/><net_sink comp="576" pin=4"/></net>

<net id="593"><net_src comp="82" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="576" pin="5"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="20" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="556" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="560" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="556" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="96" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="96" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="618" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="10" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="98" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="618" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="628" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="54" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="100" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="618" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="640" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="640" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="648" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="677"><net_src comp="102" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="96" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="54" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="689"><net_src comp="104" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="699"><net_src comp="681" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="671" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="707"><net_src comp="668" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="685" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="104" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="694" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="708" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="701" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="10" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="10" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="106" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="751"><net_src comp="108" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="740" pin="2"/><net_sink comp="745" pin=2"/></net>

<net id="753"><net_src comp="110" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="761"><net_src comp="112" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="763" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="54" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="772" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="768" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="778" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="794"><net_src comp="108" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="740" pin="2"/><net_sink comp="788" pin=2"/></net>

<net id="796"><net_src comp="782" pin="2"/><net_sink comp="788" pin=3"/></net>

<net id="802"><net_src comp="745" pin="4"/><net_sink comp="797" pin=1"/></net>

<net id="803"><net_src comp="788" pin="4"/><net_sink comp="797" pin=2"/></net>

<net id="807"><net_src comp="797" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="116" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="816"><net_src comp="122" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="821"><net_src comp="220" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="826"><net_src comp="256" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="833"><net_src comp="274" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="838"><net_src comp="284" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="843"><net_src comp="290" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="848"><net_src comp="312" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="853"><net_src comp="326" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="858"><net_src comp="343" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="863"><net_src comp="372" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="871"><net_src comp="386" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="876"><net_src comp="396" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="882"><net_src comp="402" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="888"><net_src comp="128" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="896"><net_src comp="419" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="901"><net_src comp="425" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="906"><net_src comp="443" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="911"><net_src comp="461" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="916"><net_src comp="491" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="921"><net_src comp="512" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="926"><net_src comp="519" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="932"><net_src comp="527" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="937"><net_src comp="606" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="943"><net_src comp="614" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="948"><net_src comp="618" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="954"><net_src comp="623" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="959"><net_src comp="654" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="962"><net_src comp="956" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="966"><net_src comp="660" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="970"><net_src comp="963" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="974"><net_src comp="664" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="980"><net_src comp="714" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="985"><net_src comp="724" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="990"><net_src comp="730" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="995"><net_src comp="735" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1000"><net_src comp="804" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="188" pin=4"/></net>

<net id="1005"><net_src comp="200" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: atan2_generic : y_in | {1 }
	Port: atan2_generic : x_in | {1 }
	Port: atan2_generic : cordic_ctab_table_12 | {3 4 }
  - Chain level:
	State 1
		loc_V : 1
		loc_V_4 : 1
		loc_V_5 : 1
		loc_V_6 : 1
		rhs_V : 2
		r_V : 3
		lhs_V : 2
		tmp_s : 4
		StgValue_53 : 5
		tmp_18 : 2
		StgValue_55 : 3
		r_V_1 : 3
		y_V : 2
		tmp_19 : 2
		isNeg : 4
		tmp_20 : 4
		sh_assign : 5
		sh_assign_3_cast : 6
		tmp_24_cast : 7
		tmp_23 : 8
		sel_tmp : 9
	State 2
		x_V_cast : 1
		tmp_22 : 1
	State 3
		exitcond_i : 1
		k : 1
		StgValue_84 : 2
		tmp_25 : 1
		y_s_V : 2
		x_s_V : 2
		tmp_26 : 1
		cordic_ctab_table_12_1 : 2
		p_Val2_40 : 3
		tmp_24 : 1
		StgValue_92 : 2
		tmp_28 : 1
	State 4
		tx_V : 1
		rend : 1
		ty_V : 1
		rend54 : 1
		p_Val2_2_cast : 1
		tmp_77 : 1
		tmp_31_cast : 2
		p_Val2_42 : 3
	State 5
		r_V_4_i : 1
		r_V_i2 : 1
		tz_V : 2
		rend59 : 1
	State 6
		tmp_187_s : 1
		tmp_16 : 2
		p_Result_s : 3
		tmp_29 : 4
		tmp_79 : 5
		tmp_31 : 3
		p_Result_5 : 2
		p_Result_39 : 3
		tmp_32 : 4
		tmp_80 : 5
		NZeros : 6
		NZeros_i_1_i : 7
		tmp_81 : 8
	State 7
		tmp_35 : 1
		tmp_36 : 1
		tmp_37 : 2
		tmp_38 : 1
		tmp_82 : 3
		tmp_83 : 3
		tmp_84 : 2
	State 8
		tmp_85 : 1
		tmp_89 : 1
		tmp_90 : 2
		tmp_91 : 1
		tmp_92 : 2
		tmp_93 : 2
		tmp_95 : 3
	State 9
		p_Result_40 : 1
		tmp_96 : 1
		p_Result_s_53 : 2
		man_V : 2
		tmp_42 : 1
		man_V_2 : 3
		p_Result_41 : 4
		res_V : 5
		dp : 6
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		p_s : 1
		StgValue_201 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   ddiv   |        grp_fu_200       |    0    |   3211  |   3658  |
|----------|-------------------------|---------|---------|---------|
|          |     sh_assign_fu_304    |    0    |    0    |    12   |
|          |      sel_tmp_fu_326     |    0    |    0    |    86   |
|          |   p_Val2_22_ph_fu_372   |    0    |    0    |    89   |
|          |       tx_V_fu_443       |    0    |    0    |    89   |
|          |       ty_V_fu_461       |    0    |    0    |    89   |
|          |       tz_V_fu_512       |    0    |    0    |    86   |
|  select  |     tmp_187_s_fu_527    |    0    |    0    |    86   |
|          |   NZeros_i_1_i_fu_606   |    0    |    0    |    32   |
|          |      tmp_37_fu_640      |    0    |    0    |    32   |
|          |      tmp_89_fu_694      |    0    |    0    |    7    |
|          |      tmp_90_fu_701      |    0    |    0    |    87   |
|          |      tmp_91_fu_708      |    0    |    0    |    7    |
|          |      tmp_41_fu_772      |    0    |    0    |    32   |
|          |       res_V_fu_797      |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |       y_s_V_fu_396      |    0    |    0    |   283   |
|          |       x_s_V_fu_402      |    0    |    0    |   283   |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_23_fu_320      |    0    |    0    |   271   |
|   lshr   |      tmp_95_fu_724      |    0    |    0    |   275   |
|          |      tmp_96_fu_757      |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|          |       r_V_1_fu_268      |    0    |    0    |    13   |
|          |      tmp_20_fu_298      |    0    |    0    |    12   |
|          |      tmp_28_fu_419      |    0    |    0    |    93   |
|          |      r_V_3_i_fu_433     |    0    |    0    |    96   |
|          |      r_V_2_i_fu_451     |    0    |    0    |    96   |
|          |      r_V_4_i_fu_500     |    0    |    0    |    93   |
|    sub   |         j_fu_618        |    0    |    0    |    39   |
|          |      tmp_86_fu_681      |    0    |    0    |    15   |
|          |      tmp_87_fu_685      |    0    |    0    |    15   |
|          |      tmp_88_fu_690      |    0    |    0    |    15   |
|          |      tmp_92_fu_714      |    0    |    0    |    15   |
|          |      tmp_40_fu_735      |    0    |    0    |    39   |
|          | p_Repl2_27_trunc_fu_740 |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |        r_V_fu_246       |    0    |    0    |    13   |
|          |         k_fu_386        |    0    |    0    |    15   |
|          |       r_V_i_fu_438      |    0    |    0    |    96   |
|          |      r_V_i1_fu_456      |    0    |    0    |    96   |
|    add   |     p_Val2_42_fu_491    |    0    |    0    |    92   |
|          |      r_V_i2_fu_506      |    0    |    0    |    93   |
|          |      NZeros_fu_600      |    0    |    0    |    39   |
|          |      tmp_36_fu_634      |    0    |    0    |    39   |
|          |      tmp_38_fu_648      |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|    shl   |      tmp_22_fu_353      |    0    |    0    |   271   |
|          |      man_V_2_fu_782     |    0    |    0    |   158   |
|----------|-------------------------|---------|---------|---------|
|   ctlz   |      tmp_29_fu_548      |    0    |    73   |    71   |
|          |      tmp_32_fu_588      |    0    |    73   |    71   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_256      |    0    |    0    |    13   |
|          |      tmp_18_fu_262      |    0    |    0    |    13   |
|          |      tmp_19_fu_284      |    0    |    0    |    13   |
|          |    exitcond_i_fu_380    |    0    |    0    |    11   |
|   icmp   |      tmp_24_fu_413      |    0    |    0    |    50   |
|          |      tmp_31_fu_560      |    0    |    0    |    29   |
|          |      tmp_34_fu_623      |    0    |    0    |    18   |
|          |      tmp_35_fu_628      |    0    |    0    |    18   |
|          |      tmp_82_fu_654      |    0    |    0    |    18   |
|          |      tmp_39_fu_730      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    and   |     sel_tmp2_fu_367     |    0    |    0    |    2    |
|          |   p_Result_s_53_fu_763  |    0    |    0    |    87   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     sel_tmp1_fu_362     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |  x_in_read_read_fu_116  |    0    |    0    |    0    |
|          |  y_in_read_read_fu_122  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       loc_V_fu_210      |    0    |    0    |    0    |
|          |      loc_V_5_fu_228     |    0    |    0    |    0    |
|partselect|   p_Val2_2_cast_fu_469  |    0    |    0    |    0    |
|          |      tmp_16_fu_534      |    0    |    0    |    0    |
|          |    p_Result_5_fu_566    |    0    |    0    |    0    |
|          |      tmp_85_fu_671      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      loc_V_4_fu_220     |    0    |    0    |    0    |
|          |      loc_V_6_fu_238     |    0    |    0    |    0    |
|          |      tmp_79_fu_556      |    0    |    0    |    0    |
|   trunc  |      tmp_80_fu_596      |    0    |    0    |    0    |
|          |      tmp_81_fu_614      |    0    |    0    |    0    |
|          |      tmp_83_fu_660      |    0    |    0    |    0    |
|          |      tmp_84_fu_664      |    0    |    0    |    0    |
|          |       man_V_fu_768      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       rhs_V_fu_242      |    0    |    0    |    0    |
|          |       lhs_V_fu_252      |    0    |    0    |    0    |
|          |    tmp_24_cast_fu_316   |    0    |    0    |    0    |
|          |     x_V_cast_fu_343     |    0    |    0    |    0    |
|          |     y_V_cast_fu_347     |    0    |    0    |    0    |
|          |      tmp_21_fu_350      |    0    |    0    |    0    |
|   zext   |   sel_tmp_cast_fu_359   |    0    |    0    |    0    |
|          |      tmp_25_fu_392      |    0    |    0    |    0    |
|          |      tmp_26_fu_408      |    0    |    0    |    0    |
|          |    tmp_31_cast_fu_487   |    0    |    0    |    0    |
|          |  p_Val2_43_cast_fu_497  |    0    |    0    |    0    |
|          |      tmp_93_fu_720      |    0    |    0    |    0    |
|          |      tmp_94_fu_754      |    0    |    0    |    0    |
|          |      tmp_42_fu_778      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        y_V_fu_274       |    0    |    0    |    0    |
|bitconcatenate|        x_V_fu_334       |    0    |    0    |    0    |
|          |    p_Result_40_fu_745   |    0    |    0    |    0    |
|          |    p_Result_41_fu_788   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       isNeg_fu_290      |    0    |    0    |    0    |
| bitselect|        tmp_fu_425       |    0    |    0    |    0    |
|          |      tmp_77_fu_479      |    0    |    0    |    0    |
|          |       isneg_fu_519      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | sh_assign_3_cast_fu_312 |    0    |    0    |    0    |
|   sext   |    p_Result_s_fu_544    |    0    |    0    |    0    |
|          |       tmp_V_fu_668      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  partset |    p_Result_39_fu_576   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   3357  |   7524  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     NZeros_i_1_i_reg_934     |   32   |
|cordic_ctab_table_12_1_reg_885|    7   |
|          dp_reg_997          |   64   |
|         isNeg_reg_840        |    1   |
|         isneg_reg_923        |    1   |
|           j_reg_945          |   32   |
|           k_reg_868          |    7   |
|        loc_V_4_reg_818       |   52   |
|       p_Val2_1_reg_153       |   89   |
|     p_Val2_22_ph_reg_860     |   89   |
|       p_Val2_37_reg_163      |   89   |
|       p_Val2_42_reg_913      |   85   |
|       p_Val2_s_reg_141       |   86   |
|          p_s_reg_184         |   64   |
|        sel_tmp_reg_850       |   86   |
|      sh_assign_2_reg_173     |    7   |
|   sh_assign_3_cast_reg_845   |   32   |
|       tmp_187_s_reg_929      |   86   |
|        tmp_19_reg_835        |    1   |
|        tmp_28_reg_893        |   86   |
|        tmp_34_reg_951        |    1   |
|        tmp_39_reg_987        |    1   |
|        tmp_40_reg_992        |   32   |
|        tmp_81_reg_940        |   11   |
|        tmp_82_reg_956        |    1   |
|        tmp_83_reg_963        |    7   |
|        tmp_84_reg_971        |    7   |
|        tmp_92_reg_977        |    7   |
|        tmp_95_reg_982        |   87   |
|        tmp_i_reg_1002        |   64   |
|          tmp_reg_898         |    1   |
|         tmp_s_reg_823        |    1   |
|         tx_V_reg_903         |   89   |
|         ty_V_reg_908         |   89   |
|         tz_V_reg_918         |   86   |
|       x_V_cast_reg_855       |   89   |
|       x_in_read_reg_808      |   64   |
|         x_s_V_reg_879        |   89   |
|          y_V_reg_830         |   86   |
|       y_in_read_reg_813      |   64   |
|         y_s_V_reg_873        |   89   |
+------------------------------+--------+
|             Total            |  1961  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |   7  |   14   ||    9    |
|  p_Val2_s_reg_141 |  p0  |   2  |  86  |   172  ||    9    |
|     grp_fu_200    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_200    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   442  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  3357  |  7524  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |  1961  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |  5318  |  7560  |
+-----------+--------+--------+--------+--------+
