#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x172c000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16fa320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1701a90 .functor NOT 1, L_0x1757d80, C4<0>, C4<0>, C4<0>;
L_0x1757b60 .functor XOR 2, L_0x1757a00, L_0x1757ac0, C4<00>, C4<00>;
L_0x1757c70 .functor XOR 2, L_0x1757b60, L_0x1757bd0, C4<00>, C4<00>;
v0x1754460_0 .net *"_ivl_10", 1 0, L_0x1757bd0;  1 drivers
v0x1754560_0 .net *"_ivl_12", 1 0, L_0x1757c70;  1 drivers
v0x1754640_0 .net *"_ivl_2", 1 0, L_0x1757940;  1 drivers
v0x1754700_0 .net *"_ivl_4", 1 0, L_0x1757a00;  1 drivers
v0x17547e0_0 .net *"_ivl_6", 1 0, L_0x1757ac0;  1 drivers
v0x1754910_0 .net *"_ivl_8", 1 0, L_0x1757b60;  1 drivers
v0x17549f0_0 .net "a", 0 0, v0x17523a0_0;  1 drivers
v0x1754a90_0 .net "b", 0 0, v0x1752440_0;  1 drivers
v0x1754b30_0 .net "c", 0 0, v0x17524e0_0;  1 drivers
v0x1754bd0_0 .var "clk", 0 0;
v0x1754c70_0 .net "d", 0 0, v0x1752620_0;  1 drivers
v0x1754d10_0 .net "out_pos_dut", 0 0, L_0x17577b0;  1 drivers
v0x1754db0_0 .net "out_pos_ref", 0 0, L_0x17563f0;  1 drivers
v0x1754e50_0 .net "out_sop_dut", 0 0, L_0x1756c60;  1 drivers
v0x1754ef0_0 .net "out_sop_ref", 0 0, L_0x172d510;  1 drivers
v0x1754f90_0 .var/2u "stats1", 223 0;
v0x1755030_0 .var/2u "strobe", 0 0;
v0x17551e0_0 .net "tb_match", 0 0, L_0x1757d80;  1 drivers
v0x17552b0_0 .net "tb_mismatch", 0 0, L_0x1701a90;  1 drivers
v0x1755350_0 .net "wavedrom_enable", 0 0, v0x17528f0_0;  1 drivers
v0x1755420_0 .net "wavedrom_title", 511 0, v0x1752990_0;  1 drivers
L_0x1757940 .concat [ 1 1 0 0], L_0x17563f0, L_0x172d510;
L_0x1757a00 .concat [ 1 1 0 0], L_0x17563f0, L_0x172d510;
L_0x1757ac0 .concat [ 1 1 0 0], L_0x17577b0, L_0x1756c60;
L_0x1757bd0 .concat [ 1 1 0 0], L_0x17563f0, L_0x172d510;
L_0x1757d80 .cmp/eeq 2, L_0x1757940, L_0x1757c70;
S_0x16fe7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16fa320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1701e70 .functor AND 1, v0x17524e0_0, v0x1752620_0, C4<1>, C4<1>;
L_0x1702250 .functor NOT 1, v0x17523a0_0, C4<0>, C4<0>, C4<0>;
L_0x1702630 .functor NOT 1, v0x1752440_0, C4<0>, C4<0>, C4<0>;
L_0x17028b0 .functor AND 1, L_0x1702250, L_0x1702630, C4<1>, C4<1>;
L_0x1719af0 .functor AND 1, L_0x17028b0, v0x17524e0_0, C4<1>, C4<1>;
L_0x172d510 .functor OR 1, L_0x1701e70, L_0x1719af0, C4<0>, C4<0>;
L_0x1755870 .functor NOT 1, v0x1752440_0, C4<0>, C4<0>, C4<0>;
L_0x17558e0 .functor OR 1, L_0x1755870, v0x1752620_0, C4<0>, C4<0>;
L_0x17559f0 .functor AND 1, v0x17524e0_0, L_0x17558e0, C4<1>, C4<1>;
L_0x1755ab0 .functor NOT 1, v0x17523a0_0, C4<0>, C4<0>, C4<0>;
L_0x1755b80 .functor OR 1, L_0x1755ab0, v0x1752440_0, C4<0>, C4<0>;
L_0x1755bf0 .functor AND 1, L_0x17559f0, L_0x1755b80, C4<1>, C4<1>;
L_0x1755d70 .functor NOT 1, v0x1752440_0, C4<0>, C4<0>, C4<0>;
L_0x1755de0 .functor OR 1, L_0x1755d70, v0x1752620_0, C4<0>, C4<0>;
L_0x1755d00 .functor AND 1, v0x17524e0_0, L_0x1755de0, C4<1>, C4<1>;
L_0x1755f70 .functor NOT 1, v0x17523a0_0, C4<0>, C4<0>, C4<0>;
L_0x1756070 .functor OR 1, L_0x1755f70, v0x1752620_0, C4<0>, C4<0>;
L_0x1756130 .functor AND 1, L_0x1755d00, L_0x1756070, C4<1>, C4<1>;
L_0x17562e0 .functor XNOR 1, L_0x1755bf0, L_0x1756130, C4<0>, C4<0>;
v0x17013c0_0 .net *"_ivl_0", 0 0, L_0x1701e70;  1 drivers
v0x17017c0_0 .net *"_ivl_12", 0 0, L_0x1755870;  1 drivers
v0x1701ba0_0 .net *"_ivl_14", 0 0, L_0x17558e0;  1 drivers
v0x1701f80_0 .net *"_ivl_16", 0 0, L_0x17559f0;  1 drivers
v0x1702360_0 .net *"_ivl_18", 0 0, L_0x1755ab0;  1 drivers
v0x1702740_0 .net *"_ivl_2", 0 0, L_0x1702250;  1 drivers
v0x17029c0_0 .net *"_ivl_20", 0 0, L_0x1755b80;  1 drivers
v0x1750910_0 .net *"_ivl_24", 0 0, L_0x1755d70;  1 drivers
v0x17509f0_0 .net *"_ivl_26", 0 0, L_0x1755de0;  1 drivers
v0x1750ad0_0 .net *"_ivl_28", 0 0, L_0x1755d00;  1 drivers
v0x1750bb0_0 .net *"_ivl_30", 0 0, L_0x1755f70;  1 drivers
v0x1750c90_0 .net *"_ivl_32", 0 0, L_0x1756070;  1 drivers
v0x1750d70_0 .net *"_ivl_36", 0 0, L_0x17562e0;  1 drivers
L_0x7fdc89dd2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1750e30_0 .net *"_ivl_38", 0 0, L_0x7fdc89dd2018;  1 drivers
v0x1750f10_0 .net *"_ivl_4", 0 0, L_0x1702630;  1 drivers
v0x1750ff0_0 .net *"_ivl_6", 0 0, L_0x17028b0;  1 drivers
v0x17510d0_0 .net *"_ivl_8", 0 0, L_0x1719af0;  1 drivers
v0x17511b0_0 .net "a", 0 0, v0x17523a0_0;  alias, 1 drivers
v0x1751270_0 .net "b", 0 0, v0x1752440_0;  alias, 1 drivers
v0x1751330_0 .net "c", 0 0, v0x17524e0_0;  alias, 1 drivers
v0x17513f0_0 .net "d", 0 0, v0x1752620_0;  alias, 1 drivers
v0x17514b0_0 .net "out_pos", 0 0, L_0x17563f0;  alias, 1 drivers
v0x1751570_0 .net "out_sop", 0 0, L_0x172d510;  alias, 1 drivers
v0x1751630_0 .net "pos0", 0 0, L_0x1755bf0;  1 drivers
v0x17516f0_0 .net "pos1", 0 0, L_0x1756130;  1 drivers
L_0x17563f0 .functor MUXZ 1, L_0x7fdc89dd2018, L_0x1755bf0, L_0x17562e0, C4<>;
S_0x1751870 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16fa320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17523a0_0 .var "a", 0 0;
v0x1752440_0 .var "b", 0 0;
v0x17524e0_0 .var "c", 0 0;
v0x1752580_0 .net "clk", 0 0, v0x1754bd0_0;  1 drivers
v0x1752620_0 .var "d", 0 0;
v0x1752710_0 .var/2u "fail", 0 0;
v0x17527b0_0 .var/2u "fail1", 0 0;
v0x1752850_0 .net "tb_match", 0 0, L_0x1757d80;  alias, 1 drivers
v0x17528f0_0 .var "wavedrom_enable", 0 0;
v0x1752990_0 .var "wavedrom_title", 511 0;
E_0x170d3b0/0 .event negedge, v0x1752580_0;
E_0x170d3b0/1 .event posedge, v0x1752580_0;
E_0x170d3b0 .event/or E_0x170d3b0/0, E_0x170d3b0/1;
S_0x1751ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1751870;
 .timescale -12 -12;
v0x1751de0_0 .var/2s "i", 31 0;
E_0x170d250 .event posedge, v0x1752580_0;
S_0x1751ee0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1751870;
 .timescale -12 -12;
v0x17520e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17521c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1751870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1752b70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16fa320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17565a0 .functor AND 1, v0x17524e0_0, v0x1752620_0, C4<1>, C4<1>;
L_0x1756850 .functor NOT 1, v0x17523a0_0, C4<0>, C4<0>, C4<0>;
L_0x17568e0 .functor NOT 1, v0x1752440_0, C4<0>, C4<0>, C4<0>;
L_0x1756a60 .functor AND 1, L_0x1756850, L_0x17568e0, C4<1>, C4<1>;
L_0x1756ba0 .functor AND 1, L_0x1756a60, v0x17524e0_0, C4<1>, C4<1>;
L_0x1756c60 .functor OR 1, L_0x17565a0, L_0x1756ba0, C4<0>, C4<0>;
L_0x1756e00 .functor NOT 1, v0x1752440_0, C4<0>, C4<0>, C4<0>;
L_0x1756e70 .functor OR 1, L_0x1756e00, v0x1752620_0, C4<0>, C4<0>;
L_0x1756f80 .functor AND 1, v0x17524e0_0, L_0x1756e70, C4<1>, C4<1>;
L_0x1757040 .functor NOT 1, v0x17523a0_0, C4<0>, C4<0>, C4<0>;
L_0x1757220 .functor OR 1, L_0x1757040, v0x1752440_0, C4<0>, C4<0>;
L_0x1757290 .functor AND 1, L_0x1756f80, L_0x1757220, C4<1>, C4<1>;
L_0x1757410 .functor NOT 1, v0x17523a0_0, C4<0>, C4<0>, C4<0>;
L_0x1757480 .functor OR 1, L_0x1757410, v0x1752620_0, C4<0>, C4<0>;
L_0x17573a0 .functor AND 1, v0x17524e0_0, L_0x1757480, C4<1>, C4<1>;
L_0x1757610 .functor XNOR 1, L_0x1757290, L_0x17573a0, C4<0>, C4<0>;
v0x1752d30_0 .net *"_ivl_12", 0 0, L_0x1756e00;  1 drivers
v0x1752e10_0 .net *"_ivl_14", 0 0, L_0x1756e70;  1 drivers
v0x1752ef0_0 .net *"_ivl_16", 0 0, L_0x1756f80;  1 drivers
v0x1752fe0_0 .net *"_ivl_18", 0 0, L_0x1757040;  1 drivers
v0x17530c0_0 .net *"_ivl_2", 0 0, L_0x1756850;  1 drivers
v0x17531f0_0 .net *"_ivl_20", 0 0, L_0x1757220;  1 drivers
v0x17532d0_0 .net *"_ivl_24", 0 0, L_0x1757410;  1 drivers
v0x17533b0_0 .net *"_ivl_26", 0 0, L_0x1757480;  1 drivers
v0x1753490_0 .net *"_ivl_30", 0 0, L_0x1757610;  1 drivers
L_0x7fdc89dd2060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17535e0_0 .net *"_ivl_32", 0 0, L_0x7fdc89dd2060;  1 drivers
v0x17536c0_0 .net *"_ivl_4", 0 0, L_0x17568e0;  1 drivers
v0x17537a0_0 .net *"_ivl_6", 0 0, L_0x1756a60;  1 drivers
v0x1753880_0 .net "a", 0 0, v0x17523a0_0;  alias, 1 drivers
v0x1753920_0 .net "b", 0 0, v0x1752440_0;  alias, 1 drivers
v0x1753a10_0 .net "c", 0 0, v0x17524e0_0;  alias, 1 drivers
v0x1753b00_0 .net "d", 0 0, v0x1752620_0;  alias, 1 drivers
v0x1753bf0_0 .net "out_pos", 0 0, L_0x17577b0;  alias, 1 drivers
v0x1753dc0_0 .net "out_sop", 0 0, L_0x1756c60;  alias, 1 drivers
v0x1753e80_0 .net "pos0", 0 0, L_0x1757290;  1 drivers
v0x1753f40_0 .net "pos1", 0 0, L_0x17573a0;  1 drivers
v0x1754000_0 .net "sop1", 0 0, L_0x17565a0;  1 drivers
v0x17540c0_0 .net "sop2", 0 0, L_0x1756ba0;  1 drivers
L_0x17577b0 .functor MUXZ 1, L_0x7fdc89dd2060, L_0x1757290, L_0x1757610, C4<>;
S_0x1754240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16fa320;
 .timescale -12 -12;
E_0x16f69f0 .event anyedge, v0x1755030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1755030_0;
    %nor/r;
    %assign/vec4 v0x1755030_0, 0;
    %wait E_0x16f69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1751870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1752710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17527b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1751870;
T_4 ;
    %wait E_0x170d3b0;
    %load/vec4 v0x1752850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1752710_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1751870;
T_5 ;
    %wait E_0x170d250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %wait E_0x170d250;
    %load/vec4 v0x1752710_0;
    %store/vec4 v0x17527b0_0, 0, 1;
    %fork t_1, S_0x1751ba0;
    %jmp t_0;
    .scope S_0x1751ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1751de0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1751de0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x170d250;
    %load/vec4 v0x1751de0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1751de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1751de0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1751870;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x170d3b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1752620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17524e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1752440_0, 0;
    %assign/vec4 v0x17523a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1752710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17527b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16fa320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1755030_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16fa320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1754bd0_0;
    %inv;
    %store/vec4 v0x1754bd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16fa320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1752580_0, v0x17552b0_0, v0x17549f0_0, v0x1754a90_0, v0x1754b30_0, v0x1754c70_0, v0x1754ef0_0, v0x1754e50_0, v0x1754db0_0, v0x1754d10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16fa320;
T_9 ;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16fa320;
T_10 ;
    %wait E_0x170d3b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1754f90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1754f90_0, 4, 32;
    %load/vec4 v0x17551e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1754f90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1754f90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1754f90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1754ef0_0;
    %load/vec4 v0x1754ef0_0;
    %load/vec4 v0x1754e50_0;
    %xor;
    %load/vec4 v0x1754ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1754f90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1754f90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1754db0_0;
    %load/vec4 v0x1754db0_0;
    %load/vec4 v0x1754d10_0;
    %xor;
    %load/vec4 v0x1754db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1754f90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1754f90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1754f90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/machine/ece241_2013_q2/iter1/response2/top_module.sv";
