set_property -dict {PACKAGE_PIN A1 IOSTANDARD SSTL135} [get_ports DDR3_DQ13]
set_property -dict {PACKAGE_PIN A4 IOSTANDARD DIFF_SSTL15} [get_ports MGT_TX_0_N]
set_property -dict {PACKAGE_PIN A6 IOSTANDARD DIFF_SSTL15} [get_ports MGT_TX_2_N]
set_property -dict {PACKAGE_PIN A8 IOSTANDARD DIFF_SSTL15} [get_ports MGT_RX_0_N]
set_property -dict {PACKAGE_PIN A10 IOSTANDARD DIFF_SSTL15} [get_ports MGT_RX_2_N]
set_property -dict {PACKAGE_PIN A13 IOSTANDARD LVCMOS33} [get_ports I2C_FPGA_SDA]
set_property -dict {PACKAGE_PIN A14 IOSTANDARD LVCMOS33} [get_ports I2C_FPGA_SCL]
set_property -dict {PACKAGE_PIN A15 IOSTANDARD TMDS_33} [get_ports TMDS2_P]
set_property -dict {PACKAGE_PIN A16 IOSTANDARD TMDS_33} [get_ports TMDS2_N]
set_property -dict {PACKAGE_PIN A18 IOSTANDARD TMDS_33} [get_ports TMDS1_P]
set_property -dict {PACKAGE_PIN A19 IOSTANDARD TMDS_33} [get_ports TMDS1_N]
set_property -dict {PACKAGE_PIN A20 IOSTANDARD TMDS_33} [get_ports TMDS0_N]
set_property -dict {PACKAGE_PIN A21 IOSTANDARD LVCMOS33} [get_ports EXP_INT]
set_property -dict {PACKAGE_PIN AA1 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_14_P]
set_property -dict {PACKAGE_PIN AA3 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_9_N]
set_property -dict {PACKAGE_PIN AA4 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_1_N]
set_property -dict {PACKAGE_PIN AA5 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_15_P]
set_property -dict {PACKAGE_PIN AA6 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_11_N]
set_property -dict {PACKAGE_PIN AA9 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_27_P]
set_property -dict {PACKAGE_PIN AA10 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_20_P]
set_property -dict {PACKAGE_PIN AA11 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_20_N]
set_property -dict {PACKAGE_PIN AA13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_31_P]
set_property -dict {PACKAGE_PIN AA14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_21_N]
set_property -dict {PACKAGE_PIN AA15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_32_P]
set_property -dict {PACKAGE_PIN AA16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_26_N]
set_property -dict {PACKAGE_PIN AA18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_6_P]
set_property -dict {PACKAGE_PIN AA19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_10_P]
set_property -dict {PACKAGE_PIN AA20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_7_P]
set_property -dict {PACKAGE_PIN AA21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_7_N]
set_property -dict {PACKAGE_PIN AB1 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_14_N]
set_property -dict {PACKAGE_PIN AB2 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_16_N]
set_property -dict {PACKAGE_PIN AB3 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_16_P]
set_property -dict {PACKAGE_PIN AB5 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_15_N]
set_property -dict {PACKAGE_PIN AB10 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_27_N]
set_property -dict {PACKAGE_PIN AB11 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_25_P]
set_property -dict {PACKAGE_PIN AB12 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_25_N]
set_property -dict {PACKAGE_PIN AB13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_31_N]
set_property -dict {PACKAGE_PIN AB15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_32_N]
set_property -dict {PACKAGE_PIN AB16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_33_P]
set_property -dict {PACKAGE_PIN AB17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_33_N]
set_property -dict {PACKAGE_PIN AB18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_6_N]
set_property -dict {PACKAGE_PIN AB20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_10_N]
set_property -dict {PACKAGE_PIN AB21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_14_P]
set_property -dict {PACKAGE_PIN AB22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_14_N]
set_property -dict {PACKAGE_PIN B1 IOSTANDARD SSTL135} [get_ports DDR3_DQ9]
set_property -dict {PACKAGE_PIN B2 IOSTANDARD SSTL135} [get_ports DDR3_DQ15]
set_property -dict {PACKAGE_PIN B4 IOSTANDARD DIFF_SSTL15} [get_ports MGT_TX_0_P]
set_property -dict {PACKAGE_PIN B6 IOSTANDARD DIFF_SSTL15} [get_ports MGT_TX_2_P]
set_property -dict {PACKAGE_PIN B8 IOSTANDARD DIFF_SSTL15} [get_ports MGT_RX_0_P]
set_property -dict {PACKAGE_PIN B10 IOSTANDARD DIFF_SSTL15} [get_ports MGT_RX_2_P]
set_property -dict {PACKAGE_PIN B15 IOSTANDARD LVCMOS33} [get_ports WR_DAC_SCLK]
set_property -dict {PACKAGE_PIN B16 IOSTANDARD LVCMOS33} [get_ports WR_DAC_DIN]
set_property -dict {PACKAGE_PIN B17 IOSTANDARD TMDS_33} [get_ports TMDS_CLK_P]
set_property -dict {PACKAGE_PIN B18 IOSTANDARD TMDS_33} [get_ports TMDS_CLK_N]
set_property -dict {PACKAGE_PIN B20 IOSTANDARD TMDS_33} [get_ports TMDS0_P]
set_property -dict {PACKAGE_PIN B21 IOSTANDARD LVCMOS33} [get_ports Rx18_SE]
set_property -dict {PACKAGE_PIN B22 IOSTANDARD LVCMOS33} [get_ports FPGA_XR_GPIO_0]
set_property -dict {PACKAGE_PIN C2 IOSTANDARD SSTL135} [get_ports DDR3_DQ12]
set_property -dict {PACKAGE_PIN C5 IOSTANDARD DIFF_SSTL15} [get_ports MGT_TX_1_N]
set_property -dict {PACKAGE_PIN C7 IOSTANDARD DIFF_SSTL15} [get_ports MGT_TX_3_N]
set_property -dict {PACKAGE_PIN C9 IOSTANDARD DIFF_SSTL15} [get_ports MGT_RX_3_N]
set_property -dict {PACKAGE_PIN C11 IOSTANDARD DIFF_SSTL15} [get_ports MGT_RX_1_N]
set_property -dict {PACKAGE_PIN C13 IOSTANDARD LVCMOS33} [get_ports WR_DAC1_SYNC]
set_property -dict {PACKAGE_PIN C14 IOSTANDARD LVCMOS33} [get_ports Pmod2_1]
set_property -dict {PACKAGE_PIN C15 IOSTANDARD LVCMOS33} [get_ports Pmod2_2]
set_property -dict {PACKAGE_PIN C18 IOSTANDARD LVCMOS33} [get_ports Pmod1_0]
set_property -dict {PACKAGE_PIN C19 IOSTANDARD LVCMOS33} [get_ports Self_FPGA_TMS]
set_property -dict {PACKAGE_PIN C20 IOSTANDARD LVCMOS33} [get_ports FPGA_SCK]
set_property -dict {PACKAGE_PIN C22 IOSTANDARD LVCMOS33} [get_ports I2C_FPGA_SW_RST]
set_property -dict {PACKAGE_PIN D1 IOSTANDARD DIFF_SSTL135} [get_ports DDR3_UDQS_N]
set_property -dict {PACKAGE_PIN D2 IOSTANDARD SSTL135} [get_ports DDR3_DQ14]
set_property -dict {PACKAGE_PIN D5 IOSTANDARD DIFF_SSTL15} [get_ports MGT_TX_1_P]
set_property -dict {PACKAGE_PIN D7 IOSTANDARD DIFF_SSTL15} [get_ports MGT_TX_3_P]
set_property -dict {PACKAGE_PIN D9 IOSTANDARD DIFF_SSTL15} [get_ports MGT_RX_3_P]
set_property -dict {PACKAGE_PIN D11 IOSTANDARD DIFF_SSTL15} [get_ports MGT_RX_1_P]
set_property -dict {PACKAGE_PIN D15 IOSTANDARD LVCMOS33} [get_ports WR_DAC2_SYNC]
set_property -dict {PACKAGE_PIN D16 IOSTANDARD LVCMOS33} [get_ports Pmod2_3]
set_property -dict {PACKAGE_PIN D17 IOSTANDARD LVCMOS33} [get_ports CLK20_VCXO]
set_property -dict {PACKAGE_PIN D19 IOSTANDARD LVCMOS33} [get_ports Self_FPGA_TDI]
set_property -dict {PACKAGE_PIN D20 IOSTANDARD LVCMOS33} [get_ports FPGA_SSEL]
set_property -dict {PACKAGE_PIN D21 IOSTANDARD LVCMOS33} [get_ports Pmod1_4]
set_property -dict {PACKAGE_PIN D22 IOSTANDARD LVCMOS33} [get_ports Pmod1_1]
set_property -dict {PACKAGE_PIN E1 IOSTANDARD DIFF_SSTL135} [get_ports DDR3_UDQS_P]
set_property -dict {PACKAGE_PIN E2 IOSTANDARD SSTL135} [get_ports DDR3_UDM]
set_property -dict {PACKAGE_PIN E3 IOSTANDARD SSTL135} [get_ports DDR3_A15]
set_property -dict {PACKAGE_PIN E6 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_0_N]
set_property -dict {PACKAGE_PIN E10 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_1_N]
set_property -dict {PACKAGE_PIN E13 IOSTANDARD LVCMOS33} [get_ports VCXO_EN]
set_property -dict {PACKAGE_PIN E16 IOSTANDARD LVCMOS33} [get_ports Pmod2_7]
set_property -dict {PACKAGE_PIN E18 IOSTANDARD LVCMOS33} [get_ports Self_FPGA_TCK]
set_property -dict {PACKAGE_PIN E19 IOSTANDARD LVCMOS33} [get_ports Self_FPGA_TDO]
set_property -dict {PACKAGE_PIN E21 IOSTANDARD LVCMOS33} [get_ports Pmod1_5]
set_property -dict {PACKAGE_PIN E22 IOSTANDARD LVCMOS33} [get_ports Pmod1_2]
set_property -dict {PACKAGE_PIN F1 IOSTANDARD SSTL135} [get_ports DDR3_DQ10]
set_property -dict {PACKAGE_PIN F3 IOSTANDARD SSTL135} [get_ports DDR3_DQ11]
set_property -dict {PACKAGE_PIN F6 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_0_P]
set_property -dict {PACKAGE_PIN F10 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_1_P]
set_property -dict {PACKAGE_PIN F13 IOSTANDARD LVCMOS33} [get_ports Pmod2_0]
set_property -dict {PACKAGE_PIN F14 IOSTANDARD LVCMOS33} [get_ports Pmod2_4]
set_property -dict {PACKAGE_PIN F15 IOSTANDARD LVCMOS33} [get_ports Pmod2_5]
set_property -dict {PACKAGE_PIN F16 IOSTANDARD LVCMOS33} [get_ports Pmod2_6]
set_property -dict {PACKAGE_PIN F18 IOSTANDARD LVCMOS33} [get_ports FPGA_INT]
set_property -dict {PACKAGE_PIN F19 IOSTANDARD LVCMOS33} [get_ports FPGA_MOSI]
set_property -dict {PACKAGE_PIN F20 IOSTANDARD LVCMOS33} [get_ports FPGA_MISO]
set_property -dict {PACKAGE_PIN F21 IOSTANDARD LVCMOS33} [get_ports Pmod1_6]
set_property -dict {PACKAGE_PIN G1 IOSTANDARD SSTL135} [get_ports DDR3_DQ8]
set_property -dict {PACKAGE_PIN G2 IOSTANDARD SSTL135} [get_ports DDR3_LDM]
set_property -dict {PACKAGE_PIN G3 IOSTANDARD SSTL135} [get_ports DDR3_DQ0]
set_property -dict {PACKAGE_PIN G4 IOSTANDARD DIFF_SSTL135} [get_ports DDR3_RST_N]
set_property -dict {PACKAGE_PIN G11 IOSTANDARD LVCMOS33} [get_ports FPGA_DONE]
set_property -dict {PACKAGE_PIN G13 IOSTANDARD LVCMOS25} [get_ports RGMII_TXD2]
set_property -dict {PACKAGE_PIN G15 IOSTANDARD LVCMOS25} [get_ports RGMII_TXD0]
set_property -dict {PACKAGE_PIN G16 IOSTANDARD LVCMOS25} [get_ports RGMII_TXD1]
set_property -dict {PACKAGE_PIN G17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_32_P]
set_property -dict {PACKAGE_PIN G18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_32_N]
set_property -dict {PACKAGE_PIN G20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_26_N]
set_property -dict {PACKAGE_PIN G21 IOSTANDARD LVCMOS33} [get_ports Pmod1_3]
set_property -dict {PACKAGE_PIN G22 IOSTANDARD LVCMOS33} [get_ports Pmod1_7]
set_property -dict {PACKAGE_PIN H2 IOSTANDARD SSTL135} [get_ports DDR3_DQ4]
set_property -dict {PACKAGE_PIN H3 IOSTANDARD SSTL135} [get_ports DDR3_DQ6]
set_property -dict {PACKAGE_PIN H4 IOSTANDARD SSTL135} [get_ports DDR3_DQ2]
set_property -dict {PACKAGE_PIN H5 IOSTANDARD SSTL135} [get_ports DDR3_DQ3]
set_property -dict {PACKAGE_PIN H13 IOSTANDARD LVCMOS25} [get_ports RGMII_TXD3]
set_property -dict {PACKAGE_PIN H14 IOSTANDARD LVCMOS25} [get_ports RGMII_RXD1]
set_property -dict {PACKAGE_PIN H15 IOSTANDARD LVCMOS25} [get_ports RGMII_RX_DV]
set_property -dict {PACKAGE_PIN H17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_33_P]
set_property -dict {PACKAGE_PIN H18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_33_N]
set_property -dict {PACKAGE_PIN H19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_18_N]
set_property -dict {PACKAGE_PIN H20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_26_P]
set_property -dict {PACKAGE_PIN H22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_31_N]
set_property -dict {PACKAGE_PIN J1 IOSTANDARD SSTL135} [get_ports DDR3_DQ1]
set_property -dict {PACKAGE_PIN J2 IOSTANDARD DIFF_SSTL135} [get_ports DDR3_LDQS_N]
set_property -dict {PACKAGE_PIN J4 IOSTANDARD SSTL135} [get_ports DDR3_RAS]
set_property -dict {PACKAGE_PIN J5 IOSTANDARD SSTL135} [get_ports DDR3_DQ7]
set_property -dict {PACKAGE_PIN J6 IOSTANDARD SSTL135} [get_ports DDR3_CAS]
set_property -dict {PACKAGE_PIN J14 IOSTANDARD LVCMOS25} [get_ports RGMII_RXD2]
set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS25} [get_ports RGMII_TX_CLK]
set_property -dict {PACKAGE_PIN J16 IOSTANDARD LVCMOS25} [get_ports RGMII_TX_EN]
set_property -dict {PACKAGE_PIN J17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_24_N]
set_property -dict {PACKAGE_PIN J19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_18_P]
set_property -dict {PACKAGE_PIN J20 IOSTANDARD LVCMOS25} [get_ports TCLKA_P]
set_property -dict {PACKAGE_PIN J21 IOSTANDARD LVCMOS25} [get_ports TCLKA_N]
set_property -dict {PACKAGE_PIN J22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_31_P]
set_property -dict {PACKAGE_PIN K1 IOSTANDARD SSTL135} [get_ports DDR3_DQ5]
set_property -dict {PACKAGE_PIN K2 IOSTANDARD DIFF_SSTL135} [get_ports DDR3_LDQS_P]
set_property -dict {PACKAGE_PIN K3 IOSTANDARD SSTL135} [get_ports DDR3_WE]
set_property -dict {PACKAGE_PIN K4 IOSTANDARD SSTL135} [get_ports DDR3_ODT]
set_property -dict {PACKAGE_PIN K6 IOSTANDARD SSTL135} [get_ports DDR3_A3]
set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS25} [get_ports RGMII_RXD0]
set_property -dict {PACKAGE_PIN K14 IOSTANDARD LVCMOS25} [get_ports RGMII_RXD3]
set_property -dict {PACKAGE_PIN K16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_30_N]
set_property -dict {PACKAGE_PIN K17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_24_P]
set_property -dict {PACKAGE_PIN K18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_17_P]
set_property -dict {PACKAGE_PIN K19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_17_N]
set_property -dict {PACKAGE_PIN K21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_29_P]
set_property -dict {PACKAGE_PIN K22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_29_N]
set_property -dict {PACKAGE_PIN L1 IOSTANDARD SSTL135} [get_ports DDR3_CKE]
set_property -dict {PACKAGE_PIN L3 IOSTANDARD SSTL135} [get_ports DDR3_A12]
set_property -dict {PACKAGE_PIN L4 IOSTANDARD SSTL135} [get_ports DDR3_A10]
set_property -dict {PACKAGE_PIN L5 IOSTANDARD SSTL135} [get_ports DDR3_BA0]
set_property -dict {PACKAGE_PIN L6 IOSTANDARD SSTL135} [get_ports DDR3_A0]
set_property -dict {PACKAGE_PIN L12 IOSTANDARD LVCMOS33} [get_ports CCLK]
set_property -dict {PACKAGE_PIN L13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_20_N]
set_property -dict {PACKAGE_PIN L14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_19_P]
set_property -dict {PACKAGE_PIN L15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_19_N]
set_property -dict {PACKAGE_PIN L16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_30_P]
set_property -dict {PACKAGE_PIN L18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_25_N]
set_property -dict {PACKAGE_PIN L19 IOSTANDARD LVCMOS25} [get_ports RGMII_RX_CLK]
set_property -dict {PACKAGE_PIN L21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_22_N]
set_property -dict {PACKAGE_PIN M1 IOSTANDARD SSTL135} [get_ports DDR3_A4]
set_property -dict {PACKAGE_PIN M2 IOSTANDARD SSTL135} [get_ports DDR3_BA1]
set_property -dict {PACKAGE_PIN M3 IOSTANDARD SSTL135} [get_ports DDR3_A5]
set_property -dict {PACKAGE_PIN M5 IOSTANDARD SSTL135} [get_ports DDR3_A1]
set_property -dict {PACKAGE_PIN M6 IOSTANDARD SSTL135} [get_ports DDR3_A7]
set_property -dict {PACKAGE_PIN M13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_20_P]
set_property -dict {PACKAGE_PIN M15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_28_P]
set_property -dict {PACKAGE_PIN M16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_28_N]
set_property -dict {PACKAGE_PIN M17 IOSTANDARD LVCMOS25} [get_ports PHY_RSTn]
set_property -dict {PACKAGE_PIN M18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_25_P]
set_property -dict {PACKAGE_PIN M20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_23_N]
set_property -dict {PACKAGE_PIN M21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_22_P]
set_property -dict {PACKAGE_PIN M22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_27_N]
set_property -dict {PACKAGE_PIN N2 IOSTANDARD SSTL135} [get_ports DDR3_A6]
set_property -dict {PACKAGE_PIN N3 IOSTANDARD SSTL135} [get_ports DDR3_A14]
set_property -dict {PACKAGE_PIN N4 IOSTANDARD SSTL135} [get_ports DDR3_BA2]
set_property -dict {PACKAGE_PIN N5 IOSTANDARD SSTL135} [get_ports DDR3_A11]
set_property -dict {PACKAGE_PIN N9 IOSTANDARD LVCMOS33} [get_ports DXN_0]
set_property -dict {PACKAGE_PIN N10 IOSTANDARD LVCMOS33} [get_ports DXP_0]
set_property -dict {PACKAGE_PIN N12 IOSTANDARD LVCMOS33} [get_ports PROG_B]
set_property -dict {PACKAGE_PIN N13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_3_P]
set_property -dict {PACKAGE_PIN N14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_3_N]
set_property -dict {PACKAGE_PIN N17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_8_P]
set_property -dict {PACKAGE_PIN N18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_21_P]
set_property -dict {PACKAGE_PIN N19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_21_N]
set_property -dict {PACKAGE_PIN N20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_23_P]
set_property -dict {PACKAGE_PIN N22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_27_P]
set_property -dict {PACKAGE_PIN P1 IOSTANDARD SSTL135} [get_ports DDR3_A8]
set_property -dict {PACKAGE_PIN P2 IOSTANDARD SSTL135} [get_ports DDR3_A9]
set_property -dict {PACKAGE_PIN P4 IOSTANDARD DIFF_SSTL135} [get_ports DDR3_CK_N]
set_property -dict {PACKAGE_PIN P5 IOSTANDARD DIFF_SSTL135} [get_ports DDR3_CK_P]
set_property -dict {PACKAGE_PIN P6 IOSTANDARD SSTL135} [get_ports DDR3_A2]
set_property -dict {PACKAGE_PIN P14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_16_P]
set_property -dict {PACKAGE_PIN P15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_2_P]
set_property -dict {PACKAGE_PIN P16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_11_P]
set_property -dict {PACKAGE_PIN P17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_8_N]
set_property -dict {PACKAGE_PIN P19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_5_P]
set_property -dict {PACKAGE_PIN P21 IOSTANDARD LVCMOS25} [get_ports CFG_D02]
set_property -dict {PACKAGE_PIN P22 IOSTANDARD LVCMOS25} [get_ports CFG_MOSI]
set_property -dict {PACKAGE_PIN R1 IOSTANDARD SSTL135} [get_ports DDR3_A13]
set_property -dict {PACKAGE_PIN R4 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_CLK1_M2C_P]
set_property -dict {PACKAGE_PIN R6 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_5_P]
set_property -dict {PACKAGE_PIN R13 IOSTANDARD LVCMOS33} [get_ports FPGA_TDI]
set_property -dict {PACKAGE_PIN R14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_16_N]
set_property -dict {PACKAGE_PIN R16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_2_N]
set_property -dict {PACKAGE_PIN R17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_11_N]
set_property -dict {PACKAGE_PIN R18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_9_P]
set_property -dict {PACKAGE_PIN R19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_5_N]
set_property -dict {PACKAGE_PIN R21 IOSTANDARD LVCMOS25} [get_ports CFG_D03]
set_property -dict {PACKAGE_PIN R22 IOSTANDARD LVCMOS25} [get_ports CFG_DIN]
set_property -dict {PACKAGE_PIN T1 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_6_P]
set_property -dict {PACKAGE_PIN T4 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_CLK1_M2C_N]
set_property -dict {PACKAGE_PIN T5 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_0_P]
set_property -dict {PACKAGE_PIN T6 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_5_N]
set_property -dict {PACKAGE_PIN T13 IOSTANDARD LVCMOS33} [get_ports FPGA_TMS]
set_property -dict {PACKAGE_PIN T14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_28_P]
set_property -dict {PACKAGE_PIN T15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_28_N]
set_property -dict {PACKAGE_PIN T16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_29_P]
set_property -dict {PACKAGE_PIN T18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_9_N]
set_property -dict {PACKAGE_PIN T19 IOSTANDARD LVCMOS25} [get_ports CFG_FCS]
set_property -dict {PACKAGE_PIN U1 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_6_N]
set_property -dict {PACKAGE_PIN U2 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_3_P]
set_property -dict {PACKAGE_PIN U3 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_2_P]
set_property -dict {PACKAGE_PIN U5 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_0_N]
set_property -dict {PACKAGE_PIN U6 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_4_P]
set_property -dict {PACKAGE_PIN U7 IOSTANDARD LVCMOS25} [get_ports FPGA_TxD]
set_property -dict {PACKAGE_PIN U12 IOSTANDARD LVCMOS33} [get_ports FPGA_INIT]
set_property -dict {PACKAGE_PIN U13 IOSTANDARD LVCMOS33} [get_ports FPGA_TDO]
set_property -dict {PACKAGE_PIN U15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_30_P]
set_property -dict {PACKAGE_PIN U16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_29_N]
set_property -dict {PACKAGE_PIN U17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_12_P]
set_property -dict {PACKAGE_PIN U18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_12_N]
set_property -dict {PACKAGE_PIN U20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_0_P]
set_property -dict {PACKAGE_PIN U22 IOSTANDARD LVCMOS25} [get_ports CFG_PUDC]
set_property -dict {PACKAGE_PIN V2 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_3_N]
set_property -dict {PACKAGE_PIN V3 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_2_N]
set_property -dict {PACKAGE_PIN V4 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_CLK0_M2C_P]
set_property -dict {PACKAGE_PIN V5 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_4_N]
set_property -dict {PACKAGE_PIN V7 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_13_P]
set_property -dict {PACKAGE_PIN V8 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_7_N]
set_property -dict {PACKAGE_PIN V9 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_7_P]
set_property -dict {PACKAGE_PIN V10 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_23_P]
set_property -dict {PACKAGE_PIN V12 IOSTANDARD LVCMOS33} [get_ports FPGA_TCK]
set_property -dict {PACKAGE_PIN V13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_18_P]
set_property -dict {PACKAGE_PIN V14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_18_N]
set_property -dict {PACKAGE_PIN V15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_30_N]
set_property -dict {PACKAGE_PIN V17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_4_P]
set_property -dict {PACKAGE_PIN V18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_1_P]
set_property -dict {PACKAGE_PIN V19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_1_N]
set_property -dict {PACKAGE_PIN V20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_0_N]
set_property -dict {PACKAGE_PIN W1 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_10_P]
set_property -dict {PACKAGE_PIN W2 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_8_P]
set_property -dict {PACKAGE_PIN W4 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_CLK0_M2C_N]
set_property -dict {PACKAGE_PIN W5 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_12_N]
set_property -dict {PACKAGE_PIN W6 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_12_P]
set_property -dict {PACKAGE_PIN W7 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_13_N]
set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS25} [get_ports FPGA_RTS]
set_property -dict {PACKAGE_PIN W10 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_23_N]
set_property -dict {PACKAGE_PIN W11 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_17_P]
set_property -dict {PACKAGE_PIN W12 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_17_N]
set_property -dict {PACKAGE_PIN W14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_24_P]
set_property -dict {PACKAGE_PIN W15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_22_P]
set_property -dict {PACKAGE_PIN W16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_22_N]
set_property -dict {PACKAGE_PIN W17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_4_N]
set_property -dict {PACKAGE_PIN W19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_CLK0_M2C_P]
set_property -dict {PACKAGE_PIN W20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_CLK0_M2C_N]
set_property -dict {PACKAGE_PIN W21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_13_P]
set_property -dict {PACKAGE_PIN W22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_13_N]
set_property -dict {PACKAGE_PIN Y1 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_10_N]
set_property -dict {PACKAGE_PIN Y2 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_8_N]
set_property -dict {PACKAGE_PIN Y3 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_9_P]
set_property -dict {PACKAGE_PIN Y4 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_1_P]
set_property -dict {PACKAGE_PIN Y6 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_11_P]
set_property -dict {PACKAGE_PIN Y9 IOSTANDARD LVCMOS25} [get_ports FPGA_RxD]
set_property -dict {PACKAGE_PIN Y11 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_19_P]
set_property -dict {PACKAGE_PIN Y12 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_19_N]
set_property -dict {PACKAGE_PIN Y13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_21_P]
set_property -dict {PACKAGE_PIN Y14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_24_N]
set_property -dict {PACKAGE_PIN Y16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_26_P]
set_property -dict {PACKAGE_PIN Y18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_CLK1_M2C_P]
set_property -dict {PACKAGE_PIN Y19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_CLK1_M2C_N]
set_property -dict {PACKAGE_PIN Y21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_15_P]
set_property -dict {PACKAGE_PIN Y22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_15_N]
