-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_4_V_empty_n : IN STD_LOGIC;
    data_V_data_4_V_read : OUT STD_LOGIC;
    data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_5_V_empty_n : IN STD_LOGIC;
    data_V_data_5_V_read : OUT STD_LOGIC;
    data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_6_V_empty_n : IN STD_LOGIC;
    data_V_data_6_V_read : OUT STD_LOGIC;
    data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_7_V_empty_n : IN STD_LOGIC;
    data_V_data_7_V_read : OUT STD_LOGIC;
    data_V_data_8_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_8_V_empty_n : IN STD_LOGIC;
    data_V_data_8_V_read : OUT STD_LOGIC;
    data_V_data_9_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_9_V_empty_n : IN STD_LOGIC;
    data_V_data_9_V_read : OUT STD_LOGIC;
    data_V_data_10_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_10_V_empty_n : IN STD_LOGIC;
    data_V_data_10_V_read : OUT STD_LOGIC;
    data_V_data_11_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_11_V_empty_n : IN STD_LOGIC;
    data_V_data_11_V_read : OUT STD_LOGIC;
    data_V_data_12_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_12_V_empty_n : IN STD_LOGIC;
    data_V_data_12_V_read : OUT STD_LOGIC;
    data_V_data_13_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_13_V_empty_n : IN STD_LOGIC;
    data_V_data_13_V_read : OUT STD_LOGIC;
    data_V_data_14_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_14_V_empty_n : IN STD_LOGIC;
    data_V_data_14_V_read : OUT STD_LOGIC;
    data_V_data_15_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_15_V_empty_n : IN STD_LOGIC;
    data_V_data_15_V_read : OUT STD_LOGIC;
    res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_0_V_full_n : IN STD_LOGIC;
    res_V_data_0_V_write : OUT STD_LOGIC;
    res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_1_V_full_n : IN STD_LOGIC;
    res_V_data_1_V_write : OUT STD_LOGIC;
    res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_2_V_full_n : IN STD_LOGIC;
    res_V_data_2_V_write : OUT STD_LOGIC;
    res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_3_V_full_n : IN STD_LOGIC;
    res_V_data_3_V_write : OUT STD_LOGIC );
end;


architecture behav of conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv9_144 : STD_LOGIC_VECTOR (8 downto 0) := "101000100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal data_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln84_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_V_data_1_V_blk_n : STD_LOGIC;
    signal data_V_data_2_V_blk_n : STD_LOGIC;
    signal data_V_data_3_V_blk_n : STD_LOGIC;
    signal data_V_data_4_V_blk_n : STD_LOGIC;
    signal data_V_data_5_V_blk_n : STD_LOGIC;
    signal data_V_data_6_V_blk_n : STD_LOGIC;
    signal data_V_data_7_V_blk_n : STD_LOGIC;
    signal data_V_data_8_V_blk_n : STD_LOGIC;
    signal data_V_data_9_V_blk_n : STD_LOGIC;
    signal data_V_data_10_V_blk_n : STD_LOGIC;
    signal data_V_data_11_V_blk_n : STD_LOGIC;
    signal data_V_data_12_V_blk_n : STD_LOGIC;
    signal data_V_data_13_V_blk_n : STD_LOGIC;
    signal data_V_data_14_V_blk_n : STD_LOGIC;
    signal data_V_data_15_V_blk_n : STD_LOGIC;
    signal add_ln84_fu_881_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln84_reg_954 : STD_LOGIC_VECTOR (8 downto 0);
    signal io_acc_block_signal_op30 : STD_LOGIC;
    signal ap_block_state2 : BOOLEAN;
    signal tmp_data_0_V_reg_959 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_1_V_reg_964 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_2_V_reg_969 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_3_V_reg_974 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_4_V_reg_979 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_5_V_reg_984 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_6_V_reg_989 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_7_V_reg_994 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_8_V_reg_999 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_9_V_reg_1004 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_10_V_reg_1009 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_11_V_reg_1014 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_12_V_reg_1019 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_13_V_reg_1024 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_14_V_reg_1029 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_15_V_reg_1034 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_start : STD_LOGIC;
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_done : STD_LOGIC;
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_idle : STD_LOGIC;
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_ready : STD_LOGIC;
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_0_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_0_V_write : STD_LOGIC;
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_1_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_1_V_write : STD_LOGIC;
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_2_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_2_V_write : STD_LOGIC;
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_3_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_3_V_write : STD_LOGIC;
    signal indvar_flatten_reg_472 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);

    component compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_elem_data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        res_stream_V_data_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_stream_V_data_0_V_full_n : IN STD_LOGIC;
        res_stream_V_data_0_V_write : OUT STD_LOGIC;
        res_stream_V_data_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_stream_V_data_1_V_full_n : IN STD_LOGIC;
        res_stream_V_data_1_V_write : OUT STD_LOGIC;
        res_stream_V_data_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_stream_V_data_2_V_full_n : IN STD_LOGIC;
        res_stream_V_data_2_V_write : OUT STD_LOGIC;
        res_stream_V_data_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_stream_V_data_3_V_full_n : IN STD_LOGIC;
        res_stream_V_data_3_V_write : OUT STD_LOGIC );
    end component;



begin
    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483 : component compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_start,
        ap_done => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_done,
        ap_idle => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_idle,
        ap_ready => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_ready,
        in_elem_data_0_V_read => tmp_data_0_V_reg_959,
        in_elem_data_1_V_read => tmp_data_1_V_reg_964,
        in_elem_data_2_V_read => tmp_data_2_V_reg_969,
        in_elem_data_3_V_read => tmp_data_3_V_reg_974,
        in_elem_data_4_V_read => tmp_data_4_V_reg_979,
        in_elem_data_5_V_read => tmp_data_5_V_reg_984,
        in_elem_data_6_V_read => tmp_data_6_V_reg_989,
        in_elem_data_7_V_read => tmp_data_7_V_reg_994,
        in_elem_data_8_V_read => tmp_data_8_V_reg_999,
        in_elem_data_9_V_read => tmp_data_9_V_reg_1004,
        in_elem_data_10_V_read => tmp_data_10_V_reg_1009,
        in_elem_data_11_V_read => tmp_data_11_V_reg_1014,
        in_elem_data_12_V_read => tmp_data_12_V_reg_1019,
        in_elem_data_13_V_read => tmp_data_13_V_reg_1024,
        in_elem_data_14_V_read => tmp_data_14_V_reg_1029,
        in_elem_data_15_V_read => tmp_data_15_V_reg_1034,
        res_stream_V_data_0_V_din => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n => res_V_data_0_V_full_n,
        res_stream_V_data_0_V_write => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n => res_V_data_1_V_full_n,
        res_stream_V_data_1_V_write => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n => res_V_data_2_V_full_n,
        res_stream_V_data_2_V_write => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n => res_V_data_3_V_full_n,
        res_stream_V_data_3_V_write => grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_3_V_write);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_ready = ap_const_logic_1)) then 
                    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_done = ap_const_logic_1))) then 
                indvar_flatten_reg_472 <= add_ln84_reg_954;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_472 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln84_reg_954 <= add_ln84_fu_881_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then
                tmp_data_0_V_reg_959 <= data_V_data_0_V_dout;
                tmp_data_10_V_reg_1009 <= data_V_data_10_V_dout;
                tmp_data_11_V_reg_1014 <= data_V_data_11_V_dout;
                tmp_data_12_V_reg_1019 <= data_V_data_12_V_dout;
                tmp_data_13_V_reg_1024 <= data_V_data_13_V_dout;
                tmp_data_14_V_reg_1029 <= data_V_data_14_V_dout;
                tmp_data_15_V_reg_1034 <= data_V_data_15_V_dout;
                tmp_data_1_V_reg_964 <= data_V_data_1_V_dout;
                tmp_data_2_V_reg_969 <= data_V_data_2_V_dout;
                tmp_data_3_V_reg_974 <= data_V_data_3_V_dout;
                tmp_data_4_V_reg_979 <= data_V_data_4_V_dout;
                tmp_data_5_V_reg_984 <= data_V_data_5_V_dout;
                tmp_data_6_V_reg_989 <= data_V_data_6_V_dout;
                tmp_data_7_V_reg_994 <= data_V_data_7_V_dout;
                tmp_data_8_V_reg_999 <= data_V_data_8_V_dout;
                tmp_data_9_V_reg_1004 <= data_V_data_9_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30, grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln84_fu_881_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_472) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
                ap_block_state2 <= ((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    data_V_data_0_V_blk_n_assign_proc : process(data_V_data_0_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_10_V_blk_n_assign_proc : process(data_V_data_10_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_10_V_blk_n <= data_V_data_10_V_empty_n;
        else 
            data_V_data_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_10_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_10_V_read <= ap_const_logic_1;
        else 
            data_V_data_10_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_11_V_blk_n_assign_proc : process(data_V_data_11_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_11_V_blk_n <= data_V_data_11_V_empty_n;
        else 
            data_V_data_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_11_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_11_V_read <= ap_const_logic_1;
        else 
            data_V_data_11_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_12_V_blk_n_assign_proc : process(data_V_data_12_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_12_V_blk_n <= data_V_data_12_V_empty_n;
        else 
            data_V_data_12_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_12_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_12_V_read <= ap_const_logic_1;
        else 
            data_V_data_12_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_13_V_blk_n_assign_proc : process(data_V_data_13_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_13_V_blk_n <= data_V_data_13_V_empty_n;
        else 
            data_V_data_13_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_13_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_13_V_read <= ap_const_logic_1;
        else 
            data_V_data_13_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_14_V_blk_n_assign_proc : process(data_V_data_14_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_14_V_blk_n <= data_V_data_14_V_empty_n;
        else 
            data_V_data_14_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_14_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_14_V_read <= ap_const_logic_1;
        else 
            data_V_data_14_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_15_V_blk_n_assign_proc : process(data_V_data_15_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_15_V_blk_n <= data_V_data_15_V_empty_n;
        else 
            data_V_data_15_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_15_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_15_V_read <= ap_const_logic_1;
        else 
            data_V_data_15_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(data_V_data_1_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(data_V_data_2_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(data_V_data_3_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_4_V_blk_n_assign_proc : process(data_V_data_4_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_4_V_blk_n <= data_V_data_4_V_empty_n;
        else 
            data_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_4_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_4_V_read <= ap_const_logic_1;
        else 
            data_V_data_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_5_V_blk_n_assign_proc : process(data_V_data_5_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_5_V_blk_n <= data_V_data_5_V_empty_n;
        else 
            data_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_5_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_5_V_read <= ap_const_logic_1;
        else 
            data_V_data_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_6_V_blk_n_assign_proc : process(data_V_data_6_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_6_V_blk_n <= data_V_data_6_V_empty_n;
        else 
            data_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_6_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_6_V_read <= ap_const_logic_1;
        else 
            data_V_data_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_7_V_blk_n_assign_proc : process(data_V_data_7_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_7_V_blk_n <= data_V_data_7_V_empty_n;
        else 
            data_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_7_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_7_V_read <= ap_const_logic_1;
        else 
            data_V_data_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_8_V_blk_n_assign_proc : process(data_V_data_8_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_8_V_blk_n <= data_V_data_8_V_empty_n;
        else 
            data_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_8_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_8_V_read <= ap_const_logic_1;
        else 
            data_V_data_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_9_V_blk_n_assign_proc : process(data_V_data_9_V_empty_n, ap_CS_fsm_state2, icmp_ln84_fu_875_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_9_V_blk_n <= data_V_data_9_V_empty_n;
        else 
            data_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_9_V_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) then 
            data_V_data_9_V_read <= ap_const_logic_1;
        else 
            data_V_data_9_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_start <= grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_ap_start_reg;
    icmp_ln84_fu_875_p2 <= "1" when (indvar_flatten_reg_472 = ap_const_lv9_144) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln84_fu_875_p2, io_acc_block_signal_op30)
    begin
        if ((not(((io_acc_block_signal_op30 = ap_const_logic_0) and (icmp_ln84_fu_875_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln84_fu_875_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op30 <= (data_V_data_9_V_empty_n and data_V_data_8_V_empty_n and data_V_data_7_V_empty_n and data_V_data_6_V_empty_n and data_V_data_5_V_empty_n and data_V_data_4_V_empty_n and data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_15_V_empty_n and data_V_data_14_V_empty_n and data_V_data_13_V_empty_n and data_V_data_12_V_empty_n and data_V_data_11_V_empty_n and data_V_data_10_V_empty_n and data_V_data_0_V_empty_n);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_V_data_0_V_din <= grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_0_V_din;

    res_V_data_0_V_write_assign_proc : process(grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_0_V_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            res_V_data_0_V_write <= grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_0_V_write;
        else 
            res_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_1_V_din <= grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_1_V_din;

    res_V_data_1_V_write_assign_proc : process(grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_1_V_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            res_V_data_1_V_write <= grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_1_V_write;
        else 
            res_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_2_V_din <= grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_2_V_din;

    res_V_data_2_V_write_assign_proc : process(grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_2_V_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            res_V_data_2_V_write <= grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_2_V_write;
        else 
            res_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_3_V_din <= grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_3_V_din;

    res_V_data_3_V_write_assign_proc : process(grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_3_V_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            res_V_data_3_V_write <= grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483_res_stream_V_data_3_V_write;
        else 
            res_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
