
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L1D Stream prefetcher
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2593600 heartbeat IPC: 3.85564 cumulative IPC: 3.85564 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5182566 heartbeat IPC: 3.86255 cumulative IPC: 3.85909 (Simulation time: 0 hr 0 min 53 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6477327 (Simulation time: 0 hr 1 min 6 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29991047 heartbeat IPC: 0.403088 cumulative IPC: 0.212642 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77014514 heartbeat IPC: 0.21266 cumulative IPC: 0.212654 (Simulation time: 0 hr 5 min 45 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125030628 heartbeat IPC: 0.208263 cumulative IPC: 0.220126 (Simulation time: 0 hr 8 min 51 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118553301 cumulative IPC: 0.220126 (Simulation time: 0 hr 8 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.220126 instructions: 25000000 cycles: 118553301
cpu0_DTLB TOTAL     ACCESS:    4451821  HIT:    4417774  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1981736  HIT:    1977115  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470085  HIT:    2440659  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 515.182 cycles
cpu0_ITLB TOTAL     ACCESS:     472257  HIT:     472257  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472257  HIT:     472257  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551746  HIT:     551746  MISS:          0
cpu0_L1I LOAD      ACCESS:     551746  HIT:     551746  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 932.638 cycles
cpu0_L1D TOTAL     ACCESS:    6171804  HIT:    4214390  MISS:    1957414
cpu0_L1D LOAD      ACCESS:    1404209  HIT:    1108661  MISS:     295548
cpu0_L1D RFO       ACCESS:    4494465  HIT:    2839449  MISS:    1655016
cpu0_L1D PREFETCH  ACCESS:     255604  HIT:     248763  MISS:       6841
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17526  HIT:      17517  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:     404421  ISSUED:     283456  USEFUL:       6667  USELESS:        177
cpu0_L1D AVERAGE MISS LATENCY: 758.335 cycles
cpu0_L2C TOTAL     ACCESS:    3740724  HIT:    2519999  MISS:    1220725
cpu0_L2C LOAD      ACCESS:     295548  HIT:          1  MISS:     295547
cpu0_L2C RFO       ACCESS:    1655016  HIT:     739879  MISS:     915137
cpu0_L2C PREFETCH  ACCESS:     135113  HIT:     125140  MISS:       9973
cpu0_L2C WRITEBACK ACCESS:    1655038  HIT:    1654979  MISS:         59
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     175911  ISSUED:     129856  USEFUL:       5222  USELESS:        239
cpu0_L2C AVERAGE MISS LATENCY: 1207.71 cycles
LLC TOTAL     ACCESS:    2136430  HIT:     944207  MISS:    1192223
LLC LOAD      ACCESS:     295547  HIT:          1  MISS:     295546
LLC RFO       ACCESS:     915076  HIT:      28495  MISS:     886581
LLC PREFETCH  ACCESS:      10572  HIT:        530  MISS:      10042
LLC WRITEBACK ACCESS:     915226  HIT:     915181  MISS:         45
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1216.17 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35081  ROW_BUFFER_MISS:    1157097
 DBUS AVG_CONGESTED_CYCLE:    4.00286
 WQ ROW_BUFFER_HIT:      15913  ROW_BUFFER_MISS:     870945  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.011
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

