--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml kwadrat_sch.twx kwadrat_sch.ncd -o kwadrat_sch.twr
kwadrat_sch.pcf -ucf GenIO.ucf

Design file:              kwadrat_sch.ncd
Physical constraint file: kwadrat_sch.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25011 paths analyzed, 1067 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.662ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/p1_height_3 (SLICE_X16Y42.CE), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_0 (FF)
  Destination:          XLXI_1/p1_height_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.662ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_0 to XLXI_1/p1_height_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.XQ      Tcko                  0.591   XLXI_1/h_counter<0>
                                                       XLXI_1/h_counter_0
    SLICE_X49Y38.G4      net (fanout=10)       2.047   XLXI_1/h_counter<0>
    SLICE_X49Y38.Y       Tilo                  0.704   XLXI_1/p3_height_and000012
                                                       XLXI_1/p3_height_and000012
    SLICE_X48Y63.G2      net (fanout=1)        1.093   XLXI_1/p3_height_and000012
    SLICE_X48Y63.Y       Tilo                  0.759   XLXI_1/p3_height_not0001
                                                       XLXI_1/p3_height_and000066
    SLICE_X30Y63.G3      net (fanout=3)        1.005   XLXI_1/p3_height_and0000
    SLICE_X30Y63.Y       Tilo                  0.759   XLXI_1/p2_height_not0001
                                                       XLXI_1/p1_height_not00011
    SLICE_X16Y42.CE      net (fanout=16)       2.149   XLXI_1/p1_height_not0001
    SLICE_X16Y42.CLK     Tceck                 0.555   XLXI_1/p1_height<3>
                                                       XLXI_1/p1_height_3
    -------------------------------------------------  ---------------------------
    Total                                      9.662ns (3.368ns logic, 6.294ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_2 (FF)
  Destination:          XLXI_1/p1_height_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.647ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_2 to XLXI_1/p1_height_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.XQ      Tcko                  0.591   XLXI_1/h_counter<2>
                                                       XLXI_1/h_counter_2
    SLICE_X49Y38.G2      net (fanout=11)       2.032   XLXI_1/h_counter<2>
    SLICE_X49Y38.Y       Tilo                  0.704   XLXI_1/p3_height_and000012
                                                       XLXI_1/p3_height_and000012
    SLICE_X48Y63.G2      net (fanout=1)        1.093   XLXI_1/p3_height_and000012
    SLICE_X48Y63.Y       Tilo                  0.759   XLXI_1/p3_height_not0001
                                                       XLXI_1/p3_height_and000066
    SLICE_X30Y63.G3      net (fanout=3)        1.005   XLXI_1/p3_height_and0000
    SLICE_X30Y63.Y       Tilo                  0.759   XLXI_1/p2_height_not0001
                                                       XLXI_1/p1_height_not00011
    SLICE_X16Y42.CE      net (fanout=16)       2.149   XLXI_1/p1_height_not0001
    SLICE_X16Y42.CLK     Tceck                 0.555   XLXI_1/p1_height<3>
                                                       XLXI_1/p1_height_3
    -------------------------------------------------  ---------------------------
    Total                                      9.647ns (3.368ns logic, 6.279ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_10 (FF)
  Destination:          XLXI_1/p1_height_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_10 to XLXI_1/p1_height_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.XQ      Tcko                  0.591   XLXI_1/h_counter<10>
                                                       XLXI_1/h_counter_10
    SLICE_X49Y38.G1      net (fanout=16)       1.934   XLXI_1/h_counter<10>
    SLICE_X49Y38.Y       Tilo                  0.704   XLXI_1/p3_height_and000012
                                                       XLXI_1/p3_height_and000012
    SLICE_X48Y63.G2      net (fanout=1)        1.093   XLXI_1/p3_height_and000012
    SLICE_X48Y63.Y       Tilo                  0.759   XLXI_1/p3_height_not0001
                                                       XLXI_1/p3_height_and000066
    SLICE_X30Y63.G3      net (fanout=3)        1.005   XLXI_1/p3_height_and0000
    SLICE_X30Y63.Y       Tilo                  0.759   XLXI_1/p2_height_not0001
                                                       XLXI_1/p1_height_not00011
    SLICE_X16Y42.CE      net (fanout=16)       2.149   XLXI_1/p1_height_not0001
    SLICE_X16Y42.CLK     Tceck                 0.555   XLXI_1/p1_height<3>
                                                       XLXI_1/p1_height_3
    -------------------------------------------------  ---------------------------
    Total                                      9.549ns (3.368ns logic, 6.181ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/p1_height_2 (SLICE_X16Y42.CE), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_0 (FF)
  Destination:          XLXI_1/p1_height_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.662ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_0 to XLXI_1/p1_height_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.XQ      Tcko                  0.591   XLXI_1/h_counter<0>
                                                       XLXI_1/h_counter_0
    SLICE_X49Y38.G4      net (fanout=10)       2.047   XLXI_1/h_counter<0>
    SLICE_X49Y38.Y       Tilo                  0.704   XLXI_1/p3_height_and000012
                                                       XLXI_1/p3_height_and000012
    SLICE_X48Y63.G2      net (fanout=1)        1.093   XLXI_1/p3_height_and000012
    SLICE_X48Y63.Y       Tilo                  0.759   XLXI_1/p3_height_not0001
                                                       XLXI_1/p3_height_and000066
    SLICE_X30Y63.G3      net (fanout=3)        1.005   XLXI_1/p3_height_and0000
    SLICE_X30Y63.Y       Tilo                  0.759   XLXI_1/p2_height_not0001
                                                       XLXI_1/p1_height_not00011
    SLICE_X16Y42.CE      net (fanout=16)       2.149   XLXI_1/p1_height_not0001
    SLICE_X16Y42.CLK     Tceck                 0.555   XLXI_1/p1_height<3>
                                                       XLXI_1/p1_height_2
    -------------------------------------------------  ---------------------------
    Total                                      9.662ns (3.368ns logic, 6.294ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_2 (FF)
  Destination:          XLXI_1/p1_height_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.647ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_2 to XLXI_1/p1_height_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.XQ      Tcko                  0.591   XLXI_1/h_counter<2>
                                                       XLXI_1/h_counter_2
    SLICE_X49Y38.G2      net (fanout=11)       2.032   XLXI_1/h_counter<2>
    SLICE_X49Y38.Y       Tilo                  0.704   XLXI_1/p3_height_and000012
                                                       XLXI_1/p3_height_and000012
    SLICE_X48Y63.G2      net (fanout=1)        1.093   XLXI_1/p3_height_and000012
    SLICE_X48Y63.Y       Tilo                  0.759   XLXI_1/p3_height_not0001
                                                       XLXI_1/p3_height_and000066
    SLICE_X30Y63.G3      net (fanout=3)        1.005   XLXI_1/p3_height_and0000
    SLICE_X30Y63.Y       Tilo                  0.759   XLXI_1/p2_height_not0001
                                                       XLXI_1/p1_height_not00011
    SLICE_X16Y42.CE      net (fanout=16)       2.149   XLXI_1/p1_height_not0001
    SLICE_X16Y42.CLK     Tceck                 0.555   XLXI_1/p1_height<3>
                                                       XLXI_1/p1_height_2
    -------------------------------------------------  ---------------------------
    Total                                      9.647ns (3.368ns logic, 6.279ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_10 (FF)
  Destination:          XLXI_1/p1_height_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_10 to XLXI_1/p1_height_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.XQ      Tcko                  0.591   XLXI_1/h_counter<10>
                                                       XLXI_1/h_counter_10
    SLICE_X49Y38.G1      net (fanout=16)       1.934   XLXI_1/h_counter<10>
    SLICE_X49Y38.Y       Tilo                  0.704   XLXI_1/p3_height_and000012
                                                       XLXI_1/p3_height_and000012
    SLICE_X48Y63.G2      net (fanout=1)        1.093   XLXI_1/p3_height_and000012
    SLICE_X48Y63.Y       Tilo                  0.759   XLXI_1/p3_height_not0001
                                                       XLXI_1/p3_height_and000066
    SLICE_X30Y63.G3      net (fanout=3)        1.005   XLXI_1/p3_height_and0000
    SLICE_X30Y63.Y       Tilo                  0.759   XLXI_1/p2_height_not0001
                                                       XLXI_1/p1_height_not00011
    SLICE_X16Y42.CE      net (fanout=16)       2.149   XLXI_1/p1_height_not0001
    SLICE_X16Y42.CLK     Tceck                 0.555   XLXI_1/p1_height<3>
                                                       XLXI_1/p1_height_2
    -------------------------------------------------  ---------------------------
    Total                                      9.549ns (3.368ns logic, 6.181ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/p1_height_5 (SLICE_X16Y43.CE), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_0 (FF)
  Destination:          XLXI_1/p1_height_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.662ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_0 to XLXI_1/p1_height_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.XQ      Tcko                  0.591   XLXI_1/h_counter<0>
                                                       XLXI_1/h_counter_0
    SLICE_X49Y38.G4      net (fanout=10)       2.047   XLXI_1/h_counter<0>
    SLICE_X49Y38.Y       Tilo                  0.704   XLXI_1/p3_height_and000012
                                                       XLXI_1/p3_height_and000012
    SLICE_X48Y63.G2      net (fanout=1)        1.093   XLXI_1/p3_height_and000012
    SLICE_X48Y63.Y       Tilo                  0.759   XLXI_1/p3_height_not0001
                                                       XLXI_1/p3_height_and000066
    SLICE_X30Y63.G3      net (fanout=3)        1.005   XLXI_1/p3_height_and0000
    SLICE_X30Y63.Y       Tilo                  0.759   XLXI_1/p2_height_not0001
                                                       XLXI_1/p1_height_not00011
    SLICE_X16Y43.CE      net (fanout=16)       2.149   XLXI_1/p1_height_not0001
    SLICE_X16Y43.CLK     Tceck                 0.555   XLXI_1/p1_height<5>
                                                       XLXI_1/p1_height_5
    -------------------------------------------------  ---------------------------
    Total                                      9.662ns (3.368ns logic, 6.294ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_2 (FF)
  Destination:          XLXI_1/p1_height_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.647ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_2 to XLXI_1/p1_height_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.XQ      Tcko                  0.591   XLXI_1/h_counter<2>
                                                       XLXI_1/h_counter_2
    SLICE_X49Y38.G2      net (fanout=11)       2.032   XLXI_1/h_counter<2>
    SLICE_X49Y38.Y       Tilo                  0.704   XLXI_1/p3_height_and000012
                                                       XLXI_1/p3_height_and000012
    SLICE_X48Y63.G2      net (fanout=1)        1.093   XLXI_1/p3_height_and000012
    SLICE_X48Y63.Y       Tilo                  0.759   XLXI_1/p3_height_not0001
                                                       XLXI_1/p3_height_and000066
    SLICE_X30Y63.G3      net (fanout=3)        1.005   XLXI_1/p3_height_and0000
    SLICE_X30Y63.Y       Tilo                  0.759   XLXI_1/p2_height_not0001
                                                       XLXI_1/p1_height_not00011
    SLICE_X16Y43.CE      net (fanout=16)       2.149   XLXI_1/p1_height_not0001
    SLICE_X16Y43.CLK     Tceck                 0.555   XLXI_1/p1_height<5>
                                                       XLXI_1/p1_height_5
    -------------------------------------------------  ---------------------------
    Total                                      9.647ns (3.368ns logic, 6.279ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/h_counter_10 (FF)
  Destination:          XLXI_1/p1_height_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/h_counter_10 to XLXI_1/p1_height_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.XQ      Tcko                  0.591   XLXI_1/h_counter<10>
                                                       XLXI_1/h_counter_10
    SLICE_X49Y38.G1      net (fanout=16)       1.934   XLXI_1/h_counter<10>
    SLICE_X49Y38.Y       Tilo                  0.704   XLXI_1/p3_height_and000012
                                                       XLXI_1/p3_height_and000012
    SLICE_X48Y63.G2      net (fanout=1)        1.093   XLXI_1/p3_height_and000012
    SLICE_X48Y63.Y       Tilo                  0.759   XLXI_1/p3_height_not0001
                                                       XLXI_1/p3_height_and000066
    SLICE_X30Y63.G3      net (fanout=3)        1.005   XLXI_1/p3_height_and0000
    SLICE_X30Y63.Y       Tilo                  0.759   XLXI_1/p2_height_not0001
                                                       XLXI_1/p1_height_not00011
    SLICE_X16Y43.CE      net (fanout=16)       2.149   XLXI_1/p1_height_not0001
    SLICE_X16Y43.CLK     Tceck                 0.555   XLXI_1/p1_height<5>
                                                       XLXI_1/p1_height_5
    -------------------------------------------------  ---------------------------
    Total                                      9.549ns (3.368ns logic, 6.181ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/Mshreg_srCmdF4_5 (SLICE_X48Y50.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/srCmdF4_9 (FF)
  Destination:          XLXI_2/Mshreg_srCmdF4_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/srCmdF4_9 to XLXI_2/Mshreg_srCmdF4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y52.XQ      Tcko                  0.474   XLXI_2/srCmdF4<9>
                                                       XLXI_2/srCmdF4_9
    SLICE_X48Y50.BY      net (fanout=1)        0.353   XLXI_2/srCmdF4<9>
    SLICE_X48Y50.CLK     Tdh         (-Th)     0.127   XLXI_2/srCmdF4_51
                                                       XLXI_2/Mshreg_srCmdF4_5
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.347ns logic, 0.353ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/reg10b_5 (SLICE_X41Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.976ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/reg10b_6 (FF)
  Destination:          XLXI_2/reg10b_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.976ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/reg10b_6 to XLXI_2/reg10b_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.YQ      Tcko                  0.470   XLXI_2/reg10b<7>
                                                       XLXI_2/reg10b_6
    SLICE_X41Y35.BX      net (fanout=5)        0.413   XLXI_2/reg10b<6>
    SLICE_X41Y35.CLK     Tckdi       (-Th)    -0.093   XLXI_2/reg10b<5>
                                                       XLXI_2/reg10b_5
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (0.563ns logic, 0.413ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/srCmdF4_1 (SLICE_X51Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/srCmdF4_2 (FF)
  Destination:          XLXI_2/srCmdF4_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/srCmdF4_2 to XLXI_2/srCmdF4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.YQ      Tcko                  0.522   XLXI_2/srCmdF4<3>
                                                       XLXI_2/srCmdF4_2
    SLICE_X51Y52.BX      net (fanout=1)        0.364   XLXI_2/srCmdF4<2>
    SLICE_X51Y52.CLK     Tckdi       (-Th)    -0.093   XLXI_2/srCmdF4<1>
                                                       XLXI_2/srCmdF4_1
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.615ns logic, 0.364ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_2/cntWDog<4>/CLK
  Logical resource: XLXI_2/cntWDog_4/CK
  Location pin: SLICE_X48Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_2/cntWDog<4>/CLK
  Logical resource: XLXI_2/cntWDog_4/CK
  Location pin: SLICE_X48Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_2/cntWDog<4>/CLK
  Logical resource: XLXI_2/cntWDog_4/CK
  Location pin: SLICE_X48Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.662|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25011 paths, 0 nets, and 1603 connections

Design statistics:
   Minimum period:   9.662ns{1}   (Maximum frequency: 103.498MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 21 13:05:49 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4528 MB



