<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L250'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- Thumb2SizeReduction.cpp - Thumb2 code size reduction pass -*- C++ -*-=//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARM.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMBaseInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/ARMBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Thumb2InstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/PostOrderIterator.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/STLExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DebugLoc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Function.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCAsmInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Compiler.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;algorithm&gt;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;functional&gt;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;iterator&gt;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;utility&gt;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;thumb2-reduce-size&quot;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>#define THUMB2_SIZE_REDUCE_NAME &quot;Thumb2 instruction size reduce pass&quot;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumNarrows,  &quot;Number of 32-bit instrs reduced to 16-bit ones&quot;);</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(Num2Addrs,   &quot;Number of 32-bit instrs reduced to 2addr 16-bit ones&quot;);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumLdSts,    &quot;Number of 32-bit load / store reduced to 16-bit ones&quot;);</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;int&gt; ReduceLimit(&quot;t2-reduce-limit&quot;,</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                cl::init(-1), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;int&gt; ReduceLimit2Addr(&quot;t2-reduce-limit2&quot;,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     cl::init(-1), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;int&gt; ReduceLimitLdSt(&quot;t2-reduce-limit3&quot;,</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     cl::init(-1), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// ReduceTable - A static table with information on mapping from wide</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// opcodes to narrow</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct ReduceEntry {</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    uint16_t WideOpc;      // Wide opcode</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    uint16_t NarrowOpc1;   // Narrow opcode to transform to</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    uint16_t NarrowOpc2;   // Narrow opcode when it&apos;s two-address</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    uint8_t  Imm1Limit;    // Limit of immediate field (bits)</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    uint8_t  Imm2Limit;    // Limit of immediate field when it&apos;s two-address</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned LowRegs1 : 1; // Only possible if low-registers are used</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned LowRegs2 : 1; // Only possible if low-registers are used (2addr)</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned PredCC1  : 2; // 0 - If predicated, cc is on and vice versa.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           // 1 - No cc field.</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           // 2 - Always set CPSR.</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned PredCC2  : 2;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned PartFlag : 1; // 16-bit instruction does partial flag update</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned Special  : 1; // Needs to be dealt with specially</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned AvoidMovs: 1; // Avoid movs with shifter operand (for Swift)</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const ReduceEntry ReduceTable[] = {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Wide,        Narrow1,      Narrow2,     imm1,imm2, lo1, lo2, P/C,PF,S,AM</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2ADCrr, 0,            ARM::tADC,     0,   0,   0,   1,  0,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2ADDri, ARM::tADDi3,  ARM::tADDi8,   3,   8,   1,   1,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2ADDrr, ARM::tADDrr,  ARM::tADDhirr, 0,   0,   1,   0,  0,1, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2ADDSri,ARM::tADDi3,  ARM::tADDi8,   3,   8,   1,   1,  2,2, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2ADDSrr,ARM::tADDrr,  0,             0,   0,   1,   0,  2,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2ANDrr, 0,            ARM::tAND,     0,   0,   0,   1,  0,0, 1,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2ASRri, ARM::tASRri,  0,             5,   0,   1,   0,  0,0, 1,0,1 },</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2ASRrr, 0,            ARM::tASRrr,   0,   0,   0,   1,  0,0, 1,0,1 },</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2BICrr, 0,            ARM::tBIC,     0,   0,   0,   1,  0,0, 1,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //FIXME: Disable CMN, as CCodes are backwards from compare expectations</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //{ ARM::t2CMNrr, ARM::tCMN,  0,             0,   0,   1,   0,  2,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2CMNzrr, ARM::tCMNz,  0,             0,   0,   1,   0,  2,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2CMPri, ARM::tCMPi8,  0,             8,   0,   1,   0,  2,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2CMPrr, ARM::tCMPhir, 0,             0,   0,   0,   0,  2,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2EORrr, 0,            ARM::tEOR,     0,   0,   0,   1,  0,0, 1,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: adr.n immediate offset must be multiple of 4.</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //{ ARM::t2LEApcrelJT,ARM::tLEApcrelJT, 0,   0,   0,   1,   0,  1,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LSLri, ARM::tLSLri,  0,             5,   0,   1,   0,  0,0, 1,0,1 },</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LSLrr, 0,            ARM::tLSLrr,   0,   0,   0,   1,  0,0, 1,0,1 },</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LSRri, ARM::tLSRri,  0,             5,   0,   1,   0,  0,0, 1,0,1 },</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LSRrr, 0,            ARM::tLSRrr,   0,   0,   0,   1,  0,0, 1,0,1 },</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2MOVi,  ARM::tMOVi8,  0,             8,   0,   1,   0,  0,0, 1,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2MOVi16,ARM::tMOVi8,  0,             8,   0,   1,   0,  0,0, 1,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Do we need the 16-bit &apos;S&apos; variant?</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2MOVr,ARM::tMOVr,     0,             0,   0,   0,   0,  1,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2MUL,   0,            ARM::tMUL,     0,   0,   0,   1,  0,0, 1,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2MVNr,  ARM::tMVN,    0,             0,   0,   1,   0,  0,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2ORRrr, 0,            ARM::tORR,     0,   0,   0,   1,  0,0, 1,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2REV,   ARM::tREV,    0,             0,   0,   1,   0,  1,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2REV16, ARM::tREV16,  0,             0,   0,   1,   0,  1,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2REVSH, ARM::tREVSH,  0,             0,   0,   1,   0,  1,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2RORrr, 0,            ARM::tROR,     0,   0,   0,   1,  0,0, 1,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2RSBri, ARM::tRSB,    0,             0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2RSBSri,ARM::tRSB,    0,             0,   0,   1,   0,  2,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2SBCrr, 0,            ARM::tSBC,     0,   0,   0,   1,  0,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2SUBri, ARM::tSUBi3,  ARM::tSUBi8,   3,   8,   1,   1,  0,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2SUBrr, ARM::tSUBrr,  0,             0,   0,   1,   0,  0,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2SUBSri,ARM::tSUBi3,  ARM::tSUBi8,   3,   8,   1,   1,  2,2, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2SUBSrr,ARM::tSUBrr,  0,             0,   0,   1,   0,  2,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2SXTB,  ARM::tSXTB,   0,             0,   0,   1,   0,  1,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2SXTH,  ARM::tSXTH,   0,             0,   0,   1,   0,  1,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2TEQrr, ARM::tEOR,    0,             0,   0,   1,   0,  2,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2TSTrr, ARM::tTST,    0,             0,   0,   1,   0,  2,0, 0,0,0 },</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2UXTB,  ARM::tUXTB,   0,             0,   0,   1,   0,  1,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2UXTH,  ARM::tUXTH,   0,             0,   0,   1,   0,  1,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Clean this up after splitting each Thumb load / store opcode</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // into multiple ones.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDRi12,ARM::tLDRi,   ARM::tLDRspi,  5,   8,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDRs,  ARM::tLDRr,   0,             0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDRBi12,ARM::tLDRBi, 0,             5,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDRBs, ARM::tLDRBr,  0,             0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDRHi12,ARM::tLDRHi, 0,             5,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDRHs, ARM::tLDRHr,  0,             0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDRSBs,ARM::tLDRSB,  0,             0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDRSHs,ARM::tLDRSH,  0,             0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDR_POST,ARM::tLDMIA_UPD,0,         0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STRi12,ARM::tSTRi,   ARM::tSTRspi,  5,   8,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STRs,  ARM::tSTRr,   0,             0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STRBi12,ARM::tSTRBi, 0,             5,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STRBs, ARM::tSTRBr,  0,             0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STRHi12,ARM::tSTRHi, 0,             5,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STRHs, ARM::tSTRHr,  0,             0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STR_POST,ARM::tSTMIA_UPD,0,         0,   0,   1,   0,  0,0, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDMIA, ARM::tLDMIA,  0,             0,   0,   1,   1,  1,1, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDMIA_RET,0,         ARM::tPOP_RET, 0,   0,   1,   1,  1,1, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2LDMIA_UPD,ARM::tLDMIA_UPD,ARM::tPOP,0,   0,   1,   1,  1,1, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ARM::t2STMIA (with no basereg writeback) has no Thumb1 equivalent.</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // tSTMIA_UPD is a change in semantics which can only be used if the base</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register is killed. This difference is correctly handled elsewhere.</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STMIA, ARM::tSTMIA_UPD, 0,          0,   0,   1,   1,  1,1, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STMIA_UPD,ARM::tSTMIA_UPD, 0,       0,   0,   1,   1,  1,1, 0,1,0 },</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { ARM::t2STMDB_UPD, 0,        ARM::tPUSH,    0,   0,   1,   1,  1,1, 0,1,0 }</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class Thumb2SizeReduce : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    static char ID;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const Thumb2InstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const ARMSubtarget *STI;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Thumb2SizeReduce(std::function&lt;bool(const Function &amp;)&gt; Ftor = nullptr);</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>    MachineFunctionProperties getRequiredProperties() const override {</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>      return MachineFunctionProperties().set(</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>          MachineFunctionProperties::Property::NoVRegs);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>    StringRef getPassName() const override {</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>      return <span class='cyan'>THUMB2_SIZE_REDUCE_NAME</span>;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>#define THUMB2_SIZE_REDUCE_NAME &quot;Thumb2 instruction size reduce pass&quot;</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  private:</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// ReduceOpcodeMap - Maps wide opcode to index of entry in ReduceTable.</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    DenseMap&lt;unsigned, unsigned&gt; ReduceOpcodeMap;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool canAddPseudoFlagDep(MachineInstr *Use, bool IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool VerifyPredAndCC(MachineInstr *MI, const ReduceEntry &amp;Entry,</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         bool is2Addr, ARMCC::CondCodes Pred,</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         bool LiveCPSR, bool &amp;HasCC, bool &amp;CCDead);</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool ReduceLoadStore(MachineBasicBlock &amp;MBB, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         const ReduceEntry &amp;Entry);</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool ReduceSpecial(MachineBasicBlock &amp;MBB, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       const ReduceEntry &amp;Entry, bool LiveCPSR, bool IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// ReduceTo2Addr - Reduce a 32-bit instruction to a 16-bit two-address</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// instruction.</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool ReduceTo2Addr(MachineBasicBlock &amp;MBB, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       const ReduceEntry &amp;Entry, bool LiveCPSR,</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       bool IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// ReduceToNarrow - Reduce a 32-bit instruction to a 16-bit</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// non-two-address instruction.</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool ReduceToNarrow(MachineBasicBlock &amp;MBB, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const ReduceEntry &amp;Entry, bool LiveCPSR,</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        bool IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// ReduceMI - Attempt to reduce MI, return true on success.</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool ReduceMI(MachineBasicBlock &amp;MBB, MachineInstr *MI, bool LiveCPSR,</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  bool IsSelfLoop, bool SkipPrologueEpilogue);</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// ReduceMBB - Reduce width of instructions in the specified basic block.</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool ReduceMBB(MachineBasicBlock &amp;MBB, bool SkipPrologueEpilogue);</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool OptimizeSize;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool MinimizeSize;</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Last instruction to define CPSR in the current block.</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr *CPSRDef;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Was CPSR last defined by a high latency instruction?</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When CPSRDef is null, this refers to CPSR defs in predecessors.</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool HighLatencyCPSR;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    struct MBBInfo {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The flags leaving this block have high latency.</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      bool HighLatencyCPSR = false;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Has this block been visited yet?</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      bool Visited = false;</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>39.6k</pre></td><td class='code'><pre>      MBBInfo() = default;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SmallVector&lt;MBBInfo, 8&gt; BlockInfo;</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    std::function&lt;bool(const Function &amp;)&gt; PredicateFtor;</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  char Thumb2SizeReduce::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(Thumb2SizeReduce, DEBUG_TYPE, THUMB2_SIZE_REDUCE_NAME, false,</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                false)</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Thumb2SizeReduce::Thumb2SizeReduce(std::function&lt;bool(const Function &amp;)&gt; Ftor)</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>    : MachineFunctionPass(ID), PredicateFtor(std::move(Ftor)) {</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>  OptimizeSize = MinimizeSize = false;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>  for (unsigned i = 0, e = std::size(ReduceTable); i != e; <div class='tooltip'>++i<span class='tooltip-content'>485k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>485k</span>, <span class='None'>False</span>: <span class='covered-line'>7.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>485k</pre></td><td class='code'><pre>    unsigned FromOpc = ReduceTable[i].WideOpc;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>485k</pre></td><td class='code'><pre>    if (!ReduceOpcodeMap.insert(std::make_pair(FromOpc, i)).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>485k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>llvm_unreachable</span>(&quot;Duplicated entries?&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>485k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>static bool HasImplicitCPSRDef(const MCInstrDesc &amp;MCID) {</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>  return is_contained(MCID.implicit_defs(), ARM::CPSR);</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check for a likely high-latency flag def.</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>static bool isHighLatencyCPSR(MachineInstr *Def) {</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>  switch(Def-&gt;getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>4.14k</pre></td><td class='code'><pre>  case ARM::FMSTAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.14k</span>, <span class='None'>False</span>: <span class='covered-line'>20.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>4.46k</pre></td><td class='code'><pre>  case ARM::tMUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>317</span>, <span class='None'>False</span>: <span class='covered-line'>24.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>4.46k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// canAddPseudoFlagDep - For A9 (and other out-of-order) implementations,</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the &apos;s&apos; 16-bit instruction partially update CPSR. Abort the</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// transformation to avoid adding false dependency on last CPSR setting</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction which hurts the ability for out-of-order execution engine</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to do register renaming magic.</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This function checks if there is a read-of-write dependency between the</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// last instruction that defines the CPSR and the current instruction. If there</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// is, then there is no harm done since the instruction cannot be retired</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// before the CPSR setting instruction anyway.</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Note, we are not doing full dependency analysis here for the sake of compile</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// time. We&apos;re not looking for cases like:</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// r0 = muls ...</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// r1 = add.w r0, ...</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// ...</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///    = mul.w r1</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// In this case it would have been ok to narrow the mul.w to muls since there</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// are indirect RAW dependency between the muls and the mul.w</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>5.40k</pre></td><td class='code'><pre>Thumb2SizeReduce::canAddPseudoFlagDep(MachineInstr *Use, bool FirstInSelfLoop) {</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Disable the check for -Oz (aka OptimizeForSizeHarder).</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>5.40k</pre></td><td class='code'><pre>  if (MinimizeSize || <div class='tooltip'>!STI-&gt;avoidCPSRPartialUpdate()<span class='tooltip-content'>5.23k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172</span>, <span class='None'>False</span>: <span class='covered-line'>5.23k</span>]
  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.14k</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L289'><span>289:7</span></a></span>) to (<span class='line-number'><a href='#L289'><span>289:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (289:7)
     Condition C2 --> (289:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>5.31k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  if (!CPSRDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this BB loops back to itself, conservatively avoid narrowing the</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // first instruction that does partial flag update.</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    return HighLatencyCPSR || <div class='tooltip'>FirstInSelfLoop<span class='tooltip-content'>53</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L295'><span>295:12</span></a></span>) to (<span class='line-number'><a href='#L295'><span>295:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (295:12)
     Condition C2 --> (295:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  SmallSet&lt;unsigned, 2&gt; Defs;</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : CPSRDef-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>MO.isUndef()<span class='tooltip-content'>84</span></div> || <div class='tooltip'>MO.isUse()<span class='tooltip-content'>84</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L299'><span>299:9</span></a></span>) to (<span class='line-number'><a href='#L299'><span>299:50</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (299:9)
     Condition C2 --> (299:24)
     Condition C3 --> (299:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    if (Reg == 0 || Reg == ARM::CPSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L302' href='#L302'><span>302:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
  Branch (<span class='line-number'><a name='L302' href='#L302'><span>302:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L302'><span>302:9</span></a></span>) to (<span class='line-number'><a href='#L302'><span>302:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (302:9)
     Condition C2 --> (302:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    Defs.insert(Reg);</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : Use-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>MO.isUndef()<span class='tooltip-content'>72</span></div> || <div class='tooltip'>MO.isDef()<span class='tooltip-content'>72</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L308'><span>308:9</span></a></span>) to (<span class='line-number'><a href='#L308'><span>308:50</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (308:9)
     Condition C2 --> (308:24)
     Condition C3 --> (308:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    if (Defs.count(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L311' href='#L311'><span>311:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the current CPSR has high latency, try to avoid the false dependency.</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (HighLatencyCPSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // tMOVi8 usually doesn&apos;t start long dependency chains, and there are a lot</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of them, so always shrink them when CPSR doesn&apos;t have high latency.</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  if (Use-&gt;getOpcode() == ARM::t2MOVi ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L321' href='#L321'><span>321:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      <div class='tooltip'>Use-&gt;getOpcode() == ARM::t2MOVi16<span class='tooltip-content'>4</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L321'><span>321:7</span></a></span>) to (<span class='line-number'><a href='#L321'><span>322:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (321:7)
     Condition C2 --> (322:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // No read-after-write dependency. The narrowing will add false dependency.</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Thumb2SizeReduce::VerifyPredAndCC(MachineInstr *MI, const ReduceEntry &amp;Entry,</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  bool is2Addr, ARMCC::CondCodes Pred,</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>                                  bool LiveCPSR, bool &amp;HasCC, bool &amp;CCDead) {</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>  if ((is2Addr  &amp;&amp; <div class='tooltip'>Entry.PredCC2 == 0<span class='tooltip-content'>4.54k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.54k</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.13k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>15.4k</span></div><div class='tooltip'>!is2Addr<span class='tooltip-content'>15.4k</span></div> &amp;&amp; <div class='tooltip'>Entry.PredCC1 == 0<span class='tooltip-content'>14.0k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.82k</span>, <span class='None'>False</span>: <span class='covered-line'>5.20k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L333'><span>333:7</span></a></span>) to (<span class='line-number'><a href='#L333'><span>334:39</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (333:8)
     Condition C2 --> (333:20)
     Condition C3 --> (334:8)
     Condition C4 --> (334:20)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    if (Pred == ARMCC::AL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.51k</span>, <span class='None'>False</span>: <span class='covered-line'>2.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Not predicated, must set CPSR.</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>      if (!HasCC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L337' href='#L337'><span>337:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.06k</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Original instruction was not setting CPSR, but CPSR is not</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // currently live anyway. It&apos;s ok to set it. The CPSR def is</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // dead though.</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>8.06k</pre></td><td class='code'><pre>        if (!LiveCPSR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.53k</span>, <span class='None'>False</span>: <span class='covered-line'>530</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>7.53k</pre></td><td class='code'><pre>          HasCC = true;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>7.53k</pre></td><td class='code'><pre>          CCDead = true;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>7.53k</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>7.53k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>8.06k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Predicated, must not set CPSR.</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>      if (HasCC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>6.61k</span></div><div class='tooltip'>(<span class='tooltip-content'>6.61k</span></div><div class='tooltip'>is2Addr<span class='tooltip-content'>6.61k</span></div>  &amp;&amp; <div class='tooltip'>Entry.PredCC2 == 2<span class='tooltip-content'>1.40k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>5.20k</span>]
  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>             (!is2Addr &amp;&amp; <div class='tooltip'>Entry.PredCC1 == 2<span class='tooltip-content'>5.20k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.20k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.13k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L353'><span>353:14</span></a></span>) to (<span class='line-number'><a href='#L353'><span>354:46</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (353:15)
     Condition C2 --> (353:27)
     Condition C3 --> (354:15)
     Condition C4 --> (354:27)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { F,  -,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Old opcode has an optional def of CPSR.</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>    if (HasCC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If old opcode does not implicitly define CPSR, then it&apos;s not ok since</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // these new opcodes&apos; CPSR def is not meant to be thrown away. e.g. CMP.</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>    if (!HasImplicitCPSRDef(MI-&gt;getDesc()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>    HasCC = true;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 16-bit instruction does not set CPSR.</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>    if (HasCC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L365' href='#L365'><span>365:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>429</span>, <span class='None'>False</span>: <span class='covered-line'>2.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>static bool VerifyLowRegs(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  bool isPCOk = (Opc == ARM::t2LDMIA_RET || <div class='tooltip'>Opc == ARM::t2LDMIA_UPD<span class='tooltip-content'>18.8k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.49k</span>, <span class='None'>False</span>: <span class='covered-line'>18.8k</span>]
  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>532</span>, <span class='None'>False</span>: <span class='covered-line'>18.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L374'><span>374:18</span></a></span>) to (<span class='line-number'><a href='#L374'><span>374:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (374:18)
     Condition C2 --> (374:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  bool isLROk = (Opc == ARM::t2STMDB_UPD);</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  bool isSPOk = isPCOk || <div class='tooltip'>isLROk<span class='tooltip-content'>18.2k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L376' href='#L376'><span>376:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.02k</span>, <span class='None'>False</span>: <span class='covered-line'>18.2k</span>]
  Branch (<span class='line-number'><a name='L376' href='#L376'><span>376:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.71k</span>, <span class='None'>False</span>: <span class='covered-line'>14.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L376'><span>376:17</span></a></span>) to (<span class='line-number'><a href='#L376'><span>376:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (376:17)
     Condition C2 --> (376:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>  for (unsigned i = 0, e = MI-&gt;getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>115k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>119k</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = MI-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>MO.isImplicit()<span class='tooltip-content'>88.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.2k</span>, <span class='None'>False</span>: <span class='covered-line'>88.3k</span>]
  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.70k</span>, <span class='None'>False</span>: <span class='covered-line'>84.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L379'><span>379:9</span></a></span>) to (<span class='line-number'><a href='#L379'><span>379:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (379:9)
     Condition C2 --> (379:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>34.9k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>84.6k</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>84.6k</pre></td><td class='code'><pre>    if (Reg == 0 || <div class='tooltip'>Reg == ARM::CPSR<span class='tooltip-content'>65.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.3k</span>, <span class='None'>False</span>: <span class='covered-line'>65.2k</span>]
  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>754</span>, <span class='None'>False</span>: <span class='covered-line'>64.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L382'><span>382:9</span></a></span>) to (<span class='line-number'><a href='#L382'><span>382:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (382:9)
     Condition C2 --> (382:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>20.1k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>64.4k</pre></td><td class='code'><pre>    if (isPCOk &amp;&amp; <div class='tooltip'>Reg == ARM::PC<span class='tooltip-content'>19.4k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.4k</span>, <span class='None'>False</span>: <span class='covered-line'>44.9k</span>]
  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16k</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L384'><span>384:9</span></a></span>) to (<span class='line-number'><a href='#L384'><span>384:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (384:9)
     Condition C2 --> (384:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>61.3k</pre></td><td class='code'><pre>    if (isLROk &amp;&amp; <div class='tooltip'>Reg == ARM::LR<span class='tooltip-content'>18.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L386' href='#L386'><span>386:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>43.1k</span>]
  Branch (<span class='line-number'><a name='L386' href='#L386'><span>386:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.11k</span>, <span class='None'>False</span>: <span class='covered-line'>15.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L386'><span>386:9</span></a></span>) to (<span class='line-number'><a href='#L386'><span>386:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (386:9)
     Condition C2 --> (386:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>58.2k</pre></td><td class='code'><pre>    if (Reg == ARM::SP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L388' href='#L388'><span>388:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.5k</span>, <span class='None'>False</span>: <span class='covered-line'>38.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>19.5k</pre></td><td class='code'><pre>      if (isSPOk)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.4k</span>, <span class='None'>False</span>: <span class='covered-line'>4.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>15.4k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>4.06k</pre></td><td class='code'><pre>      if (i == 1 &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>4.03k</span></div><div class='tooltip'>Opc == ARM::t2LDRi12<span class='tooltip-content'>4.03k</span></div> || <div class='tooltip'>Opc == ARM::t2STRi12<span class='tooltip-content'>2.00k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L391' href='#L391'><span>391:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.03k</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L391' href='#L391'><span>391:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.03k</span>, <span class='None'>False</span>: <span class='covered-line'>2.00k</span>]
  Branch (<span class='line-number'><a name='L391' href='#L391'><span>391:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.77k</span>, <span class='None'>False</span>: <span class='covered-line'>226</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L391'><span>391:11</span></a></span>) to (<span class='line-number'><a href='#L391'><span>391:67</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (391:11)
     Condition C2 --> (391:22)
     Condition C3 --> (391:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Special case for these ldr / str with sp as base register.</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>4.06k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>    if (!isARMLowRegister(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L395' href='#L395'><span>395:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.22k</span>, <span class='None'>False</span>: <span class='covered-line'>34.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>4.22k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Thumb2SizeReduce::ReduceLoadStore(MachineBasicBlock &amp;MBB, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>                                  const ReduceEntry &amp;Entry) {</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  if (ReduceLimitLdSt != -1 &amp;&amp; <div class='tooltip'><span class='red'>((int)NumLdSts &gt;= ReduceLimitLdSt)</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L404'><span>404:7</span></a></span>) to (<span class='line-number'><a href='#L404'><span>404:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (404:7)
     Condition C2 --> (404:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  unsigned Scale = 1;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  bool HasImmOffset = false;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  bool HasShift = false;</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  bool HasOffReg = true;</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  bool isLdStMul = false;</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  unsigned Opc = Entry.NarrowOpc1;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  unsigned OpNum = 3; // First &apos;rest&apos; of operands.</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  uint8_t  ImmLimit = Entry.Imm1Limit;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  switch (Entry.WideOpc) {</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected Thumb2 load / store opcode!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>3.68k</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::t2LDRi12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.68k</span>, <span class='None'>False</span>: <span class='covered-line'>11.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>  case ARM::t2STRi12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.17k</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(1).getReg() == ARM::SP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.80k</span>, <span class='None'>False</span>: <span class='covered-line'>3.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>      Opc = Entry.NarrowOpc2;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>      ImmLimit = Entry.Imm2Limit;</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>    Scale = 4;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>    HasImmOffset = true;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>    HasOffReg = false;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>621</pre></td><td class='code'><pre>  case ARM::t2LDRBi12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>621</span>, <span class='None'>False</span>: <span class='covered-line'>14.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>  case ARM::t2STRBi12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L431' href='#L431'><span>431:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>270</span>, <span class='None'>False</span>: <span class='covered-line'>14.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    HasImmOffset = true;</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    HasOffReg = false;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>  case ARM::t2LDRHi12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>383</span>, <span class='None'>False</span>: <span class='covered-line'>14.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>  case ARM::t2STRHi12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>192</span>, <span class='None'>False</span>: <span class='covered-line'>15.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>    Scale = 2;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>    HasImmOffset = true;</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>    HasOffReg = false;</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>  case ARM::t2LDRs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L441' href='#L441'><span>441:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>15.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>  case ARM::t2LDRBs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>  case ARM::t2LDRHs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  case ARM::t2LDRSBs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::t2LDRSHs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>  case ARM::t2STRs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  case ARM::t2STRBs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L447' href='#L447'><span>447:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>  case ARM::t2STRHs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    HasShift = true;</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    OpNum = 4;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  case ARM::t2LDR_POST:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L452' href='#L452'><span>452:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>  case ARM::t2STR_POST: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>    if (!MinimizeSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L454' href='#L454'><span>454:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (!MI-&gt;hasOneMemOperand() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        (*MI-&gt;memoperands_begin())-&gt;getAlign() &lt; Align(4))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L458' href='#L458'><span>458:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L457'><span>457:9</span></a></span>) to (<span class='line-number'><a href='#L457'><span>458:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (457:9)
     Condition C2 --> (458:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We&apos;re creating a completely different type of load/store - LDM from LDR.</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For this reason we can&apos;t reuse the logic at the end of this function; we</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // have to implement the MI building here.</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    bool IsStore = Entry.WideOpc == ARM::t2STR_POST;</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Register Rt = MI-&gt;getOperand(IsStore ? <div class='tooltip'>1<span class='tooltip-content'>5</span></div> : <div class='tooltip'>0<span class='tooltip-content'>3</span></div>).getReg();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Register Rn = MI-&gt;getOperand(IsStore ? <div class='tooltip'>0<span class='tooltip-content'>5</span></div> : <div class='tooltip'>1<span class='tooltip-content'>3</span></div>).getReg();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    unsigned Offset = MI-&gt;getOperand(3).getImm();</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    unsigned PredImm = MI-&gt;getOperand(4).getImm();</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Register PredReg = MI-&gt;getOperand(5).getReg();</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    assert(isARMLowRegister(Rt));</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    assert(isARMLowRegister(Rn));</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    if (Offset != 4)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add the 16-bit load / store instruction.</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    DebugLoc dl = MI-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    auto MIB = BuildMI(MBB, MI, dl, TII-&gt;get(Entry.NarrowOpc1))</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                   .addReg(Rn, RegState::Define)</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                   .addReg(Rn)</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                   .addImm(PredImm)</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                   .addReg(PredReg)</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                   .addReg(Rt, IsStore ? <div class='tooltip'>0<span class='tooltip-content'>1</span></div> : <div class='tooltip'>RegState::Define<span class='tooltip-content'>3</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Transfer memoperands.</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MIB.setMemRefs(MI-&gt;memoperands());</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Transfer MI flags.</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MIB.setMIFlags(MI-&gt;getFlags());</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Kill the old instruction.</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MI-&gt;eraseFromBundle();</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    ++NumLdSts;</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  case ARM::t2LDMIA: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    Register BaseReg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    assert(isARMLowRegister(BaseReg));</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For the non-writeback version (this one), the base register must be</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // one of the registers being loaded.</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    bool isOK = false;</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    for (const MachineOperand &amp;MO : llvm::drop_begin(MI-&gt;operands(), 3)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>      if (MO.getReg() == BaseReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>165</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>        isOK = true;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    if (!isOK)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    OpNum = 0;</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    isLdStMul = true;</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case ARM::t2STMIA: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L517' href='#L517'><span>517:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // t2STMIA is reduced to tSTMIA_UPD which has writeback. We can only do this</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // if the base register is killed, as then it doesn&apos;t matter what its value</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is after the instruction.</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    if (!MI-&gt;getOperand(0).isKill())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L521' href='#L521'><span>521:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the base register is in the register list and isn&apos;t the lowest</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // numbered register (i.e. it&apos;s in operand 4 onwards) then with writeback</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the stored value is unknown, so we can&apos;t convert to tSTMIA_UPD.</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    Register BaseReg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    for (const MachineOperand &amp;MO : llvm::drop_begin(MI-&gt;operands(), 4))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L528' href='#L528'><span>528:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      if (MO.getReg() == BaseReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>  case ARM::t2LDMIA_RET: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16k</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>    Register BaseReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>    if (BaseReg != ARM::SP)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>    Opc = Entry.NarrowOpc2; // tPOP_RET</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>    OpNum = 2;</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>    isLdStMul = true;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case ARM::t2LDMIA_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  case ARM::t2STMIA_UPD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  case ARM::t2STMDB_UPD: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.11k</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>    OpNum = 0;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>    Register BaseReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>    if (BaseReg == ARM::SP &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.11k</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>3.11k</span></div><div class='tooltip'>Entry.WideOpc == ARM::t2LDMIA_UPD<span class='tooltip-content'>3.11k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>         <div class='tooltip'>Entry.WideOpc == ARM::t2STMDB_UPD<span class='tooltip-content'>3.11k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.11k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L549'><span>549:9</span></a></span>) to (<span class='line-number'><a href='#L549'><span>551:44</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (549:9)
     Condition C2 --> (550:10)
     Condition C3 --> (551:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  -  = T      }
  3 { T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>      Opc = Entry.NarrowOpc2; // tPOP or tPUSH</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>      OpNum = 2;</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>3.11k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>7</span></div><div class='tooltip'>!isARMLowRegister(BaseReg)<span class='tooltip-content'>7</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>               (Entry.WideOpc != ARM::t2LDMIA_UPD &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                <div class='tooltip'>Entry.WideOpc != ARM::t2STMIA_UPD<span class='tooltip-content'>3</span></div>)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L554'><span>554:16</span></a></span>) to (<span class='line-number'><a href='#L554'><span>556:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (554:16)
     Condition C2 --> (555:17)
     Condition C3 --> (556:17)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { F,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>    isLdStMul = true;</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  unsigned OffsetReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  bool OffsetKill = false;</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  bool OffsetInternal = false;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  if (HasShift) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L568' href='#L568'><span>568:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>326</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    OffsetReg  = MI-&gt;getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    OffsetKill = MI-&gt;getOperand(2).isKill();</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    OffsetInternal = MI-&gt;getOperand(2).isInternalRead();</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(3).getImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='None'>False</span>: <span class='covered-line'>174</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Thumb1 addressing mode doesn&apos;t support shift.</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>14.8k</pre></td><td class='code'><pre>  unsigned OffsetImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>14.8k</pre></td><td class='code'><pre>  if (HasImmOffset) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L579' href='#L579'><span>579:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.32k</span>, <span class='None'>False</span>: <span class='covered-line'>6.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>8.32k</pre></td><td class='code'><pre>    OffsetImm = MI-&gt;getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>8.32k</pre></td><td class='code'><pre>    unsigned MaxOffset = ((1 &lt;&lt; ImmLimit) - 1) * Scale;</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>8.32k</pre></td><td class='code'><pre>    if ((OffsetImm &amp; (Scale - 1)) || <div class='tooltip'>OffsetImm &gt; MaxOffset<span class='tooltip-content'>8.21k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L583' href='#L583'><span>583:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>8.21k</span>]
  Branch (<span class='line-number'><a name='L583' href='#L583'><span>583:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>768</span>, <span class='None'>False</span>: <span class='covered-line'>7.45k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L583'><span>583:9</span></a></span>) to (<span class='line-number'><a href='#L583'><span>583:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (583:9)
     Condition C2 --> (583:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Make sure the immediate field fits.</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>8.32k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add the 16-bit load / store instruction.</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  DebugLoc dl = MI-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  MachineInstrBuilder MIB = BuildMI(MBB, MI, dl, TII-&gt;get(Opc));</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // tSTMIA_UPD takes a defining register operand. We&apos;ve already checked that</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the register is killed, so mark it as dead here.</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  if (Entry.WideOpc == ARM::t2STMIA)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    MIB.addReg(MI-&gt;getOperand(0).getReg(), RegState::Define | RegState::Dead);</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  if (!isLdStMul) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.64k</span>, <span class='None'>False</span>: <span class='covered-line'>6.34k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>    if (HasImmOffset)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.45k</span>, <span class='None'>False</span>: <span class='covered-line'>191</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>7.45k</pre></td><td class='code'><pre>      MIB.addImm(OffsetImm / Scale);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>    assert((!HasShift || OffsetReg) &amp;&amp; &quot;Invalid so_reg load / store address!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>    if (HasOffReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L606' href='#L606'><span>606:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='None'>False</span>: <span class='covered-line'>7.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>      MIB.addReg(OffsetReg, getKillRegState(OffsetKill) |</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>                            getInternalReadRegState(OffsetInternal));</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transfer the rest of operands.</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : llvm::drop_begin(MI-&gt;operands(), OpNum))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L612' href='#L612'><span>612:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.2k</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>47.2k</pre></td><td class='code'><pre>    MIB.add(MO);</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transfer memoperands.</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  MIB.setMemRefs(MI-&gt;memoperands());</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transfer MI flags.</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  MIB.setMIFlags(MI-&gt;getFlags());</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Converted 32-bit: &quot; &lt;&lt; *MI</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>16</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>                    &lt;&lt; &quot;       to 16-bit: &quot; &lt;&lt; *MIB);</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  MBB.erase_instr(MI);</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  ++NumLdSts;</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Thumb2SizeReduce::ReduceSpecial(MachineBasicBlock &amp;MBB, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const ReduceEntry &amp;Entry,</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>                                bool LiveCPSR, bool IsSelfLoop) {</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>  if (Opc == ARM::t2ADDri) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.03k</span>, <span class='None'>False</span>: <span class='covered-line'>22.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the source register is SP, try to reduce to tADDrSPi, otherwise</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // it&apos;s a normal reduce.</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(1).getReg() != ARM::SP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='None'>False</span>: <span class='covered-line'>2.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>      if (ReduceTo2Addr(MBB, MI, Entry, LiveCPSR, IsSelfLoop))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>755</span>, <span class='None'>False</span>: <span class='covered-line'>1.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>      return ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to reduce to tADDrSPi.</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>    unsigned Imm = MI-&gt;getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The immediate must be in range, the destination register must be a low</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // reg, the predicate must be &quot;always&quot; and the condition flags must not</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // be being set.</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>    if (Imm &amp; 3 || <div class='tooltip'>Imm &gt; 1020<span class='tooltip-content'>2.13k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>2.13k</span>]
  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L647'><span>647:9</span></a></span>) to (<span class='line-number'><a href='#L647'><span>647:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (647:9)
     Condition C2 --> (647:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    if (!isARMLowRegister(MI-&gt;getOperand(0).getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L649' href='#L649'><span>649:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227</span>, <span class='None'>False</span>: <span class='covered-line'>878</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>878</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(3).getImm() != ARMCC::AL)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>878</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>878</pre></td><td class='code'><pre>    const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>878</pre></td><td class='code'><pre>    if (MCID.hasOptionalDef() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>877</span>]
  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>878</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>878</pre></td><td class='code'><pre>        MI-&gt;getOperand(MCID.getNumOperands()-1).getReg() == ARM::CPSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L655' href='#L655'><span>655:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>877</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L654'><span>654:9</span></a></span>) to (<span class='line-number'><a href='#L654'><span>655:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (654:9)
     Condition C2 --> (655:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>    MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>        BuildMI(MBB, MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>                TII-&gt;get(ARM::tADDrSPi))</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>            .add(MI-&gt;getOperand(0))</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>            .add(MI-&gt;getOperand(1))</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>            .addImm(Imm / 4) // The tADDrSPi has an implied scale by four.</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>            .add(predOps(ARMCC::AL));</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Transfer MI flags.</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>    MIB.setMIFlags(MI-&gt;getFlags());</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Converted 32-bit: &quot; &lt;&lt; *MI</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>877</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>                      &lt;&lt; &quot;       to 16-bit: &quot; &lt;&lt; *MIB);</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>    MBB.erase_instr(MI);</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>    ++NumNarrows;</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>878</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>  if (Entry.LowRegs1 &amp;&amp; <div class='tooltip'>!VerifyLowRegs(MI)<span class='tooltip-content'>22.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.3k</span>, <span class='None'>False</span>: <span class='covered-line'>602</span>]
  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.22k</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L677'><span>677:7</span></a></span>) to (<span class='line-number'><a href='#L677'><span>677:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (677:7)
     Condition C2 --> (677:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>4.22k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>18.6k</pre></td><td class='code'><pre>  if (MI-&gt;mayLoadOrStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L680' href='#L680'><span>680:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.2k</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>    return ReduceLoadStore(MBB, MI, Entry);</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default: break</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::t2ADDSri:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::t2ADDSrr: {</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register PredReg;</span></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>getInstrPredicate(*MI, PredReg) == ARMCC::AL</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      switch (Opc) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>default: break</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>case ARM::t2ADDSri:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L691' href='#L691'><span>691:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        if (</span><span class='red'>ReduceTo2Addr(MBB, MI, Entry, LiveCPSR, IsSelfLoop)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>[[fallthrough]];</span></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>case ARM::t2ADDSrr:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>569</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::t2RSBri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>569</span>, <span class='None'>False</span>: <span class='covered-line'>2.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>569</pre></td><td class='code'><pre>  case ARM::t2RSBSri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>692</pre></td><td class='code'><pre>  case ARM::t2SXTB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>3.34k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>859</pre></td><td class='code'><pre>  case ARM::t2SXTH:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167</span>, <span class='None'>False</span>: <span class='covered-line'>3.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  case ARM::t2UXTB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>3.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  case ARM::t2UXTH:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L706' href='#L706'><span>706:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>306</span>, <span class='None'>False</span>: <span class='covered-line'>3.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(2).getImm() == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L707' href='#L707'><span>707:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>      return ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  case ARM::t2MOVi16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52k</span>, <span class='None'>False</span>: <span class='covered-line'>1.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Can convert only &apos;pure&apos; immediate operands, not immediates obtained as</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // globals&apos; addresses.</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(1).isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L713' href='#L713'><span>713:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>988</span>, <span class='None'>False</span>: <span class='covered-line'>534</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>988</pre></td><td class='code'><pre>      return ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>534</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  case ARM::t2CMPrr: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>602</span>, <span class='None'>False</span>: <span class='covered-line'>2.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to reduce to the lo-reg only version first. Why there are two</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // versions of the instruction is a mystery.</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It would be nice to just have two entries in the main table that</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // are prioritized, but the table assumes a unique entry for each</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // source insn opcode. So for now, we hack a local entry record to use.</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>    static const ReduceEntry NarrowEntry =</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>      { ARM::t2CMPrr,ARM::tCMPr, 0, 0, 0, 1, 1,2, 0, 0,1,0 };</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>    if (ReduceToNarrow(MBB, MI, NarrowEntry, LiveCPSR, IsSelfLoop))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L724' href='#L724'><span>724:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='None'>False</span>: <span class='covered-line'>182</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>    return ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case ARM::t2TEQrr: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L728' href='#L728'><span>728:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Register PredReg;</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Can only convert to eors if we&apos;re not in an IT block.</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    if (getInstrPredicate(*MI, PredReg) != ARMCC::AL)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO if Operand 0 is not killed but Operand 1 is, then we could write</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to Op1 instead.</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (MI-&gt;getOperand(0).isKill())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L735' href='#L735'><span>735:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>598</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Thumb2SizeReduce::ReduceTo2Addr(MachineBasicBlock &amp;MBB, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const ReduceEntry &amp;Entry,</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>8.02k</pre></td><td class='code'><pre>                                bool LiveCPSR, bool IsSelfLoop) {</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>8.02k</pre></td><td class='code'><pre>  if (ReduceLimit2Addr != -1 &amp;&amp; <div class='tooltip'>((int)Num2Addrs &gt;= ReduceLimit2Addr)<span class='tooltip-content'>6</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>8.01k</span>]
  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L746'><span>746:7</span></a></span>) to (<span class='line-number'><a href='#L746'><span>746:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (746:7)
     Condition C2 --> (746:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>  if (!OptimizeSize &amp;&amp; <div class='tooltip'>Entry.AvoidMovs<span class='tooltip-content'>7.66k</span></div> &amp;&amp; <div class='tooltip'>STI-&gt;avoidMOVsShifterOperand()<span class='tooltip-content'>151</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.66k</span>, <span class='None'>False</span>: <span class='covered-line'>354</span>]
  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>7.51k</span>]
  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>148</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L749'><span>749:7</span></a></span>) to (<span class='line-number'><a href='#L749'><span>749:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (749:7)
     Condition C2 --> (749:24)
     Condition C3 --> (749:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t issue movs with shifter operand for some CPUs unless we</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // are optimizing for size.</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>  Register Reg0 = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>  Register Reg1 = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // t2MUL is &quot;special&quot;. The tied source operand is second, not first.</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>  if (MI-&gt;getOpcode() == ARM::t2MUL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L757' href='#L757'><span>757:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>516</span>, <span class='None'>False</span>: <span class='covered-line'>7.49k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>516</pre></td><td class='code'><pre>    Register Reg2 = MI-&gt;getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Early exit if the regs aren&apos;t all low regs.</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>516</pre></td><td class='code'><pre>    if (!isARMLowRegister(Reg0) || <div class='tooltip'>!isARMLowRegister(Reg1)<span class='tooltip-content'>498</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L760' href='#L760'><span>760:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>498</span>]
  Branch (<span class='line-number'><a name='L760' href='#L760'><span>760:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>489</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>516</pre></td><td class='code'><pre>        || <div class='tooltip'>!isARMLowRegister(Reg2)<span class='tooltip-content'>489</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L761' href='#L761'><span>761:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>425</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L760'><span>760:9</span></a></span>) to (<span class='line-number'><a href='#L760'><span>761:35</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (760:9)
     Condition C2 --> (760:36)
     Condition C3 --> (761:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>425</pre></td><td class='code'><pre>    if (Reg0 != Reg2) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='None'>False</span>: <span class='covered-line'>243</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the other operand also isn&apos;t the same as the destination, we</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // can&apos;t reduce.</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>      if (Reg1 != Reg0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L766' href='#L766'><span>766:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>162</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to commute the operands to make it a 2-address instruction.</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>      MachineInstr *CommutedMI = TII-&gt;commuteInstruction(*MI);</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>      if (!CommutedMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L770' href='#L770'><span>770:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>162</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>  } else if (Reg0 != Reg1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L773' href='#L773'><span>773:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.67k</span>, <span class='None'>False</span>: <span class='covered-line'>3.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to commute the operands to make it a 2-address instruction.</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>    unsigned CommOpIdx1 = 1;</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>    unsigned CommOpIdx2 = TargetInstrInfo::CommuteAnyOperandIndex;</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>    if (!TII-&gt;findCommutedOpIndices(*MI, CommOpIdx1, CommOpIdx2) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L777' href='#L777'><span>777:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.56k</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
  Branch (<span class='line-number'><a name='L777' href='#L777'><span>777:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='None'>False</span>: <span class='covered-line'>1.79k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>        <div class='tooltip'>MI-&gt;getOperand(CommOpIdx2).getReg() != Reg0<span class='tooltip-content'>1.79k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L778' href='#L778'><span>778:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>691</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L777'><span>777:9</span></a></span>) to (<span class='line-number'><a href='#L777'><span>778:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (777:9)
     Condition C2 --> (778:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>2.56k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    MachineInstr *CommutedMI =</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>        TII-&gt;commuteInstruction(*MI, false, CommOpIdx1, CommOpIdx2);</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    if (!CommutedMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L782' href='#L782'><span>782:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>5.33k</pre></td><td class='code'><pre>  if (Entry.LowRegs2 &amp;&amp; <div class='tooltip'>!isARMLowRegister(Reg0)<span class='tooltip-content'>3.92k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L785' href='#L785'><span>785:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.92k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L785' href='#L785'><span>785:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>370</span>, <span class='None'>False</span>: <span class='covered-line'>3.55k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L785'><span>785:7</span></a></span>) to (<span class='line-number'><a href='#L785'><span>785:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (785:7)
     Condition C2 --> (785:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>4.96k</pre></td><td class='code'><pre>  if (Entry.Imm2Limit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.96k</span>, <span class='None'>False</span>: <span class='covered-line'>3.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>    unsigned Imm = MI-&gt;getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>    unsigned Limit = (1 &lt;&lt; Entry.Imm2Limit) - 1;</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>    if (Imm &gt; Limit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L790' href='#L790'><span>790:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>1.68k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>277</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>    Register Reg2 = MI-&gt;getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>    if (Entry.LowRegs2 &amp;&amp; <div class='tooltip'>!isARMLowRegister(Reg2)<span class='tooltip-content'>1.59k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L794' href='#L794'><span>794:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.59k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L794' href='#L794'><span>794:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L794'><span>794:9</span></a></span>) to (<span class='line-number'><a href='#L794'><span>794:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (794:9)
     Condition C2 --> (794:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if it&apos;s possible / necessary to transfer the predicate.</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;NewMCID = TII-&gt;get(Entry.NarrowOpc2);</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  Register PredReg;</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  ARMCC::CondCodes Pred = getInstrPredicate(*MI, PredReg);</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  bool SkipPred = false;</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  if (Pred != ARMCC::AL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L803' href='#L803'><span>803:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>4.49k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    if (!NewMCID.isPredicable())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L804' href='#L804'><span>804:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Can&apos;t transfer predicate, fail.</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>    SkipPred = !NewMCID.isPredicable();</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>4.49k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  bool HasCC = false;</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  bool CCDead = false;</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  if (MCID.hasOptionalDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L814' href='#L814'><span>814:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.13k</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>    unsigned NumOps = MCID.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>    HasCC = (MI-&gt;getOperand(NumOps-1).getReg() == ARM::CPSR);</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>    if (HasCC &amp;&amp; <div class='tooltip'>MI-&gt;getOperand(NumOps-1).isDead()<span class='tooltip-content'>829</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>829</span>, <span class='None'>False</span>: <span class='covered-line'>3.30k</span>]
  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>829</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L817'><span>817:9</span></a></span>) to (<span class='line-number'><a href='#L817'><span>817:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (817:9)
     Condition C2 --> (817:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>CCDead = true</span>;</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  if (!VerifyPredAndCC(MI, Entry, true, Pred, LiveCPSR, HasCC, CCDead))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L820' href='#L820'><span>820:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>674</span>, <span class='None'>False</span>: <span class='covered-line'>3.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>674</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Avoid adding a false dependency on partial flag update by some 16-bit</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions which has the &apos;s&apos; bit set.</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  if (Entry.PartFlag &amp;&amp; <div class='tooltip'>NewMCID.hasOptionalDef()<span class='tooltip-content'>1.08k</span></div> &amp;&amp; <div class='tooltip'>HasCC<span class='tooltip-content'>1.08k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L825' href='#L825'><span>825:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.08k</span>, <span class='None'>False</span>: <span class='covered-line'>2.78k</span>]
  Branch (<span class='line-number'><a name='L825' href='#L825'><span>825:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.08k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L825' href='#L825'><span>825:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.07k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>      <div class='tooltip'>canAddPseudoFlagDep(MI, IsSelfLoop)<span class='tooltip-content'>1.07k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L826' href='#L826'><span>826:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L825'><span>825:7</span></a></span>) to (<span class='line-number'><a href='#L825'><span>826:42</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (825:7)
     Condition C2 --> (825:25)
     Condition C3 --> (825:53)
     Condition C4 --> (826:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  F,  -  = F      }
  3 { T,  T,  T,  F  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: not covered
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add the 16-bit instruction.</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  DebugLoc dl = MI-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  MachineInstrBuilder MIB = BuildMI(MBB, MI, dl, NewMCID);</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  MIB.add(MI-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  if (NewMCID.hasOptionalDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L833' href='#L833'><span>833:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.88k</span>, <span class='None'>False</span>: <span class='covered-line'>980</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre>    MIB.add(HasCC ? <div class='tooltip'>t1CondCodeOp(CCDead)<span class='tooltip-content'>2.84k</span></div> : <div class='tooltip'>condCodeOp()<span class='tooltip-content'>35</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L834' href='#L834'><span>834:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.84k</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transfer the rest of operands.</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  unsigned NumOps = MCID.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  for (unsigned i = 1, e = MI-&gt;getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>19.3k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L838' href='#L838'><span>838:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.3k</span>, <span class='None'>False</span>: <span class='covered-line'>3.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>19.3k</pre></td><td class='code'><pre>    if (i &lt; NumOps &amp;&amp; <div class='tooltip'>MCID.operands()[i].isOptionalDef()<span class='tooltip-content'>19.0k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L839' href='#L839'><span>839:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.57k</span>, <span class='None'>False</span>: <span class='covered-line'>15.7k</span>]
  Branch (<span class='line-number'><a name='L839' href='#L839'><span>839:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.0k</span>, <span class='None'>False</span>: <span class='covered-line'>329</span>]
  Branch (<span class='line-number'><a name='L839' href='#L839'><span>839:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.57k</span>, <span class='None'>False</span>: <span class='covered-line'>15.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L839'><span>839:9</span></a></span>) to (<span class='line-number'><a href='#L839'><span>839:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (839:9)
     Condition C2 --> (839:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>3.57k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>15.7k</pre></td><td class='code'><pre>    if (SkipPred &amp;&amp; <div class='tooltip'><span class='red'>MCID.operands()[i].isPredicate()</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L841' href='#L841'><span>841:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15.7k</span>]
  Branch (<span class='line-number'><a name='L841' href='#L841'><span>841:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15.7k</span>]
  Branch (<span class='line-number'><a name='L841' href='#L841'><span>841:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L841'><span>841:9</span></a></span>) to (<span class='line-number'><a href='#L841'><span>841:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (841:9)
     Condition C2 --> (841:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>15.7k</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(i));</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>15.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transfer MI flags.</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  MIB.setMIFlags(MI-&gt;getFlags());</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Converted 32-bit: &quot; &lt;&lt; *MI</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.86k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>                    &lt;&lt; &quot;       to 16-bit: &quot; &lt;&lt; *MIB);</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  MBB.erase_instr(MI);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  ++Num2Addrs;</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>3.86k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Thumb2SizeReduce::ReduceToNarrow(MachineBasicBlock &amp;MBB, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const ReduceEntry &amp;Entry,</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>                                 bool LiveCPSR, bool IsSelfLoop) {</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>  if (ReduceLimit != -1 &amp;&amp; <div class='tooltip'>((int)NumNarrows &gt;= ReduceLimit)<span class='tooltip-content'>7</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L861' href='#L861'><span>861:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>19.9k</span>]
  Branch (<span class='line-number'><a name='L861' href='#L861'><span>861:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L861'><span>861:7</span></a></span>) to (<span class='line-number'><a href='#L861'><span>861:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (861:7)
     Condition C2 --> (861:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>  if (!OptimizeSize &amp;&amp; <div class='tooltip'>Entry.AvoidMovs<span class='tooltip-content'>19.3k</span></div> &amp;&amp; <div class='tooltip'>STI-&gt;avoidMOVsShifterOperand()<span class='tooltip-content'>1.48k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.3k</span>, <span class='None'>False</span>: <span class='covered-line'>529</span>]
  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48k</span>, <span class='None'>False</span>: <span class='covered-line'>17.9k</span>]
  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.47k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L864'><span>864:7</span></a></span>) to (<span class='line-number'><a href='#L864'><span>864:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (864:7)
     Condition C2 --> (864:24)
     Condition C3 --> (864:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t issue movs with shifter operand for some CPUs unless we</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // are optimizing for size.</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>  unsigned Limit = ~0U;</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>  if (Entry.Imm1Limit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L870' href='#L870'><span>870:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    Limit = (1 &lt;&lt; Entry.Imm1Limit) - 1;</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>93.4k</pre></td><td class='code'><pre>  for (unsigned i = 0, e = MCID.getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>73.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L874' href='#L874'><span>874:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79.4k</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>79.4k</pre></td><td class='code'><pre>    if (MCID.operands()[i].isPredicate())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L875' href='#L875'><span>875:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.0k</span>, <span class='None'>False</span>: <span class='covered-line'>51.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>28.0k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = MI-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>    if (MO.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L878' href='#L878'><span>878:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.1k</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>36.1k</pre></td><td class='code'><pre>      Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>36.1k</pre></td><td class='code'><pre>      if (!Reg || <div class='tooltip'>Reg == ARM::CPSR<span class='tooltip-content'>28.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L880' href='#L880'><span>880:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.84k</span>, <span class='None'>False</span>: <span class='covered-line'>28.3k</span>]
  Branch (<span class='line-number'><a name='L880' href='#L880'><span>880:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>27.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L880'><span>880:11</span></a></span>) to (<span class='line-number'><a href='#L880'><span>880:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (880:11)
     Condition C2 --> (880:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>8.89k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>27.2k</pre></td><td class='code'><pre>      if (Entry.LowRegs1 &amp;&amp; <div class='tooltip'>!isARMLowRegister(Reg)<span class='tooltip-content'>26.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L882' href='#L882'><span>882:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.3k</span>, <span class='None'>False</span>: <span class='covered-line'>908</span>]
  Branch (<span class='line-number'><a name='L882' href='#L882'><span>882:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.89k</span>, <span class='None'>False</span>: <span class='covered-line'>23.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L882'><span>882:11</span></a></span>) to (<span class='line-number'><a href='#L882'><span>882:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (882:11)
     Condition C2 --> (882:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>27.2k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>15.1k</span></div><div class='tooltip'>MO.isImm()<span class='tooltip-content'>15.1k</span></div> &amp;&amp; <div class='tooltip'>!MCID.operands()[i].isPredicate()<span class='tooltip-content'>15.1k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L884' href='#L884'><span>884:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L884' href='#L884'><span>884:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L884' href='#L884'><span>884:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L884'><span>884:16</span></a></span>) to (<span class='line-number'><a href='#L884'><span>884:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (884:16)
     Condition C2 --> (884:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      if (((unsigned)MO.getImm()) &gt; Limit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L885' href='#L885'><span>885:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.97k</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if it&apos;s possible / necessary to transfer the predicate.</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;NewMCID = TII-&gt;get(Entry.NarrowOpc1);</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  Register PredReg;</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  ARMCC::CondCodes Pred = getInstrPredicate(*MI, PredReg);</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  bool SkipPred = false;</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  if (Pred != ARMCC::AL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L895' href='#L895'><span>895:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.75k</span>, <span class='None'>False</span>: <span class='covered-line'>11.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>2.75k</pre></td><td class='code'><pre>    if (!NewMCID.isPredicable())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L896' href='#L896'><span>896:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.75k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Can&apos;t transfer predicate, fail.</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>    SkipPred = !NewMCID.isPredicable();</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  bool HasCC = false;</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  bool CCDead = false;</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  if (MCID.hasOptionalDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L905' href='#L905'><span>905:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.89k</span>, <span class='None'>False</span>: <span class='covered-line'>5.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>8.89k</pre></td><td class='code'><pre>    unsigned NumOps = MCID.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>8.89k</pre></td><td class='code'><pre>    HasCC = (MI-&gt;getOperand(NumOps-1).getReg() == ARM::CPSR);</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>8.89k</pre></td><td class='code'><pre>    if (HasCC &amp;&amp; <div class='tooltip'>MI-&gt;getOperand(NumOps-1).isDead()<span class='tooltip-content'>1.04k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L908' href='#L908'><span>908:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>7.84k</span>]
  Branch (<span class='line-number'><a name='L908' href='#L908'><span>908:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.04k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L908'><span>908:9</span></a></span>) to (<span class='line-number'><a href='#L908'><span>908:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (908:9)
     Condition C2 --> (908:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>CCDead = true</span>;</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>8.89k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  if (!VerifyPredAndCC(MI, Entry, false, Pred, LiveCPSR, HasCC, CCDead))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L911' href='#L911'><span>911:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>285</span>, <span class='None'>False</span>: <span class='covered-line'>13.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Avoid adding a false dependency on partial flag update by some 16-bit</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions which has the &apos;s&apos; bit set.</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  if (Entry.PartFlag &amp;&amp; <div class='tooltip'>NewMCID.hasOptionalDef()<span class='tooltip-content'>6.71k</span></div> &amp;&amp; <div class='tooltip'>HasCC<span class='tooltip-content'>6.71k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.71k</span>, <span class='None'>False</span>: <span class='covered-line'>7.03k</span>]
  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.71k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.32k</span>, <span class='None'>False</span>: <span class='covered-line'>2.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>      <div class='tooltip'>canAddPseudoFlagDep(MI, IsSelfLoop)<span class='tooltip-content'>4.32k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L917' href='#L917'><span>917:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>4.31k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L916'><span>916:7</span></a></span>) to (<span class='line-number'><a href='#L916'><span>917:42</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (916:7)
     Condition C2 --> (916:25)
     Condition C3 --> (916:53)
     Condition C4 --> (917:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  F,  -  = F      }
  3 { T,  T,  T,  F  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: not covered
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add the 16-bit instruction.</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  DebugLoc dl = MI-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  MachineInstrBuilder MIB = BuildMI(MBB, MI, dl, NewMCID);</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TEQ is special in that it doesn&apos;t define a register but we&apos;re converting</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it into an EOR which does. So add the first operand as a def and then</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // again as a use.</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  if (MCID.getOpcode() == ARM::t2TEQrr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>13.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MIB-&gt;getOperand(0).setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MIB-&gt;getOperand(0).setIsDef(true);</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MIB-&gt;getOperand(0).setIsDead(true);</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (NewMCID.hasOptionalDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MIB.add(HasCC ? t1CondCodeOp(CCDead) : <div class='tooltip'><span class='red'>condCodeOp()</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>    MIB.add(MI-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>    if (NewMCID.hasOptionalDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L938' href='#L938'><span>938:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.52k</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>8.52k</pre></td><td class='code'><pre>      MIB.add(HasCC ? <div class='tooltip'>t1CondCodeOp(CCDead)<span class='tooltip-content'>6.11k</span></div> : <div class='tooltip'>condCodeOp()<span class='tooltip-content'>2.41k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L939' href='#L939'><span>939:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.11k</span>, <span class='None'>False</span>: <span class='covered-line'>2.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transfer the rest of operands.</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  unsigned NumOps = MCID.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>76.9k</pre></td><td class='code'><pre>  for (unsigned i = 1, e = MI-&gt;getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>63.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L944' href='#L944'><span>944:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.2k</span>, <span class='None'>False</span>: <span class='covered-line'>13.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>63.2k</pre></td><td class='code'><pre>    if (i &lt; NumOps &amp;&amp; <div class='tooltip'>MCID.operands()[i].isOptionalDef()<span class='tooltip-content'>53.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.60k</span>, <span class='None'>False</span>: <span class='covered-line'>54.6k</span>]
  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.7k</span>, <span class='None'>False</span>: <span class='covered-line'>9.50k</span>]
  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.60k</span>, <span class='None'>False</span>: <span class='covered-line'>45.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L945'><span>945:9</span></a></span>) to (<span class='line-number'><a href='#L945'><span>945:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (945:9)
     Condition C2 --> (945:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>8.60k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>54.6k</pre></td><td class='code'><pre>    if ((MCID.getOpcode() == ARM::t2RSBSri ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>54.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>54.6k</pre></td><td class='code'><pre>         MCID.getOpcode() == ARM::t2RSBri ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L948' href='#L948'><span>948:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>52.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>54.6k</pre></td><td class='code'><pre>         <div class='tooltip'>MCID.getOpcode() == ARM::t2SXTB<span class='tooltip-content'>52.6k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L949' href='#L949'><span>949:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>494</span>, <span class='None'>False</span>: <span class='covered-line'>52.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>54.6k</pre></td><td class='code'><pre>         <div class='tooltip'>MCID.getOpcode() == ARM::t2SXTH<span class='tooltip-content'>52.1k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>671</span>, <span class='None'>False</span>: <span class='covered-line'>51.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>54.6k</pre></td><td class='code'><pre>         <div class='tooltip'>MCID.getOpcode() == ARM::t2UXTB<span class='tooltip-content'>51.4k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L951' href='#L951'><span>951:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>704</span>, <span class='None'>False</span>: <span class='covered-line'>50.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>54.6k</pre></td><td class='code'><pre>         <div class='tooltip'>MCID.getOpcode() == ARM::t2UXTH<span class='tooltip-content'>50.7k</span></div>) &amp;&amp; <div class='tooltip'>i == 2<span class='tooltip-content'>5.10k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.22k</span>, <span class='None'>False</span>: <span class='covered-line'>49.5k</span>]
  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>3.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip the zero immediate operand, it&apos;s now implicit.</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>53.3k</pre></td><td class='code'><pre>    bool isPred = (i &lt; NumOps &amp;&amp; <div class='tooltip'>MCID.operands()[i].isPredicate()<span class='tooltip-content'>43.8k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.8k</span>, <span class='None'>False</span>: <span class='covered-line'>9.50k</span>]
  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.4k</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L955'><span>955:20</span></a></span>) to (<span class='line-number'><a href='#L955'><span>955:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (955:20)
     Condition C2 --> (955:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>53.3k</pre></td><td class='code'><pre>    if (SkipPred &amp;&amp; <div class='tooltip'><span class='red'>isPred</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L956' href='#L956'><span>956:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>53.3k</span>]
  Branch (<span class='line-number'><a name='L956' href='#L956'><span>956:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L956'><span>956:9</span></a></span>) to (<span class='line-number'><a href='#L956'><span>956:27</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (956:9)
     Condition C2 --> (956:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>53.3k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = MI-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>53.3k</pre></td><td class='code'><pre>    if (MO.isReg() &amp;&amp; <div class='tooltip'>MO.isImplicit()<span class='tooltip-content'>28.9k</span></div> &amp;&amp; <div class='tooltip'>MO.getReg() == ARM::CPSR<span class='tooltip-content'>9.50k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L959' href='#L959'><span>959:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.13k</span>, <span class='None'>False</span>: <span class='covered-line'>49.2k</span>]
  Branch (<span class='line-number'><a name='L959' href='#L959'><span>959:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.9k</span>, <span class='None'>False</span>: <span class='covered-line'>24.3k</span>]
  Branch (<span class='line-number'><a name='L959' href='#L959'><span>959:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.50k</span>, <span class='None'>False</span>: <span class='covered-line'>19.4k</span>]
  Branch (<span class='line-number'><a name='L959' href='#L959'><span>959:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.13k</span>, <span class='None'>False</span>: <span class='covered-line'>5.37k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L959'><span>959:9</span></a></span>) to (<span class='line-number'><a href='#L959'><span>959:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (959:9)
     Condition C2 --> (959:23)
     Condition C3 --> (959:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip implicit def of CPSR. Either it&apos;s modeled as an optional</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // def now or it&apos;s already an implicit def on the new instruction.</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>    MIB.add(MO);</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  if (!MCID.isPredicable() &amp;&amp; <div class='tooltip'><span class='red'>NewMCID.isPredicable()</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.7k</span>]
  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L965'><span>965:7</span></a></span>) to (<span class='line-number'><a href='#L965'><span>965:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (965:7)
     Condition C2 --> (965:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>MIB.add(predOps(ARMCC::AL))</span>;</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transfer MI flags.</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  MIB.setMIFlags(MI-&gt;getFlags());</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Converted 32-bit: &quot; &lt;&lt; *MI</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>12</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>13.7k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>                    &lt;&lt; &quot;       to 16-bit: &quot; &lt;&lt; *MIB);</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  MBB.erase_instr(MI);</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  ++NumNarrows;</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>static bool UpdateCPSRDef(MachineInstr &amp;MI, bool LiveCPSR, bool &amp;DefCPSR) {</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>  bool HasDef = false;</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>1.55M</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L981' href='#L981'><span>981:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.55M</span>, <span class='None'>False</span>: <span class='covered-line'>332k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>1.55M</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>MO.isUndef()<span class='tooltip-content'>1.07M</span></div> || <div class='tooltip'>MO.isUse()<span class='tooltip-content'>1.06M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>484k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>733k</span>, <span class='None'>False</span>: <span class='covered-line'>329k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L982'><span>982:9</span></a></span>) to (<span class='line-number'><a href='#L982'><span>982:50</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (982:9)
     Condition C2 --> (982:24)
     Condition C3 --> (982:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>1.22M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>    if (MO.getReg() != ARM::CPSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L984' href='#L984'><span>984:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>304k</span>, <span class='None'>False</span>: <span class='covered-line'>25.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>304k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>    DefCPSR = true;</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>    if (!MO.isDead())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L988' href='#L988'><span>988:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.4k</span>, <span class='None'>False</span>: <span class='covered-line'>8.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>      HasDef = true;</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>  return HasDef || <div class='tooltip'>LiveCPSR<span class='tooltip-content'>315k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L992' href='#L992'><span>992:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.4k</span>, <span class='None'>False</span>: <span class='covered-line'>315k</span>]
  Branch (<span class='line-number'><a name='L992' href='#L992'><span>992:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='None'>False</span>: <span class='covered-line'>298k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L992'><span>992:10</span></a></span>) to (<span class='line-number'><a href='#L992'><span>992:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (992:10)
     Condition C2 --> (992:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>static bool UpdateCPSRUse(MachineInstr &amp;MI, bool LiveCPSR) {</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>1.55M</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L996' href='#L996'><span>996:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.55M</span>, <span class='None'>False</span>: <span class='covered-line'>316k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>1.55M</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>MO.isUndef()<span class='tooltip-content'>1.06M</span></div> || <div class='tooltip'>MO.isDef()<span class='tooltip-content'>1.05M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L997' href='#L997'><span>997:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>486k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
  Branch (<span class='line-number'><a name='L997' href='#L997'><span>997:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.05M</span>]
  Branch (<span class='line-number'><a name='L997' href='#L997'><span>997:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>324k</span>, <span class='None'>False</span>: <span class='covered-line'>729k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L997'><span>997:9</span></a></span>) to (<span class='line-number'><a href='#L997'><span>997:50</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (997:9)
     Condition C2 --> (997:24)
     Condition C3 --> (997:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>821k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>729k</pre></td><td class='code'><pre>    if (MO.getReg() != ARM::CPSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L999' href='#L999'><span>999:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>711k</span>, <span class='None'>False</span>: <span class='covered-line'>17.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>711k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>    assert(LiveCPSR &amp;&amp; &quot;CPSR liveness tracking is wrong!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>    if (MO.isKill()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1002' href='#L1002'><span>1002:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>      LiveCPSR = false;</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>  return LiveCPSR;</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool Thumb2SizeReduce::ReduceMI(MachineBasicBlock &amp;MBB, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                bool LiveCPSR, bool IsSelfLoop,</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>                                bool SkipPrologueEpilogue) {</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>  unsigned Opcode = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>  DenseMap&lt;unsigned, unsigned&gt;::iterator OPI = ReduceOpcodeMap.find(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>  if (OPI == ReduceOpcodeMap.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1016' href='#L1016'><span>1016:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>285k</span>, <span class='None'>False</span>: <span class='covered-line'>47.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>285k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>47.2k</pre></td><td class='code'><pre>  if (SkipPrologueEpilogue &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>838</span></div><div class='tooltip'>MI-&gt;getFlag(MachineInstr::FrameSetup)<span class='tooltip-content'>838</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1018' href='#L1018'><span>1018:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>838</span>, <span class='None'>False</span>: <span class='covered-line'>46.4k</span>]
  Branch (<span class='line-number'><a name='L1018' href='#L1018'><span>1018:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='None'>False</span>: <span class='covered-line'>670</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>                               <div class='tooltip'>MI-&gt;getFlag(MachineInstr::FrameDestroy)<span class='tooltip-content'>670</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1019' href='#L1019'><span>1019:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127</span>, <span class='None'>False</span>: <span class='covered-line'>543</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1018'><span>1018:7</span></a></span>) to (<span class='line-number'><a href='#L1018'><span>1019:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1018:7)
     Condition C2 --> (1018:32)
     Condition C3 --> (1019:32)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>46.9k</pre></td><td class='code'><pre>  const ReduceEntry &amp;Entry = ReduceTable[OPI-&gt;second];</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t attempt normal reductions on &quot;special&quot; cases for now.</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>46.9k</pre></td><td class='code'><pre>  if (Entry.Special)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1024' href='#L1024'><span>1024:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.9k</span>, <span class='None'>False</span>: <span class='covered-line'>20.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>    return ReduceSpecial(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to transform to a 16-bit two-address instruction.</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>  if (Entry.NarrowOpc2 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1028' href='#L1028'><span>1028:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.14k</span>, <span class='None'>False</span>: <span class='covered-line'>13.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>      <div class='tooltip'>ReduceTo2Addr(MBB, MI, Entry, LiveCPSR, IsSelfLoop)<span class='tooltip-content'>6.14k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.10k</span>, <span class='None'>False</span>: <span class='covered-line'>3.03k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1028'><span>1028:7</span></a></span>) to (<span class='line-number'><a href='#L1028'><span>1029:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1028:7)
     Condition C2 --> (1029:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to transform to a 16-bit non-two-address instruction.</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  if (Entry.NarrowOpc1 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1033' href='#L1033'><span>1033:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>      <div class='tooltip'>ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop)<span class='tooltip-content'>15.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1034' href='#L1034'><span>1034:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.4k</span>, <span class='None'>False</span>: <span class='covered-line'>4.32k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1033'><span>1033:7</span></a></span>) to (<span class='line-number'><a href='#L1033'><span>1034:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1033:7)
     Condition C2 --> (1034:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool Thumb2SizeReduce::ReduceMBB(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>                                 bool SkipPrologueEpilogue) {</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  bool Modified = false;</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Yes, CPSR could be livein.</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  bool LiveCPSR = MBB.isLiveIn(ARM::CPSR);</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  MachineInstr *BundleMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  CPSRDef = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  HighLatencyCPSR = false;</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check predecessors for the latest CPSRDef.</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  for (auto *Pred : MBB.predecessors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1052' href='#L1052'><span>1052:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.1k</span>, <span class='None'>False</span>: <span class='covered-line'>39.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>    const MBBInfo &amp;PInfo = BlockInfo[Pred-&gt;getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>    if (!PInfo.Visited) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1054' href='#L1054'><span>1054:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.16k</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Since blocks are visited in RPO, this must be a back-edge.</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>    if (PInfo.HighLatencyCPSR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1058' href='#L1058'><span>1058:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>10.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>      HighLatencyCPSR = true;</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this BB loops back to itself, conservatively avoid narrowing the</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // first instruction that does partial flag update.</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  bool IsSelfLoop = MBB.isSuccessor(&amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  MachineBasicBlock::instr_iterator MII = MBB.instr_begin(),E = MBB.instr_end();</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  MachineBasicBlock::instr_iterator NextMII;</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>380k</pre></td><td class='code'><pre>  for (; MII != E; <div class='tooltip'>MII = NextMII<span class='tooltip-content'>340k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340k</span>, <span class='None'>False</span>: <span class='covered-line'>39.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>340k</pre></td><td class='code'><pre>    NextMII = std::next(MII);</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>340k</pre></td><td class='code'><pre>    MachineInstr *MI = &amp;*MII;</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>340k</pre></td><td class='code'><pre>    if (MI-&gt;isBundle()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.24k</span>, <span class='None'>False</span>: <span class='covered-line'>332k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>      BundleMI = MI;</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>    if (MI-&gt;isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1077' href='#L1077'><span>1077:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>332k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>    LiveCPSR = UpdateCPSRUse(*MI, LiveCPSR);</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Does NextMII belong to the same bundle as MI?</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>    bool NextInSameBundle = NextMII != E &amp;&amp; <div class='tooltip'>NextMII-&gt;isBundledWithPred()<span class='tooltip-content'>292k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>292k</span>, <span class='None'>False</span>: <span class='covered-line'>39.4k</span>]
  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.55k</span>, <span class='None'>False</span>: <span class='covered-line'>283k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1083'><span>1083:29</span></a></span>) to (<span class='line-number'><a href='#L1083'><span>1083:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1083:29)
     Condition C2 --> (1083:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>    if (ReduceMI(MBB, MI, LiveCPSR, IsSelfLoop, SkipPrologueEpilogue)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.4k</span>, <span class='None'>False</span>: <span class='covered-line'>299k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      Modified = true;</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      MachineBasicBlock::instr_iterator I = std::prev(NextMII);</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      MI = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Removing and reinserting the first instruction in a bundle will break</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // up the bundle. Fix the bundling if it was broken.</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      if (NextInSameBundle &amp;&amp; <div class='tooltip'>!NextMII-&gt;isBundledWithPred()<span class='tooltip-content'>375</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1091' href='#L1091'><span>1091:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>375</span>, <span class='None'>False</span>: <span class='covered-line'>32.0k</span>]
  Branch (<span class='line-number'><a name='L1091' href='#L1091'><span>1091:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>375</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1091'><span>1091:11</span></a></span>) to (<span class='line-number'><a href='#L1091'><span>1091:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1091:11)
     Condition C2 --> (1091:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>NextMII-&gt;bundleWithPred()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>    if (BundleMI &amp;&amp; <div class='tooltip'>!NextInSameBundle<span class='tooltip-content'>37.8k</span></div> &amp;&amp; <div class='tooltip'>MI-&gt;isInsideBundle()<span class='tooltip-content'>28.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.8k</span>, <span class='None'>False</span>: <span class='covered-line'>294k</span>]
  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.2k</span>, <span class='None'>False</span>: <span class='covered-line'>9.55k</span>]
  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.24k</span>, <span class='None'>False</span>: <span class='covered-line'>20.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1095'><span>1095:9</span></a></span>) to (<span class='line-number'><a href='#L1095'><span>1095:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1095:9)
     Condition C2 --> (1095:21)
     Condition C3 --> (1095:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Since post-ra scheduler operates on bundles, the CPSR kill</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // marker is only on the BUNDLE instruction. Process the BUNDLE</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction as we finish with the bundled instruction to work around</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the inconsistency.</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>      if (BundleMI-&gt;killsRegister(ARM::CPSR, /*TRI=*/nullptr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1100' href='#L1100'><span>1100:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.78k</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>4.78k</pre></td><td class='code'><pre>        LiveCPSR = false;</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>      MachineOperand *MO =</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>          BundleMI-&gt;findRegisterDefOperand(ARM::CPSR, /*TRI=*/nullptr);</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>      if (MO &amp;&amp; <div class='tooltip'>!MO-&gt;isDead()<span class='tooltip-content'>99</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1104' href='#L1104'><span>1104:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>8.14k</span>]
  Branch (<span class='line-number'><a name='L1104' href='#L1104'><span>1104:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1104'><span>1104:11</span></a></span>) to (<span class='line-number'><a href='#L1104'><span>1104:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1104:11)
     Condition C2 --> (1104:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>        LiveCPSR = true;</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>      MO = BundleMI-&gt;findRegisterUseOperand(ARM::CPSR, /*TRI=*/nullptr);</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>      if (MO &amp;&amp; <div class='tooltip'>!MO-&gt;isKill()<span class='tooltip-content'>4.86k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1107' href='#L1107'><span>1107:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.86k</span>, <span class='None'>False</span>: <span class='covered-line'>3.37k</span>]
  Branch (<span class='line-number'><a name='L1107' href='#L1107'><span>1107:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>4.78k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1107'><span>1107:11</span></a></span>) to (<span class='line-number'><a href='#L1107'><span>1107:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1107:11)
     Condition C2 --> (1107:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>        LiveCPSR = true;</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>8.24k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>    bool DefCPSR = false;</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>    LiveCPSR = UpdateCPSRDef(*MI, LiveCPSR, DefCPSR);</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>    if (MI-&gt;isCall()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1113' href='#L1113'><span>1113:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.1k</span>, <span class='None'>False</span>: <span class='covered-line'>320k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Calls don&apos;t really set CPSR.</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>      CPSRDef = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>      HighLatencyCPSR = false;</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>      IsSelfLoop = false;</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>    } else if (DefCPSR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1118' href='#L1118'><span>1118:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.0k</span>, <span class='None'>False</span>: <span class='covered-line'>295k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This is the last CPSR defining instruction.</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>      CPSRDef = MI;</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>      HighLatencyCPSR = isHighLatencyCPSR(CPSRDef);</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>      IsSelfLoop = false;</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>25.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  MBBInfo &amp;Info = BlockInfo[MBB.getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  Info.HighLatencyCPSR = HighLatencyCPSR;</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  Info.Visited = true;</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  return Modified;</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>63.7k</pre></td><td class='code'><pre>bool Thumb2SizeReduce::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>63.7k</pre></td><td class='code'><pre>  if (PredicateFtor &amp;&amp; <div class='tooltip'>!PredicateFtor(MF.getFunction())<span class='tooltip-content'>31.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1133' href='#L1133'><span>1133:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.1k</span>, <span class='None'>False</span>: <span class='covered-line'>32.5k</span>]
  Branch (<span class='line-number'><a name='L1133' href='#L1133'><span>1133:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.8k</span>, <span class='None'>False</span>: <span class='covered-line'>328</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1133'><span>1133:7</span></a></span>) to (<span class='line-number'><a href='#L1133'><span>1133:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1133:7)
     Condition C2 --> (1133:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>32.8k</pre></td><td class='code'><pre>  STI = &amp;MF.getSubtarget&lt;ARMSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>32.8k</pre></td><td class='code'><pre>  if (STI-&gt;isThumb1Only() || <div class='tooltip'>STI-&gt;prefers32BitThumb()<span class='tooltip-content'>30.4k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1137' href='#L1137'><span>1137:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.44k</span>, <span class='None'>False</span>: <span class='covered-line'>30.4k</span>]
  Branch (<span class='line-number'><a name='L1137' href='#L1137'><span>1137:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>30.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1137'><span>1137:7</span></a></span>) to (<span class='line-number'><a href='#L1137'><span>1137:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1137:7)
     Condition C2 --> (1137:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>2.44k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  TII = static_cast&lt;const Thumb2InstrInfo *&gt;(STI-&gt;getInstrInfo());</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Optimizing / minimizing size? Minimizing size implies optimizing for size.</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  OptimizeSize = MF.getFunction().hasOptSize();</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  MinimizeSize = STI-&gt;hasMinSize();</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  BlockInfo.clear();</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  BlockInfo.resize(MF.getNumBlockIDs());</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Visit blocks in reverse post-order so LastCPSRDef is known for all</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // predecessors.</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  ReversePostOrderTraversal&lt;MachineFunction*&gt; RPOT(&amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  bool Modified = false;</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  bool NeedsWinCFI = MF.getTarget().getMCAsmInfo()-&gt;usesWindowsCFI() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1153' href='#L1153'><span>1153:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242</span>, <span class='None'>False</span>: <span class='covered-line'>30.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>                     <div class='tooltip'>MF.getFunction().needsUnwindTableEntry()<span class='tooltip-content'>242</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1154' href='#L1154'><span>1154:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>230</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1153'><span>1153:22</span></a></span>) to (<span class='line-number'><a href='#L1153'><span>1154:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1153:22)
     Condition C2 --> (1154:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  for (MachineBasicBlock *MBB : RPOT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1155' href='#L1155'><span>1155:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.5k</span>, <span class='None'>False</span>: <span class='covered-line'>30.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>    Modified |= ReduceMBB(*MBB, /*SkipPrologueEpilogue=*/NeedsWinCFI);</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  return Modified;</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>32.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// createThumb2SizeReductionPass - Returns an instance of the Thumb2 size</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// reduction pass.</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>FunctionPass *llvm::createThumb2SizeReductionPass(</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>    std::function&lt;bool(const Function &amp;)&gt; Ftor) {</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>  return new Thumb2SizeReduce(std::move(Ftor));</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>7.82k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>