Analysis & Synthesis report for ensamblado_placa
Sat Jun 13 15:45:33 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream
 11. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver
 12. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter
 13. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver
 14. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next
 15. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state
 16. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next
 17. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state
 18. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 19. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 20. State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 21. State Machine - |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|automata_estado_SYS:aeSYS|\rlj:v_estadoSYS
 22. State Machine - |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Added for RAM Pass-Through Logic
 29. Registers Packed Into Inferred Megafunctions
 30. Multiplexer Restructuring Statistics (Restructuring Performed)
 31. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 32. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 33. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 34. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 35. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 36. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 37. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 38. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 39. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 40. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 41. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0
 44. Source assignments for disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram
 45. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 46. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
 47. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated
 48. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p
 49. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p
 50. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram
 51. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 52. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
 53. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp
 54. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp
 55. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 56. Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 57. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 58. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 59. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_002
 60. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 61. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 62. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 63. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 64. Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 65. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. Source assignments for sld_signaltap:auto_signaltap_0
 74. Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0|altsyncram_trd1:auto_generated
 75. Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_1|altsyncram_trd1:auto_generated
 76. Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated
 77. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0
 78. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 79. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 80. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 81. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 82. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 83. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 84. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 85. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 86. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 87. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 88. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 89. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 90. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 91. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 92. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 93. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 94. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 95. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo
 96. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 97. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 98. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto
 99. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
100. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller
101. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
102. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port
104. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out
105. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO
106. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
107. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
108. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0
109. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave
110. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream
111. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer
112. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0
113. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
114. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll
115. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards
116. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0
117. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
118. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator
119. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator
120. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
121. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator
122. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator
123. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator
124. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator
125. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
126. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent
127. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent
128. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
129. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent
130. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo
133. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent
134. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent
137. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent
140. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
143. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_001|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_004|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_005|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_006|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_007|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter
154. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
155. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter
156. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
157. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
158. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
159. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
160. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
161. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
162. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
163. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
164. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
165. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
166. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
167. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter
172. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter
174. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage
175. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core
176. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001
177. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core
178. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002
179. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core
180. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003
181. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core
182. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004
183. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core
184. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
185. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
186. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
187. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
188. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
189. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller
190. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
191. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
192. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_001
193. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
194. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
195. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002
196. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
197. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
198. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_003
199. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
200. Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
201. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
202. Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0
203. Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_1
204. Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
205. scfifo Parameter Settings by Entity Instance
206. dcfifo Parameter Settings by Entity Instance
207. altpll Parameter Settings by Entity Instance
208. altsyncram Parameter Settings by Entity Instance
209. Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_003"
210. Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_002"
211. Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_001"
212. Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller"
213. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004"
214. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003"
215. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002"
216. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001"
217. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage"
218. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter"
219. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
220. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"
221. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
222. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
223. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
224. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_004|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode"
225. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode"
226. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_001|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
227. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
228. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
229. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
230. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo"
231. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent"
232. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo"
233. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent"
234. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo"
235. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent"
236. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo"
237. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo"
238. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent"
239. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
240. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent"
241. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent"
242. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
243. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator"
244. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator"
245. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator"
246. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator"
247. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
248. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator"
249. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator"
250. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
251. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0"
252. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll"
253. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0"
254. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0"
255. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll"
256. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module"
257. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
258. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller"
259. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo"
260. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
261. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
262. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
263. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
264. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
265. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
266. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
267. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
268. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
269. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
270. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
271. Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0"
272. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|camino_SYS:caminoSYS"
273. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr"
274. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux3_32:mLb"
275. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoFMT:FMT|reg32pe:regaddr"
276. Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0"
277. Signal Tap Logic Analyzer Settings
278. Post-Synthesis Netlist Statistics for Top Partition
279. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
280. Elapsed Time Per Partition
281. Connections to In-System Debugging Instance "auto_signaltap_0"
282. Analysis & Synthesis Messages
283. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 13 15:45:33 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; ensamblado_placa                            ;
; Top-level Entity Name              ; ensamblado_placa                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,742                                      ;
;     Total combinational functions  ; 6,479                                       ;
;     Dedicated logic registers      ; 7,082                                       ;
; Total registers                    ; 7082                                        ;
; Total pins                         ; 135                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 314,112                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; ensamblado_placa   ; ensamblado_placa   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                                                                                         ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                             ; Library      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; ../ensamblado_placa/ensamblado_placa.vhd                                                                                                                                 ; yes             ; User VHDL File                               ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd                                                                         ;              ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v                                                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd                                                                 ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd                                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd                                                                  ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd                                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd                                                              ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd                                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd                                               ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd                                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd                                                                ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd                                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd                                                                ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd                                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd                                                                ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd                                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v                                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd                                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd                                                 ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd                                  ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesSYS.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesSYS.vhd                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd                                              ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd                                                 ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder.vhd                                                 ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder.vhd                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd                                              ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd                                                           ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd                                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd                                                           ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd                                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd                                               ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd                                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd                                                   ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd                                                               ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd                                                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd                                                               ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd                                                               ; disenyo_qsys ;
; sld_virtual_jtag_basic.v                                                                                                                                                 ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                            ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;              ;
; altera_std_synchronizer.v                                                                                                                                                ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                               ;              ;
; scfifo.tdf                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                              ;              ;
; a_regfifo.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                           ;              ;
; a_dpfifo.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                            ;              ;
; a_i2fifo.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                            ;              ;
; a_fffifo.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                            ;              ;
; a_f2fifo.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                            ;              ;
; aglobal191.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                                          ;              ;
; db/scfifo_f041.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_f041.tdf                                                                                    ;              ;
; db/a_dpfifo_2o31.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf                                                                                  ;              ;
; db/altsyncram_7bh1.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7bh1.tdf                                                                                ;              ;
; db/cmpr_ls8.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ls8.tdf                                                                                       ;              ;
; db/cntr_0ab.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_0ab.tdf                                                                                       ;              ;
; db/cntr_da7.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_da7.tdf                                                                                       ;              ;
; db/cntr_1ab.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf                                                                                       ;              ;
; altpll.tdf                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                                                              ;              ;
; stratix_pll.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                         ;              ;
; stratixii_pll.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                       ;              ;
; cycloneii_pll.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                       ;              ;
; db/altpll_3lb2.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf                                                                                    ;              ;
; db/scfifo_l4a1.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf                                                                                    ;              ;
; db/a_dpfifo_as31.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf                                                                                  ;              ;
; db/altsyncram_7tb1.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf                                                                                ;              ;
; db/cmpr_ks8.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ks8.tdf                                                                                       ;              ;
; db/cntr_v9b.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_v9b.tdf                                                                                       ;              ;
; db/cntr_ca7.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_ca7.tdf                                                                                       ;              ;
; dcfifo.tdf                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                              ;              ;
; lpm_counter.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                         ;              ;
; lpm_add_sub.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                         ;              ;
; altdpram.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;              ;
; a_graycounter.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                       ;              ;
; a_fefifo.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                            ;              ;
; a_gray2bin.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                          ;              ;
; dffpipe.inc                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                             ;              ;
; alt_sync_fifo.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                       ;              ;
; lpm_compare.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                         ;              ;
; altsyncram_fifo.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                     ;              ;
; db/dcfifo_nsj1.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf                                                                                    ;              ;
; db/a_gray2bin_tgb.tdf                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_gray2bin_tgb.tdf                                                                                 ;              ;
; db/a_graycounter_qn6.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_graycounter_qn6.tdf                                                                              ;              ;
; db/a_graycounter_m5c.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_graycounter_m5c.tdf                                                                              ;              ;
; db/altsyncram_j421.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf                                                                                ;              ;
; db/alt_synch_pipe_g9l.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_g9l.tdf                                                                             ;              ;
; db/dffpipe_1v8.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_1v8.tdf                                                                                    ;              ;
; db/dffpipe_0v8.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_0v8.tdf                                                                                    ;              ;
; db/alt_synch_pipe_h9l.tdf                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_h9l.tdf                                                                             ;              ;
; db/dffpipe_2v8.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_2v8.tdf                                                                                    ;              ;
; db/cmpr_a66.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_a66.tdf                                                                                       ;              ;
; db/mux_j28.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/mux_j28.tdf                                                                                        ;              ;
; db/altpll_8fb2.tdf                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf                                                                                    ;              ;
; sld_signaltap.vhd                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                       ;              ;
; sld_signaltap_impl.vhd                                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                  ;              ;
; sld_ela_control.vhd                                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                     ;              ;
; lpm_shiftreg.tdf                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                        ;              ;
; lpm_constant.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                        ;              ;
; dffeea.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                                              ;              ;
; sld_mbpmg.vhd                                                                                                                                                            ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                           ;              ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                            ;              ;
; sld_buffer_manager.vhd                                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                  ;              ;
; altsyncram.tdf                                                                                                                                                           ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;              ;
; stratix_ram_block.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;              ;
; lpm_mux.inc                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;              ;
; lpm_decode.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;              ;
; a_rdenreg.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;              ;
; altrom.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;              ;
; altram.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;              ;
; db/altsyncram_5e24.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_5e24.tdf                                                                                ;              ;
; altdpram.tdf                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                            ;              ;
; memmodes.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                          ;              ;
; a_hdffe.inc                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                             ;              ;
; alt_le_rden_reg.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                     ;              ;
; altsyncram.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                          ;              ;
; lpm_mux.tdf                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                             ;              ;
; muxlut.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                                                              ;              ;
; bypassff.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;              ;
; altshift.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                                            ;              ;
; db/mux_psc.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/mux_psc.tdf                                                                                        ;              ;
; lpm_decode.tdf                                                                                                                                                           ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                          ;              ;
; declut.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                                                              ;              ;
; db/decode_dvf.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/decode_dvf.tdf                                                                                     ;              ;
; lpm_counter.tdf                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                         ;              ;
; cmpconst.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                            ;              ;
; alt_counter_stratix.inc                                                                                                                                                  ; yes             ; Megafunction                                 ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                 ;              ;
; db/cntr_tii.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_tii.tdf                                                                                       ;              ;
; db/cmpr_vgc.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_vgc.tdf                                                                                       ;              ;
; db/cntr_89j.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_89j.tdf                                                                                       ;              ;
; db/cntr_cgi.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_cgi.tdf                                                                                       ;              ;
; db/cmpr_rgc.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_rgc.tdf                                                                                       ;              ;
; db/cntr_23j.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_23j.tdf                                                                                       ;              ;
; db/cmpr_ngc.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ngc.tdf                                                                                       ;              ;
; sld_rom_sr.vhd                                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;              ;
; sld_hub.vhd                                                                                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld   ;
; db/ip/sld6a1e6b3d/alt_sld_fab.v                                                                                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/alt_sld_fab.v                                                                       ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                       ; yes             ; Encrypted Auto-Found VHDL File               ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab  ;
; db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;              ;
; db/altsyncram_trd1.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_trd1.tdf                                                                                ;              ;
; db/altsyncram_0qg1.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_0qg1.tdf                                                                                ;              ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v                                                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v                                                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd                                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd                                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd                                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd                                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd                                                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd                                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd                                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd                                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd                                                                           ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd                                                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd                                                                           ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd                                                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd                                                                           ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd                                                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v                                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv                                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv                                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v                                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v                                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v                                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd                                                                ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd                                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd                                             ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd                                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd                                                                     ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd                                                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesSYS.vhd                                                                 ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesSYS.vhd                                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd                                                                  ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd                                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd                                                                  ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd                                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder.vhd                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd                                                                     ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd                                                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd                                                                    ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd                                                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd                                                                 ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd                                                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd                                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd                                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd                                                                  ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd                                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd                                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd                                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd                                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd                                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd                                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd                                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd                                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd                                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd                                                                     ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd                                                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd                                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd                                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd                                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd                                                                      ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd                                                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v                                                            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv                                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv                                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv                                                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v                                 ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v                             ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv            ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv                                    ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv                                      ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v                                                               ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v                                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v                                                     ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v                                           ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v                                                         ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd                                                                  ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd                                                                  ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd                                                                   ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd                                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd                                                                   ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd                                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd                                                                   ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd                                                                   ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd                                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd                                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd                                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd                                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd                                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd                                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd                                                              ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd                                                              ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd                                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd                                                                          ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd                                                                        ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd                                                                        ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd                                                                       ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd                                                                       ; disenyo_qsys ;
; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd                                                                          ; yes             ; Auto-Found VHDL File                         ; /home/gerard/Desktop/clase/TFG/proyecto/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd                                                                          ; disenyo_qsys ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 10,742         ;
;                                             ;                ;
; Total combinational functions               ; 6479           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3519           ;
;     -- 3 input functions                    ; 2086           ;
;     -- <=2 input functions                  ; 874            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 5834           ;
;     -- arithmetic mode                      ; 645            ;
;                                             ;                ;
; Total registers                             ; 7082           ;
;     -- Dedicated logic registers            ; 7082           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 135            ;
; Total memory bits                           ; 314112         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3118           ;
; Total fan-out                               ; 52719          ;
; Average fan-out                             ; 3.68           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; |ensamblado_placa                                                                                                                       ; 6479 (3)            ; 7082 (0)                  ; 314112      ; 0            ; 0       ; 0         ; 135  ; 0            ; |ensamblado_placa                                                                                                                                                                                                                                                                                                                                            ; ensamblado_placa                                       ; work         ;
;    |disenyo_qsys:ensam|                                                                                                                 ; 4973 (0)            ; 2768 (0)                  ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam                                                                                                                                                                                                                                                                                                                         ; disenyo_qsys                                           ; disenyo_qsys ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                              ; altera_reset_controller                                ; disenyo_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; altera_reset_synchronizer                              ; disenyo_qsys ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                              ; altera_reset_controller                                ; disenyo_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; altera_reset_synchronizer                              ; disenyo_qsys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                ; disenyo_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                       ; altera_reset_synchronizer                              ; disenyo_qsys ;
;       |disenyo_qsys_master_0:master_0|                                                                                                  ; 710 (0)             ; 469 (0)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0                                                                                                                                                                                                                                                                                          ; disenyo_qsys_master_0                                  ; disenyo_qsys ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 281 (0)             ; 152 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                ; altera_avalon_packets_to_master                        ; disenyo_qsys ;
;             |packets_to_master:p2m|                                                                                                     ; 281 (281)           ; 152 (152)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                          ; packets_to_master                                      ; disenyo_qsys ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)             ; 24 (24)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                  ; disenyo_qsys ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                          ; altsyncram                                             ; work         ;
;                |altsyncram_0qg1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated                                                                                                                                                                                                           ; altsyncram_0qg1                                        ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                    ; altera_avalon_st_bytes_to_packets                      ; disenyo_qsys ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 353 (0)             ; 263 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                         ; altera_avalon_st_jtag_interface                        ; disenyo_qsys ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 350 (0)             ; 263 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                       ; altera_jtag_dc_streaming                               ; disenyo_qsys ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 15 (4)              ; 47 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                           ; altera_avalon_st_clock_crosser                         ; disenyo_qsys ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 11 (11)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                               ; altera_avalon_st_pipeline_base                         ; disenyo_qsys ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                      ; altera_std_synchronizer_nocut                          ; disenyo_qsys ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                      ; altera_std_synchronizer_nocut                          ; disenyo_qsys ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                ; altera_jtag_src_crosser                                ; disenyo_qsys ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                     ; altera_jtag_control_signal_crosser                     ; disenyo_qsys ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                ; altera_std_synchronizer                                ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 334 (319)           ; 186 (167)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                  ; altera_jtag_streaming                                  ; disenyo_qsys ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                     ; altera_avalon_st_idle_inserter                         ; disenyo_qsys ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                       ; altera_avalon_st_idle_remover                          ; disenyo_qsys ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                         ; altera_std_synchronizer                                ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                ; altera_std_synchronizer                                ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                        ; altera_std_synchronizer                                ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                             ; altera_std_synchronizer                                ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                  ; altera_std_synchronizer                                ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                               ; altera_jtag_sld_node                                   ; disenyo_qsys ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                             ; sld_virtual_jtag_basic                                 ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 31 (31)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                    ; altera_avalon_st_packets_to_bytes                      ; disenyo_qsys ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                   ; altera_reset_controller                                ; disenyo_qsys ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                        ; altera_reset_synchronizer                              ; disenyo_qsys ;
;       |disenyo_qsys_mm_interconnect_0:mm_interconnect_0|                                                                                ; 948 (0)             ; 542 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                        ; disenyo_qsys_mm_interconnect_0                         ; disenyo_qsys ;
;          |altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|                                                               ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                  ; disenyo_qsys ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                               ; 34 (34)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                  ; disenyo_qsys ;
;          |altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                  ; disenyo_qsys ;
;          |altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|                                                              ; 40 (40)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                  ; disenyo_qsys ;
;          |altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|                                                                ; 23 (23)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                  ; disenyo_qsys ;
;          |altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|                                         ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo                                                                                                                                                                                   ; altera_avalon_sc_fifo                                  ; disenyo_qsys ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage_001|                                                                           ; 40 (0)              ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                        ; disenyo_qsys ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 40 (40)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                         ; disenyo_qsys ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage_002|                                                                           ; 28 (0)              ; 48 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                        ; disenyo_qsys ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 28 (28)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                         ; disenyo_qsys ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage_003|                                                                           ; 40 (0)              ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                        ; disenyo_qsys ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 40 (40)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                         ; disenyo_qsys ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage_004|                                                                           ; 40 (0)              ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                        ; disenyo_qsys ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 40 (40)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                         ; disenyo_qsys ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage|                                                                               ; 27 (0)              ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage                        ; disenyo_qsys ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 27 (27)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                         ; disenyo_qsys ;
;          |altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent|                                                       ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent                                                                                                                                                                                                 ; altera_merlin_master_agent                             ; disenyo_qsys ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                       ; altera_merlin_master_agent                             ; disenyo_qsys ;
;          |altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|                                                                    ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent                                                                                                                                                                                                              ; altera_merlin_slave_agent                              ; disenyo_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                ; altera_merlin_burst_uncompressor                       ; disenyo_qsys ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                              ; altera_merlin_slave_agent                              ; disenyo_qsys ;
;          |altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|                                                                     ; 15 (9)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent                                                                                                                                                                                                               ; altera_merlin_slave_agent                              ; disenyo_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                 ; altera_merlin_burst_uncompressor                       ; disenyo_qsys ;
;          |altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|                                              ; 4 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent                                                                                                                                                                                        ; altera_merlin_slave_agent                              ; disenyo_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                          ; altera_merlin_burst_uncompressor                       ; disenyo_qsys ;
;          |altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator|                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator                                                                                                                                                                                                       ; altera_merlin_slave_translator                         ; disenyo_qsys ;
;          |altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator|                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator                                                                                                                                                                              ; altera_merlin_slave_translator                         ; disenyo_qsys ;
;          |altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter|                                                  ; 18 (18)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter                                                                                                                                                                                            ; altera_merlin_traffic_limiter                          ; disenyo_qsys ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 19 (19)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                          ; disenyo_qsys ;
;          |altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|                                                       ; 28 (28)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter                                                                                                                                                                                                 ; altera_merlin_width_adapter                            ; disenyo_qsys ;
;          |altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|                                                       ; 43 (43)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter                                                                                                                                                                                                 ; altera_merlin_width_adapter                            ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                             ; disenyo_qsys_mm_interconnect_0_cmd_demux_001           ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                   ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                             ; disenyo_qsys_mm_interconnect_0_cmd_demux_001           ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 93 (82)             ; 8 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                         ; disenyo_qsys_mm_interconnect_0_cmd_mux                 ; disenyo_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 11 (7)              ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                            ; altera_merlin_arbitrator                               ; disenyo_qsys ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                              ; altera_merlin_arb_adder                                ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                       ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                 ; disenyo_qsys_mm_interconnect_0_cmd_mux_001             ; disenyo_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                    ; altera_merlin_arbitrator                               ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                       ; 21 (17)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                 ; disenyo_qsys_mm_interconnect_0_cmd_mux_001             ; disenyo_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                    ; altera_merlin_arbitrator                               ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                       ; 48 (44)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                 ; disenyo_qsys_mm_interconnect_0_cmd_mux_001             ; disenyo_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                    ; altera_merlin_arbitrator                               ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                       ; 69 (65)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                 ; disenyo_qsys_mm_interconnect_0_cmd_mux_001             ; disenyo_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                    ; altera_merlin_arbitrator                               ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_router_001:router_001|                                                                         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                   ; disenyo_qsys_mm_interconnect_0_router_001              ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_router_001:router_002|                                                                         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002                                                                                                                                                                                                                   ; disenyo_qsys_mm_interconnect_0_router_001              ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_router_003:router_003|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                   ; disenyo_qsys_mm_interconnect_0_router_003              ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                     ; disenyo_qsys_mm_interconnect_0_rsp_demux               ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                             ; disenyo_qsys_mm_interconnect_0_rsp_demux_001           ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                             ; disenyo_qsys_mm_interconnect_0_rsp_demux_001           ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                             ; disenyo_qsys_mm_interconnect_0_rsp_demux_001           ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                             ; disenyo_qsys_mm_interconnect_0_rsp_demux_001           ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                 ; disenyo_qsys_mm_interconnect_0_rsp_mux_001             ; disenyo_qsys ;
;          |disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                       ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                 ; disenyo_qsys_mm_interconnect_0_rsp_mux_001             ; disenyo_qsys ;
;       |disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|                                                                      ; 320 (251)           ; 336 (208)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                              ; disenyo_qsys_new_sdram_controller_0                    ; disenyo_qsys ;
;          |disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module|            ; 69 (69)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module                                                                                                                                            ; disenyo_qsys_new_sdram_controller_0_input_efifo_module ; disenyo_qsys ;
;       |disenyo_qsys_ps2_0:ps2_0|                                                                                                        ; 315 (34)            ; 179 (23)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0                                                                                                                                                                                                                                                                                                ; disenyo_qsys_ps2_0                                     ; disenyo_qsys ;
;          |altera_up_ps2:PS2_Serial_Port|                                                                                                ; 214 (36)            ; 117 (18)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port                                                                                                                                                                                                                                                                  ; altera_up_ps2                                          ; disenyo_qsys ;
;             |altera_up_ps2_command_out:PS2_Command_Out|                                                                                 ; 147 (147)           ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out                                                                                                                                                                                                                        ; altera_up_ps2_command_out                              ; disenyo_qsys ;
;             |altera_up_ps2_data_in:PS2_Data_In|                                                                                         ; 31 (31)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In                                                                                                                                                                                                                                ; altera_up_ps2_data_in                                  ; disenyo_qsys ;
;          |scfifo:Incoming_Data_FIFO|                                                                                                    ; 67 (0)              ; 39 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO                                                                                                                                                                                                                                                                      ; scfifo                                                 ; work         ;
;             |scfifo_f041:auto_generated|                                                                                                ; 67 (0)              ; 39 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated                                                                                                                                                                                                                                           ; scfifo_f041                                            ; work         ;
;                |a_dpfifo_2o31:dpfifo|                                                                                                   ; 67 (41)             ; 39 (16)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo                                                                                                                                                                                                                      ; a_dpfifo_2o31                                          ; work         ;
;                   |altsyncram_7bh1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram                                                                                                                                                                                              ; altsyncram_7bh1                                        ; work         ;
;                   |cntr_0ab:rd_ptr_msb|                                                                                                 ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb                                                                                                                                                                                                  ; cntr_0ab                                               ; work         ;
;                   |cntr_1ab:wr_ptr|                                                                                                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr                                                                                                                                                                                                      ; cntr_1ab                                               ; work         ;
;                   |cntr_da7:usedw_counter|                                                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_da7:usedw_counter                                                                                                                                                                                               ; cntr_da7                                               ; work         ;
;       |disenyo_qsys_sram_0:sram_0|                                                                                                      ; 5 (5)               ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sram_0:sram_0                                                                                                                                                                                                                                                                                              ; disenyo_qsys_sram_0                                    ; disenyo_qsys ;
;       |disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                            ; disenyo_qsys_sys_sdram_pll_0                           ; disenyo_qsys ;
;          |altera_up_altpll:sys_pll|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll                                                                                                                                                                                                                                                   ; altera_up_altpll                                       ; disenyo_qsys ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                   ; altpll                                                 ; work         ;
;                |altpll_3lb2:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                                                                                                                                                                                        ; altpll_3lb2                                            ; work         ;
;       |disenyo_qsys_video_dma_controller_0:video_dma_controller_0|                                                                      ; 326 (65)            ; 161 (19)                  ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0                                                                                                                                                                                                                                                              ; disenyo_qsys_video_dma_controller_0                    ; disenyo_qsys ;
;          |altera_up_video_dma_control_slave:DMA_Control_Slave|                                                                          ; 170 (170)           ; 98 (98)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave                                                                                                                                                                                                          ; altera_up_video_dma_control_slave                      ; disenyo_qsys ;
;          |altera_up_video_dma_to_stream:From_Memory_to_Stream|                                                                          ; 91 (32)             ; 44 (9)                    ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream                                                                                                                                                                                                          ; altera_up_video_dma_to_stream                          ; disenyo_qsys ;
;             |scfifo:Image_Buffer|                                                                                                       ; 59 (0)              ; 35 (0)                    ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer                                                                                                                                                                                      ; scfifo                                                 ; work         ;
;                |scfifo_l4a1:auto_generated|                                                                                             ; 59 (8)              ; 35 (2)                    ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated                                                                                                                                                           ; scfifo_l4a1                                            ; work         ;
;                   |a_dpfifo_as31:dpfifo|                                                                                                ; 51 (28)             ; 33 (13)                   ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo                                                                                                                                      ; a_dpfifo_as31                                          ; work         ;
;                      |altsyncram_7tb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram                                                                                                              ; altsyncram_7tb1                                        ; work         ;
;                      |cntr_0ab:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr                                                                                                                      ; cntr_0ab                                               ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter                                                                                                               ; cntr_ca7                                               ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                  ; cntr_v9b                                               ; work         ;
;       |disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|                                                                ; 69 (1)              ; 102 (0)                   ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0                                                                                                                                                                                                                                                        ; disenyo_qsys_video_dual_clock_buffer_0                 ; disenyo_qsys ;
;          |dcfifo:Data_FIFO|                                                                                                             ; 68 (0)              ; 102 (0)                   ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO                                                                                                                                                                                                                                       ; dcfifo                                                 ; work         ;
;             |dcfifo_nsj1:auto_generated|                                                                                                ; 68 (10)             ; 102 (34)                  ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated                                                                                                                                                                                                            ; dcfifo_nsj1                                            ; work         ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                                                                                                                            ; a_gray2bin_tgb                                         ; work         ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                                                                                                                            ; a_gray2bin_tgb                                         ; work         ;
;                |a_graycounter_m5c:wrptr_g1p|                                                                                            ; 15 (15)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p                                                                                                                                                                                ; a_graycounter_m5c                                      ; work         ;
;                |a_graycounter_qn6:rdptr_g1p|                                                                                            ; 17 (17)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p                                                                                                                                                                                ; a_graycounter_qn6                                      ; work         ;
;                |alt_synch_pipe_g9l:rs_dgwp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                 ; alt_synch_pipe_g9l                                     ; work         ;
;                   |dffpipe_1v8:dffpipe12|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                           ; dffpipe_1v8                                            ; work         ;
;                |alt_synch_pipe_h9l:ws_dgrp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                 ; alt_synch_pipe_h9l                                     ; work         ;
;                   |dffpipe_2v8:dffpipe16|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                                                                           ; dffpipe_2v8                                            ; work         ;
;                |altsyncram_j421:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram                                                                                                                                                                                   ; altsyncram_j421                                        ; work         ;
;                |cmpr_a66:rdempty_eq_comp1_lsb|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb                                                                                                                                                                              ; cmpr_a66                                               ; work         ;
;                |cmpr_a66:rdempty_eq_comp_msb|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp_msb                                                                                                                                                                               ; cmpr_a66                                               ; work         ;
;                |dffpipe_0v8:ws_brp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                         ; dffpipe_0v8                                            ; work         ;
;                |dffpipe_0v8:ws_bwp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                         ; dffpipe_0v8                                            ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                              ; mux_j28                                                ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                              ; mux_j28                                                ; work         ;
;       |disenyo_qsys_video_pll_0:video_pll_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0                                                                                                                                                                                                                                                                                    ; disenyo_qsys_video_pll_0                               ; disenyo_qsys ;
;          |altera_up_altpll:video_pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll                                                                                                                                                                                                                                                         ; altera_up_altpll                                       ; disenyo_qsys ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                         ; altpll                                                 ; work         ;
;                |altpll_8fb2:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated                                                                                                                                                                                              ; altpll_8fb2                                            ; work         ;
;       |disenyo_qsys_video_vga_controller_0:video_vga_controller_0|                                                                      ; 73 (1)              ; 83 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0                                                                                                                                                                                                                                                              ; disenyo_qsys_video_vga_controller_0                    ; disenyo_qsys ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 72 (72)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                 ; altera_up_avalon_video_vga_timing                      ; disenyo_qsys ;
;       |ensamblado_procesador:ensamblado_procesador_0|                                                                                   ; 1868 (4)            ; 666 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0                                                                                                                                                                                                                                                                           ; ensamblado_procesador                                  ; disenyo_qsys ;
;          |ensambladoUC:UC|                                                                                                              ; 138 (0)             ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC                                                                                                                                                                                                                                                           ; ensambladoUC                                           ; disenyo_qsys ;
;             |automata_estado:ae|                                                                                                        ; 41 (41)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae                                                                                                                                                                                                                                        ; automata_estado                                        ; disenyo_qsys ;
;             |decoder:dec|                                                                                                               ; 97 (7)              ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec                                                                                                                                                                                                                                               ; decoder                                                ; disenyo_qsys ;
;                |decoExcep:EXCEPT|                                                                                                       ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoExcep:EXCEPT                                                                                                                                                                                                                              ; decoExcep                                              ; disenyo_qsys ;
;                |decoFMT:FMT|                                                                                                            ; 8 (8)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoFMT:FMT                                                                                                                                                                                                                                   ; decoFMT                                                ; disenyo_qsys ;
;                   |reg32pe:regaddr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoFMT:FMT|reg32pe:regaddr                                                                                                                                                                                                                   ; reg32pe                                                ; disenyo_qsys ;
;                |decoMem:MEMORIA|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA                                                                                                                                                                                                                               ; decoMem                                                ; disenyo_qsys ;
;                |decoSec:SECUEN|                                                                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoSec:SECUEN                                                                                                                                                                                                                                ; decoSec                                                ; disenyo_qsys ;
;                |decocamino:camino|                                                                                                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decocamino:camino                                                                                                                                                                                                                             ; decocamino                                             ; disenyo_qsys ;
;                |decoopALU:ALU|                                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoopALU:ALU                                                                                                                                                                                                                                 ; decoopALU                                              ; disenyo_qsys ;
;          |ensambladoUP:UP|                                                                                                              ; 1235 (0)            ; 376 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP                                                                                                                                                                                                                                                           ; ensambladoUP                                           ; disenyo_qsys ;
;             |ALU:al|                                                                                                                    ; 719 (719)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|ALU:al                                                                                                                                                                                                                                                    ; ALU                                                    ; disenyo_qsys ;
;             |BR:bancoR|                                                                                                                 ; 12 (12)             ; 152 (152)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR                                                                                                                                                                                                                                                 ; BR                                                     ; disenyo_qsys ;
;                |altsyncram:registros_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0                                                                                                                                                                                                                      ; altsyncram                                             ; work         ;
;                   |altsyncram_trd1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0|altsyncram_trd1:auto_generated                                                                                                                                                                                       ; altsyncram_trd1                                        ; work         ;
;                |altsyncram:registros_rtl_1|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_1                                                                                                                                                                                                                      ; altsyncram                                             ; work         ;
;                   |altsyncram_trd1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_1|altsyncram_trd1:auto_generated                                                                                                                                                                                       ; altsyncram_trd1                                        ; work         ;
;             |FMTE:fmtentrada|                                                                                                           ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada                                                                                                                                                                                                                                           ; FMTE                                                   ; disenyo_qsys ;
;             |FMTI:fmtimm|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTI:fmtimm                                                                                                                                                                                                                                               ; FMTI                                                   ; disenyo_qsys ;
;             |FMTL:fmtload|                                                                                                              ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTL:fmtload                                                                                                                                                                                                                                              ; FMTL                                                   ; disenyo_qsys ;
;             |fuerza_bit_0:fb0|                                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|fuerza_bit_0:fb0                                                                                                                                                                                                                                          ; fuerza_bit_0                                           ; disenyo_qsys ;
;             |mux2_32:mESCSR|                                                                                                            ; 95 (95)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR                                                                                                                                                                                                                                            ; mux2_32                                                ; disenyo_qsys ;
;             |mux2_32:mdirI|                                                                                                             ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI                                                                                                                                                                                                                                             ; mux2_32                                                ; disenyo_qsys ;
;             |mux2_32:mdir|                                                                                                              ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdir                                                                                                                                                                                                                                              ; mux2_32                                                ; disenyo_qsys ;
;             |mux2_32:msec|                                                                                                              ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:msec                                                                                                                                                                                                                                              ; mux2_32                                                ; disenyo_qsys ;
;             |mux3_32:mLa|                                                                                                               ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux3_32:mLa                                                                                                                                                                                                                                               ; mux3_32                                                ; disenyo_qsys ;
;             |mux3_32:mLb|                                                                                                               ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux3_32:mLb                                                                                                                                                                                                                                               ; mux3_32                                                ; disenyo_qsys ;
;             |reg32:L1R|                                                                                                                 ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32:L1R                                                                                                                                                                                                                                                 ; reg32                                                  ; disenyo_qsys ;
;             |reg32:L2R|                                                                                                                 ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32:L2R                                                                                                                                                                                                                                                 ; reg32                                                  ; disenyo_qsys ;
;             |reg32:RLDM|                                                                                                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32:RLDM                                                                                                                                                                                                                                                ; reg32                                                  ; disenyo_qsys ;
;             |reg32pe:CPinst|                                                                                                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:CPinst                                                                                                                                                                                                                                            ; reg32pe                                                ; disenyo_qsys ;
;             |reg32pe:CP|                                                                                                                ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:CP                                                                                                                                                                                                                                                ; reg32pe                                                ; disenyo_qsys ;
;             |reg32pe:RI|                                                                                                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI                                                                                                                                                                                                                                                ; reg32pe                                                ; disenyo_qsys ;
;             |reg32pe:Rsec|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:Rsec                                                                                                                                                                                                                                              ; reg32pe                                                ; disenyo_qsys ;
;          |ensambladoUSYS:USYS|                                                                                                          ; 491 (0)             ; 267 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS                                                                                                                                                                                                                                                       ; ensambladoUSYS                                         ; disenyo_qsys ;
;             |BR_CSR:csr|                                                                                                                ; 376 (376)           ; 258 (258)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr                                                                                                                                                                                                                                            ; BR_CSR                                                 ; disenyo_qsys ;
;             |camino_SYS:caminoSYS|                                                                                                      ; 67 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|camino_SYS:caminoSYS                                                                                                                                                                                                                                  ; camino_SYS                                             ; disenyo_qsys ;
;                |ALU_CSR:alucsr|                                                                                                         ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|camino_SYS:caminoSYS|ALU_CSR:alucsr                                                                                                                                                                                                                   ; ALU_CSR                                                ; disenyo_qsys ;
;                |mux2_32:mALU_CSR|                                                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|camino_SYS:caminoSYS|mux2_32:mALU_CSR                                                                                                                                                                                                                 ; mux2_32                                                ; disenyo_qsys ;
;             |control_SYS:contSYS|                                                                                                       ; 36 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS                                                                                                                                                                                                                                   ; control_SYS                                            ; disenyo_qsys ;
;                |automata_estado_SYS:aeSYS|                                                                                              ; 12 (12)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|automata_estado_SYS:aeSYS                                                                                                                                                                                                         ; automata_estado_SYS                                    ; disenyo_qsys ;
;                |decoSYS:decSYS|                                                                                                         ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|decoSYS:decSYS                                                                                                                                                                                                                    ; decoSYS                                                ; disenyo_qsys ;
;                   |decoCamino_SYS:decoCam_sys|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|decoSYS:decSYS|decoCamino_SYS:decoCam_sys                                                                                                                                                                                         ; decoCamino_SYS                                         ; disenyo_qsys ;
;                   |decoExcep_SYS:decoExc_sys|                                                                                           ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|decoSYS:decSYS|decoExcep_SYS:decoExc_sys                                                                                                                                                                                          ; decoExcep_SYS                                          ; disenyo_qsys ;
;             |recolectorEventos:recoEv|                                                                                                  ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|recolectorEventos:recoEv                                                                                                                                                                                                                              ; recolectorEventos                                      ; disenyo_qsys ;
;       |mm_reloj:mm_reloj_0|                                                                                                             ; 338 (338)           ; 161 (161)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0                                                                                                                                                                                                                                                                                                     ; mm_reloj                                               ; disenyo_qsys ;
;    |sld_hub:auto_hub|                                                                                                                   ; 174 (1)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 173 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 173 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 173 (1)             ; 108 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 172 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 172 (129)           ; 102 (74)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                         ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1329 (2)            ; 4206 (592)                ; 303104      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1327 (0)            ; 3614 (0)                  ; 303104      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1327 (89)           ; 3614 (1584)               ; 303104      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                    ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                               ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                                             ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                                ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 303104      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                             ; work         ;
;                |altsyncram_5e24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 303104      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5e24:auto_generated                                                                                                                                                 ; altsyncram_5e24                                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 693 (1)             ; 1496 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                        ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                           ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 592 (0)             ; 1480 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 888 (888)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 592 (0)             ; 592 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 100 (100)           ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                           ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 380 (11)            ; 363 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                            ; work         ;
;                   |cntr_tii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tii:auto_generated                                                             ; cntr_tii                                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                            ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                            ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                            ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 296 (296)           ; 296 (296)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                           ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ensamblado_placa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None ;
; disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_1|altsyncram_trd1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5e24:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 1024         ; 296          ; 1024         ; 296          ; 303104 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File                                                                                                        ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                                        ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                                        ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                                        ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                                        ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                                        ;
; N/A    ; Qsys                               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam                                                                                                                                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_irq_mapper                  ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_irq_mapper:irq_mapper                                                                                                                                                                                                               ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_jtag_avalon_master          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0                                                                                                                                                                                                                   ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                             ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; channel_adapter                    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                     ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                        ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_jtag_dc_streaming           ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                             ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; channel_adapter                    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                     ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; timing_adapter                     ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_timing_adt:timing_adt                                                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_packets_to_master    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                         ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_mm_interconnect             ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                 ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                 ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                 ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                 ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                 ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter                                                                                                                     ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator                                                                                                                ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                           ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator                                                                                                                             ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                             ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_pipeline_stage    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage                                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_pipeline_stage    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_pipeline_stage    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_pipeline_stage    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_st_pipeline_stage    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent                                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo                                                                                                                                     ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator                                                                                                                                ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router                                                                                                                                                    ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_001                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_004                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_005                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_006                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_007                                                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                      ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent                                                                                                                                        ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo                                                                                                                                 ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo                                                                                                                                   ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter                                                                                                                          ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator                                                                                                                              ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent                                                                                                                 ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo                                                                                                            ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator                                                                                                             ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller                                                                                                                                                                                                           ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller_001                                                                                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller_002                                                                                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |ensamblado_placa|disenyo_qsys:ensam|altera_reset_controller:rst_controller_003                                                                                                                                                                                                       ; /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys.qsys ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream                                  ;
+-------------------------------------------------+-------------------------------------------------+-------------------------------------+---------------------------------------------+------------------------------+
; Name                                            ; s_dma_to_stream.STATE_3_MAX_PENDING_READS_STALL ; s_dma_to_stream.STATE_2_READ_BUFFER ; s_dma_to_stream.STATE_1_WAIT_FOR_LAST_PIXEL ; s_dma_to_stream.STATE_0_IDLE ;
+-------------------------------------------------+-------------------------------------------------+-------------------------------------+---------------------------------------------+------------------------------+
; s_dma_to_stream.STATE_0_IDLE                    ; 0                                               ; 0                                   ; 0                                           ; 0                            ;
; s_dma_to_stream.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                               ; 0                                   ; 1                                           ; 1                            ;
; s_dma_to_stream.STATE_2_READ_BUFFER             ; 0                                               ; 1                                   ; 0                                           ; 1                            ;
; s_dma_to_stream.STATE_3_MAX_PENDING_READS_STALL ; 1                                               ; 0                                   ; 0                                           ; 1                            ;
+-------------------------------------------------+-------------------------------------------------+-------------------------------------+---------------------------------------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver                                                                                                                                ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver                                                                           ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+--------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                           ;
+------------------+------------------+------------------+------------------+--------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                          ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                          ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                          ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                          ;
+------------------+------------------+------------------+------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+--------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                         ;
+------------+------------+------------+------------+--------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                  ;
+------------+------------+------------+------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                   ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                   ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                   ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                   ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                   ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                        ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                        ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                           ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                           ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                           ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                           ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                           ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                           ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|automata_estado_SYS:aeSYS|\rlj:v_estadoSYS                                                                                                    ;
+--------------------------+-------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------+-------------------------+-------------------------+--------------------------+
; Name                     ; \rlj:v_estadoSYS.CSRRCI ; \rlj:v_estadoSYS.CSRRSI ; \rlj:v_estadoSYS.CSRRWI ; \rlj:v_estadoSYS.CSRRC ; \rlj:v_estadoSYS.CSRRS ; \rlj:v_estadoSYS.CSRRW ; \rlj:v_estadoSYS.MRET ; \rlj:v_estadoSYS.DECODE ; \rlj:v_estadoSYS.ESPERA ; \rlj:v_estadoSYS.RESTART ;
+--------------------------+-------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------+-------------------------+-------------------------+--------------------------+
; \rlj:v_estadoSYS.RESTART ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                       ; 0                        ;
; \rlj:v_estadoSYS.ESPERA  ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 1                       ; 1                        ;
; \rlj:v_estadoSYS.DECODE  ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 1                       ; 0                       ; 1                        ;
; \rlj:v_estadoSYS.MRET    ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 1                     ; 0                       ; 0                       ; 1                        ;
; \rlj:v_estadoSYS.CSRRW   ; 0                       ; 0                       ; 0                       ; 0                      ; 0                      ; 1                      ; 0                     ; 0                       ; 0                       ; 1                        ;
; \rlj:v_estadoSYS.CSRRS   ; 0                       ; 0                       ; 0                       ; 0                      ; 1                      ; 0                      ; 0                     ; 0                       ; 0                       ; 1                        ;
; \rlj:v_estadoSYS.CSRRC   ; 0                       ; 0                       ; 0                       ; 1                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                       ; 1                        ;
; \rlj:v_estadoSYS.CSRRWI  ; 0                       ; 0                       ; 1                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                       ; 1                        ;
; \rlj:v_estadoSYS.CSRRSI  ; 0                       ; 1                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                       ; 1                        ;
; \rlj:v_estadoSYS.CSRRCI  ; 1                       ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                       ; 1                        ;
+--------------------------+-------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------+-------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------+---------------------+-------------------+-----------------------+-----------------------+----------------------+----------------------+---------------------------+-------------------------+-----------------------+------------------------+-------------------------+------------------------+-----------------------+------------------------+--------------------------+----------------------+----------------------+---------------------+----------------------+-------------------+-----------------------+
; Name                      ; \rlj:v_estado.PARAR ; \rlj:v_estado.SYS ; \rlj:v_estado.JALR_CP ; \rlj:v_estado.JALR_RD ; \rlj:v_estado.JAL_CP ; \rlj:v_estado.JAL_RD ; \rlj:v_estado.BRANCH_EVAL ; \rlj:v_estado.AUIPC_ALU ; \rlj:v_estado.LUI_FMT ; \rlj:v_estado.STORE_ST ; \rlj:v_estado.STORE_DIR ; \rlj:v_estado.LOAD_FMT ; \rlj:v_estado.LOAD_LD ; \rlj:v_estado.LOAD_DIR ; \rlj:v_estado.OP_IMM_ALU ; \rlj:v_estado.OP_ALU ; \rlj:v_estado.DECODE ; \rlj:v_estado.FETCH ; \rlj:v_estado.ESPERA ; \rlj:v_estado.INI ; \rlj:v_estado.RESTART ;
+---------------------------+---------------------+-------------------+-----------------------+-----------------------+----------------------+----------------------+---------------------------+-------------------------+-----------------------+------------------------+-------------------------+------------------------+-----------------------+------------------------+--------------------------+----------------------+----------------------+---------------------+----------------------+-------------------+-----------------------+
; \rlj:v_estado.RESTART     ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 0                     ;
; \rlj:v_estado.INI         ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 1                 ; 1                     ;
; \rlj:v_estado.ESPERA      ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 1                    ; 0                 ; 1                     ;
; \rlj:v_estado.FETCH       ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 1                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.DECODE      ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 1                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.OP_ALU      ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 1                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.OP_IMM_ALU  ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 1                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.LOAD_DIR    ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 1                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.LOAD_LD     ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 1                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.LOAD_FMT    ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 1                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.STORE_DIR   ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 1                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.STORE_ST    ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 1                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.LUI_FMT     ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 1                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.AUIPC_ALU   ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 1                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.BRANCH_EVAL ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 1                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.JAL_RD      ; 0                   ; 0                 ; 0                     ; 0                     ; 0                    ; 1                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.JAL_CP      ; 0                   ; 0                 ; 0                     ; 0                     ; 1                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.JALR_RD     ; 0                   ; 0                 ; 0                     ; 1                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.JALR_CP     ; 0                   ; 0                 ; 1                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.SYS         ; 0                   ; 1                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
; \rlj:v_estado.PARAR       ; 1                   ; 0                 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                       ; 0                      ; 0                     ; 0                      ; 0                        ; 0                    ; 0                    ; 0                   ; 0                    ; 0                 ; 1                     ;
+---------------------------+---------------------+-------------------+-----------------------+-----------------------+----------------------+----------------------+---------------------------+-------------------------+-----------------------+------------------------+-------------------------+------------------------+-----------------------+------------------------+--------------------------+----------------------+----------------------+---------------------+----------------------+-------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                               ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                               ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                         ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 97                                                                                                                                                                                                                                                           ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_use_reg                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[58]                                                                      ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[58]                                                                      ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[57]                                                                      ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[57]                                                                      ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[56]                                                                      ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[56]                                                                      ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[1,2]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator|av_chipselect_pre                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|VGA_SYNC                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|control_register[1..7,9,11..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|waitrequest                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                  ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][53]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][53]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_endofpacket                                                                         ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[0..15]                                                                   ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_address_field[1]                                                                    ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_channel[0..2]                                                                       ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7]                                                                         ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]                                                                         ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                             ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                            ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                             ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                            ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                             ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                            ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                             ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                            ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                             ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                            ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                             ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                            ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                             ; Merged with disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                            ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|byteen_reg[2]                                                                              ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|byteen_reg[3]             ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][76]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][107]                          ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][88]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][89]                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][75]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][89]                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][74]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][89]                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][68]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][89]                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][76]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][107] ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][88]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][89]  ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][89]  ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][89]  ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][89]  ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][58]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][71]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][56]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][85]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][62]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][50]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][59]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][86]                         ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|readdata[11..14,25..31]                                                                                                                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|readdata[9]                                                                                                              ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                      ; Merged with disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                             ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[9,11..14,25..30]                                                     ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[31] ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                 ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent|hold_waitrequest          ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent|hold_waitrequest                                                                        ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent|hold_waitrequest          ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator|waitrequest_reset_override                                                                       ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent|hold_waitrequest          ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator|waitrequest_reset_override                                                                     ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent|hold_waitrequest          ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator|waitrequest_reset_override                                              ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent|hold_waitrequest          ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[2]                                                                                             ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                            ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[85,87]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[62]     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter|last_dest_id[2]                                                                       ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter|last_channel[1]      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[9,12..14,25..31]                                                     ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[11] ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][56]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][58]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][62]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][71]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][85]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][87]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][76]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][107]                          ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][74]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][68]                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][75]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][68]                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][88]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][68]                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][89]                                                                                            ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][68]                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][76]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][107] ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68]  ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68]  ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][88]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68]  ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][89]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68]  ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][89]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[85,87]                                                                   ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[62]     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][86]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][59]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][56]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][58]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][62]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][71]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][85]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][87]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][89]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][86]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][59]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][89]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][89]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][89]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][89]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][76]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][107]                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][74]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][75]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][89]                                                                                         ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|byteen_reg[3]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][89]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|readdata[9]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                 ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[31]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                       ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][68]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[11]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[62]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[62]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                       ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                  ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][18]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][61]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[61]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[61]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][57]                                                                                          ; Merged with disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][106]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][106]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][106]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|automata_estado_SYS:aeSYS|\rlj:v_estadoSYS.CSRRW                                                                             ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream~2                                                                                   ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream~3                                                                                   ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver~2                                                                                                                                         ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver~3                                                                                                                                         ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~2                                                                                               ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~3                                                                                               ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~4                                                                                               ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~2                                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~3                                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                               ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                               ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                               ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                               ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                              ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                              ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                              ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6               ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7               ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][49]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][48]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][47]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][46]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][45]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][44]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][43]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][42]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][41]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][40]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][39]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][38]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][37]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][36]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][35]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][34]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][33]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][32]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][31]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][30]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][29]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][28]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][27]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][26]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][25]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][24]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][23]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][22]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][21]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][20]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][49]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[31]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][48]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[30]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][47]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[29]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][46]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[28]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][45]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[27]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][44]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[26]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][43]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[25]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][42]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[24]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][41]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[23]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][40]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[22]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][39]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[21]                                                                            ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][38]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][37]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][36]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][35]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][34]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][33]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][32]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][31]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][30]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][29]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][28]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][27]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][26]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][25]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][24]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][23]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][22]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][21]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][20]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][49]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][48]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][47]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][46]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][45]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][44]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][43]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][42]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][41]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][40]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][39]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][38]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][37]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][36]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][35]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][34]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][33]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][32]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][31]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][30]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][29]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][28]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][27]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][26]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][25]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][24]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][23]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][22]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][21]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][20]                                                                                          ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[60]                                                                      ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[60]                                                                      ; Lost fanout                                                                                                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; Total Number of Removed Registers = 461                                                                                                                                                                                               ;                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][49],                                                                                       ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][48],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][47],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][46],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][45],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][44],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][43],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][42],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][41],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][40],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][39],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][38],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][37],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][36],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][35],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][34],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][33],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][32],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][31],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][30],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][29],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][28],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][27],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][26],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][25],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][24],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][23],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][22],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][21],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][20],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][49],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[31],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][48],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[30],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][47],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[29],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][46],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[28],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][45],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[27],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][44],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[26],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][43],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[25],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][42],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[24],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][41],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[23],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][40],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[22],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][39],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[21],                                                                         ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][38],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][37],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][36],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][35],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][34],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][33],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][32],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][31],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][30],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][29],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][28],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][27],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][26],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][25],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][24],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][23],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][22],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][21],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][20],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][49],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][48],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][47],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][46],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][45],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][44],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][43],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][42],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][41],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][40],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][39],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][38],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][37],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][36],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][35],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][34],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][33],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][32],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][31],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][30],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][29],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][28],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][27],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][26],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][25],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][24],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][23],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][22],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][21],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][20]                                                                                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_use_reg                                                                 ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[58],                                                                   ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[58],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[56],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[56],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                      ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[15],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[12],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[11],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[10],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[9],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[8],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                    ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_channel[2],                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_channel[1],                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_channel[0],                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[62],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[61],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[60],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[60]                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][106]                                                                        ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][106],                                                                                     ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][106],                                                                                     ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][106],                                                                                     ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][106],                                                                                     ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][106],                                                                                     ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][106]                                                                                      ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                         ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68],                                                                                      ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68],                                                                                      ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68],                                                                                      ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68],                                                                                      ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68],                                                                                      ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                                       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][89]                                                                            ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][68],                                                                                         ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                          ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                          ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                          ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                           ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][89]                                                   ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                         ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                                      ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy        ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],          ;
;                                                                                                                                                                                                                       ; due to stuck port clock_enable ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],          ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],          ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[57],                                                                   ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[57]                                                                    ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                                                                          ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                        ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                        ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                        ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                         ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                       ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[0]                                                             ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][18],                                                                                       ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][18],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][18]                                                                                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][53]                                                                          ; Lost Fanouts                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][53],                                                                                       ;
;                                                                                                                                                                                                                       ;                                ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator|av_chipselect_pre                                                                ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|readdata[9],                                                                                                                                                                            ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[11]                                                                ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][61]                                                                          ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][61],                                                                                       ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][61]                                                                                        ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                      ; Stuck at VCC                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                      ; Stuck at VCC                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                      ; Stuck at VCC                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                              ; Stuck at VCC                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                   ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]                                                                        ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo|mem[0][106]                                                                                      ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[1][106]                                                                           ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem[0][106]                                                                                         ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][106]                                                  ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][106]                                                                ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                          ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                                                                                        ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                             ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                             ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|waitrequest                                                                                                                                                                    ; Stuck at GND                   ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7082  ;
; Number of registers using Synchronous Clear  ; 335   ;
; Number of registers using Synchronous Load   ; 400   ;
; Number of registers using Asynchronous Clear ; 2616  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3032  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                          ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                     ; 22      ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                        ; 11      ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 253     ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                          ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                     ; 242     ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                       ; 3       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 896     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                               ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                ; 2       ;
; disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                ; 2       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 39      ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                      ; 1       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                           ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                           ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                                                                          ; 8       ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                      ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                              ; 2       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                                                                          ; 6       ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                                                                                             ; 4       ;
; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                                                                                                                                                             ; 4       ;
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                   ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                         ; RAM Name                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[0]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[1]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[2]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[3]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[4]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[5]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[6]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[7]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[8]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[9]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[10] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[11] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[12] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[13] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[14] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[15] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[16] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[17] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[18] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[19] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[20] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[21] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[22] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[23] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[24] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[25] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[26] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[27] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[28] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[29] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[30] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[31] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[32] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[33] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[34] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[35] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[36] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[37] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[38] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[39] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[40] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[41] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0_bypass[42] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[0]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[1]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[2]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[3]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[4]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[5]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[6]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[7]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[8]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[9]  ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[10] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[11] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[12] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[13] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[14] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[15] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[16] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[17] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[18] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[19] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[20] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[21] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[22] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[23] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[24] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[25] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[26] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[27] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[28] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[29] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[30] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[31] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[32] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[33] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[34] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[35] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[36] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[37] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[38] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[39] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[40] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[41] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1_bypass[42] ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1 ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; Register Name                                                                                           ; Megafunction                                                                           ; Type ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[4]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[2]                                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mtvec[5]                                                                                                                                                                                                                                                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mip[6]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mip[11]                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mie[24]                                                                                                                                                                                                                                                  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mstatus[5]                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mscratch[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[0]                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[0]                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[15]                                                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|modo_csr[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|pixel_address[2]                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26]                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[19]                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[15]                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[0]                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtime[60]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtime[25]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtimecmp[60]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtimecmp[30]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtime[52]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtime[23]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtimecmp[52]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtimecmp[21]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtime[47]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtime[14]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtimecmp[40]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtimecmp[9]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtime[37]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtime[3]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtimecmp[36]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|mtimecmp[7]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32:L1R|s[17]                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32:L2R|s[20]                                                                                                                                                                                                                                                         ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|readdata[16]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|readdata[8]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[17]                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mstatus[11]                                                                                                                                                                                                                                              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[6]                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|idle_counter[7]                                                                                                                                                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[3]                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[3]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[2]                                                                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 27 bits   ; 108 LEs       ; 27 LEs               ; 81 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[18]                                                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[2]                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                                                                      ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[10]                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[2]                                                                                                                                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mepc[14]                                                                                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                          ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                                                                                                                                            ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mtval[7]                                                                                                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                        ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                                            ;
; 25:1               ; 8 bits    ; 128 LEs       ; 24 LEs               ; 104 LEs                ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|readdata[27]                                                                                                                                                                                                                                                                                                      ;
; 25:1               ; 8 bits    ; 128 LEs       ; 24 LEs               ; 104 LEs                ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|readdata[16]                                                                                                                                                                                                                                                                                                      ;
; 25:1               ; 8 bits    ; 128 LEs       ; 24 LEs               ; 104 LEs                ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|readdata[15]                                                                                                                                                                                                                                                                                                      ;
; 25:1               ; 8 bits    ; 128 LEs       ; 24 LEs               ; 104 LEs                ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|mm_reloj:mm_reloj_0|readdata[5]                                                                                                                                                                                                                                                                                                       ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\prx_esta:v_prx_estado.OP_ALU                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTI:fmtimm|Mux17                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[1]                                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTI:fmtimm|Mux10                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux3_32:mLb|Mux27                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux3_32:mLa|Mux0                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_001|src_data[91]                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux18                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux2                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[8]                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[9]                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:msec|Selector5                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdir|Selector19                                                                                                                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTI:fmtimm|Mux24                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|camino_SYS:caminoSYS|ALU_CSR:alucsr|Selector14                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|automata_estado_SYS:aeSYS|\prx_esta:v_prx_estadoSYS.CSRRS                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|byteenable[2]                                                                                                                                                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector30                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoopALU:ALU|Mux17                                                                                                                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTI:fmtimm|Mux28                                                                                                                                                                                                                                                       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector11                                                                                                                                                                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector22                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector0                                                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|decoSYS:decSYS|decoExcep_SYS:decoExc_sys|excep_SYS                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                     ;
; 35:1               ; 8 bits    ; 184 LEs       ; 56 LEs               ; 128 LEs                ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|ALU:al|Mux16                                                                                                                                                                                                                                                            ;
; 36:1               ; 7 bits    ; 168 LEs       ; 56 LEs               ; 112 LEs                ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|ALU:al|Mux8                                                                                                                                                                                                                                                             ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|Selector13                                                                                                                                                                                                                                               ;
; 36:1               ; 4 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|ALU:al|Mux24                                                                                                                                                                                                                                                            ;
; 37:1               ; 4 bits    ; 96 LEs        ; 36 LEs               ; 60 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|ALU:al|Mux5                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                    ;
; 37:1               ; 2 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|ALU:al|Mux29                                                                                                                                                                                                                                                            ;
; 38:1               ; 2 bits    ; 50 LEs        ; 18 LEs               ; 32 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|ALU:al|Mux2                                                                                                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                                                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                                                                                                                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                  ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |ensamblado_placa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                               ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+---------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                      ;
+-----------------------------+-------+------+---------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                         ;
+-----------------------------+-------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                             ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                    ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_1|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                        ;
; PLI_PORT       ; 50000 ; Signed Integer                                                        ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                   ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                   ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                   ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                   ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                   ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                   ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                           ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                           ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                   ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                              ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                              ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                              ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                              ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                              ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                              ;
; ENCODING       ; 0     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                              ;
; ENCODING       ; 0     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                           ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                           ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                           ;
; FAST_VER              ; 0     ; Signed Integer                                                                                           ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                           ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port ;
+------------------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                 ;
+------------------------+--------+--------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US ; 5050   ; Signed Integer                                                                       ;
; DATA_WIDTH_FOR_101US   ; 13     ; Signed Integer                                                                       ;
; CLOCK_CYCLES_FOR_15MS  ; 750000 ; Signed Integer                                                                       ;
; DATA_WIDTH_FOR_15MS    ; 20     ; Signed Integer                                                                       ;
; CLOCK_CYCLES_FOR_2MS   ; 100000 ; Signed Integer                                                                       ;
; DATA_WIDTH_FOR_2MS     ; 17     ; Signed Integer                                                                       ;
+------------------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out ;
+------------------------------------+--------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value  ; Type                                                                                                               ;
+------------------------------------+--------+--------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050   ; Signed Integer                                                                                                     ;
; DATA_WIDTH_FOR_101US               ; 13     ; Signed Integer                                                                                                     ;
; CLOCK_CYCLES_FOR_15MS              ; 750000 ; Signed Integer                                                                                                     ;
; DATA_WIDTH_FOR_15MS                ; 20     ; Signed Integer                                                                                                     ;
; CLOCK_CYCLES_FOR_2MS               ; 100000 ; Signed Integer                                                                                                     ;
; DATA_WIDTH_FOR_2MS                 ; 17     ; Signed Integer                                                                                                     ;
; PS2_STATE_0_IDLE                   ; 000    ; Unsigned Binary                                                                                                    ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001    ; Unsigned Binary                                                                                                    ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010    ; Unsigned Binary                                                                                                    ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011    ; Unsigned Binary                                                                                                    ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100    ; Unsigned Binary                                                                                                    ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101    ; Unsigned Binary                                                                                                    ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110    ; Unsigned Binary                                                                                                    ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111    ; Unsigned Binary                                                                                                    ;
+------------------------------------+--------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                   ;
; CBXI_PARAMETER          ; scfifo_f041  ; Untyped                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                    ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                                          ;
; OUTCLK0_DIV    ; 1          ; Signed Integer                                                                                          ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                                          ;
; OUTCLK1_DIV    ; 1          ; Signed Integer                                                                                          ;
; OUTCLK2_MULT   ; 1          ; Signed Integer                                                                                          ;
; OUTCLK2_DIV    ; 1          ; Signed Integer                                                                                          ;
; PHASE_SHIFT    ; -3000      ; Signed Integer                                                                                          ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                                  ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                              ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                           ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                    ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                    ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK1_PHASE_SHIFT              ; -3000             ; Signed Integer                                                                                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                           ;
; M                             ; 0                 ; Untyped                                                                                                           ;
; N                             ; 1                 ; Untyped                                                                                                           ;
; M2                            ; 1                 ; Untyped                                                                                                           ;
; N2                            ; 1                 ; Untyped                                                                                                           ;
; SS                            ; 1                 ; Untyped                                                                                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                           ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; C0_PH                         ; 0                 ; Untyped                                                                                                           ;
; C1_PH                         ; 0                 ; Untyped                                                                                                           ;
; C2_PH                         ; 0                 ; Untyped                                                                                                           ;
; C3_PH                         ; 0                 ; Untyped                                                                                                           ;
; C4_PH                         ; 0                 ; Untyped                                                                                                           ;
; C5_PH                         ; 0                 ; Untyped                                                                                                           ;
; C6_PH                         ; 0                 ; Untyped                                                                                                           ;
; C7_PH                         ; 0                 ; Untyped                                                                                                           ;
; C8_PH                         ; 0                 ; Untyped                                                                                                           ;
; C9_PH                         ; 0                 ; Untyped                                                                                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                           ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                           ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                           ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                           ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                           ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                           ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                           ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                           ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                           ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                           ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                           ;
; L0_PH                         ; 0                 ; Untyped                                                                                                           ;
; L1_PH                         ; 0                 ; Untyped                                                                                                           ;
; G0_PH                         ; 0                 ; Untyped                                                                                                           ;
; G1_PH                         ; 0                 ; Untyped                                                                                                           ;
; G2_PH                         ; 0                 ; Untyped                                                                                                           ;
; G3_PH                         ; 0                 ; Untyped                                                                                                           ;
; E0_PH                         ; 0                 ; Untyped                                                                                                           ;
; E1_PH                         ; 0                 ; Untyped                                                                                                           ;
; E2_PH                         ; 0                 ; Untyped                                                                                                           ;
; E3_PH                         ; 0                 ; Untyped                                                                                                           ;
; M_PH                          ; 0                 ; Untyped                                                                                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                           ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                           ;
; CBXI_PARAMETER                ; altpll_3lb2       ; Untyped                                                                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                           ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                    ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0 ;
+--------------------------+----------------------------------+--------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                         ;
+--------------------------+----------------------------------+--------------------------------------------------------------+
; DW                       ; 29                               ; Signed Integer                                               ;
; EW                       ; 1                                ; Signed Integer                                               ;
; WIDTH                    ; 640                              ; Signed Integer                                               ;
; HEIGHT                   ; 480                              ; Signed Integer                                               ;
; AW                       ; 18                               ; Signed Integer                                               ;
; WW                       ; 9                                ; Signed Integer                                               ;
; HW                       ; 8                                ; Signed Integer                                               ;
; MDW                      ; 31                               ; Signed Integer                                               ;
; DEFAULT_BUFFER_ADDRESS   ; 00001000001000000000000000000000 ; Unsigned Binary                                              ;
; DEFAULT_BACK_BUF_ADDRESS ; 00001000001000000000000000000000 ; Unsigned Binary                                              ;
; ADDRESSING_BITS          ; 0000000000010011                 ; Unsigned Binary                                              ;
; COLOR_BITS               ; 1001                             ; Unsigned Binary                                              ;
; COLOR_PLANES             ; 10                               ; Unsigned Binary                                              ;
; DEFAULT_DMA_ENABLED      ; 1                                ; Unsigned Binary                                              ;
+--------------------------+----------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave ;
+--------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                                                             ;
+--------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00001000001000000000000000000000 ; Unsigned Binary                                                                                                  ;
; DEFAULT_BACK_BUF_ADDRESS ; 00001000001000000000000000000000 ; Unsigned Binary                                                                                                  ;
; WIDTH                    ; 640                              ; Signed Integer                                                                                                   ;
; HEIGHT                   ; 480                              ; Signed Integer                                                                                                   ;
; ADDRESSING_BITS          ; 0000000000010011                 ; Unsigned Binary                                                                                                  ;
; COLOR_BITS               ; 1001                             ; Unsigned Binary                                                                                                  ;
; COLOR_PLANES             ; 10                               ; Unsigned Binary                                                                                                  ;
; ADDRESSING_MODE          ; 1                                ; Unsigned Binary                                                                                                  ;
; DEFAULT_DMA_ENABLED      ; 1                                ; Unsigned Binary                                                                                                  ;
+--------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                                                        ;
; EW             ; 1     ; Signed Integer                                                                                                                                        ;
; MDW            ; 31    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                      ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                            ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                            ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                            ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 96           ; Signed Integer                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 32           ; Signed Integer                                                                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_l4a1  ; Untyped                                                                                                                                                   ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                          ;
; EW             ; 1     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                  ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                           ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_nsj1  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll ;
+----------------+------------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                                    ;
; OUTCLK0_DIV    ; 2          ; Signed Integer                                                                                    ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                                    ;
; OUTCLK1_DIV    ; 2          ; Signed Integer                                                                                    ;
; OUTCLK2_MULT   ; 2          ; Signed Integer                                                                                    ;
; OUTCLK2_DIV    ; 3          ; Signed Integer                                                                                    ;
; PHASE_SHIFT    ; 0          ; Signed Integer                                                                                    ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                            ;
+----------------+------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                        ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                     ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                     ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                              ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                              ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                     ;
; CLK2_DIVIDE_BY                ; 3                 ; Signed Integer                                                                                              ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                              ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Signed Integer                                                                                              ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                              ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                     ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                     ;
; M                             ; 0                 ; Untyped                                                                                                     ;
; N                             ; 1                 ; Untyped                                                                                                     ;
; M2                            ; 1                 ; Untyped                                                                                                     ;
; N2                            ; 1                 ; Untyped                                                                                                     ;
; SS                            ; 1                 ; Untyped                                                                                                     ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                     ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                     ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                     ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; C0_PH                         ; 0                 ; Untyped                                                                                                     ;
; C1_PH                         ; 0                 ; Untyped                                                                                                     ;
; C2_PH                         ; 0                 ; Untyped                                                                                                     ;
; C3_PH                         ; 0                 ; Untyped                                                                                                     ;
; C4_PH                         ; 0                 ; Untyped                                                                                                     ;
; C5_PH                         ; 0                 ; Untyped                                                                                                     ;
; C6_PH                         ; 0                 ; Untyped                                                                                                     ;
; C7_PH                         ; 0                 ; Untyped                                                                                                     ;
; C8_PH                         ; 0                 ; Untyped                                                                                                     ;
; C9_PH                         ; 0                 ; Untyped                                                                                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                     ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                     ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                     ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                     ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                     ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                     ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                     ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                     ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                     ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                     ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                     ;
; L0_PH                         ; 0                 ; Untyped                                                                                                     ;
; L1_PH                         ; 0                 ; Untyped                                                                                                     ;
; G0_PH                         ; 0                 ; Untyped                                                                                                     ;
; G1_PH                         ; 0                 ; Untyped                                                                                                     ;
; G2_PH                         ; 0                 ; Untyped                                                                                                     ;
; G3_PH                         ; 0                 ; Untyped                                                                                                     ;
; E0_PH                         ; 0                 ; Untyped                                                                                                     ;
; E1_PH                         ; 0                 ; Untyped                                                                                                     ;
; E2_PH                         ; 0                 ; Untyped                                                                                                     ;
; E3_PH                         ; 0                 ; Untyped                                                                                                     ;
; M_PH                          ; 0                 ; Untyped                                                                                                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                     ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                     ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                     ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                     ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                     ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                     ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                     ;
; CBXI_PARAMETER                ; altpll_8fb2       ; Untyped                                                                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                     ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                              ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                ;
+-------------------------+------------+-------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                      ;
; DW                      ; 29         ; Signed Integer                                                                      ;
; R_UI                    ; 29         ; Signed Integer                                                                      ;
; R_LI                    ; 22         ; Signed Integer                                                                      ;
; G_UI                    ; 19         ; Signed Integer                                                                      ;
; G_LI                    ; 12         ; Signed Integer                                                                      ;
; B_UI                    ; 9          ; Signed Integer                                                                      ;
; B_LI                    ; 2          ; Signed Integer                                                                      ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                      ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                      ;
; H_SYNC                  ; 96         ; Signed Integer                                                                      ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                      ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                      ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                      ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                      ;
; V_SYNC                  ; 2          ; Signed Integer                                                                      ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                      ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                      ;
; LW                      ; 10         ; Signed Integer                                                                      ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                     ;
; PW                      ; 10         ; Signed Integer                                                                      ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                     ;
+-------------------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                             ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                                   ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                                   ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                                   ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                                   ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                                   ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                                   ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                                   ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                                   ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                                   ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                                   ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                                   ;
; PW                      ; 10         ; Signed Integer                                                                                                                   ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                                  ;
; LW                      ; 10         ; Signed Integer                                                                                                                   ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                                  ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 20    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                         ;
; ID                        ; 2     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                      ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                      ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_001|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_004|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_005|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_006|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_007|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                     ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                       ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                                       ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                  ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                  ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL  ; 88    ; Signed Integer                                                                                                                       ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                       ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                       ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH    ; 5     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH       ; 88    ; Signed Integer                                                                                                                       ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 95    ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                           ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL  ; 106   ; Signed Integer                                                                                                                           ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                           ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                           ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH    ; 5     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH       ; 106   ; Signed Integer                                                                                                                           ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 113   ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                               ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL  ; 106   ; Signed Integer                                                                                                                           ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                           ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                           ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH    ; 5     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH       ; 106   ; Signed Integer                                                                                                                           ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 113   ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                               ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL  ; 106   ; Signed Integer                                                                                                                           ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                           ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                           ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH    ; 5     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH       ; 106   ; Signed Integer                                                                                                                           ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 113   ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                               ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL  ; 106   ; Signed Integer                                                                                                                           ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                           ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                           ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH    ; 5     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH       ; 106   ; Signed Integer                                                                                                                           ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 113   ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                               ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disenyo_qsys:ensam|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 296                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 296                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 912                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 296                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0qg1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                     ;
; Entity Instance            ; disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO                                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 32                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                    ;
; Entity Instance            ; disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                                                           ;
;     -- LPM_WIDTH           ; 32                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                             ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                    ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                                        ;
; Entity Instance               ; disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                   ;
;     -- PLL_TYPE               ; FAST                                                                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                        ;
; Entity Instance               ; disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards       ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                   ;
;     -- PLL_TYPE               ; FAST                                                                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                        ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                     ;
; Entity Instance                           ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                      ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                      ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_004|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_001|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_reloj_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_0_avalon_ps2_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                    ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                       ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0"                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll" ;
+---------+--------+----------+----------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------+
; outclk0 ; Output ; Info     ; Explicitly unconnected                                                           ;
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0"                                                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0"                                   ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" ;
+---------+--------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                    ;
+----------------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                           ;
+-------------------+--------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                     ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0" ;
+--------------------+--------+----------+--------------------------------------+
; Port               ; Type   ; Severity ; Details                              ;
+--------------------+--------+----------+--------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected               ;
+--------------------+--------+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|camino_SYS:caminoSYS" ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                               ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; imm[31..5] ; Input ; Info     ; Stuck at GND                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------+
; id[31..12] ; Input  ; Info     ; Stuck at GND                                                                               ;
; mcause_s   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux3_32:mLb" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                   ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------+
; d0[31..3] ; Input ; Info     ; Stuck at GND                                                                              ;
; d0[1..0]  ; Input ; Info     ; Stuck at GND                                                                              ;
; d0[2]     ; Input ; Info     ; Stuck at VCC                                                                              ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoFMT:FMT|reg32pe:regaddr" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; s[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0"                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pcero ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; parar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 296                 ; 296              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 460                         ;
; cycloneiii_ff         ; 2768                        ;
;     CLR               ; 350                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 64                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 808                         ;
;     ENA CLR           ; 747                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 75                          ;
;     ENA SCLR          ; 26                          ;
;     ENA SCLR SLD      ; 71                          ;
;     ENA SLD           ; 74                          ;
;     SCLR              ; 104                         ;
;     SLD               ; 42                          ;
;     plain             ; 384                         ;
; cycloneiii_io_obuf    ; 50                          ;
; cycloneiii_lcell_comb ; 4982                        ;
;     arith             ; 554                         ;
;         2 data inputs ; 314                         ;
;         3 data inputs ; 240                         ;
;     normal            ; 4428                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 338                         ;
;         3 data inputs ; 1385                        ;
;         4 data inputs ; 2645                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 130                         ;
;                       ;                             ;
; Max LUT depth         ; 32.80                       ;
; Average LUT depth     ; 10.99                       ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 108                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 46                                       ;
;     ENA CLR SLD       ; 3                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 174                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 166                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 60                                       ;
;         4 data inputs ; 73                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.92                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:24     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                   ; Details ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                            ; N/A     ;
; disenyo_qsys:ensam|clk_clk                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                            ; N/A     ;
; disenyo_qsys:ensam|clk_clk                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                            ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[100] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[100] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[101] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[101] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[102] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[102] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[103] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[103] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[104] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[104] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[105] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[105] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[32]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[32]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[33]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[33]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[34]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[34]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[35]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[35]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                     ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[36]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[36]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[37]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[37]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[38]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[38]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[39]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[39]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[40]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[40]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[41]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[41]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[42]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[42]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[43]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[43]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[44]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[44]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[45]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[45]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                        ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[46]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[46]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[47]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[47]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[48]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[48]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[49]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[49]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[50]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[50]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[51]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[51]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[52]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[52]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[53]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[53]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[54]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[54]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[55]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[55]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[56]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[56]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[57]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[57]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[58]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[58]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[59]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[59]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[60]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[60]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[61]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[61]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[62]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[62]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[63]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[63]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[64]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[64]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[65]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[65]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[66]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[66]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[67]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[67]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                       ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[68]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[68]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[69]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                             ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[69]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                             ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[70]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                             ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[70]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                             ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[71]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                              ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[71]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                              ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[72]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[72]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[73]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[73]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[74]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[74]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[75]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[75]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[76]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[76]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[77]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[77]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[78]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[78]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[79]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[79]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[80]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[80]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[81]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[81]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[82]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[82]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[83]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[83]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[84]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[84]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[85]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[85]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[86]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[86]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[87]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[87]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[88]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[88]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[89]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[89]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[90]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[90]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[91]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[91]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[92]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[92]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[93]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[93]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[94]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[94]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[95]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[95]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[96]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[96]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[97]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[97]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[98]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[98]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[99]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[99]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|sink_data[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                                      ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|Equal2~1                                   ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|Equal2~1                                   ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|Equal1~0                                   ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|Equal1~0                                   ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|Equal0~7                                   ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|Equal0~7                                   ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|Equal3~0                                   ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|Equal3~0                                   ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[4]~0_wirecell                  ; N/A     ;
; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_002|src_channel[4]~0_wirecell                  ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.LOAD_DIR              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.LOAD_DIR                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.LOAD_DIR              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.LOAD_DIR                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.LOAD_LD               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.LOAD_LD                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.LOAD_LD               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.LOAD_LD                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.STORE_DIR             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.STORE_DIR                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.STORE_DIR             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.STORE_DIR                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.STORE_ST              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.STORE_ST                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.STORE_ST              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.STORE_ST                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|estado.DECODE                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.DECODE                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|estado.DECODE                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.DECODE                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|estado.INI                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.INI                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|estado.INI                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.INI                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|estado.SYS                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.SYS                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|estado.SYS                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae|\rlj:v_estado.SYS                                               ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector31~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector31~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector21~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector21~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector20~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector20~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector19~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector19~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector18~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector18~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector17~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector17~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector16~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector16~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector15~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector15~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector14~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector14~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector13~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector13~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector12~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector12~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector30~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector30~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector11~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector11~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector10~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector10~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector9~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector9~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector8~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector8~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector7~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector7~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector6~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector6~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector5~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector5~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector4~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector4~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector3~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector3~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector2~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector2~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector29~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector29~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector1~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector1~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector0~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector0~0                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector28~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector28~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector27~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector27~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector26~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector26~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector25~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector25~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector24~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector24~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector23~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector23~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector22~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA|address[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mdirI|Selector22~0                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector31~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector31~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector21~4                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector21~4                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector20~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector20~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector19~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector19~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector18~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector18~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector17~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector17~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector16~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector16~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[16]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector15~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[16]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector15~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[17]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector14~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[17]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector14~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[18]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector13~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[18]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector13~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[19]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector12~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[19]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector12~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector30~4                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector30~4                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[20]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector11~3                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[20]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector11~3                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[21]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector10~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[21]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector10~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[22]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector9~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[22]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector9~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[23]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector8~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[23]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector8~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[24]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector7~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[24]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector7~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[25]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector6~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[25]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector6~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[26]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector5~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[26]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector5~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[27]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector4~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[27]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector4~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[28]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector3~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[28]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector3~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[29]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector2~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[29]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector2~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector29~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector29~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[30]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector1~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[30]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector1~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[31]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector0~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[31]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector0~2                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector28~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector28~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector27~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector27~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector26~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector26~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector25~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector25~2                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector24~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector24~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector23~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector23~1                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector22~3                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|DE[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mESCSR|Selector22~3                                                        ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[7]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[7]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[8]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[8]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[9]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[9]                                                                    ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[10]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[10]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[11]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|IDE[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32pe:RI|s[11]                                                                   ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|PBR                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|PBR~2                                                                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|PBR                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|PBR~2                                                                                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[0]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[0]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[10]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[10]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[11]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[11]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[12]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[12]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[13]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[13]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[14]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[14]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[15]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[15]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[16]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[16]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[17]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[17]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[18]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[18]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[19]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[19]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[1]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[1]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[20]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[20]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[21]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[21]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[22]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[22]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[23]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[23]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[24]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[24]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[25]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[25]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[26]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[26]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[27]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[27]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[28]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[28]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[29]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[29]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[2]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[2]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[30]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[30]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[31]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[31]                                                          ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[3]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[3]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[4]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[4]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[5]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[5]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[6]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[6]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[7]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[7]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[8]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[8]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[9]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr|mcause[9]                                                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|read                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|read~_wirecell                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|read                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|read~_wirecell                                                         ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[0]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[0]~2                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[0]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[0]~2                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[10]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[10]~5                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[10]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[10]~5                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[11]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[11]~7                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[11]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[11]~7                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[12]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[12]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[12]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[12]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[13]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[13]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[13]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[13]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[14]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[14]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[14]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[14]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[15]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[15]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[15]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[15]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[16]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[16]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[16]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[16]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[17]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[17]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[17]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[17]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[18]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[18]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[18]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[18]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[19]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[19]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[19]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[19]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[1]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[1]~23                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[1]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[1]~23                           ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[20]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[20]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[20]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[20]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[21]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[21]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[21]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[21]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[22]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[22]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[22]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[22]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[23]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[23]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[23]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[23]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[24]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[24]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[24]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[24]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[25]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[25]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[25]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[25]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[26]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[26]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[26]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[26]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[27]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[27]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[27]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[27]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[28]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[28]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[28]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[28]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[29]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[29]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[29]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[29]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[2]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[2]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[2]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[2]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[30]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[30]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[30]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[30]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[31]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[31]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[31]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[31]                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[3]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[3]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[3]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[3]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[4]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[4]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[4]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[4]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[5]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[5]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[5]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[5]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[6]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[6]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[6]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[6]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[7]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[7]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[7]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[7]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[8]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[8]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[8]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[8]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[9]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[9]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdata[9]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[9]                              ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdatavalid                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|WideOr1~1                                ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|readdatavalid                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|WideOr1~1                                ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|waitrequest                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent|av_waitrequest~_wirecell ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|waitrequest                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent|av_waitrequest~_wirecell ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|write                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|write~1                                                                ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|write                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|write~1                                                                ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[0]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux31~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[0]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux31~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[10]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux21~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[10]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux21~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[11]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux20~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[11]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux20~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[12]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux19~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[12]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux19~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[13]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux18~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[13]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux18~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[14]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux17~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[14]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux17~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[15]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux16~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[15]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux16~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[16]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux15~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[16]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux15~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[17]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux14~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[17]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux14~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[18]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux13~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[18]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux13~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[19]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux12~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[19]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux12~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[1]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux30~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[1]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux30~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[20]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux11~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[20]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux11~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[21]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux10~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[21]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux10~1                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[22]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux9~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[22]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux9~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[23]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux8~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[23]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux8~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[24]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux7~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[24]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux7~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[25]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux6~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[25]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux6~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[26]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux5~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[26]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux5~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[27]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux4~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[27]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux4~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[28]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux3~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[28]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux3~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[29]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux2~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[29]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux2~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[2]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux29~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[2]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux29~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[30]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux1~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[30]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux1~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[31]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux0~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[31]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux0~1                                                             ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[3]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux28~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[3]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux28~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[4]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux27~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[4]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux27~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[5]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux26~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[5]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux26~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[6]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux25~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[6]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux25~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux24~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux24~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[8]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux23~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[8]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux23~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[9]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux22~0                                                            ; N/A     ;
; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|writedata[9]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada|Mux22~0                                                            ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|address[0]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[38]                             ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|address[0]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[38]                             ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|address[1]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[39]                             ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|address[1]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[39]                             ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|address[2]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[40]                             ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|address[2]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[40]                             ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|address[3]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[41]                             ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|address[3]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[41]                             ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|read                                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|m0_read                               ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|read                                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|m0_read                               ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|readdatavalid                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|readdatavalid                                                                                                                ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|readdatavalid                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|readdatavalid                                                                                                                ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|write                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|m0_write~1                            ; N/A     ;
; disenyo_qsys:ensam|mm_reloj:mm_reloj_0|write                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_reloj_0_avalon_slave_0_agent|m0_write~1                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Jun 13 15:43:51 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ensamblado_placa -c ensamblado_placa
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "disenyo_qsys.qsys"
Info (12250): 2020.06.13.15:44:10 Progress: Loading disenyo_qsys/disenyo_qsys.qsys
Info (12250): 2020.06.13.15:44:11 Progress: Reading input file
Info (12250): 2020.06.13.15:44:11 Progress: Adding clk_0 [clock_source 19.1]
Info (12250): 2020.06.13.15:44:12 Progress: Parameterizing module clk_0
Info (12250): 2020.06.13.15:44:12 Progress: Adding ensamblado_procesador_0 [ensamblado_procesador 1.0]
Info (12250): 2020.06.13.15:44:12 Progress: Parameterizing module ensamblado_procesador_0
Info (12250): 2020.06.13.15:44:12 Progress: Adding master_0 [altera_jtag_avalon_master 19.1]
Info (12250): 2020.06.13.15:44:12 Progress: Parameterizing module master_0
Info (12250): 2020.06.13.15:44:12 Progress: Adding mm_reloj_0 [mm_reloj 1.0]
Info (12250): 2020.06.13.15:44:12 Progress: Parameterizing module mm_reloj_0
Info (12250): 2020.06.13.15:44:12 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 19.1]
Info (12250): 2020.06.13.15:44:13 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2020.06.13.15:44:13 Progress: Adding ps2_0 [altera_up_avalon_ps2 18.0]
Info (12250): 2020.06.13.15:44:13 Progress: Parameterizing module ps2_0
Info (12250): 2020.06.13.15:44:13 Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Info (12250): 2020.06.13.15:44:13 Progress: Parameterizing module sram_0
Info (12250): 2020.06.13.15:44:13 Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2020.06.13.15:44:13 Progress: Parameterizing module sys_sdram_pll_0
Info (12250): 2020.06.13.15:44:13 Progress: Adding video_dma_controller_0 [altera_up_avalon_video_dma_controller 18.0]
Info (12250): 2020.06.13.15:44:13 Progress: Parameterizing module video_dma_controller_0
Info (12250): 2020.06.13.15:44:13 Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Info (12250): 2020.06.13.15:44:13 Progress: Parameterizing module video_dual_clock_buffer_0
Info (12250): 2020.06.13.15:44:13 Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Info (12250): 2020.06.13.15:44:13 Progress: Parameterizing module video_pll_0
Info (12250): 2020.06.13.15:44:13 Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Info (12250): 2020.06.13.15:44:13 Progress: Parameterizing module video_vga_controller_0
Info (12250): 2020.06.13.15:44:13 Progress: Building connections
Info (12250): 2020.06.13.15:44:13 Progress: Parameterizing connections
Info (12250): 2020.06.13.15:44:13 Progress: Validating
Info (12250): 2020.06.13.15:44:15 Progress: Done reading input file
Info (12250): Disenyo_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Disenyo_qsys.sys_sdram_pll_0: Refclk Freq: 50.0
Info (12250): Disenyo_qsys.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info (12250): Disenyo_qsys: Generating disenyo_qsys "disenyo_qsys" for QUARTUS_SYNTH
Info (12250): Ensamblado_procesador_0: "disenyo_qsys" instantiated ensamblado_procesador "ensamblado_procesador_0"
Info (12250): Master_0: "disenyo_qsys" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Mm_reloj_0: "disenyo_qsys" instantiated mm_reloj "mm_reloj_0"
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8426_1075263865757001494.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8426_1075263865757001494.dir/0004_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "disenyo_qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Ps2_0: Starting Generation of PS2 Controller
Info (12250): Ps2_0: "disenyo_qsys" instantiated altera_up_avalon_ps2 "ps2_0"
Info (12250): Sram_0: Starting Generation of the SRAM Controller
Info (12250): Sram_0: "disenyo_qsys" instantiated altera_up_avalon_sram "sram_0"
Info (12250): Sys_sdram_pll_0: "disenyo_qsys" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info (12250): Video_dma_controller_0: Starting Generation of Video DMA Controller
Info (12250): Video_dma_controller_0: "disenyo_qsys" instantiated altera_up_avalon_video_dma_controller "video_dma_controller_0"
Info (12250): Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info (12250): Video_dual_clock_buffer_0: "disenyo_qsys" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info (12250): Video_pll_0: "disenyo_qsys" instantiated altera_up_avalon_video_pll "video_pll_0"
Info (12250): Video_vga_controller_0: Starting Generation of VGA Controller
Info (12250): Video_vga_controller_0: "disenyo_qsys" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "disenyo_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "disenyo_qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "disenyo_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info (12250): Reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Video_dma_controller_0_avalon_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_dma_controller_0_avalon_dma_master_translator"
Info (12250): Sram_0_avalon_sram_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sram_0_avalon_sram_slave_translator"
Info (12250): Video_dma_controller_0_avalon_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_dma_controller_0_avalon_dma_master_agent"
Info (12250): Sram_0_avalon_sram_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sram_0_avalon_sram_slave_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Ensamblado_procesador_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ensamblado_procesador_0_avalon_master_limiter"
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Sram_0_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_0_avalon_sram_slave_burst_adapter"
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Sram_0_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_0_avalon_sram_slave_rsp_width_adapter"
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Pipeline_stage: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "pipeline_stage"
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Disenyo_qsys: Done "disenyo_qsys" with 49 modules, 123 files
Info (12249): Finished elaborating Platform Designer system entity "disenyo_qsys.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd
    Info (12022): Found design unit 1: recolectorEventos-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd Line: 23
    Info (12023): Found entity 1: recolectorEventos File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd Line: 13
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoExcep_SYS.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoCamino_SYS.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/componentes_decoSYS.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/decoSYS.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/automata_estado_SYS/automata_estado_SYS.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd
    Info (12022): Found design unit 1: control_SYS-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd Line: 32
    Info (12023): Found entity 1: control_SYS File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd
    Info (12022): Found design unit 1: componentes_control_SYS File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd
    Info (12022): Found design unit 1: ALU_CSR-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd Line: 22
    Info (12023): Found entity 1: ALU_CSR File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd Line: 14
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/componentes_camino_SYS.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/camino_SYS.vhd is missing
Info (12021): Found 2 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd
    Info (12022): Found design unit 1: BR_CSR_procedimientos_pkg File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd Line: 11
    Info (12022): Found design unit 2: BR_CSR_procedimientos_pkg-body File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd
    Info (12022): Found design unit 1: BR_CSR-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd Line: 43
    Info (12023): Found entity 1: BR_CSR File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd Line: 16
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/ensambladoSYS.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/componentesSYS.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd
    Info (12022): Found design unit 1: fuerza_bit_0-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd Line: 20
    Info (12023): Found entity 1: fuerza_bit_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd
    Info (12022): Found design unit 1: FMTL-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd Line: 21
    Info (12023): Found entity 1: FMTL File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd
    Info (12022): Found design unit 1: FMTI-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd Line: 18
    Info (12023): Found entity 1: FMTI File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd
    Info (12022): Found design unit 1: FMTE-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd Line: 20
    Info (12023): Found entity 1: FMTE File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd
    Info (12022): Found design unit 1: BR-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd Line: 26
    Info (12023): Found entity 1: BR File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd
    Info (12022): Found design unit 1: ALU-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd Line: 22
    Info (12023): Found entity 1: ALU File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd
    Info (12022): Found design unit 1: ensambladoUP-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd Line: 54
    Info (12023): Found entity 1: ensambladoUP File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/componentesUP.vhd
    Info (12022): Found design unit 1: componentesUP File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/componentesUP.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd
    Info (12022): Found design unit 1: decoSec-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd Line: 24
    Info (12023): Found entity 1: decoSec File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd
    Info (12022): Found design unit 1: decoopALU-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd Line: 19
    Info (12023): Found entity 1: decoopALU File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd
    Info (12022): Found design unit 1: decoMem-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd Line: 24
    Info (12023): Found entity 1: decoMem File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd
    Info (12022): Found design unit 1: decoFMT-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd Line: 26
    Info (12023): Found entity 1: decoFMT File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd
    Info (12022): Found design unit 1: decoExcep-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd Line: 25
    Info (12023): Found entity 1: decoExcep File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd
    Info (12022): Found design unit 1: decocamino-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd Line: 23
    Info (12023): Found entity 1: decocamino File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd Line: 13
Info (12021): Found 2 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd
    Info (12022): Found design unit 1: decoder_procedimientos_pkg File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd Line: 11
    Info (12022): Found design unit 2: decoder_procedimientos_pkg-body File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd
    Info (12022): Found design unit 1: decoder-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd Line: 58
    Info (12023): Found entity 1: decoder File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd
    Info (12022): Found design unit 1: componentes_decoder File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd Line: 11
Info (12021): Found 2 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd
    Info (12022): Found design unit 1: automata_estado_procedimientos_pkg File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd Line: 11
    Info (12022): Found design unit 2: automata_estado_procedimientos_pkg-body File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd
    Info (12022): Found design unit 1: automata_estado-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd Line: 29
    Info (12023): Found entity 1: automata_estado File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd Line: 15
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/UC/ensambladoUC/ensambladoUC.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/COMPONENTES/UC/ensambladoUC/componentesUC.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd
    Info (12022): Found design unit 1: reg32pe-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd Line: 20
    Info (12023): Found entity 1: reg32pe File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd
    Info (12022): Found design unit 1: reg32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd Line: 19
    Info (12023): Found entity 1: reg32 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd
    Info (12022): Found design unit 1: mux4_32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd Line: 18
    Info (12023): Found entity 1: mux4_32 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd
    Info (12022): Found design unit 1: mux3_32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd Line: 19
    Info (12023): Found entity 1: mux3_32 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd
    Info (12022): Found design unit 1: mux2_32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd Line: 19
    Info (12023): Found entity 1: mux2_32 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd Line: 13
Warning (12019): Can't analyze file -- file ../../ip/procesador/componentes_elementales/mayorque.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/componentes_elementales/latch1r.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/ensamblado_procesador/ensamblado_procesador.vhd is missing
Warning (12019): Can't analyze file -- file ../../ip/procesador/ensamblado_procesador/componentes_procesador.vhd is missing
Info (12021): Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/tipos.vhd
    Info (12022): Found design unit 1: tipos File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/tipos.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/retardos.vhd
    Info (12022): Found design unit 1: retardos File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/retardos.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/constantes.vhd
    Info (12022): Found design unit 1: constantes File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/constantes.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd
    Info (12022): Found design unit 1: ensamblado_placa-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 40
    Info (12023): Found entity 1: ensamblado_placa File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/disenyo_qsys.v
    Info (12023): Found entity 1: disenyo_qsys File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ALU.vhd
    Info (12022): Found design unit 1: ALU-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd Line: 22
    Info (12023): Found entity 1: ALU File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ALU_CSR.vhd
    Info (12022): Found design unit 1: ALU_CSR-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd Line: 22
    Info (12023): Found entity 1: ALU_CSR File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR.vhd
    Info (12022): Found design unit 1: BR-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd Line: 26
    Info (12023): Found entity 1: BR File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR_CSR.vhd
    Info (12022): Found design unit 1: BR_CSR-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd Line: 43
    Info (12023): Found entity 1: BR_CSR File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd Line: 16
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd
    Info (12022): Found design unit 1: BR_CSR_procedimientos_pkg (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd Line: 11
    Info (12022): Found design unit 2: BR_CSR_procedimientos_pkg-body File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTE.vhd
    Info (12022): Found design unit 1: FMTE-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd Line: 20
    Info (12023): Found entity 1: FMTE File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTI.vhd
    Info (12022): Found design unit 1: FMTI-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd Line: 18
    Info (12023): Found entity 1: FMTI File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTL.vhd
    Info (12022): Found design unit 1: FMTL-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd Line: 21
    Info (12023): Found entity 1: FMTL File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd Line: 13
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_ps2.v
    Info (12023): Found entity 1: altera_up_ps2 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: altera_up_ps2_command_out File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: altera_up_ps2_data_in File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/automata_estado.vhd
    Info (12022): Found design unit 1: automata_estado-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd Line: 29
    Info (12023): Found entity 1: automata_estado File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd
    Info (12022): Found design unit 1: automata_estado_SYS-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd Line: 22
    Info (12023): Found entity 1: automata_estado_SYS File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd Line: 13
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd
    Info (12022): Found design unit 1: automata_estado_procedimientos_pkg (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd Line: 11
    Info (12022): Found design unit 2: automata_estado_procedimientos_pkg-body File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/camino_SYS.vhd
    Info (12022): Found design unit 1: camino_SYS-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd Line: 24
    Info (12023): Found entity 1: camino_SYS File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesSYS.vhd
    Info (12022): Found design unit 1: componentesUSYS (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesSYS.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUC.vhd
    Info (12022): Found design unit 1: componentesUC (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUP.vhd
    Info (12022): Found design unit 1: componentesUP (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd
    Info (12022): Found design unit 1: componentes_camino_SYS (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd
    Info (12022): Found design unit 1: componentes_control_SYS (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd
    Info (12022): Found design unit 1: componentes_decoSYS (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoder.vhd
    Info (12022): Found design unit 1: componentes_decoder (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_procesador.vhd
    Info (12022): Found design unit 1: componentes_procesador (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/constantes.vhd
    Info (12022): Found design unit 1: constantes (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/control_SYS.vhd
    Info (12022): Found design unit 1: control_SYS-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd Line: 32
    Info (12023): Found entity 1: control_SYS File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd
    Info (12022): Found design unit 1: decoCamino_SYS-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd Line: 24
    Info (12023): Found entity 1: decoCamino_SYS File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoExcep.vhd
    Info (12022): Found design unit 1: decoExcep-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd Line: 25
    Info (12023): Found entity 1: decoExcep File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd
    Info (12022): Found design unit 1: decoExcep_SYS-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd Line: 22
    Info (12023): Found entity 1: decoExcep_SYS File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoFMT.vhd
    Info (12022): Found design unit 1: decoFMT-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd Line: 26
    Info (12023): Found entity 1: decoFMT File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoMem.vhd
    Info (12022): Found design unit 1: decoMem-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd Line: 24
    Info (12023): Found entity 1: decoMem File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoSYS.vhd
    Info (12022): Found design unit 1: decoSYS-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd Line: 27
    Info (12023): Found entity 1: decoSYS File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoSec.vhd
    Info (12022): Found design unit 1: decoSec-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd Line: 24
    Info (12023): Found entity 1: decoSec File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decocamino.vhd
    Info (12022): Found design unit 1: decocamino-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd Line: 23
    Info (12023): Found entity 1: decocamino File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoder.vhd
    Info (12022): Found design unit 1: decoder-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd Line: 58
    Info (12023): Found entity 1: decoder File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd Line: 14
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd
    Info (12022): Found design unit 1: decoder_procedimientos_pkg (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd Line: 11
    Info (12022): Found design unit 2: decoder_procedimientos_pkg-body File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoopALU.vhd
    Info (12022): Found design unit 1: decoopALU-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 19
    Info (12023): Found entity 1: decoopALU File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv
    Info (12023): Found entity 1: disenyo_qsys_irq_mapper File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v
    Info (12023): Found entity 1: disenyo_qsys_master_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: disenyo_qsys_master_0_b2p_adapter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: disenyo_qsys_master_0_p2b_adapter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv
    Info (12023): Found entity 1: disenyo_qsys_master_0_timing_adt File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_demux File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_demux_001 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_mux File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_mux_001 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_router_default_decode File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: disenyo_qsys_mm_interconnect_0_router File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_router_001_default_decode File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: disenyo_qsys_mm_interconnect_0_router_001 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_router_003_default_decode File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: disenyo_qsys_mm_interconnect_0_router_003 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_router_004_default_decode File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: disenyo_qsys_mm_interconnect_0_router_004 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_demux File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_demux_001 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_mux File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_mux_001 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v
    Info (12023): Found entity 1: disenyo_qsys_new_sdram_controller_0_input_efifo_module File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: disenyo_qsys_new_sdram_controller_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v
    Info (12023): Found entity 1: disenyo_qsys_new_sdram_controller_0_test_component_ram_module File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v Line: 21
    Info (12023): Found entity 2: disenyo_qsys_new_sdram_controller_0_test_component File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v
    Info (12023): Found entity 1: disenyo_qsys_ps2_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v
    Info (12023): Found entity 1: disenyo_qsys_sram_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v
    Info (12023): Found entity 1: disenyo_qsys_sys_sdram_pll_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v
    Info (12023): Found entity 1: disenyo_qsys_video_dma_controller_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v
    Info (12023): Found entity 1: disenyo_qsys_video_dual_clock_buffer_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v
    Info (12023): Found entity 1: disenyo_qsys_video_pll_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v
    Info (12023): Found entity 1: disenyo_qsys_video_vga_controller_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd
    Info (12022): Found design unit 1: ensambladoUSYS-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd Line: 41
    Info (12023): Found entity 1: ensambladoUSYS File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUC.vhd
    Info (12022): Found design unit 1: ensambladoUC-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 58
    Info (12023): Found entity 1: ensambladoUC File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUP.vhd
    Info (12022): Found design unit 1: ensambladoUP-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 54
    Info (12023): Found entity 1: ensambladoUP File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd
    Info (12022): Found design unit 1: ensamblado_procesador-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd Line: 29
    Info (12023): Found entity 1: ensamblado_procesador File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd
    Info (12022): Found design unit 1: fuerza_bit_0-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd Line: 20
    Info (12023): Found entity 1: fuerza_bit_0 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mm_reloj.vhd
    Info (12022): Found design unit 1: mm_reloj-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd Line: 28
    Info (12023): Found entity 1: mm_reloj File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux2_32.vhd
    Info (12022): Found design unit 1: mux2_32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd Line: 19
    Info (12023): Found entity 1: mux2_32 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux3_32.vhd
    Info (12022): Found design unit 1: mux3_32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd Line: 19
    Info (12023): Found entity 1: mux3_32 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux4_32.vhd
    Info (12022): Found design unit 1: mux4_32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd Line: 18
    Info (12023): Found entity 1: mux4_32 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/recolectorEventos.vhd
    Info (12022): Found design unit 1: recolectorEventos-compor File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd Line: 23
    Info (12023): Found entity 1: recolectorEventos File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32.vhd
    Info (12022): Found design unit 1: reg32-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd Line: 19
    Info (12023): Found entity 1: reg32 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32pe.vhd
    Info (12022): Found design unit 1: reg32pe-comportamiento File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd Line: 20
    Info (12023): Found entity 1: reg32pe File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/retardos.vhd
    Info (12022): Found design unit 1: retardos (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/tipos.vhd
    Info (12022): Found design unit 1: tipos (disenyo_qsys) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd Line: 9
Warning (10037): Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "ensamblado_placa" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[2]" at ensamblado_placa.vhd(13) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 13
Info (12128): Elaborating entity "disenyo_qsys" for hierarchy "disenyo_qsys:ensam" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 81
Info (12128): Elaborating entity "ensamblado_procesador" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 134
Info (12128): Elaborating entity "ensambladoUC" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd Line: 60
Info (12128): Elaborating entity "automata_estado" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|automata_estado:ae" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 70
Info (12128): Elaborating entity "decoder" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd Line: 74
Info (12128): Elaborating entity "decocamino" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decocamino:camino" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd Line: 90
Info (12128): Elaborating entity "decoopALU" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoopALU:ALU" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd Line: 95
Info (12128): Elaborating entity "decoMem" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoMem:MEMORIA" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd Line: 97
Info (12128): Elaborating entity "decoSec" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoSec:SECUEN" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd Line: 100
Info (12128): Elaborating entity "decoFMT" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoFMT:FMT" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd Line: 104
Info (12128): Elaborating entity "reg32pe" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoFMT:FMT|reg32pe:regaddr" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd Line: 42
Info (12128): Elaborating entity "decoExcep" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder:dec|decoExcep:EXCEPT" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd Line: 107
Info (12128): Elaborating entity "ensambladoUP" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd Line: 72
Info (12128): Elaborating entity "mux2_32" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux2_32:mCP" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 126
Info (12128): Elaborating entity "FMTE" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTE:fmtentrada" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 136
Info (12128): Elaborating entity "reg32" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|reg32:RLDM" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 140
Info (12128): Elaborating entity "FMTL" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTL:fmtload" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 142
Info (12128): Elaborating entity "BR" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 148
Info (12128): Elaborating entity "FMTI" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|FMTI:fmtimm" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 151
Info (12128): Elaborating entity "mux3_32" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|mux3_32:mLa" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 159
Info (12128): Elaborating entity "ALU" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|ALU:al" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 163
Info (12128): Elaborating entity "fuerza_bit_0" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|fuerza_bit_0:fb0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd Line: 171
Info (12128): Elaborating entity "ensambladoUSYS" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd Line: 82
Info (12128): Elaborating entity "BR_CSR" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|BR_CSR:csr" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd Line: 58
Info (12128): Elaborating entity "control_SYS" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd Line: 66
Info (12128): Elaborating entity "decoSYS" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|decoSYS:decSYS" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd Line: 37
Info (12128): Elaborating entity "decoCamino_SYS" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|decoSYS:decSYS|decoCamino_SYS:decoCam_sys" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd Line: 31
Info (12128): Elaborating entity "decoExcep_SYS" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|decoSYS:decSYS|decoExcep_SYS:decoExc_sys" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd Line: 37
Info (12128): Elaborating entity "automata_estado_SYS" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|control_SYS:contSYS|automata_estado_SYS:aeSYS" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd Line: 43
Info (12128): Elaborating entity "camino_SYS" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|camino_SYS:caminoSYS" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd Line: 72
Info (12128): Elaborating entity "ALU_CSR" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|camino_SYS:caminoSYS|ALU_CSR:alucsr" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd Line: 28
Info (12128): Elaborating entity "recolectorEventos" for hierarchy "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUSYS:USYS|recolectorEventos:recoEv" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd Line: 75
Info (12128): Elaborating entity "disenyo_qsys_master_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 152
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "disenyo_qsys_master_0_timing_adt" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_timing_adt:timing_adt" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at disenyo_qsys_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "disenyo_qsys_master_0_b2p_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at disenyo_qsys_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at disenyo_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "disenyo_qsys_master_0_p2b_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_p2b_adapter:p2b_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "mm_reloj" for hierarchy "disenyo_qsys:ensam|mm_reloj:mm_reloj_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 166
Info (12128): Elaborating entity "disenyo_qsys_new_sdram_controller_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 189
Info (12128): Elaborating entity "disenyo_qsys_new_sdram_controller_0_input_efifo_module" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "disenyo_qsys_ps2_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 205
Info (12128): Elaborating entity "altera_up_ps2" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v Line: 206
Warning (10230): Verilog HDL assignment warning at altera_up_ps2.v(215): truncated value with size 32 to match size of target (8) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v Line: 215
Info (12128): Elaborating entity "altera_up_ps2_data_in" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v Line: 255
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_data_in.v(173): truncated value with size 32 to match size of target (4) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v Line: 173
Info (12128): Elaborating entity "altera_up_ps2_command_out" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v Line: 275
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_command_out.v(227): truncated value with size 32 to match size of target (13) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v Line: 227
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_command_out.v(238): truncated value with size 32 to match size of target (20) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v Line: 238
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_command_out.v(254): truncated value with size 32 to match size of target (17) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v Line: 254
Info (12128): Elaborating entity "scfifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v Line: 239
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v Line: 239
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v Line: 239
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf
    Info (12023): Found entity 1: scfifo_f041 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_f041.tdf Line: 25
Info (12128): Elaborating entity "scfifo_f041" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf
    Info (12023): Found entity 1: a_dpfifo_2o31 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_2o31" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_f041.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf
    Info (12023): Found entity 1: altsyncram_7bh1 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7bh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7bh1" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf
    Info (12023): Found entity 1: cmpr_ls8 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ls8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:almost_full_comparer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:three_comparison" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf
    Info (12023): Found entity 1: cntr_da7 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_da7.tdf Line: 26
Info (12128): Elaborating entity "cntr_da7" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_da7:usedw_counter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf Line: 59
Info (12128): Elaborating entity "disenyo_qsys_sram_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sram_0:sram_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 224
Info (12128): Elaborating entity "disenyo_qsys_sys_sdram_pll_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 232
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf
    Info (12023): Found entity 1: altpll_3lb2 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf Line: 26
Info (12128): Elaborating entity "altpll_3lb2" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v Line: 40
Info (12128): Elaborating entity "disenyo_qsys_video_dma_controller_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 254
Warning (10230): Verilog HDL assignment warning at disenyo_qsys_video_dma_controller_0.v(165): truncated value with size 32 to match size of target (19) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v Line: 165
Info (12128): Elaborating entity "altera_up_video_dma_control_slave" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v Line: 202
Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v Line: 128
Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v Line: 129
Info (12128): Elaborating entity "altera_up_video_dma_to_stream" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v Line: 245
Info (12128): Elaborating entity "scfifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v Line: 274
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v Line: 274
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v Line: 274
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l4a1.tdf
    Info (12023): Found entity 1: scfifo_l4a1 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_l4a1" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf
    Info (12023): Found entity 1: a_dpfifo_as31 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_as31" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf
    Info (12023): Found entity 1: altsyncram_7tb1 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7tb1" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf Line: 58
Info (12128): Elaborating entity "disenyo_qsys_video_dual_clock_buffer_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 271
Info (12128): Elaborating entity "dcfifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v Line: 155
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v Line: 155
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf
    Info (12023): Found entity 1: dcfifo_nsj1 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_nsj1" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info (12023): Found entity 1: a_gray2bin_tgb File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_gray2bin_tgb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_tgb" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info (12023): Found entity 1: a_graycounter_qn6 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_graycounter_qn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qn6" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info (12023): Found entity 1: a_graycounter_m5c File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_graycounter_m5c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_m5c" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf
    Info (12023): Found entity 1: altsyncram_j421 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j421" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_g9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_g9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_0v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf Line: 93
Info (12128): Elaborating entity "disenyo_qsys_video_pll_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 278
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v Line: 34
Info (12128): Elaborating entity "altpll" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf
    Info (12023): Found entity 1: altpll_8fb2 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf Line: 26
Info (12128): Elaborating entity "altpll_8fb2" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated" File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "disenyo_qsys_video_vga_controller_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 296
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 363
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 651
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 711
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 835
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 899
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 963
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1027
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1091
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1172
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1253
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1334
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1418
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1459
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1500
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1584
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 1625
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2000
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2016
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_default_decode" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router:router|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_001" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_001" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2032
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_001:router_001|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv Line: 183
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_003" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2064
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_003_default_decode" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_003:router_003|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_004" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_004" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2080
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_router_004_default_decode" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_router_004:router_004|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2278
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_cmd_demux" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2295
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2336
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_cmd_mux" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2406
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_cmd_mux_001" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2429
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_rsp_demux" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2527
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_rsp_demux_001" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2550
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_rsp_mux" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2636
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2677
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2784
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2850
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2881
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 2912
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 3034
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v Line: 3063
Info (12128): Elaborating entity "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "disenyo_qsys_irq_mapper" for hierarchy "disenyo_qsys:ensam|disenyo_qsys_irq_mapper:irq_mapper" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v Line: 371
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5e24.tdf
    Info (12023): Found entity 1: altsyncram_5e24 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_5e24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tii.tdf
    Info (12023): Found entity 1: cntr_tii File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_tii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.06.13.15:44:49 Progress: Loading sld6a1e6b3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[1]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf Line: 70
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[2]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf Line: 100
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[3]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf Line: 130
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[12]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf Line: 400
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[13]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf Line: 430
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[22]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf Line: 700
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[23]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf Line: 730
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[0]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf Line: 38
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[1]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf Line: 68
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[10]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf Line: 338
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[11]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf Line: 368
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[20]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf Line: 638
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[21]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf Line: 668
        Warning (14320): Synthesized away node "disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[31]" File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf Line: 968
Warning (276020): Inferred RAM node "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|registros_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0"
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUP:UP|BR:bancoR|altsyncram:registros_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf
    Info (12023): Found entity 1: altsyncram_trd1 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_trd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf
    Info (12023): Found entity 1: altsyncram_0qg1 File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_0qg1.tdf Line: 28
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 13
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 19
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd Line: 34
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 168 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 625 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf Line: 28
Warning (15897): PLL "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf Line: 28
Warning (15899): PLL "disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf Line: 28
Info (21057): Implemented 11844 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 50 bidirectional pins
    Info (21061): Implemented 11276 logic cells
    Info (21064): Implemented 426 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 1222 megabytes
    Info: Processing ended: Sat Jun 13 15:45:33 2020
    Info: Elapsed time: 00:01:42
    Info: Total CPU time (on all processors): 00:02:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg.


