{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651219384108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651219384114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 01:03:03 2022 " "Processing started: Fri Apr 29 01:03:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651219384114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651219384114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651219384114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1651219384605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651219384605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651219393607 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651219393607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651219393607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_reader.sv 2 2 " "Found 2 design units, including 2 entities, in source file upc_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upc_reader " "Found entity 1: upc_reader" {  } { { "UPC_Reader.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/UPC_Reader.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651219393609 ""} { "Info" "ISGN_ENTITY_NAME" "2 upc_testbench " "Found entity 2: upc_testbench" {  } { { "UPC_Reader.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/UPC_Reader.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651219393609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651219393609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Seg7.sv(24) " "Verilog HDL warning at Seg7.sv(24): extended using \"x\" or \"z\"" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651219393610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651219393610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651219393610 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "led5 Seg7.sv(14) " "Verilog HDL error at Seg7.sv(14): object \"led5\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1651219393611 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "leds Seg7.sv(24) " "Verilog HDL error at Seg7.sv(24): object \"leds\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1651219393611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651219393627 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651219393697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 29 01:03:13 2022 " "Processing ended: Fri Apr 29 01:03:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651219393697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651219393697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651219393697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651219393697 ""}
