{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771539250662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771539250662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 19:14:10 2026 " "Processing started: Thu Feb 19 19:14:10 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771539250662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539250662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539250663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771539250870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771539250870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_xbus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_xbus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xbus-neorv32_xbus_rtl " "Found design unit 1: neorv32_xbus-neorv32_xbus_rtl" {  } { { "neorv32-main/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256224 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xbus " "Found entity 1: neorv32_xbus" {  } { { "neorv32-main/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "neorv32-main/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_wdt.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256225 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "neorv32-main/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_wdt.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256226 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "neorv32-main/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twi.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256227 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "neorv32-main/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_twd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_twd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twd-neorv32_twd_rtl " "Found design unit 1: neorv32_twd-neorv32_twd_rtl" {  } { { "neorv32-main/rtl/core/neorv32_twd.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twd.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256229 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twd " "Found entity 1: neorv32_twd" {  } { { "neorv32-main/rtl/core/neorv32_twd.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twd.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file neorv32-main/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 239 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 413 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256230 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256230 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256230 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_tracer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_tracer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_tracer-neorv32_tracer_rtl " "Found design unit 1: neorv32_tracer-neorv32_tracer_rtl" {  } { { "neorv32-main/rtl/core/neorv32_tracer.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_tracer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256231 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_tracer " "Found entity 1: neorv32_tracer" {  } { { "neorv32-main/rtl/core/neorv32_tracer.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_tracer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256234 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256235 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_sys.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sys_reset-neorv32_sys_reset_rtl " "Found design unit 1: neorv32_sys_reset-neorv32_sys_reset_rtl" {  } { { "neorv32-main/rtl/core/neorv32_sys.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256236 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_sys_clock-neorv32_sys_clock_rtl " "Found design unit 2: neorv32_sys_clock-neorv32_sys_clock_rtl" {  } { { "neorv32-main/rtl/core/neorv32_sys.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256236 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sys_reset " "Found entity 1: neorv32_sys_reset" {  } { { "neorv32-main/rtl/core/neorv32_sys.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256236 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_sys_clock " "Found entity 2: neorv32_sys_clock" {  } { { "neorv32-main/rtl/core/neorv32_sys.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "neorv32-main/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_spi.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256237 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "neorv32-main/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_spi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "neorv32-main/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_slink.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256238 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "neorv32-main/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_slink.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_sdi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_sdi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sdi-neorv32_sdi_rtl " "Found design unit 1: neorv32_sdi-neorv32_sdi_rtl" {  } { { "neorv32-main/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sdi.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256239 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sdi " "Found entity 1: neorv32_sdi" {  } { { "neorv32-main/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sdi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_pwm.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "neorv32-main/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256240 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_pwm_channel-neorv32_pwm_channel_rtl " "Found design unit 2: neorv32_pwm_channel-neorv32_pwm_channel_rtl" {  } { { "neorv32-main/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256240 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "neorv32-main/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256240 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_pwm_channel " "Found entity 2: neorv32_pwm_channel" {  } { { "neorv32-main/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_prim.vhd 8 4 " "Found 8 design units, including 4 entities, in source file neorv32-main/rtl/core/neorv32_prim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_prim_fifo-neorv32_prim_fifo_rtl " "Found design unit 1: neorv32_prim_fifo-neorv32_prim_fifo_rtl" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256242 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_prim_spram-neorv32_prim_spram_rtl " "Found design unit 2: neorv32_prim_spram-neorv32_prim_spram_rtl" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256242 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_prim_mul-neorv32_prim_mul_rtl " "Found design unit 3: neorv32_prim_mul-neorv32_prim_mul_rtl" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256242 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_prim_cnt-neorv32_prim_cnt_rtl " "Found design unit 4: neorv32_prim_cnt-neorv32_prim_cnt_rtl" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 349 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256242 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_prim_fifo " "Found entity 1: neorv32_prim_fifo" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256242 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_prim_spram " "Found entity 2: neorv32_prim_spram" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256242 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_prim_mul " "Found entity 3: neorv32_prim_mul" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256242 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_prim_cnt " "Found entity 4: neorv32_prim_cnt" {  } { { "neorv32-main/rtl/core/neorv32_prim.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file neorv32-main/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package " "Found design unit 1: neorv32_package" {  } { { "neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_package.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256244 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_package.vhd" 1023 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" {  } { { "neorv32-main/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_onewire.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256246 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" {  } { { "neorv32-main/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_onewire.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "neorv32-main/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_neoled.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256247 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "neorv32-main/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_neoled.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_imem_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_imem_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem_rom-neorv32_imem_rom_rtl " "Found design unit 1: neorv32_imem_rom-neorv32_imem_rom_rtl" {  } { { "neorv32-main/rtl/core/neorv32_imem_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_rom.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256248 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem_rom " "Found entity 1: neorv32_imem_rom" {  } { { "neorv32-main/rtl/core/neorv32_imem_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_rom.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_imem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_imem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem_ram-neorv32_imem_ram_rtl " "Found design unit 1: neorv32_imem_ram-neorv32_imem_ram_rtl" {  } { { "neorv32-main/rtl/core/neorv32_imem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256249 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem_ram " "Found entity 1: neorv32_imem_ram" {  } { { "neorv32-main/rtl/core/neorv32_imem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_imem_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/rtl/core/neorv32_imem_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem_image " "Found design unit 1: neorv32_imem_image" {  } { { "neorv32-main/rtl/core/neorv32_imem_image.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_image.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "neorv32-main/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256251 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "neorv32-main/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_gptmr.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_gptmr_slice-neorv32_gptmr_slice_rtl " "Found design unit 2: neorv32_gptmr_slice-neorv32_gptmr_slice_rtl" {  } { { "neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd" 230 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256252 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256252 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_gptmr_slice " "Found entity 2: neorv32_gptmr_slice" {  } { { "neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "neorv32-main/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gpio.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256253 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "neorv32-main/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gpio.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_dmem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_dmem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem_ram-neorv32_dmem_ram_rtl " "Found design unit 1: neorv32_dmem_ram-neorv32_dmem_ram_rtl" {  } { { "neorv32-main/rtl/core/neorv32_dmem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256254 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem_ram " "Found entity 1: neorv32_dmem_ram" {  } { { "neorv32-main/rtl/core/neorv32_dmem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "neorv32-main/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256255 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "neorv32-main/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dma-neorv32_dma_rtl " "Found design unit 1: neorv32_dma-neorv32_dma_rtl" {  } { { "neorv32-main/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dma.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256256 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dma " "Found entity 1: neorv32_dma" {  } { { "neorv32-main/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dma.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "neorv32-main/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256257 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "neorv32-main/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "neorv32-main/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256258 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "neorv32-main/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dm.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_debug_auth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_debug_auth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_auth-neorv32_debug_auth_rtl " "Found design unit 1: neorv32_debug_auth-neorv32_debug_auth_rtl" {  } { { "neorv32-main/rtl/core/neorv32_debug_auth.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_auth.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256259 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_auth " "Found entity 1: neorv32_debug_auth" {  } { { "neorv32-main/rtl/core/neorv32_debug_auth.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_auth.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_trace.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_cpu_trace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_trace-neorv32_cpu_trace_rtl " "Found design unit 1: neorv32_cpu_trace-neorv32_cpu_trace_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_trace.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_trace_simlog-neorv32_cpu_trace_simlog_rtl " "Found design unit 2: neorv32_cpu_trace_simlog-neorv32_cpu_trace_simlog_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_trace.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256261 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_trace " "Found entity 1: neorv32_cpu_trace" {  } { { "neorv32-main/rtl/core/neorv32_cpu_trace.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256261 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_trace_simlog " "Found entity 2: neorv32_cpu_trace_simlog" {  } { { "neorv32-main/rtl/core/neorv32_cpu_trace.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256262 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_pmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_pmp-neorv32_cpu_pmp_rtl " "Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256264 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_pmp " "Found entity 1: neorv32_cpu_pmp" {  } { { "neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_lsu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_lsu-neorv32_cpu_lsu_rtl " "Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256265 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_lsu " "Found entity 1: neorv32_cpu_lsu" {  } { { "neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_hwtrig-neorv32_cpu_hwtrig_rtl " "Found design unit 1: neorv32_cpu_hwtrig-neorv32_cpu_hwtrig_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256266 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_hwtrig " "Found entity 1: neorv32_cpu_hwtrig" {  } { { "neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_frontend-neorv32_cpu_frontend_rtl " "Found design unit 1: neorv32_cpu_frontend-neorv32_cpu_frontend_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_frontend_ipb-neorv32_cpu_frontend_ipb_rtl " "Found design unit 2: neorv32_cpu_frontend_ipb-neorv32_cpu_frontend_ipb_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 347 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256267 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_frontend " "Found entity 1: neorv32_cpu_frontend" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256267 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_frontend_ipb " "Found entity 2: neorv32_cpu_frontend_ipb" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256269 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_counters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_counters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_counters-neorv32_cpu_counters_rtl " "Found design unit 1: neorv32_cpu_counters-neorv32_cpu_counters_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_counters.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_counters.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256270 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_counters " "Found entity 1: neorv32_cpu_counters" {  } { { "neorv32-main/rtl/core/neorv32_cpu_counters.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_counters.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256272 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_shifter-neorv32_cpu_alu_shifter_rtl " "Found design unit 1: neorv32_cpu_alu_shifter-neorv32_cpu_alu_shifter_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256273 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_shifter " "Found entity 1: neorv32_cpu_alu_shifter" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_muldiv-neorv32_cpu_alu_muldiv_rtl " "Found design unit 1: neorv32_cpu_alu_muldiv-neorv32_cpu_alu_muldiv_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256274 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_muldiv " "Found entity 1: neorv32_cpu_alu_muldiv" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_fpu-neorv32_cpu_alu_fpu_rtl " "Found design unit 1: neorv32_cpu_alu_fpu-neorv32_cpu_alu_fpu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256278 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_alu_fpu_normalizer-neorv32_cpu_alu_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_alu_fpu_normalizer-neorv32_cpu_alu_fpu_normalizer_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 1547 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256278 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_alu_fpu_f2i-neorv32_cpu_alu_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_alu_fpu_f2i-neorv32_cpu_alu_fpu_f2i_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 1980 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256278 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_fpu " "Found entity 1: neorv32_cpu_alu_fpu" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256278 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_alu_fpu_normalizer " "Found entity 2: neorv32_cpu_alu_fpu_normalizer" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 1521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256278 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_alu_fpu_f2i " "Found entity 3: neorv32_cpu_alu_fpu_f2i" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd" 1956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_crypto-neorv32_cpu_alu_crypto_rtl " "Found design unit 1: neorv32_cpu_alu_crypto-neorv32_cpu_alu_crypto_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256279 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_crypto " "Found entity 1: neorv32_cpu_alu_crypto" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_cond-neorv32_cpu_alu_cond_rtl " "Found design unit 1: neorv32_cpu_alu_cond-neorv32_cpu_alu_cond_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256280 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_cond " "Found entity 1: neorv32_cpu_alu_cond" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_cfu-neorv32_cpu_alu_cfu_rtl " "Found design unit 1: neorv32_cpu_alu_cfu-neorv32_cpu_alu_cfu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256281 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_cfu " "Found entity 1: neorv32_cpu_alu_cfu" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu_bitmanip-neorv32_cpu_alu_bitmanip_rtl " "Found design unit 1: neorv32_cpu_alu_bitmanip-neorv32_cpu_alu_bitmanip_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256283 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu_bitmanip " "Found entity 1: neorv32_cpu_alu_bitmanip" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_alu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_alu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256284 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256285 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_clint.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_clint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_clint-neorv32_clint_rtl " "Found design unit 1: neorv32_clint-neorv32_clint_rtl" {  } { { "neorv32-main/rtl/core/neorv32_clint.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256287 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_clint_mtimecmp-neorv32_clint_mtimecmp_rtl " "Found design unit 2: neorv32_clint_mtimecmp-neorv32_clint_mtimecmp_rtl" {  } { { "neorv32-main/rtl/core/neorv32_clint.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd" 231 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256287 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_clint " "Found entity 1: neorv32_clint" {  } { { "neorv32-main/rtl/core/neorv32_clint.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256287 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_clint_mtimecmp " "Found entity 2: neorv32_clint_mtimecmp" {  } { { "neorv32-main/rtl/core/neorv32_clint.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cfs.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256288 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cfs.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cache_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cache_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cache_ram-neorv32_cache_ram_rtl " "Found design unit 1: neorv32_cache_ram-neorv32_cache_ram_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cache_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache_ram.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256289 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cache_ram " "Found entity 1: neorv32_cache_ram" {  } { { "neorv32-main/rtl/core/neorv32_cache_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache_ram.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cache-neorv32_cache_rtl " "Found design unit 1: neorv32_cache-neorv32_cache_rtl" {  } { { "neorv32-main/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256290 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cache " "Found entity 1: neorv32_cache" {  } { { "neorv32-main/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_bus.vhd 12 6 " "Found 12 design units, including 6 entities, in source file neorv32-main/rtl/core/neorv32_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_switch-neorv32_bus_switch_rtl " "Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_bus_reg-neorv32_bus_reg_rtl " "Found design unit 2: neorv32_bus_reg-neorv32_bus_reg_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bus_gateway-neorv32_bus_gateway_rtl " "Found design unit 3: neorv32_bus_gateway-neorv32_bus_gateway_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_bus_io_switch-neorv32_bus_io_switch_rtl " "Found design unit 4: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 549 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 neorv32_bus_amo_rmw-neorv32_bus_amo_rmw_rtl " "Found design unit 5: neorv32_bus_amo_rmw-neorv32_bus_amo_rmw_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 718 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 neorv32_bus_amo_rvs-neorv32_bus_amo_rvs_rtl " "Found design unit 6: neorv32_bus_amo_rvs-neorv32_bus_amo_rvs_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 872 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_switch " "Found entity 1: neorv32_bus_switch" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_bus_reg " "Found entity 2: neorv32_bus_reg" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_bus_gateway " "Found entity 3: neorv32_bus_gateway" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_bus_io_switch " "Found entity 4: neorv32_bus_io_switch" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_ENTITY_NAME" "5 neorv32_bus_amo_rmw " "Found entity 5: neorv32_bus_amo_rmw" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""} { "Info" "ISGN_ENTITY_NAME" "6 neorv32_bus_amo_rvs " "Found entity 6: neorv32_bus_amo_rvs" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_bootrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootrom_rom-neorv32_bootrom_rom_rtl " "Found design unit 1: neorv32_bootrom_rom-neorv32_bootrom_rom_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256293 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bootrom_rom " "Found entity 1: neorv32_bootrom_rom" {  } { { "neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_bootrom_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/rtl/core/neorv32_bootrom_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootrom_image " "Found design unit 1: neorv32_bootrom_image" {  } { { "neorv32-main/rtl/core/neorv32_bootrom_image.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_image.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/rtl/core/neorv32_bootrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_bootrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootrom-neorv32_bootrom_rtl " "Found design unit 1: neorv32_bootrom-neorv32_bootrom_rtl" {  } { { "neorv32-main/rtl/core/neorv32_bootrom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256295 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bootrom " "Found entity 1: neorv32_bootrom" {  } { { "neorv32-main/rtl/core/neorv32_bootrom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_neorv32.v 1 1 " "Found 1 design units, including 1 entities, in source file top_neorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_neorv32 " "Found entity 1: top_neorv32" {  } { { "top_neorv32.v" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539256296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539256296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_neorv32 " "Elaborating entity \"top_neorv32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771539256434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "top_neorv32.v" "neorv32_top_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256441 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstn_ext neorv32_top.vhd(283) " "Verilog HDL or VHDL warning at neorv32_top.vhd(283): object \"rstn_ext\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256461 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmi_req neorv32_top.vhd(289) " "Verilog HDL or VHDL warning at neorv32_top.vhd(289): object \"dmi_req\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256461 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmi_rsp neorv32_top.vhd(290) " "Verilog HDL or VHDL warning at neorv32_top.vhd(290): object \"dmi_rsp\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256461 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dma_req neorv32_top.vhd(307) " "Verilog HDL or VHDL warning at neorv32_top.vhd(307): object \"dma_req\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256462 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dma_rsp neorv32_top.vhd(308) " "Verilog HDL or VHDL warning at neorv32_top.vhd(308): object \"dma_rsp\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256462 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] The NEORV32 RISC-V Processor (v01.12.08.00), github.com/stnolting/neorv32\" neorv32_top.vhd(342) " "VHDL Assertion Statement at neorv32_top.vhd(342): assertion is false - report \"\[NEORV32\] The NEORV32 RISC-V Processor (v01.12.08.00), github.com/stnolting/neorv32\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 342 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539256464 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Processor Configuration: CPU (single-core) IMEM DMEM BOOTROM XBUS GPIO UART0 SYSINFO \" neorv32_top.vhd(351) " "VHDL Assertion Statement at neorv32_top.vhd(351): assertion is false - report \"\[NEORV32\] Processor Configuration: CPU (single-core) IMEM DMEM BOOTROM XBUS GPIO UART0 SYSINFO \" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 351 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539256465 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] BOOT_MODE_SELECT 0 - booting via bootloader\" neorv32_top.vhd(395) " "VHDL Assertion Statement at neorv32_top.vhd(395): assertion is false - report \"\[NEORV32\] BOOT_MODE_SELECT 0 - booting via bootloader\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 395 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539256465 "|top_neorv32|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sys_reset neorv32_top:neorv32_top_inst\|neorv32_sys_reset:\\soc_generators:neorv32_sys_reset_inst " "Elaborating entity \"neorv32_sys_reset\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sys_reset:\\soc_generators:neorv32_sys_reset_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\soc_generators:neorv32_sys_reset_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sys_clock neorv32_top:neorv32_top_inst\|neorv32_sys_clock:\\soc_generators:neorv32_sys_clock_inst " "Elaborating entity \"neorv32_sys_clock\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sys_clock:\\soc_generators:neorv32_sys_clock_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\soc_generators:neorv32_sys_clock_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\core_complex_gen:0:neorv32_cpu_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "if_pmp_addr neorv32_cpu.vhd(119) " "Verilog HDL or VHDL warning at neorv32_cpu.vhd(119): object \"if_pmp_addr\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256546 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "if_pmp_priv neorv32_cpu.vhd(120) " "Verilog HDL or VHDL warning at neorv32_cpu.vhd(120): object \"if_pmp_priv\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256546 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU ISA: rv32ix_zicsr_zifencei\" neorv32_cpu.vhd(149) " "VHDL Assertion Statement at neorv32_cpu.vhd(149): assertion is false - report \"\[NEORV32\] CPU ISA: rv32ix_zicsr_zifencei\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 149 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539256546 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU tuning options: rf_arch=sram_sync \" neorv32_cpu.vhd(192) " "VHDL Assertion Statement at neorv32_cpu.vhd(192): assertion is false - report \"\[NEORV32\] CPU tuning options: rf_arch=sram_sync \" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 192 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539256546 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_frontend neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst " "Elaborating entity \"neorv32_cpu_frontend\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_frontend_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "align_q neorv32_cpu_frontend.vhd(90) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(90): object \"align_q\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256548 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "align_set neorv32_cpu_frontend.vhd(90) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(90): object \"align_set\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256548 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "align_clr neorv32_cpu_frontend.vhd(90) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(90): object \"align_clr\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256548 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "issue_valid neorv32_cpu_frontend.vhd(91) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(91): object \"issue_valid\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256548 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd16 neorv32_cpu_frontend.vhd(92) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(92): object \"cmd16\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256548 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd32 neorv32_cpu_frontend.vhd(93) " "Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(93): object \"cmd32\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256548 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_frontend_ipb neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:0:ipb_inst " "Elaborating entity \"neorv32_cpu_frontend_ipb\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:0:ipb_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "\\prefetch_buffer:0:ipb_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata neorv32_cpu_regfile.vhd(51) " "Verilog HDL or VHDL warning at neorv32_cpu_regfile.vhd(51): object \"wdata\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256557 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "onehot neorv32_cpu_regfile.vhd(52) " "Verilog HDL or VHDL warning at neorv32_cpu_regfile.vhd(52): object \"onehot\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256557 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpu_csr_en neorv32_cpu_alu.vhd(83) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object \"fpu_csr_en\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256559 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpu_csr_we neorv32_cpu_alu.vhd(83) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object \"fpu_csr_we\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256559 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfu_done neorv32_cpu_alu.vhd(83) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object \"cfu_done\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256559 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfu_busy neorv32_cpu_alu.vhd(83) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object \"cfu_busy\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256559 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpu_csr_rd neorv32_cpu_alu.vhd(84) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(84): object \"fpu_csr_rd\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256559 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfu_res neorv32_cpu_alu.vhd(84) " "Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(84): object \"cfu_res\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256559 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst " "Elaborating entity \"neorv32_cpu_alu_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_alu_shifter_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "barrel neorv32_cpu_alu_shifter.vhd(62) " "Verilog HDL or VHDL warning at neorv32_cpu_alu_shifter.vhd(62): object \"barrel\" assigned a value but never read" {  } { { "neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771539256561 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_lsu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst " "Elaborating entity \"neorv32_cpu_lsu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_lsu_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_switch neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex_gen:0:neorv32_core_bus_switch_inst " "Elaborating entity \"neorv32_bus_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex_gen:0:neorv32_core_bus_switch_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\core_complex_gen:0:neorv32_core_bus_switch_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_gateway neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst " "Elaborating entity \"neorv32_bus_gateway\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_bus_gateway_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_imem_enabled:neorv32_imem_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem_ram neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst " "Elaborating entity \"neorv32_imem_ram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_imem.vhd" "\\imem_ram:imem_ram_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256569 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Using default IMEM RAM component.\" neorv32_imem_ram.vhd(40) " "VHDL Assertion Statement at neorv32_imem_ram.vhd(40): assertion is false - report \"\[NEORV32\] Using default IMEM RAM component.\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_imem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd" 40 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539256570 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_prim_spram neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst " "Elaborating entity \"neorv32_prim_spram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_imem_ram.vhd" "\\ram_gen:0:ram_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem_ram neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst " "Elaborating entity \"neorv32_dmem_ram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_dmem.vhd" "dmem_ram_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256573 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Using default DMEM RAM component (8192 bytes).\" neorv32_dmem_ram.vhd(40) " "VHDL Assertion Statement at neorv32_dmem_ram.vhd(40): assertion is false - report \"\[NEORV32\] Using default DMEM RAM component (8192 bytes).\" (NOTE)" {  } { { "neorv32-main/rtl/core/neorv32_dmem_ram.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd" 40 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1771539256574 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_prim_spram neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst " "Elaborating entity \"neorv32_prim_spram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_dmem_ram.vhd" "\\ram_gen:0:ram_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_xbus neorv32_top:neorv32_top_inst\|neorv32_xbus:\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst " "Elaborating entity \"neorv32_xbus\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_xbus:\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_reg neorv32_top:neorv32_top_inst\|neorv32_xbus:\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst\|neorv32_bus_reg:reg_stage_inst " "Elaborating entity \"neorv32_bus_reg\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_xbus:\\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst\|neorv32_bus_reg:reg_stage_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_xbus.vhd" "reg_stage_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_io_switch neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst " "Elaborating entity \"neorv32_bus_io_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_bus_io_switch_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_reg neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\|neorv32_bus_reg:neorv32_bus_reg_inst " "Elaborating entity \"neorv32_bus_reg\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\|neorv32_bus_reg:neorv32_bus_reg_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_bus.vhd" "neorv32_bus_reg_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bootrom neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_bootrom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bootrom_rom neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst " "Elaborating entity \"neorv32_bootrom_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_bootrom.vhd" "bootrom_rom_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256589 ""}
{ "Warning" "WVRFX_VHDL_ASSERT_ALWAYS_OCCURS_WARNING" "\"\[NEORV32\] Using default BOOTROM ROM component (4096 bytes).\" neorv32_bootrom_rom.vhd(40) " "VHDL Assertion Statement at neorv32_bootrom_rom.vhd(40): assertion is false - report \"\[NEORV32\] Using default BOOTROM ROM component (4096 bytes).\" (WARNING)" {  } { { "neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd" 40 0 0 } }  } 0 10651 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (WARNING)" 0 0 "Analysis & Synthesis" 0 -1 1771539256594 "|top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_enabled:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_enabled:neorv32_gpio_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_gpio_enabled:neorv32_gpio_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_prim_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst\|neorv32_prim_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_prim_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_enabled:neorv32_uart0_inst\|neorv32_prim_fifo:tx_engine_fifo_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst\"" {  } { { "neorv32-main/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_sysinfo_inst" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539256606 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539257299 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539257299 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539257299 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539257299 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539257299 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539257299 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539257300 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771539257300 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:0:ipb_inst\|ipb " "RAM logic \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:0:ipb_inst\|ipb\" is uninferred due to inappropriate RAM size" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "ipb" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 355 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1771539257304 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:1:ipb_inst\|ipb " "RAM logic \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_frontend:neorv32_cpu_frontend_inst\|neorv32_cpu_frontend_ipb:\\prefetch_buffer:1:ipb_inst\|ipb\" is uninferred due to inappropriate RAM size" {  } { { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "ipb" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 355 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1771539257304 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1771539257304 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:1:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:2:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:3:ram_inst\|spram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|Mux26_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|Mux26_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE neorv32-teste-2.top_neorv320.rtl.mif " "Parameter INIT_FILE set to neorv32-teste-2.top_neorv320.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1771539257718 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1771539257718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539257754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex_gen:0:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257754 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771539257754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icu1 " "Found entity 1: altsyncram_icu1" {  } { { "db/altsyncram_icu1.tdf" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_icu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539257783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539257783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539257789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_imem_enabled:neorv32_imem_inst\|neorv32_imem_ram:\\imem_ram:imem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257790 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771539257790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20e1 " "Found entity 1: altsyncram_20e1" {  } { { "db/altsyncram_20e1.tdf" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_20e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539257816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539257816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539257821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst\|neorv32_dmem_ram:dmem_ram_inst\|neorv32_prim_spram:\\ram_gen:0:ram_inst\|altsyncram:spram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257821 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771539257821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvd1 " "Found entity 1: altsyncram_mvd1" {  } { { "db/altsyncram_mvd1.tdf" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_mvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539257846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539257846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|altsyncram:Mux26_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|altsyncram:Mux26_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539257873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|altsyncram:Mux26_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_bootrom:\\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst\|neorv32_bootrom_rom:bootrom_rom_inst\|altsyncram:Mux26_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE neorv32-teste-2.top_neorv320.rtl.mif " "Parameter \"INIT_FILE\" = \"neorv32-teste-2.top_neorv320.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771539257873 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771539257873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7e11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7e11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7e11 " "Found entity 1: altsyncram_7e11" {  } { { "db/altsyncram_7e11.tdf" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_7e11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771539257900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539257900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1771539258079 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd" 35 -1 0 } } { "neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 197 -1 0 } } { "neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd" 75 -1 0 } } { "neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 91 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1771539258140 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1771539258140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771539258606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771539259559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771539259559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2154 " "Implemented 2154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771539259667 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771539259667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2016 " "Implemented 2016 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771539259667 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1771539259667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771539259667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771539259689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 19 19:14:19 2026 " "Processing ended: Thu Feb 19 19:14:19 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771539259689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771539259689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771539259689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771539259689 ""}
