
AC_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000697c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006b04  08006b04  00016b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b3c  08006b3c  00020360  2**0
                  CONTENTS
  4 .ARM          00000000  08006b3c  08006b3c  00020360  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b3c  08006b3c  00020360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b3c  08006b3c  00016b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b40  08006b40  00016b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000360  20000000  08006b44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000040c  20000360  08006ea4  00020360  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000076c  08006ea4  0002076c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020360  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001516f  00000000  00000000  00020390  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000024b2  00000000  00000000  000354ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014d8  00000000  00000000  000379b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001390  00000000  00000000  00038e90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f3d9  00000000  00000000  0003a220  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f0b6  00000000  00000000  000595f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c614f  00000000  00000000  000686af  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000e9  00000000  00000000  0012e7fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b08  00000000  00000000  0012e8e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000044e  00000000  00000000  001343f0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000360 	.word	0x20000360
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006aec 	.word	0x08006aec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000364 	.word	0x20000364
 80001c4:	08006aec 	.word	0x08006aec

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	0000      	movs	r0, r0
	...

08000a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b085      	sub	sp, #20
 8000a0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a0e:	f001 f8f3 	bl	8001bf8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a12:	f000 f9d5 	bl	8000dc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a16:	f000 fda3 	bl	8001560 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a1a:	f000 fd7b 	bl	8001514 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000a1e:	f000 fd49 	bl	80014b4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000a22:	f000 fa2b 	bl	8000e7c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000a26:	f000 fac3 	bl	8000fb0 <MX_ADC2_Init>
  MX_HRTIM1_Init();
 8000a2a:	f000 fb3b 	bl	80010a4 <MX_HRTIM1_Init>
  MX_SPI1_Init();
 8000a2e:	f000 fcb5 	bl	800139c <MX_SPI1_Init>
  MX_TIM3_Init();
 8000a32:	f000 fcf1 	bl	8001418 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  GainADC1[0] =0.009766;
 8000a36:	4bae      	ldr	r3, [pc, #696]	; (8000cf0 <main+0x2e8>)
 8000a38:	4aae      	ldr	r2, [pc, #696]	; (8000cf4 <main+0x2ec>)
 8000a3a:	601a      	str	r2, [r3, #0]
  GainADC1[1] =0.009766;
 8000a3c:	4bac      	ldr	r3, [pc, #688]	; (8000cf0 <main+0x2e8>)
 8000a3e:	4aad      	ldr	r2, [pc, #692]	; (8000cf4 <main+0x2ec>)
 8000a40:	605a      	str	r2, [r3, #4]
  GainADC1[2] =-0.009766*2.794;
 8000a42:	4bab      	ldr	r3, [pc, #684]	; (8000cf0 <main+0x2e8>)
 8000a44:	4aac      	ldr	r2, [pc, #688]	; (8000cf8 <main+0x2f0>)
 8000a46:	609a      	str	r2, [r3, #8]
  GainADC1[3] =0.1*0.543;
 8000a48:	4ba9      	ldr	r3, [pc, #676]	; (8000cf0 <main+0x2e8>)
 8000a4a:	4aac      	ldr	r2, [pc, #688]	; (8000cfc <main+0x2f4>)
 8000a4c:	60da      	str	r2, [r3, #12]

  GainADC2[0] =-0.05156*1.2931;
 8000a4e:	4bac      	ldr	r3, [pc, #688]	; (8000d00 <main+0x2f8>)
 8000a50:	4aac      	ldr	r2, [pc, #688]	; (8000d04 <main+0x2fc>)
 8000a52:	601a      	str	r2, [r3, #0]
  GainADC2[1] =-0.05156*1.2931;		//1.2931 is the experimental gain multiplier found during calibration. Theoritical values must be checked.
 8000a54:	4baa      	ldr	r3, [pc, #680]	; (8000d00 <main+0x2f8>)
 8000a56:	4aab      	ldr	r2, [pc, #684]	; (8000d04 <main+0x2fc>)
 8000a58:	605a      	str	r2, [r3, #4]
  GainADC2[2] =0.09668;
 8000a5a:	4ba9      	ldr	r3, [pc, #676]	; (8000d00 <main+0x2f8>)
 8000a5c:	4aaa      	ldr	r2, [pc, #680]	; (8000d08 <main+0x300>)
 8000a5e:	609a      	str	r2, [r3, #8]



  PID_test.Kp=Kpgain;
 8000a60:	4baa      	ldr	r3, [pc, #680]	; (8000d0c <main+0x304>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4aaa      	ldr	r2, [pc, #680]	; (8000d10 <main+0x308>)
 8000a66:	6193      	str	r3, [r2, #24]
  PID_test.Ki=Kigain;
 8000a68:	4baa      	ldr	r3, [pc, #680]	; (8000d14 <main+0x30c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4aa8      	ldr	r2, [pc, #672]	; (8000d10 <main+0x308>)
 8000a6e:	61d3      	str	r3, [r2, #28]
  PID_test.Kd=Kdgain;
 8000a70:	4ba9      	ldr	r3, [pc, #676]	; (8000d18 <main+0x310>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4aa6      	ldr	r2, [pc, #664]	; (8000d10 <main+0x308>)
 8000a76:	6213      	str	r3, [r2, #32]
  arm_pid_init_f32(&PID_test,1);
 8000a78:	2101      	movs	r1, #1
 8000a7a:	48a5      	ldr	r0, [pc, #660]	; (8000d10 <main+0x308>)
 8000a7c:	f005 ff62 	bl	8006944 <arm_pid_init_f32>
  HAL_HRTIM_WaveformCountStart(&hhrtim1 , HRTIM_TIMERID_MASTER | HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_TIMER_B); //Launch simultaneously HRTIM Master timer, Timer A, and Timer B
 8000a80:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
 8000a84:	48a5      	ldr	r0, [pc, #660]	; (8000d1c <main+0x314>)
 8000a86:	f003 f9a8 	bl	8003dda <HAL_HRTIM_WaveformCountStart>
  HAL_HRTIM_WaveformOutputStart(&hhrtim1 , HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 ); //Once timers launched, output are released simultaneously.
 8000a8a:	2103      	movs	r1, #3
 8000a8c:	48a3      	ldr	r0, [pc, #652]	; (8000d1c <main+0x314>)
 8000a8e:	f003 f94a 	bl	8003d26 <HAL_HRTIM_WaveformOutputStart>
  HAL_HRTIM_UpdateEnable(&hhrtim1, HRTIM_TIMERUPDATE_A | HRTIM_TIMERUPDATE_B);
 8000a92:	2106      	movs	r1, #6
 8000a94:	48a1      	ldr	r0, [pc, #644]	; (8000d1c <main+0x314>)
 8000a96:	f003 f9cb 	bl	8003e30 <HAL_HRTIM_UpdateEnable>
 // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);  			//IMPORTANT GROUND TO NEUTRAL CONNECTION MUST BE DISABLED in AC MODE!

  HAL_TIM_Base_Start_IT(&htim3);		//STARTING THE INTERUPT ROUTINE AFTER ALL INITIALISATIONS
 8000a9a:	48a1      	ldr	r0, [pc, #644]	; (8000d20 <main+0x318>)
 8000a9c:	f005 f84e 	bl	8005b3c <HAL_TIM_Base_Start_IT>

  HAL_TIM_PeriodElapsedCallback(&htim3);		//INTERUPT ROUTINE RUNNING AT 10kHz UPDATING THE REFERENCE BASED ON THE LOOKUP TABLE
 8000aa0:	489f      	ldr	r0, [pc, #636]	; (8000d20 <main+0x318>)
 8000aa2:	f005 fa4d 	bl	8005f40 <HAL_TIM_PeriodElapsedCallback>
  {

ref= Vdc * SineTable[i];
 8000aa6:	4b9f      	ldr	r3, [pc, #636]	; (8000d24 <main+0x31c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a9f      	ldr	r2, [pc, #636]	; (8000d28 <main+0x320>)
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	4413      	add	r3, r2
 8000ab0:	ed93 7a00 	vldr	s14, [r3]
 8000ab4:	4b9d      	ldr	r3, [pc, #628]	; (8000d2c <main+0x324>)
 8000ab6:	edd3 7a00 	vldr	s15, [r3]
 8000aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000abe:	4b9c      	ldr	r3, [pc, #624]	; (8000d30 <main+0x328>)
 8000ac0:	edc3 7a00 	vstr	s15, [r3]
i++;
 8000ac4:	4b97      	ldr	r3, [pc, #604]	; (8000d24 <main+0x31c>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	4a96      	ldr	r2, [pc, #600]	; (8000d24 <main+0x31c>)
 8000acc:	6013      	str	r3, [r2, #0]

if (i==100)
 8000ace:	4b95      	ldr	r3, [pc, #596]	; (8000d24 <main+0x31c>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	2b64      	cmp	r3, #100	; 0x64
 8000ad4:	d107      	bne.n	8000ae6 <main+0xde>
{
	HAL_HRTIM_WaveformOutputStop(&hhrtim1, HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2);
 8000ad6:	2103      	movs	r1, #3
 8000ad8:	4890      	ldr	r0, [pc, #576]	; (8000d1c <main+0x314>)
 8000ada:	f003 f951 	bl	8003d80 <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformOutputStart(&hhrtim1 , HRTIM_OUTPUT_TB1 | HRTIM_OUTPUT_TB2);
 8000ade:	210c      	movs	r1, #12
 8000ae0:	488e      	ldr	r0, [pc, #568]	; (8000d1c <main+0x314>)
 8000ae2:	f003 f920 	bl	8003d26 <HAL_HRTIM_WaveformOutputStart>
}
if (i==200)
 8000ae6:	4b8f      	ldr	r3, [pc, #572]	; (8000d24 <main+0x31c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2bc8      	cmp	r3, #200	; 0xc8
 8000aec:	d10a      	bne.n	8000b04 <main+0xfc>
{
	HAL_HRTIM_WaveformOutputStop(&hhrtim1, HRTIM_OUTPUT_TB1 | HRTIM_OUTPUT_TB2);
 8000aee:	210c      	movs	r1, #12
 8000af0:	488a      	ldr	r0, [pc, #552]	; (8000d1c <main+0x314>)
 8000af2:	f003 f945 	bl	8003d80 <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformOutputStart(&hhrtim1 , HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2);
 8000af6:	2103      	movs	r1, #3
 8000af8:	4888      	ldr	r0, [pc, #544]	; (8000d1c <main+0x314>)
 8000afa:	f003 f914 	bl	8003d26 <HAL_HRTIM_WaveformOutputStart>
	i =0;
 8000afe:	4b89      	ldr	r3, [pc, #548]	; (8000d24 <main+0x31c>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start_DMA(&hadc1, valuesADC1, 4);
 8000b04:	2204      	movs	r2, #4
 8000b06:	498b      	ldr	r1, [pc, #556]	; (8000d34 <main+0x32c>)
 8000b08:	488b      	ldr	r0, [pc, #556]	; (8000d38 <main+0x330>)
 8000b0a:	f001 fa8b 	bl	8002024 <HAL_ADC_Start_DMA>
	  HAL_ADC_Stop_DMA(&hadc1);
 8000b0e:	488a      	ldr	r0, [pc, #552]	; (8000d38 <main+0x330>)
 8000b10:	f001 fb62 	bl	80021d8 <HAL_ADC_Stop_DMA>
	  HAL_ADC_Start_DMA(&hadc2, valuesADC2, 3);
 8000b14:	2203      	movs	r2, #3
 8000b16:	4989      	ldr	r1, [pc, #548]	; (8000d3c <main+0x334>)
 8000b18:	4889      	ldr	r0, [pc, #548]	; (8000d40 <main+0x338>)
 8000b1a:	f001 fa83 	bl	8002024 <HAL_ADC_Start_DMA>
	  HAL_ADC_Stop_DMA(&hadc2);
 8000b1e:	4888      	ldr	r0, [pc, #544]	; (8000d40 <main+0x338>)
 8000b20:	f001 fb5a 	bl	80021d8 <HAL_ADC_Stop_DMA>
	  convertADC1[0] = (float32_t)valuesADC1[0];
 8000b24:	4b83      	ldr	r3, [pc, #524]	; (8000d34 <main+0x32c>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	ee07 3a90 	vmov	s15, r3
 8000b2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b30:	4b84      	ldr	r3, [pc, #528]	; (8000d44 <main+0x33c>)
 8000b32:	edc3 7a00 	vstr	s15, [r3]
	  convertADC1[1] = (float32_t)valuesADC1[1];
 8000b36:	4b7f      	ldr	r3, [pc, #508]	; (8000d34 <main+0x32c>)
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	ee07 3a90 	vmov	s15, r3
 8000b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b42:	4b80      	ldr	r3, [pc, #512]	; (8000d44 <main+0x33c>)
 8000b44:	edc3 7a01 	vstr	s15, [r3, #4]
	  convertADC1[2] = (float32_t)valuesADC1[2];
 8000b48:	4b7a      	ldr	r3, [pc, #488]	; (8000d34 <main+0x32c>)
 8000b4a:	689b      	ldr	r3, [r3, #8]
 8000b4c:	ee07 3a90 	vmov	s15, r3
 8000b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b54:	4b7b      	ldr	r3, [pc, #492]	; (8000d44 <main+0x33c>)
 8000b56:	edc3 7a02 	vstr	s15, [r3, #8]
	  convertADC1[3] = (float32_t)valuesADC1[3];
 8000b5a:	4b76      	ldr	r3, [pc, #472]	; (8000d34 <main+0x32c>)
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	ee07 3a90 	vmov	s15, r3
 8000b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b66:	4b77      	ldr	r3, [pc, #476]	; (8000d44 <main+0x33c>)
 8000b68:	edc3 7a03 	vstr	s15, [r3, #12]
	  convertADC2[0] = (float32_t)valuesADC2[0];
 8000b6c:	4b73      	ldr	r3, [pc, #460]	; (8000d3c <main+0x334>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	ee07 3a90 	vmov	s15, r3
 8000b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b78:	4b73      	ldr	r3, [pc, #460]	; (8000d48 <main+0x340>)
 8000b7a:	edc3 7a00 	vstr	s15, [r3]
	  convertADC2[1] = (float32_t)valuesADC2[1];
 8000b7e:	4b6f      	ldr	r3, [pc, #444]	; (8000d3c <main+0x334>)
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	ee07 3a90 	vmov	s15, r3
 8000b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b8a:	4b6f      	ldr	r3, [pc, #444]	; (8000d48 <main+0x340>)
 8000b8c:	edc3 7a01 	vstr	s15, [r3, #4]
	  convertADC2[2] = (float32_t)valuesADC2[2];
 8000b90:	4b6a      	ldr	r3, [pc, #424]	; (8000d3c <main+0x334>)
 8000b92:	689b      	ldr	r3, [r3, #8]
 8000b94:	ee07 3a90 	vmov	s15, r3
 8000b98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b9c:	4b6a      	ldr	r3, [pc, #424]	; (8000d48 <main+0x340>)
 8000b9e:	edc3 7a02 	vstr	s15, [r3, #8]
	  arm_sub_f32(convertADC1, offsetADC1, raw_offsetADC1, 4);
 8000ba2:	2304      	movs	r3, #4
 8000ba4:	4a69      	ldr	r2, [pc, #420]	; (8000d4c <main+0x344>)
 8000ba6:	496a      	ldr	r1, [pc, #424]	; (8000d50 <main+0x348>)
 8000ba8:	4866      	ldr	r0, [pc, #408]	; (8000d44 <main+0x33c>)
 8000baa:	f005 fee7 	bl	800697c <arm_sub_f32>
	  arm_sub_f32(convertADC2, offsetADC2, raw_offsetADC2, 3);
 8000bae:	2303      	movs	r3, #3
 8000bb0:	4a68      	ldr	r2, [pc, #416]	; (8000d54 <main+0x34c>)
 8000bb2:	4969      	ldr	r1, [pc, #420]	; (8000d58 <main+0x350>)
 8000bb4:	4864      	ldr	r0, [pc, #400]	; (8000d48 <main+0x340>)
 8000bb6:	f005 fee1 	bl	800697c <arm_sub_f32>
	  arm_mult_f32(raw_offsetADC1, GainADC1, ValuesADC1, 4);
 8000bba:	2304      	movs	r3, #4
 8000bbc:	4a67      	ldr	r2, [pc, #412]	; (8000d5c <main+0x354>)
 8000bbe:	494c      	ldr	r1, [pc, #304]	; (8000cf0 <main+0x2e8>)
 8000bc0:	4862      	ldr	r0, [pc, #392]	; (8000d4c <main+0x344>)
 8000bc2:	f005 ff21 	bl	8006a08 <arm_mult_f32>
	  arm_mult_f32(raw_offsetADC2, GainADC2, ValuesADC2, 3);
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	4a65      	ldr	r2, [pc, #404]	; (8000d60 <main+0x358>)
 8000bca:	494d      	ldr	r1, [pc, #308]	; (8000d00 <main+0x2f8>)
 8000bcc:	4861      	ldr	r0, [pc, #388]	; (8000d54 <main+0x34c>)
 8000bce:	f005 ff1b 	bl	8006a08 <arm_mult_f32>
	  arm_sub_f32(&ref, &ValuesADC2[2], &error_pid,1);			//CALCULATING THE ERROR BASED ON THE REFERENCE
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	4a63      	ldr	r2, [pc, #396]	; (8000d64 <main+0x35c>)
 8000bd6:	4964      	ldr	r1, [pc, #400]	; (8000d68 <main+0x360>)
 8000bd8:	4855      	ldr	r0, [pc, #340]	; (8000d30 <main+0x328>)
 8000bda:	f005 fecf 	bl	800697c <arm_sub_f32>
	  rslt_pid = arm_pid_f32(&PID_test, 0.01*error_pid);		//PID CALCULATIONS
 8000bde:	4b61      	ldr	r3, [pc, #388]	; (8000d64 <main+0x35c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fc54 	bl	8000490 <__aeabi_f2d>
 8000be8:	a33f      	add	r3, pc, #252	; (adr r3, 8000ce8 <main+0x2e0>)
 8000bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bee:	f7ff fca7 	bl	8000540 <__aeabi_dmul>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	460c      	mov	r4, r1
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	4621      	mov	r1, r4
 8000bfa:	f7ff feb3 	bl	8000964 <__aeabi_d2f>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	4b43      	ldr	r3, [pc, #268]	; (8000d10 <main+0x308>)
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	60ba      	str	r2, [r7, #8]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	ed93 7a00 	vldr	s14, [r3]
 8000c0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c10:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	edd3 6a01 	vldr	s13, [r3, #4]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c20:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8000c24:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	edd3 6a02 	vldr	s13, [r3, #8]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8000c42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c46:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Update state */
    S->state[1] = S->state[0];
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	68da      	ldr	r2, [r3, #12]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	68ba      	ldr	r2, [r7, #8]
 8000c56:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4a42      	ldr	r2, [pc, #264]	; (8000d6c <main+0x364>)
 8000c62:	6013      	str	r3, [r2, #0]
	  pwm = PWM_RESOLUTION*rslt_pid;							//PID OUTPUT CONDITIONNING
 8000c64:	4b41      	ldr	r3, [pc, #260]	; (8000d6c <main+0x364>)
 8000c66:	edd3 7a00 	vldr	s15, [r3]
 8000c6a:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8000d70 <main+0x368>
 8000c6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c72:	4b40      	ldr	r3, [pc, #256]	; (8000d74 <main+0x36c>)
 8000c74:	edc3 7a00 	vstr	s15, [r3]

	  if (pwm > HIGH_DUTY)										//SATURATION CONDITIONS TO AVOID DIVERGENCE.
 8000c78:	4b3e      	ldr	r3, [pc, #248]	; (8000d74 <main+0x36c>)
 8000c7a:	edd3 7a00 	vldr	s15, [r3]
 8000c7e:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8000d78 <main+0x370>
 8000c82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c8a:	dd10      	ble.n	8000cae <main+0x2a6>
	  {
		  duty = HIGH_DUTY;
 8000c8c:	4b3b      	ldr	r3, [pc, #236]	; (8000d7c <main+0x374>)
 8000c8e:	f44f 7290 	mov.w	r2, #288	; 0x120
 8000c92:	801a      	strh	r2, [r3, #0]
		  __HAL_HRTIM_SETCOMPARE(&hhrtim1, 0X0, HRTIM_COMPAREUNIT_1, duty);
 8000c94:	4b39      	ldr	r3, [pc, #228]	; (8000d7c <main+0x374>)
 8000c96:	881a      	ldrh	r2, [r3, #0]
 8000c98:	4b20      	ldr	r3, [pc, #128]	; (8000d1c <main+0x314>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		  __HAL_HRTIM_SETCOMPARE(&hhrtim1, 0X1, HRTIM_COMPAREUNIT_1, duty);
 8000ca0:	4b36      	ldr	r3, [pc, #216]	; (8000d7c <main+0x374>)
 8000ca2:	881a      	ldrh	r2, [r3, #0]
 8000ca4:	4b1d      	ldr	r3, [pc, #116]	; (8000d1c <main+0x314>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
 8000cac:	e72a      	b.n	8000b04 <main+0xfc>
	  }
	  else if (pwm < LOW_DUTY)
 8000cae:	4b31      	ldr	r3, [pc, #196]	; (8000d74 <main+0x36c>)
 8000cb0:	edd3 7a00 	vldr	s15, [r3]
 8000cb4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8000d80 <main+0x378>
 8000cb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cc0:	d560      	bpl.n	8000d84 <main+0x37c>
	  {
		  duty = LOW_DUTY;
 8000cc2:	4b2e      	ldr	r3, [pc, #184]	; (8000d7c <main+0x374>)
 8000cc4:	2220      	movs	r2, #32
 8000cc6:	801a      	strh	r2, [r3, #0]
		  __HAL_HRTIM_SETCOMPARE(&hhrtim1, 0X0, HRTIM_COMPAREUNIT_1, duty);
 8000cc8:	4b2c      	ldr	r3, [pc, #176]	; (8000d7c <main+0x374>)
 8000cca:	881a      	ldrh	r2, [r3, #0]
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <main+0x314>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		  __HAL_HRTIM_SETCOMPARE(&hhrtim1, 0X1, HRTIM_COMPAREUNIT_1, duty);
 8000cd4:	4b29      	ldr	r3, [pc, #164]	; (8000d7c <main+0x374>)
 8000cd6:	881a      	ldrh	r2, [r3, #0]
 8000cd8:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <main+0x314>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
 8000ce0:	e710      	b.n	8000b04 <main+0xfc>
 8000ce2:	bf00      	nop
 8000ce4:	f3af 8000 	nop.w
 8000ce8:	47ae147b 	.word	0x47ae147b
 8000cec:	3f847ae1 	.word	0x3f847ae1
 8000cf0:	200003e4 	.word	0x200003e4
 8000cf4:	3c200193 	.word	0x3c200193
 8000cf8:	bcdf8751 	.word	0xbcdf8751
 8000cfc:	3d5e69ad 	.word	0x3d5e69ad
 8000d00:	2000072c 	.word	0x2000072c
 8000d04:	bd888b74 	.word	0xbd888b74
 8000d08:	3dc6002a 	.word	0x3dc6002a
 8000d0c:	20000324 	.word	0x20000324
 8000d10:	20000744 	.word	0x20000744
 8000d14:	20000328 	.word	0x20000328
 8000d18:	2000032c 	.word	0x2000032c
 8000d1c:	200004a8 	.word	0x200004a8
 8000d20:	20000418 	.word	0x20000418
 8000d24:	2000037c 	.word	0x2000037c
 8000d28:	20000000 	.word	0x20000000
 8000d2c:	20000320 	.word	0x20000320
 8000d30:	20000414 	.word	0x20000414
 8000d34:	200003f4 	.word	0x200003f4
 8000d38:	20000458 	.word	0x20000458
 8000d3c:	20000388 	.word	0x20000388
 8000d40:	20000394 	.word	0x20000394
 8000d44:	2000071c 	.word	0x2000071c
 8000d48:	200005e8 	.word	0x200005e8
 8000d4c:	200005d8 	.word	0x200005d8
 8000d50:	20000330 	.word	0x20000330
 8000d54:	20000584 	.word	0x20000584
 8000d58:	20000340 	.word	0x20000340
 8000d5c:	20000404 	.word	0x20000404
 8000d60:	20000738 	.word	0x20000738
 8000d64:	20000384 	.word	0x20000384
 8000d68:	20000740 	.word	0x20000740
 8000d6c:	200005d4 	.word	0x200005d4
 8000d70:	43a00000 	.word	0x43a00000
 8000d74:	20000350 	.word	0x20000350
 8000d78:	43900000 	.word	0x43900000
 8000d7c:	2000034c 	.word	0x2000034c
 8000d80:	42000000 	.word	0x42000000
	  }
	  else
	  {
		  duty = (uint16_t)pwm;
 8000d84:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <main+0x3ac>)
 8000d86:	edd3 7a00 	vldr	s15, [r3]
 8000d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d8e:	ee17 3a90 	vmov	r3, s15
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <main+0x3b0>)
 8000d96:	801a      	strh	r2, [r3, #0]
		  __HAL_HRTIM_SETCOMPARE(&hhrtim1, 0X0, HRTIM_COMPAREUNIT_1, duty);
 8000d98:	4b07      	ldr	r3, [pc, #28]	; (8000db8 <main+0x3b0>)
 8000d9a:	881a      	ldrh	r2, [r3, #0]
 8000d9c:	4b07      	ldr	r3, [pc, #28]	; (8000dbc <main+0x3b4>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		  __HAL_HRTIM_SETCOMPARE(&hhrtim1, 0X1, HRTIM_COMPAREUNIT_1, duty);
 8000da4:	4b04      	ldr	r3, [pc, #16]	; (8000db8 <main+0x3b0>)
 8000da6:	881a      	ldrh	r2, [r3, #0]
 8000da8:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <main+0x3b4>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	  HAL_ADC_Start_DMA(&hadc1, valuesADC1, 4);
 8000db0:	e6a8      	b.n	8000b04 <main+0xfc>
 8000db2:	bf00      	nop
 8000db4:	20000350 	.word	0x20000350
 8000db8:	2000034c 	.word	0x2000034c
 8000dbc:	200004a8 	.word	0x200004a8

08000dc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b096      	sub	sp, #88	; 0x58
 8000dc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dc6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dca:	2228      	movs	r2, #40	; 0x28
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f005 fe84 	bl	8006adc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd4:	f107 031c 	add.w	r3, r7, #28
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	605a      	str	r2, [r3, #4]
 8000dde:	609a      	str	r2, [r3, #8]
 8000de0:	60da      	str	r2, [r3, #12]
 8000de2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000de4:	463b      	mov	r3, r7
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	611a      	str	r2, [r3, #16]
 8000df2:	615a      	str	r2, [r3, #20]
 8000df4:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000df6:	2302      	movs	r3, #2
 8000df8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dfe:	2310      	movs	r3, #16
 8000e00:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e02:	2302      	movs	r3, #2
 8000e04:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e06:	2300      	movs	r3, #0
 8000e08:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000e0a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000e0e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e14:	4618      	mov	r0, r3
 8000e16:	f003 fb67 	bl	80044e8 <HAL_RCC_OscConfig>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000e20:	f000 fc06 	bl	8001630 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e24:	230f      	movs	r3, #15
 8000e26:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e28:	2302      	movs	r3, #2
 8000e2a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e34:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e3a:	f107 031c 	add.w	r3, r7, #28
 8000e3e:	2102      	movs	r1, #2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f004 fa59 	bl	80052f8 <HAL_RCC_ClockConfig>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000e4c:	f000 fbf0 	bl	8001630 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1|RCC_PERIPHCLK_ADC12;
 8000e50:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000e54:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000e56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e5a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_HCLK;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e60:	463b      	mov	r3, r7
 8000e62:	4618      	mov	r0, r3
 8000e64:	f004 fc7e 	bl	8005764 <HAL_RCCEx_PeriphCLKConfig>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000e6e:	f000 fbdf 	bl	8001630 <Error_Handler>
  }
}
 8000e72:	bf00      	nop
 8000e74:	3758      	adds	r7, #88	; 0x58
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	; 0x28
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e82:	f107 031c 	add.w	r3, r7, #28
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e8e:	1d3b      	adds	r3, r7, #4
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
 8000e96:	609a      	str	r2, [r3, #8]
 8000e98:	60da      	str	r2, [r3, #12]
 8000e9a:	611a      	str	r2, [r3, #16]
 8000e9c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e9e:	4b43      	ldr	r3, [pc, #268]	; (8000fac <MX_ADC1_Init+0x130>)
 8000ea0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ea4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ea6:	4b41      	ldr	r3, [pc, #260]	; (8000fac <MX_ADC1_Init+0x130>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000eac:	4b3f      	ldr	r3, [pc, #252]	; (8000fac <MX_ADC1_Init+0x130>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eb2:	4b3e      	ldr	r3, [pc, #248]	; (8000fac <MX_ADC1_Init+0x130>)
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eb8:	4b3c      	ldr	r3, [pc, #240]	; (8000fac <MX_ADC1_Init+0x130>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ebe:	4b3b      	ldr	r3, [pc, #236]	; (8000fac <MX_ADC1_Init+0x130>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ec6:	4b39      	ldr	r3, [pc, #228]	; (8000fac <MX_ADC1_Init+0x130>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ecc:	4b37      	ldr	r3, [pc, #220]	; (8000fac <MX_ADC1_Init+0x130>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ed2:	4b36      	ldr	r3, [pc, #216]	; (8000fac <MX_ADC1_Init+0x130>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000ed8:	4b34      	ldr	r3, [pc, #208]	; (8000fac <MX_ADC1_Init+0x130>)
 8000eda:	2204      	movs	r2, #4
 8000edc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ede:	4b33      	ldr	r3, [pc, #204]	; (8000fac <MX_ADC1_Init+0x130>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee6:	4b31      	ldr	r3, [pc, #196]	; (8000fac <MX_ADC1_Init+0x130>)
 8000ee8:	2204      	movs	r2, #4
 8000eea:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000eec:	4b2f      	ldr	r3, [pc, #188]	; (8000fac <MX_ADC1_Init+0x130>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000ef2:	4b2e      	ldr	r3, [pc, #184]	; (8000fac <MX_ADC1_Init+0x130>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ef8:	482c      	ldr	r0, [pc, #176]	; (8000fac <MX_ADC1_Init+0x130>)
 8000efa:	f000 ff01 	bl	8001d00 <HAL_ADC_Init>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000f04:	f000 fb94 	bl	8001630 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f0c:	f107 031c 	add.w	r3, r7, #28
 8000f10:	4619      	mov	r1, r3
 8000f12:	4826      	ldr	r0, [pc, #152]	; (8000fac <MX_ADC1_Init+0x130>)
 8000f14:	f001 fc7e 	bl	8002814 <HAL_ADCEx_MultiModeConfigChannel>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000f1e:	f000 fb87 	bl	8001630 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000f22:	2306      	movs	r3, #6
 8000f24:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f26:	2301      	movs	r3, #1
 8000f28:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	481b      	ldr	r0, [pc, #108]	; (8000fac <MX_ADC1_Init+0x130>)
 8000f40:	f001 f9a6 	bl	8002290 <HAL_ADC_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000f4a:	f000 fb71 	bl	8001630 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000f4e:	2307      	movs	r3, #7
 8000f50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f52:	2302      	movs	r3, #2
 8000f54:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4814      	ldr	r0, [pc, #80]	; (8000fac <MX_ADC1_Init+0x130>)
 8000f5c:	f001 f998 	bl	8002290 <HAL_ADC_ConfigChannel>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8000f66:	f000 fb63 	bl	8001630 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f6a:	2308      	movs	r3, #8
 8000f6c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	4619      	mov	r1, r3
 8000f76:	480d      	ldr	r0, [pc, #52]	; (8000fac <MX_ADC1_Init+0x130>)
 8000f78:	f001 f98a 	bl	8002290 <HAL_ADC_ConfigChannel>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 8000f82:	f000 fb55 	bl	8001630 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f86:	2309      	movs	r3, #9
 8000f88:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000f8a:	2304      	movs	r3, #4
 8000f8c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	4619      	mov	r1, r3
 8000f92:	4806      	ldr	r0, [pc, #24]	; (8000fac <MX_ADC1_Init+0x130>)
 8000f94:	f001 f97c 	bl	8002290 <HAL_ADC_ConfigChannel>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8000f9e:	f000 fb47 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	3728      	adds	r7, #40	; 0x28
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000458 	.word	0x20000458

08000fb0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fb6:	463b      	mov	r3, r7
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
 8000fc4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000fc6:	4b35      	ldr	r3, [pc, #212]	; (800109c <MX_ADC2_Init+0xec>)
 8000fc8:	4a35      	ldr	r2, [pc, #212]	; (80010a0 <MX_ADC2_Init+0xf0>)
 8000fca:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fcc:	4b33      	ldr	r3, [pc, #204]	; (800109c <MX_ADC2_Init+0xec>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000fd2:	4b32      	ldr	r3, [pc, #200]	; (800109c <MX_ADC2_Init+0xec>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000fd8:	4b30      	ldr	r3, [pc, #192]	; (800109c <MX_ADC2_Init+0xec>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000fde:	4b2f      	ldr	r3, [pc, #188]	; (800109c <MX_ADC2_Init+0xec>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000fe4:	4b2d      	ldr	r3, [pc, #180]	; (800109c <MX_ADC2_Init+0xec>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fec:	4b2b      	ldr	r3, [pc, #172]	; (800109c <MX_ADC2_Init+0xec>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ff2:	4b2a      	ldr	r3, [pc, #168]	; (800109c <MX_ADC2_Init+0xec>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ff8:	4b28      	ldr	r3, [pc, #160]	; (800109c <MX_ADC2_Init+0xec>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 8000ffe:	4b27      	ldr	r3, [pc, #156]	; (800109c <MX_ADC2_Init+0xec>)
 8001000:	2203      	movs	r2, #3
 8001002:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001004:	4b25      	ldr	r3, [pc, #148]	; (800109c <MX_ADC2_Init+0xec>)
 8001006:	2200      	movs	r2, #0
 8001008:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800100c:	4b23      	ldr	r3, [pc, #140]	; (800109c <MX_ADC2_Init+0xec>)
 800100e:	2204      	movs	r2, #4
 8001010:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001012:	4b22      	ldr	r3, [pc, #136]	; (800109c <MX_ADC2_Init+0xec>)
 8001014:	2200      	movs	r2, #0
 8001016:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001018:	4b20      	ldr	r3, [pc, #128]	; (800109c <MX_ADC2_Init+0xec>)
 800101a:	2200      	movs	r2, #0
 800101c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800101e:	481f      	ldr	r0, [pc, #124]	; (800109c <MX_ADC2_Init+0xec>)
 8001020:	f000 fe6e 	bl	8001d00 <HAL_ADC_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 800102a:	f000 fb01 	bl	8001630 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800102e:	2301      	movs	r3, #1
 8001030:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001032:	2301      	movs	r3, #1
 8001034:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001036:	2301      	movs	r3, #1
 8001038:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800103a:	2300      	movs	r3, #0
 800103c:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800103e:	2300      	movs	r3, #0
 8001040:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001046:	463b      	mov	r3, r7
 8001048:	4619      	mov	r1, r3
 800104a:	4814      	ldr	r0, [pc, #80]	; (800109c <MX_ADC2_Init+0xec>)
 800104c:	f001 f920 	bl	8002290 <HAL_ADC_ConfigChannel>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8001056:	f000 faeb 	bl	8001630 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800105a:	2303      	movs	r3, #3
 800105c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800105e:	2302      	movs	r3, #2
 8001060:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001062:	463b      	mov	r3, r7
 8001064:	4619      	mov	r1, r3
 8001066:	480d      	ldr	r0, [pc, #52]	; (800109c <MX_ADC2_Init+0xec>)
 8001068:	f001 f912 	bl	8002290 <HAL_ADC_ConfigChannel>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 8001072:	f000 fadd 	bl	8001630 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001076:	230b      	movs	r3, #11
 8001078:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800107a:	2303      	movs	r3, #3
 800107c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800107e:	463b      	mov	r3, r7
 8001080:	4619      	mov	r1, r3
 8001082:	4806      	ldr	r0, [pc, #24]	; (800109c <MX_ADC2_Init+0xec>)
 8001084:	f001 f904 	bl	8002290 <HAL_ADC_ConfigChannel>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_ADC2_Init+0xe2>
  {
    Error_Handler();
 800108e:	f000 facf 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001092:	bf00      	nop
 8001094:	3718      	adds	r7, #24
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000394 	.word	0x20000394
 80010a0:	50000100 	.word	0x50000100

080010a4 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b0ae      	sub	sp, #184	; 0xb8
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 80010aa:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 80010b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010bc:	2254      	movs	r2, #84	; 0x54
 80010be:	2100      	movs	r1, #0
 80010c0:	4618      	mov	r0, r3
 80010c2:	f005 fd0b 	bl	8006adc <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 80010c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	605a      	str	r2, [r3, #4]
 80010d0:	609a      	str	r2, [r3, #8]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 80010d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010d6:	2224      	movs	r2, #36	; 0x24
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f005 fcfe 	bl	8006adc <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	2220      	movs	r2, #32
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f005 fcf8 	bl	8006adc <memset>
  /* USER CODE BEGIN HRTIM1_Init 1 */

 //Define the duty cycle variable duty must be below comprised between 0 and 320 in the actual configuration.

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 80010ec:	4ba8      	ldr	r3, [pc, #672]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 80010ee:	4aa9      	ldr	r2, [pc, #676]	; (8001394 <MX_HRTIM1_Init+0x2f0>)
 80010f0:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 80010f2:	4ba7      	ldr	r3, [pc, #668]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 80010f8:	4ba5      	ldr	r3, [pc, #660]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 80010fe:	48a4      	ldr	r0, [pc, #656]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 8001100:	f002 fa8c 	bl	800361c <HAL_HRTIM_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_HRTIM1_Init+0x6a>
  {
    Error_Handler();
 800110a:	f000 fa91 	bl	8001630 <Error_Handler>
  }
  pTimeBaseCfg.Period = 320;
 800110e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001112:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8001116:	2300      	movs	r3, #0
 8001118:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV1;
 800111c:	2305      	movs	r3, #5
 800111e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8001122:	2308      	movs	r3, #8
 8001124:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 8001128:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800112c:	461a      	mov	r2, r3
 800112e:	2105      	movs	r1, #5
 8001130:	4897      	ldr	r0, [pc, #604]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 8001132:	f002 fb3f 	bl	80037b4 <HAL_HRTIM_TimeBaseConfig>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_HRTIM1_Init+0x9c>
  {
    Error_Handler();
 800113c:	f000 fa78 	bl	8001630 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 8001140:	2300      	movs	r3, #0
 8001142:	657b      	str	r3, [r7, #84]	; 0x54
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 8001144:	2300      	movs	r3, #0
 8001146:	65bb      	str	r3, [r7, #88]	; 0x58
  pTimerCfg.DMASrcAddress = 0x0000;
 8001148:	2300      	movs	r3, #0
 800114a:	65fb      	str	r3, [r7, #92]	; 0x5c
  pTimerCfg.DMADstAddress = 0x0000;
 800114c:	2300      	movs	r3, #0
 800114e:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCfg.DMASize = 0x1;
 8001150:	2301      	movs	r3, #1
 8001152:	667b      	str	r3, [r7, #100]	; 0x64
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8001154:	2300      	movs	r3, #0
 8001156:	66bb      	str	r3, [r7, #104]	; 0x68
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8001158:	2300      	movs	r3, #0
 800115a:	66fb      	str	r3, [r7, #108]	; 0x6c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 800115c:	2300      	movs	r3, #0
 800115e:	673b      	str	r3, [r7, #112]	; 0x70
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8001160:	2300      	movs	r3, #0
 8001162:	677b      	str	r3, [r7, #116]	; 0x74
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8001164:	2300      	movs	r3, #0
 8001166:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8001168:	2300      	movs	r3, #0
 800116a:	67fb      	str	r3, [r7, #124]	; 0x7c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 800116c:	2300      	movs	r3, #0
 800116e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8001172:	2300      	movs	r3, #0
 8001174:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 8001178:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800117c:	461a      	mov	r2, r3
 800117e:	2105      	movs	r1, #5
 8001180:	4883      	ldr	r0, [pc, #524]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 8001182:	f002 fb3f 	bl	8003804 <HAL_HRTIM_WaveformTimerConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_HRTIM1_Init+0xec>
  {
    Error_Handler();
 800118c:	f000 fa50 	bl	8001630 <Error_Handler>
  }
  pCompareCfg.CompareValue = 160;
 8001190:	23a0      	movs	r3, #160	; 0xa0
 8001192:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8001194:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001198:	2202      	movs	r2, #2
 800119a:	2105      	movs	r1, #5
 800119c:	487c      	ldr	r0, [pc, #496]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 800119e:	f002 fc23 	bl	80039e8 <HAL_HRTIM_WaveformCompareConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_HRTIM1_Init+0x108>
  {
    Error_Handler();
 80011a8:	f000 fa42 	bl	8001630 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 80011ac:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80011b0:	461a      	mov	r2, r3
 80011b2:	2100      	movs	r1, #0
 80011b4:	4876      	ldr	r0, [pc, #472]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 80011b6:	f002 fafd 	bl	80037b4 <HAL_HRTIM_TimeBaseConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_HRTIM1_Init+0x120>
  {
    Error_Handler();
 80011c0:	f000 fa36 	bl	8001630 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 80011c4:	2300      	movs	r3, #0
 80011c6:	657b      	str	r3, [r7, #84]	; 0x54
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	65bb      	str	r3, [r7, #88]	; 0x58
  pTimerCfg.DMASrcAddress = 0x0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	65fb      	str	r3, [r7, #92]	; 0x5c
  pTimerCfg.DMADstAddress = 0x0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCfg.DMASize = 0x1;
 80011d4:	2301      	movs	r3, #1
 80011d6:	667b      	str	r3, [r7, #100]	; 0x64
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_ENABLED;
 80011d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80011dc:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_ENABLED;
 80011de:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80011e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80011e6:	2300      	movs	r3, #0
 80011e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 80011f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8001200:	2300      	movs	r3, #0
 8001202:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8001206:	2300      	movs	r3, #0
 8001208:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_PER;
 800120c:	2310      	movs	r3, #16
 800120e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8001212:	2300      	movs	r3, #0
 8001214:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8001218:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800121c:	461a      	mov	r2, r3
 800121e:	2100      	movs	r1, #0
 8001220:	485b      	ldr	r0, [pc, #364]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 8001222:	f002 faef 	bl	8003804 <HAL_HRTIM_WaveformTimerConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_HRTIM1_Init+0x18c>
  {
    Error_Handler();
 800122c:	f000 fa00 	bl	8001630 <Error_Handler>
  }
  pTimerCfg.DMASrcAddress = 0x0;
 8001230:	2300      	movs	r3, #0
 8001232:	65fb      	str	r3, [r7, #92]	; 0x5c
  pTimerCfg.DMADstAddress = 0x0;
 8001234:	2300      	movs	r3, #0
 8001236:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCfg.DMASize = 0x1;
 8001238:	2301      	movs	r3, #1
 800123a:	667b      	str	r3, [r7, #100]	; 0x64
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP2;
 800123c:	2340      	movs	r3, #64	; 0x40
 800123e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCfg) != HAL_OK)
 8001242:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001246:	461a      	mov	r2, r3
 8001248:	2101      	movs	r1, #1
 800124a:	4851      	ldr	r0, [pc, #324]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 800124c:	f002 fada 	bl	8003804 <HAL_HRTIM_WaveformTimerConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_HRTIM1_Init+0x1b6>
  {
    Error_Handler();
 8001256:	f000 f9eb 	bl	8001630 <Error_Handler>
  }
  pCompareCfg.CompareValue = duty;
 800125a:	4b4f      	ldr	r3, [pc, #316]	; (8001398 <MX_HRTIM1_Init+0x2f4>)
 800125c:	881b      	ldrh	r3, [r3, #0]
 800125e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8001260:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001264:	2201      	movs	r2, #1
 8001266:	2100      	movs	r1, #0
 8001268:	4849      	ldr	r0, [pc, #292]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 800126a:	f002 fbbd 	bl	80039e8 <HAL_HRTIM_WaveformCompareConfig>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_HRTIM1_Init+0x1d4>
  {
    Error_Handler();
 8001274:	f000 f9dc 	bl	8001630 <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_MUL8;
 8001278:	2300      	movs	r3, #0
 800127a:	627b      	str	r3, [r7, #36]	; 0x24
  pDeadTimeCfg.RisingValue = 10;
 800127c:	230a      	movs	r3, #10
 800127e:	62bb      	str	r3, [r7, #40]	; 0x28
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 8001280:	2300      	movs	r3, #0
 8001282:	62fb      	str	r3, [r7, #44]	; 0x2c
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 8001284:	2300      	movs	r3, #0
 8001286:	633b      	str	r3, [r7, #48]	; 0x30
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 8001288:	2300      	movs	r3, #0
 800128a:	637b      	str	r3, [r7, #52]	; 0x34
  pDeadTimeCfg.FallingValue = 10;
 800128c:	230a      	movs	r3, #10
 800128e:	63bb      	str	r3, [r7, #56]	; 0x38
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 8001290:	2300      	movs	r3, #0
 8001292:	63fb      	str	r3, [r7, #60]	; 0x3c
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 8001294:	2300      	movs	r3, #0
 8001296:	643b      	str	r3, [r7, #64]	; 0x40
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 8001298:	2300      	movs	r3, #0
 800129a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 800129c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a0:	461a      	mov	r2, r3
 80012a2:	2100      	movs	r1, #0
 80012a4:	483a      	ldr	r0, [pc, #232]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 80012a6:	f002 fb1f 	bl	80038e8 <HAL_HRTIM_DeadTimeConfig>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_HRTIM1_Init+0x210>
  {
    Error_Handler();
 80012b0:	f000 f9be 	bl	8001630 <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pDeadTimeCfg) != HAL_OK)
 80012b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b8:	461a      	mov	r2, r3
 80012ba:	2101      	movs	r1, #1
 80012bc:	4834      	ldr	r0, [pc, #208]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 80012be:	f002 fb13 	bl	80038e8 <HAL_HRTIM_DeadTimeConfig>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_HRTIM1_Init+0x228>
  {
    Error_Handler();
 80012c8:	f000 f9b2 	bl	8001630 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 80012cc:	2300      	movs	r3, #0
 80012ce:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1;
 80012d0:	2308      	movs	r3, #8
 80012d2:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMPER;
 80012d4:	2304      	movs	r3, #4
 80012d6:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 80012d8:	2300      	movs	r3, #0
 80012da:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 80012e0:	2300      	movs	r3, #0
 80012e2:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 80012e8:	2300      	movs	r3, #0
 80012ea:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	2201      	movs	r2, #1
 80012f0:	2100      	movs	r1, #0
 80012f2:	4827      	ldr	r0, [pc, #156]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 80012f4:	f002 fce6 	bl	8003cc4 <HAL_HRTIM_WaveformOutputConfig>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_HRTIM1_Init+0x25e>
  {
    Error_Handler();
 80012fe:	f000 f997 	bl	8001630 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB1, &pOutputCfg) != HAL_OK)
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	2204      	movs	r2, #4
 8001306:	2101      	movs	r1, #1
 8001308:	4821      	ldr	r0, [pc, #132]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 800130a:	f002 fcdb 	bl	8003cc4 <HAL_HRTIM_WaveformOutputConfig>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_HRTIM1_Init+0x274>
  {
    Error_Handler();
 8001314:	f000 f98c 	bl	8001630 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8001318:	2300      	movs	r3, #0
 800131a:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 800131c:	2308      	movs	r3, #8
 800131e:	60fb      	str	r3, [r7, #12]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	2202      	movs	r2, #2
 8001324:	2100      	movs	r1, #0
 8001326:	481a      	ldr	r0, [pc, #104]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 8001328:	f002 fccc 	bl	8003cc4 <HAL_HRTIM_WaveformOutputConfig>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_HRTIM1_Init+0x292>
  {
    Error_Handler();
 8001332:	f000 f97d 	bl	8001630 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, &pOutputCfg) != HAL_OK)
 8001336:	1d3b      	adds	r3, r7, #4
 8001338:	2208      	movs	r2, #8
 800133a:	2101      	movs	r1, #1
 800133c:	4814      	ldr	r0, [pc, #80]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 800133e:	f002 fcc1 	bl	8003cc4 <HAL_HRTIM_WaveformOutputConfig>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_HRTIM1_Init+0x2a8>
  {
    Error_Handler();
 8001348:	f000 f972 	bl	8001630 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 800134c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001350:	461a      	mov	r2, r3
 8001352:	2101      	movs	r1, #1
 8001354:	480e      	ldr	r0, [pc, #56]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 8001356:	f002 fa2d 	bl	80037b4 <HAL_HRTIM_TimeBaseConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_HRTIM1_Init+0x2c0>
  {
    Error_Handler();
 8001360:	f000 f966 	bl	8001630 <Error_Handler>
  }
  pCompareCfg.CompareValue = 80;
 8001364:	2350      	movs	r3, #80	; 0x50
 8001366:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8001368:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800136c:	2201      	movs	r2, #1
 800136e:	2101      	movs	r1, #1
 8001370:	4807      	ldr	r0, [pc, #28]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 8001372:	f002 fb39 	bl	80039e8 <HAL_HRTIM_WaveformCompareConfig>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_HRTIM1_Init+0x2dc>
  {
    Error_Handler();
 800137c:	f000 f958 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8001380:	4803      	ldr	r0, [pc, #12]	; (8001390 <MX_HRTIM1_Init+0x2ec>)
 8001382:	f000 faab 	bl	80018dc <HAL_HRTIM_MspPostInit>

}
 8001386:	bf00      	nop
 8001388:	37b8      	adds	r7, #184	; 0xb8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200004a8 	.word	0x200004a8
 8001394:	40017400 	.word	0x40017400
 8001398:	2000034c 	.word	0x2000034c

0800139c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013a0:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <MX_SPI1_Init+0x74>)
 80013a2:	4a1c      	ldr	r2, [pc, #112]	; (8001414 <MX_SPI1_Init+0x78>)
 80013a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013a6:	4b1a      	ldr	r3, [pc, #104]	; (8001410 <MX_SPI1_Init+0x74>)
 80013a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80013ae:	4b18      	ldr	r3, [pc, #96]	; (8001410 <MX_SPI1_Init+0x74>)
 80013b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013b4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80013b6:	4b16      	ldr	r3, [pc, #88]	; (8001410 <MX_SPI1_Init+0x74>)
 80013b8:	f44f 7240 	mov.w	r2, #768	; 0x300
 80013bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013be:	4b14      	ldr	r3, [pc, #80]	; (8001410 <MX_SPI1_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c4:	4b12      	ldr	r3, [pc, #72]	; (8001410 <MX_SPI1_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80013ca:	4b11      	ldr	r3, [pc, #68]	; (8001410 <MX_SPI1_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013d0:	4b0f      	ldr	r3, [pc, #60]	; (8001410 <MX_SPI1_Init+0x74>)
 80013d2:	2218      	movs	r2, #24
 80013d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013d6:	4b0e      	ldr	r3, [pc, #56]	; (8001410 <MX_SPI1_Init+0x74>)
 80013d8:	2200      	movs	r2, #0
 80013da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013dc:	4b0c      	ldr	r3, [pc, #48]	; (8001410 <MX_SPI1_Init+0x74>)
 80013de:	2200      	movs	r2, #0
 80013e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013e2:	4b0b      	ldr	r3, [pc, #44]	; (8001410 <MX_SPI1_Init+0x74>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80013e8:	4b09      	ldr	r3, [pc, #36]	; (8001410 <MX_SPI1_Init+0x74>)
 80013ea:	2207      	movs	r2, #7
 80013ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013ee:	4b08      	ldr	r3, [pc, #32]	; (8001410 <MX_SPI1_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013f4:	4b06      	ldr	r3, [pc, #24]	; (8001410 <MX_SPI1_Init+0x74>)
 80013f6:	2208      	movs	r2, #8
 80013f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013fa:	4805      	ldr	r0, [pc, #20]	; (8001410 <MX_SPI1_Init+0x74>)
 80013fc:	f004 fae8 	bl	80059d0 <HAL_SPI_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001406:	f000 f913 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	200005f4 	.word	0x200005f4
 8001414:	40013000 	.word	0x40013000

08001418 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b088      	sub	sp, #32
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800141e:	f107 0310 	add.w	r3, r7, #16
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001436:	4b1d      	ldr	r3, [pc, #116]	; (80014ac <MX_TIM3_Init+0x94>)
 8001438:	4a1d      	ldr	r2, [pc, #116]	; (80014b0 <MX_TIM3_Init+0x98>)
 800143a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800143c:	4b1b      	ldr	r3, [pc, #108]	; (80014ac <MX_TIM3_Init+0x94>)
 800143e:	2200      	movs	r2, #0
 8001440:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001442:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <MX_TIM3_Init+0x94>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 12800;
 8001448:	4b18      	ldr	r3, [pc, #96]	; (80014ac <MX_TIM3_Init+0x94>)
 800144a:	f44f 5248 	mov.w	r2, #12800	; 0x3200
 800144e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001450:	4b16      	ldr	r3, [pc, #88]	; (80014ac <MX_TIM3_Init+0x94>)
 8001452:	2200      	movs	r2, #0
 8001454:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001456:	4b15      	ldr	r3, [pc, #84]	; (80014ac <MX_TIM3_Init+0x94>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800145c:	4813      	ldr	r0, [pc, #76]	; (80014ac <MX_TIM3_Init+0x94>)
 800145e:	f004 fb41 	bl	8005ae4 <HAL_TIM_Base_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001468:	f000 f8e2 	bl	8001630 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800146c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001470:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	4619      	mov	r1, r3
 8001478:	480c      	ldr	r0, [pc, #48]	; (80014ac <MX_TIM3_Init+0x94>)
 800147a:	f004 fca8 	bl	8005dce <HAL_TIM_ConfigClockSource>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001484:	f000 f8d4 	bl	8001630 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8001488:	2330      	movs	r3, #48	; 0x30
 800148a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	4619      	mov	r1, r3
 8001494:	4805      	ldr	r0, [pc, #20]	; (80014ac <MX_TIM3_Init+0x94>)
 8001496:	f004 fe97 	bl	80061c8 <HAL_TIMEx_MasterConfigSynchronization>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80014a0:	f000 f8c6 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	3720      	adds	r7, #32
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000418 	.word	0x20000418
 80014b0:	40000400 	.word	0x40000400

080014b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014b8:	4b14      	ldr	r3, [pc, #80]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014ba:	4a15      	ldr	r2, [pc, #84]	; (8001510 <MX_USART2_UART_Init+0x5c>)
 80014bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80014be:	4b13      	ldr	r3, [pc, #76]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014c0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80014c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014c6:	4b11      	ldr	r3, [pc, #68]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014cc:	4b0f      	ldr	r3, [pc, #60]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014da:	220c      	movs	r2, #12
 80014dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014de:	4b0b      	ldr	r3, [pc, #44]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014e4:	4b09      	ldr	r3, [pc, #36]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ea:	4b08      	ldr	r3, [pc, #32]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014f0:	4b06      	ldr	r3, [pc, #24]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014f6:	4805      	ldr	r0, [pc, #20]	; (800150c <MX_USART2_UART_Init+0x58>)
 80014f8:	f004 fef2 	bl	80062e0 <HAL_UART_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001502:	f000 f895 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000658 	.word	0x20000658
 8001510:	40004400 	.word	0x40004400

08001514 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_DMA_Init+0x48>)
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	4a0f      	ldr	r2, [pc, #60]	; (800155c <MX_DMA_Init+0x48>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6153      	str	r3, [r2, #20]
 8001526:	4b0d      	ldr	r3, [pc, #52]	; (800155c <MX_DMA_Init+0x48>)
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	200b      	movs	r0, #11
 8001538:	f001 fcdf 	bl	8002efa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800153c:	200b      	movs	r0, #11
 800153e:	f001 fcf8 	bl	8002f32 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	2100      	movs	r1, #0
 8001546:	200c      	movs	r0, #12
 8001548:	f001 fcd7 	bl	8002efa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800154c:	200c      	movs	r0, #12
 800154e:	f001 fcf0 	bl	8002f32 <HAL_NVIC_EnableIRQ>

}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40021000 	.word	0x40021000

08001560 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	; 0x28
 8001564:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001576:	4b2b      	ldr	r3, [pc, #172]	; (8001624 <MX_GPIO_Init+0xc4>)
 8001578:	695b      	ldr	r3, [r3, #20]
 800157a:	4a2a      	ldr	r2, [pc, #168]	; (8001624 <MX_GPIO_Init+0xc4>)
 800157c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001580:	6153      	str	r3, [r2, #20]
 8001582:	4b28      	ldr	r3, [pc, #160]	; (8001624 <MX_GPIO_Init+0xc4>)
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800158e:	4b25      	ldr	r3, [pc, #148]	; (8001624 <MX_GPIO_Init+0xc4>)
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	4a24      	ldr	r2, [pc, #144]	; (8001624 <MX_GPIO_Init+0xc4>)
 8001594:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001598:	6153      	str	r3, [r2, #20]
 800159a:	4b22      	ldr	r3, [pc, #136]	; (8001624 <MX_GPIO_Init+0xc4>)
 800159c:	695b      	ldr	r3, [r3, #20]
 800159e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a6:	4b1f      	ldr	r3, [pc, #124]	; (8001624 <MX_GPIO_Init+0xc4>)
 80015a8:	695b      	ldr	r3, [r3, #20]
 80015aa:	4a1e      	ldr	r2, [pc, #120]	; (8001624 <MX_GPIO_Init+0xc4>)
 80015ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b0:	6153      	str	r3, [r2, #20]
 80015b2:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <MX_GPIO_Init+0xc4>)
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	4b19      	ldr	r3, [pc, #100]	; (8001624 <MX_GPIO_Init+0xc4>)
 80015c0:	695b      	ldr	r3, [r3, #20]
 80015c2:	4a18      	ldr	r2, [pc, #96]	; (8001624 <MX_GPIO_Init+0xc4>)
 80015c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015c8:	6153      	str	r3, [r2, #20]
 80015ca:	4b16      	ldr	r3, [pc, #88]	; (8001624 <MX_GPIO_Init+0xc4>)
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2101      	movs	r1, #1
 80015da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015de:	f002 f805 	bl	80035ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015e8:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <MX_GPIO_Init+0xc8>)
 80015ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	4619      	mov	r1, r3
 80015f6:	480d      	ldr	r0, [pc, #52]	; (800162c <MX_GPIO_Init+0xcc>)
 80015f8:	f001 fe86 	bl	8003308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015fc:	2301      	movs	r3, #1
 80015fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001600:	2301      	movs	r3, #1
 8001602:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001608:	2300      	movs	r3, #0
 800160a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160c:	f107 0314 	add.w	r3, r7, #20
 8001610:	4619      	mov	r1, r3
 8001612:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001616:	f001 fe77 	bl	8003308 <HAL_GPIO_Init>

}
 800161a:	bf00      	nop
 800161c:	3728      	adds	r7, #40	; 0x28
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40021000 	.word	0x40021000
 8001628:	10210000 	.word	0x10210000
 800162c:	48000800 	.word	0x48000800

08001630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
	...

08001640 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001646:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <HAL_MspInit+0x44>)
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	4a0e      	ldr	r2, [pc, #56]	; (8001684 <HAL_MspInit+0x44>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6193      	str	r3, [r2, #24]
 8001652:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <HAL_MspInit+0x44>)
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_MspInit+0x44>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	4a08      	ldr	r2, [pc, #32]	; (8001684 <HAL_MspInit+0x44>)
 8001664:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001668:	61d3      	str	r3, [r2, #28]
 800166a:	4b06      	ldr	r3, [pc, #24]	; (8001684 <HAL_MspInit+0x44>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001676:	2007      	movs	r0, #7
 8001678:	f001 fc34 	bl	8002ee4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800167c:	bf00      	nop
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40021000 	.word	0x40021000

08001688 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08e      	sub	sp, #56	; 0x38
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016a8:	d155      	bne.n	8001756 <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80016aa:	4b73      	ldr	r3, [pc, #460]	; (8001878 <HAL_ADC_MspInit+0x1f0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	3301      	adds	r3, #1
 80016b0:	4a71      	ldr	r2, [pc, #452]	; (8001878 <HAL_ADC_MspInit+0x1f0>)
 80016b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80016b4:	4b70      	ldr	r3, [pc, #448]	; (8001878 <HAL_ADC_MspInit+0x1f0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d10b      	bne.n	80016d4 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80016bc:	4b6f      	ldr	r3, [pc, #444]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80016be:	695b      	ldr	r3, [r3, #20]
 80016c0:	4a6e      	ldr	r2, [pc, #440]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80016c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c6:	6153      	str	r3, [r2, #20]
 80016c8:	4b6c      	ldr	r3, [pc, #432]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80016ca:	695b      	ldr	r3, [r3, #20]
 80016cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016d0:	623b      	str	r3, [r7, #32]
 80016d2:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d4:	4b69      	ldr	r3, [pc, #420]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80016d6:	695b      	ldr	r3, [r3, #20]
 80016d8:	4a68      	ldr	r2, [pc, #416]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80016da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80016de:	6153      	str	r3, [r2, #20]
 80016e0:	4b66      	ldr	r3, [pc, #408]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80016e2:	695b      	ldr	r3, [r3, #20]
 80016e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016e8:	61fb      	str	r3, [r7, #28]
 80016ea:	69fb      	ldr	r3, [r7, #28]
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = I_1Low_Pin|I_2Low_Pin|I_High_Pin|Tp_Pin;
 80016ec:	230f      	movs	r3, #15
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016f0:	2303      	movs	r3, #3
 80016f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016fc:	4619      	mov	r1, r3
 80016fe:	4860      	ldr	r0, [pc, #384]	; (8001880 <HAL_ADC_MspInit+0x1f8>)
 8001700:	f001 fe02 	bl	8003308 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001704:	4b5f      	ldr	r3, [pc, #380]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 8001706:	4a60      	ldr	r2, [pc, #384]	; (8001888 <HAL_ADC_MspInit+0x200>)
 8001708:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800170a:	4b5e      	ldr	r3, [pc, #376]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 800170c:	2200      	movs	r2, #0
 800170e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001710:	4b5c      	ldr	r3, [pc, #368]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001716:	4b5b      	ldr	r3, [pc, #364]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 8001718:	2280      	movs	r2, #128	; 0x80
 800171a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800171c:	4b59      	ldr	r3, [pc, #356]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 800171e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001722:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001724:	4b57      	ldr	r3, [pc, #348]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 8001726:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800172a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800172c:	4b55      	ldr	r3, [pc, #340]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 800172e:	2220      	movs	r2, #32
 8001730:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001732:	4b54      	ldr	r3, [pc, #336]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 8001734:	2200      	movs	r2, #0
 8001736:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001738:	4852      	ldr	r0, [pc, #328]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 800173a:	f001 fc14 	bl	8002f66 <HAL_DMA_Init>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8001744:	f7ff ff74 	bl	8001630 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4a4e      	ldr	r2, [pc, #312]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 800174c:	639a      	str	r2, [r3, #56]	; 0x38
 800174e:	4a4d      	ldr	r2, [pc, #308]	; (8001884 <HAL_ADC_MspInit+0x1fc>)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001754:	e08b      	b.n	800186e <HAL_ADC_MspInit+0x1e6>
  else if(hadc->Instance==ADC2)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a4c      	ldr	r2, [pc, #304]	; (800188c <HAL_ADC_MspInit+0x204>)
 800175c:	4293      	cmp	r3, r2
 800175e:	f040 8086 	bne.w	800186e <HAL_ADC_MspInit+0x1e6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001762:	4b45      	ldr	r3, [pc, #276]	; (8001878 <HAL_ADC_MspInit+0x1f0>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	3301      	adds	r3, #1
 8001768:	4a43      	ldr	r2, [pc, #268]	; (8001878 <HAL_ADC_MspInit+0x1f0>)
 800176a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800176c:	4b42      	ldr	r3, [pc, #264]	; (8001878 <HAL_ADC_MspInit+0x1f0>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d10b      	bne.n	800178c <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001774:	4b41      	ldr	r3, [pc, #260]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 8001776:	695b      	ldr	r3, [r3, #20]
 8001778:	4a40      	ldr	r2, [pc, #256]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 800177a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800177e:	6153      	str	r3, [r2, #20]
 8001780:	4b3e      	ldr	r3, [pc, #248]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 8001782:	695b      	ldr	r3, [r3, #20]
 8001784:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001788:	61bb      	str	r3, [r7, #24]
 800178a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178c:	4b3b      	ldr	r3, [pc, #236]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 800178e:	695b      	ldr	r3, [r3, #20]
 8001790:	4a3a      	ldr	r2, [pc, #232]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 8001792:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001796:	6153      	str	r3, [r2, #20]
 8001798:	4b38      	ldr	r3, [pc, #224]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 800179a:	695b      	ldr	r3, [r3, #20]
 800179c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017a4:	4b35      	ldr	r3, [pc, #212]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80017a6:	695b      	ldr	r3, [r3, #20]
 80017a8:	4a34      	ldr	r2, [pc, #208]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80017aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80017ae:	6153      	str	r3, [r2, #20]
 80017b0:	4b32      	ldr	r3, [pc, #200]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017bc:	4b2f      	ldr	r3, [pc, #188]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80017be:	695b      	ldr	r3, [r3, #20]
 80017c0:	4a2e      	ldr	r2, [pc, #184]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80017c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017c6:	6153      	str	r3, [r2, #20]
 80017c8:	4b2c      	ldr	r3, [pc, #176]	; (800187c <HAL_ADC_MspInit+0x1f4>)
 80017ca:	695b      	ldr	r3, [r3, #20]
 80017cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = V_1LowP_Pin|V_1LowN_Pin|V_2LowP_Pin|V_2LowN_Pin;
 80017d4:	23f0      	movs	r3, #240	; 0xf0
 80017d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017d8:	2303      	movs	r3, #3
 80017da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017dc:	2300      	movs	r3, #0
 80017de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e4:	4619      	mov	r1, r3
 80017e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ea:	f001 fd8d 	bl	8003308 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = V_HighP_Pin;
 80017ee:	2320      	movs	r3, #32
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f2:	2303      	movs	r3, #3
 80017f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(V_HighP_GPIO_Port, &GPIO_InitStruct);
 80017fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fe:	4619      	mov	r1, r3
 8001800:	481f      	ldr	r0, [pc, #124]	; (8001880 <HAL_ADC_MspInit+0x1f8>)
 8001802:	f001 fd81 	bl	8003308 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = V_HighN_Pin;
 8001806:	2304      	movs	r3, #4
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800180a:	2303      	movs	r3, #3
 800180c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(V_HighN_GPIO_Port, &GPIO_InitStruct);
 8001812:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001816:	4619      	mov	r1, r3
 8001818:	481d      	ldr	r0, [pc, #116]	; (8001890 <HAL_ADC_MspInit+0x208>)
 800181a:	f001 fd75 	bl	8003308 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800181e:	4b1d      	ldr	r3, [pc, #116]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 8001820:	4a1d      	ldr	r2, [pc, #116]	; (8001898 <HAL_ADC_MspInit+0x210>)
 8001822:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001824:	4b1b      	ldr	r3, [pc, #108]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 8001826:	2200      	movs	r2, #0
 8001828:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800182a:	4b1a      	ldr	r3, [pc, #104]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001830:	4b18      	ldr	r3, [pc, #96]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 8001832:	2280      	movs	r2, #128	; 0x80
 8001834:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001836:	4b17      	ldr	r3, [pc, #92]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 8001838:	f44f 7200 	mov.w	r2, #512	; 0x200
 800183c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800183e:	4b15      	ldr	r3, [pc, #84]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 8001840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001844:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001846:	4b13      	ldr	r3, [pc, #76]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 8001848:	2220      	movs	r2, #32
 800184a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800184c:	4b11      	ldr	r3, [pc, #68]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 800184e:	2200      	movs	r2, #0
 8001850:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001852:	4810      	ldr	r0, [pc, #64]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 8001854:	f001 fb87 	bl	8002f66 <HAL_DMA_Init>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <HAL_ADC_MspInit+0x1da>
      Error_Handler();
 800185e:	f7ff fee7 	bl	8001630 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a0b      	ldr	r2, [pc, #44]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 8001866:	639a      	str	r2, [r3, #56]	; 0x38
 8001868:	4a0a      	ldr	r2, [pc, #40]	; (8001894 <HAL_ADC_MspInit+0x20c>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6253      	str	r3, [r2, #36]	; 0x24
}
 800186e:	bf00      	nop
 8001870:	3738      	adds	r7, #56	; 0x38
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000380 	.word	0x20000380
 800187c:	40021000 	.word	0x40021000
 8001880:	48000800 	.word	0x48000800
 8001884:	20000590 	.word	0x20000590
 8001888:	40020008 	.word	0x40020008
 800188c:	50000100 	.word	0x50000100
 8001890:	48000400 	.word	0x48000400
 8001894:	200006d8 	.word	0x200006d8
 8001898:	4002001c 	.word	0x4002001c

0800189c <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a0a      	ldr	r2, [pc, #40]	; (80018d4 <HAL_HRTIM_MspInit+0x38>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d10b      	bne.n	80018c6 <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80018ae:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <HAL_HRTIM_MspInit+0x3c>)
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	4a09      	ldr	r2, [pc, #36]	; (80018d8 <HAL_HRTIM_MspInit+0x3c>)
 80018b4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80018b8:	6193      	str	r3, [r2, #24]
 80018ba:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <HAL_HRTIM_MspInit+0x3c>)
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }

}
 80018c6:	bf00      	nop
 80018c8:	3714      	adds	r7, #20
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	40017400 	.word	0x40017400
 80018d8:	40021000 	.word	0x40021000

080018dc <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 030c 	add.w	r3, r7, #12
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a12      	ldr	r2, [pc, #72]	; (8001944 <HAL_HRTIM_MspPostInit+0x68>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d11d      	bne.n	800193a <HAL_HRTIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_HRTIM_MspPostInit+0x6c>)
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	4a11      	ldr	r2, [pc, #68]	; (8001948 <HAL_HRTIM_MspPostInit+0x6c>)
 8001904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001908:	6153      	str	r3, [r2, #20]
 800190a:	4b0f      	ldr	r3, [pc, #60]	; (8001948 <HAL_HRTIM_MspPostInit+0x6c>)
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    PA10     ------> HRTIM1_CHB1
    PA11     ------> HRTIM1_CHB2
    */
    GPIO_InitStruct.Pin = H1_Pin|L1_Pin|H2_Pin|L2_Pin;
 8001916:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800191a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	2302      	movs	r3, #2
 800191e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001928:	230d      	movs	r3, #13
 800192a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192c:	f107 030c 	add.w	r3, r7, #12
 8001930:	4619      	mov	r1, r3
 8001932:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001936:	f001 fce7 	bl	8003308 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 800193a:	bf00      	nop
 800193c:	3720      	adds	r7, #32
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40017400 	.word	0x40017400
 8001948:	40021000 	.word	0x40021000

0800194c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	; 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a26      	ldr	r2, [pc, #152]	; (8001a04 <HAL_SPI_MspInit+0xb8>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d145      	bne.n	80019fa <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800196e:	4b26      	ldr	r3, [pc, #152]	; (8001a08 <HAL_SPI_MspInit+0xbc>)
 8001970:	699b      	ldr	r3, [r3, #24]
 8001972:	4a25      	ldr	r2, [pc, #148]	; (8001a08 <HAL_SPI_MspInit+0xbc>)
 8001974:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001978:	6193      	str	r3, [r2, #24]
 800197a:	4b23      	ldr	r3, [pc, #140]	; (8001a08 <HAL_SPI_MspInit+0xbc>)
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001986:	4b20      	ldr	r3, [pc, #128]	; (8001a08 <HAL_SPI_MspInit+0xbc>)
 8001988:	695b      	ldr	r3, [r3, #20]
 800198a:	4a1f      	ldr	r2, [pc, #124]	; (8001a08 <HAL_SPI_MspInit+0xbc>)
 800198c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001990:	6153      	str	r3, [r2, #20]
 8001992:	4b1d      	ldr	r3, [pc, #116]	; (8001a08 <HAL_SPI_MspInit+0xbc>)
 8001994:	695b      	ldr	r3, [r3, #20]
 8001996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800199e:	4b1a      	ldr	r3, [pc, #104]	; (8001a08 <HAL_SPI_MspInit+0xbc>)
 80019a0:	695b      	ldr	r3, [r3, #20]
 80019a2:	4a19      	ldr	r2, [pc, #100]	; (8001a08 <HAL_SPI_MspInit+0xbc>)
 80019a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019a8:	6153      	str	r3, [r2, #20]
 80019aa:	4b17      	ldr	r3, [pc, #92]	; (8001a08 <HAL_SPI_MspInit+0xbc>)
 80019ac:	695b      	ldr	r3, [r3, #20]
 80019ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80019b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019c4:	2303      	movs	r3, #3
 80019c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019c8:	2305      	movs	r3, #5
 80019ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	4619      	mov	r1, r3
 80019d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019d6:	f001 fc97 	bl	8003308 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80019da:	2328      	movs	r3, #40	; 0x28
 80019dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019e6:	2303      	movs	r3, #3
 80019e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019ea:	2305      	movs	r3, #5
 80019ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	4619      	mov	r1, r3
 80019f4:	4805      	ldr	r0, [pc, #20]	; (8001a0c <HAL_SPI_MspInit+0xc0>)
 80019f6:	f001 fc87 	bl	8003308 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80019fa:	bf00      	nop
 80019fc:	3728      	adds	r7, #40	; 0x28
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40013000 	.word	0x40013000
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	48000400 	.word	0x48000400

08001a10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a0d      	ldr	r2, [pc, #52]	; (8001a54 <HAL_TIM_Base_MspInit+0x44>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d113      	bne.n	8001a4a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a22:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <HAL_TIM_Base_MspInit+0x48>)
 8001a24:	69db      	ldr	r3, [r3, #28]
 8001a26:	4a0c      	ldr	r2, [pc, #48]	; (8001a58 <HAL_TIM_Base_MspInit+0x48>)
 8001a28:	f043 0302 	orr.w	r3, r3, #2
 8001a2c:	61d3      	str	r3, [r2, #28]
 8001a2e:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <HAL_TIM_Base_MspInit+0x48>)
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	201d      	movs	r0, #29
 8001a40:	f001 fa5b 	bl	8002efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a44:	201d      	movs	r0, #29
 8001a46:	f001 fa74 	bl	8002f32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a4a:	bf00      	nop
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40000400 	.word	0x40000400
 8001a58:	40021000 	.word	0x40021000

08001a5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08a      	sub	sp, #40	; 0x28
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a17      	ldr	r2, [pc, #92]	; (8001ad8 <HAL_UART_MspInit+0x7c>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d128      	bne.n	8001ad0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a7e:	4b17      	ldr	r3, [pc, #92]	; (8001adc <HAL_UART_MspInit+0x80>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	4a16      	ldr	r2, [pc, #88]	; (8001adc <HAL_UART_MspInit+0x80>)
 8001a84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a88:	61d3      	str	r3, [r2, #28]
 8001a8a:	4b14      	ldr	r3, [pc, #80]	; (8001adc <HAL_UART_MspInit+0x80>)
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a92:	613b      	str	r3, [r7, #16]
 8001a94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a96:	4b11      	ldr	r3, [pc, #68]	; (8001adc <HAL_UART_MspInit+0x80>)
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	4a10      	ldr	r2, [pc, #64]	; (8001adc <HAL_UART_MspInit+0x80>)
 8001a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa0:	6153      	str	r3, [r2, #20]
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	; (8001adc <HAL_UART_MspInit+0x80>)
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001aae:	230c      	movs	r3, #12
 8001ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aba:	2303      	movs	r3, #3
 8001abc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001abe:	2307      	movs	r3, #7
 8001ac0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac2:	f107 0314 	add.w	r3, r7, #20
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001acc:	f001 fc1c 	bl	8003308 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ad0:	bf00      	nop
 8001ad2:	3728      	adds	r7, #40	; 0x28
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40004400 	.word	0x40004400
 8001adc:	40021000 	.word	0x40021000

08001ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af2:	e7fe      	b.n	8001af2 <HardFault_Handler+0x4>

08001af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <MemManage_Handler+0x4>

08001afa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001afe:	e7fe      	b.n	8001afe <BusFault_Handler+0x4>

08001b00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <UsageFault_Handler+0x4>

08001b06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b34:	f000 f8a6 	bl	8001c84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b40:	4802      	ldr	r0, [pc, #8]	; (8001b4c <DMA1_Channel1_IRQHandler+0x10>)
 8001b42:	f001 faef 	bl	8003124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000590 	.word	0x20000590

08001b50 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001b54:	4802      	ldr	r0, [pc, #8]	; (8001b60 <DMA1_Channel2_IRQHandler+0x10>)
 8001b56:	f001 fae5 	bl	8003124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200006d8 	.word	0x200006d8

08001b64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b68:	4802      	ldr	r0, [pc, #8]	; (8001b74 <TIM3_IRQHandler+0x10>)
 8001b6a:	f004 f811 	bl	8005b90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000418 	.word	0x20000418

08001b78 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b7c:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <SystemInit+0x28>)
 8001b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b82:	4a07      	ldr	r2, [pc, #28]	; (8001ba0 <SystemInit+0x28>)
 8001b84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b8c:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <SystemInit+0x28>)
 8001b8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b92:	609a      	str	r2, [r3, #8]
#endif
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	e000ed00 	.word	0xe000ed00

08001ba4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bdc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ba8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001baa:	e003      	b.n	8001bb4 <LoopCopyDataInit>

08001bac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001bac:	4b0c      	ldr	r3, [pc, #48]	; (8001be0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001bae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001bb0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001bb2:	3104      	adds	r1, #4

08001bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001bb4:	480b      	ldr	r0, [pc, #44]	; (8001be4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001bb6:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001bb8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001bba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001bbc:	d3f6      	bcc.n	8001bac <CopyDataInit>
	ldr	r2, =_sbss
 8001bbe:	4a0b      	ldr	r2, [pc, #44]	; (8001bec <LoopForever+0x12>)
	b	LoopFillZerobss
 8001bc0:	e002      	b.n	8001bc8 <LoopFillZerobss>

08001bc2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001bc2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001bc4:	f842 3b04 	str.w	r3, [r2], #4

08001bc8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001bc8:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <LoopForever+0x16>)
	cmp	r2, r3
 8001bca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001bcc:	d3f9      	bcc.n	8001bc2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bce:	f7ff ffd3 	bl	8001b78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bd2:	f004 ff5f 	bl	8006a94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bd6:	f7fe ff17 	bl	8000a08 <main>

08001bda <LoopForever>:

LoopForever:
    b LoopForever
 8001bda:	e7fe      	b.n	8001bda <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001bdc:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8001be0:	08006b44 	.word	0x08006b44
	ldr	r0, =_sdata
 8001be4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001be8:	20000360 	.word	0x20000360
	ldr	r2, =_sbss
 8001bec:	20000360 	.word	0x20000360
	ldr	r3, = _ebss
 8001bf0:	2000076c 	.word	0x2000076c

08001bf4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bf4:	e7fe      	b.n	8001bf4 <ADC1_2_IRQHandler>
	...

08001bf8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bfc:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <HAL_Init+0x28>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a07      	ldr	r2, [pc, #28]	; (8001c20 <HAL_Init+0x28>)
 8001c02:	f043 0310 	orr.w	r3, r3, #16
 8001c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c08:	2003      	movs	r0, #3
 8001c0a:	f001 f96b 	bl	8002ee4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c0e:	2000      	movs	r0, #0
 8001c10:	f000 f808 	bl	8001c24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c14:	f7ff fd14 	bl	8001640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40022000 	.word	0x40022000

08001c24 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c2c:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <HAL_InitTick+0x54>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <HAL_InitTick+0x58>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	4619      	mov	r1, r3
 8001c36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c42:	4618      	mov	r0, r3
 8001c44:	f001 f983 	bl	8002f4e <HAL_SYSTICK_Config>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e00e      	b.n	8001c70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b0f      	cmp	r3, #15
 8001c56:	d80a      	bhi.n	8001c6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	6879      	ldr	r1, [r7, #4]
 8001c5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c60:	f001 f94b 	bl	8002efa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c64:	4a06      	ldr	r2, [pc, #24]	; (8001c80 <HAL_InitTick+0x5c>)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	e000      	b.n	8001c70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000354 	.word	0x20000354
 8001c7c:	2000035c 	.word	0x2000035c
 8001c80:	20000358 	.word	0x20000358

08001c84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <HAL_IncTick+0x20>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <HAL_IncTick+0x24>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4413      	add	r3, r2
 8001c94:	4a04      	ldr	r2, [pc, #16]	; (8001ca8 <HAL_IncTick+0x24>)
 8001c96:	6013      	str	r3, [r2, #0]
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	2000035c 	.word	0x2000035c
 8001ca8:	20000768 	.word	0x20000768

08001cac <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  return uwTick;  
 8001cb0:	4b03      	ldr	r3, [pc, #12]	; (8001cc0 <HAL_GetTick+0x14>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	20000768 	.word	0x20000768

08001cc4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b09a      	sub	sp, #104	; 0x68
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e172      	b.n	8002006 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	691b      	ldr	r3, [r3, #16]
 8001d24:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	f003 0310 	and.w	r3, r3, #16
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d176      	bne.n	8001e20 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d152      	bne.n	8001de0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f7ff fc97 	bl	8001688 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d13b      	bne.n	8001de0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f000 fedd 	bl	8002b28 <ADC_Disable>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d78:	f003 0310 	and.w	r3, r3, #16
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d12f      	bne.n	8001de0 <HAL_ADC_Init+0xe0>
 8001d80:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d12b      	bne.n	8001de0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d90:	f023 0302 	bic.w	r3, r3, #2
 8001d94:	f043 0202 	orr.w	r2, r3, #2
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	689a      	ldr	r2, [r3, #8]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001daa:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001dba:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dbc:	4b94      	ldr	r3, [pc, #592]	; (8002010 <HAL_ADC_Init+0x310>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a94      	ldr	r2, [pc, #592]	; (8002014 <HAL_ADC_Init+0x314>)
 8001dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc6:	0c9a      	lsrs	r2, r3, #18
 8001dc8:	4613      	mov	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4413      	add	r3, r2
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dd2:	e002      	b.n	8001dda <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d1f9      	bne.n	8001dd4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001df8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001dfc:	d110      	bne.n	8001e20 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	f023 0312 	bic.w	r3, r3, #18
 8001e06:	f043 0210 	orr.w	r2, r3, #16
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e12:	f043 0201 	orr.w	r2, r3, #1
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	f003 0310 	and.w	r3, r3, #16
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f040 80df 	bne.w	8001fec <HAL_ADC_Init+0x2ec>
 8001e2e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f040 80da 	bne.w	8001fec <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	f040 80d2 	bne.w	8001fec <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001e50:	f043 0202 	orr.w	r2, r3, #2
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e58:	4b6f      	ldr	r3, [pc, #444]	; (8002018 <HAL_ADC_Init+0x318>)
 8001e5a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e64:	d102      	bne.n	8001e6c <HAL_ADC_Init+0x16c>
 8001e66:	4b6d      	ldr	r3, [pc, #436]	; (800201c <HAL_ADC_Init+0x31c>)
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	e002      	b.n	8001e72 <HAL_ADC_Init+0x172>
 8001e6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001e70:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f003 0303 	and.w	r3, r3, #3
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d108      	bne.n	8001e92 <HAL_ADC_Init+0x192>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d101      	bne.n	8001e92 <HAL_ADC_Init+0x192>
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e000      	b.n	8001e94 <HAL_ADC_Init+0x194>
 8001e92:	2300      	movs	r3, #0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d11c      	bne.n	8001ed2 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001e98:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d010      	beq.n	8001ec0 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d107      	bne.n	8001eba <HAL_ADC_Init+0x1ba>
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d101      	bne.n	8001eba <HAL_ADC_Init+0x1ba>
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e000      	b.n	8001ebc <HAL_ADC_Init+0x1bc>
 8001eba:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d108      	bne.n	8001ed2 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001ec0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ed0:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	7e5b      	ldrb	r3, [r3, #25]
 8001ed6:	035b      	lsls	r3, r3, #13
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001edc:	2a01      	cmp	r2, #1
 8001ede:	d002      	beq.n	8001ee6 <HAL_ADC_Init+0x1e6>
 8001ee0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ee4:	e000      	b.n	8001ee8 <HAL_ADC_Init+0x1e8>
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	431a      	orrs	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d11b      	bne.n	8001f3e <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	7e5b      	ldrb	r3, [r3, #25]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d109      	bne.n	8001f22 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f12:	3b01      	subs	r3, #1
 8001f14:	045a      	lsls	r2, r3, #17
 8001f16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f1e:	663b      	str	r3, [r7, #96]	; 0x60
 8001f20:	e00d      	b.n	8001f3e <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001f2a:	f043 0220 	orr.w	r2, r3, #32
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f36:	f043 0201 	orr.w	r2, r3, #1
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d007      	beq.n	8001f56 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f52:	4313      	orrs	r3, r2
 8001f54:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	f003 030c 	and.w	r3, r3, #12
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d114      	bne.n	8001f8e <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f72:	f023 0302 	bic.w	r3, r3, #2
 8001f76:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	7e1b      	ldrb	r3, [r3, #24]
 8001f7c:	039a      	lsls	r2, r3, #14
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4313      	orrs	r3, r2
 8001f88:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68da      	ldr	r2, [r3, #12]
 8001f94:	4b22      	ldr	r3, [pc, #136]	; (8002020 <HAL_ADC_Init+0x320>)
 8001f96:	4013      	ands	r3, r2
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6812      	ldr	r2, [r2, #0]
 8001f9c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001f9e:	430b      	orrs	r3, r1
 8001fa0:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d10c      	bne.n	8001fc4 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb0:	f023 010f 	bic.w	r1, r3, #15
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	69db      	ldr	r3, [r3, #28]
 8001fb8:	1e5a      	subs	r2, r3, #1
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	631a      	str	r2, [r3, #48]	; 0x30
 8001fc2:	e007      	b.n	8001fd4 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 020f 	bic.w	r2, r2, #15
 8001fd2:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	f023 0303 	bic.w	r3, r3, #3
 8001fe2:	f043 0201 	orr.w	r2, r3, #1
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	641a      	str	r2, [r3, #64]	; 0x40
 8001fea:	e00a      	b.n	8002002 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff0:	f023 0312 	bic.w	r3, r3, #18
 8001ff4:	f043 0210 	orr.w	r2, r3, #16
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002002:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002006:	4618      	mov	r0, r3
 8002008:	3768      	adds	r7, #104	; 0x68
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000354 	.word	0x20000354
 8002014:	431bde83 	.word	0x431bde83
 8002018:	50000300 	.word	0x50000300
 800201c:	50000100 	.word	0x50000100
 8002020:	fff0c007 	.word	0xfff0c007

08002024 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002030:	2300      	movs	r3, #0
 8002032:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 0304 	and.w	r3, r3, #4
 800203e:	2b00      	cmp	r3, #0
 8002040:	f040 80b9 	bne.w	80021b6 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800204a:	2b01      	cmp	r3, #1
 800204c:	d101      	bne.n	8002052 <HAL_ADC_Start_DMA+0x2e>
 800204e:	2302      	movs	r3, #2
 8002050:	e0b4      	b.n	80021bc <HAL_ADC_Start_DMA+0x198>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2201      	movs	r2, #1
 8002056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800205a:	4b5a      	ldr	r3, [pc, #360]	; (80021c4 <HAL_ADC_Start_DMA+0x1a0>)
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f003 031f 	and.w	r3, r3, #31
 8002062:	2b00      	cmp	r3, #0
 8002064:	f040 80a0 	bne.w	80021a8 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f000 fcff 	bl	8002a6c <ADC_Enable>
 800206e:	4603      	mov	r3, r0
 8002070:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002072:	7dfb      	ldrb	r3, [r7, #23]
 8002074:	2b00      	cmp	r3, #0
 8002076:	f040 8092 	bne.w	800219e <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002082:	f023 0301 	bic.w	r3, r3, #1
 8002086:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800208e:	4b4d      	ldr	r3, [pc, #308]	; (80021c4 <HAL_ADC_Start_DMA+0x1a0>)
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	f003 031f 	and.w	r3, r3, #31
 8002096:	2b00      	cmp	r3, #0
 8002098:	d004      	beq.n	80020a4 <HAL_ADC_Start_DMA+0x80>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020a2:	d115      	bne.n	80020d0 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d027      	beq.n	800210e <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020c6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80020ce:	e01e      	b.n	800210e <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020e4:	d004      	beq.n	80020f0 <HAL_ADC_Start_DMA+0xcc>
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a37      	ldr	r2, [pc, #220]	; (80021c8 <HAL_ADC_Start_DMA+0x1a4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d10e      	bne.n	800210e <HAL_ADC_Start_DMA+0xea>
 80020f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d007      	beq.n	800210e <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002102:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002106:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002116:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800211a:	d106      	bne.n	800212a <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002120:	f023 0206 	bic.w	r2, r3, #6
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	645a      	str	r2, [r3, #68]	; 0x44
 8002128:	e002      	b.n	8002130 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800213c:	4a23      	ldr	r2, [pc, #140]	; (80021cc <HAL_ADC_Start_DMA+0x1a8>)
 800213e:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002144:	4a22      	ldr	r2, [pc, #136]	; (80021d0 <HAL_ADC_Start_DMA+0x1ac>)
 8002146:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800214c:	4a21      	ldr	r2, [pc, #132]	; (80021d4 <HAL_ADC_Start_DMA+0x1b0>)
 800214e:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	221c      	movs	r2, #28
 8002156:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f042 0210 	orr.w	r2, r2, #16
 8002166:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f042 0201 	orr.w	r2, r2, #1
 8002176:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	3340      	adds	r3, #64	; 0x40
 8002182:	4619      	mov	r1, r3
 8002184:	68ba      	ldr	r2, [r7, #8]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f000 ff34 	bl	8002ff4 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689a      	ldr	r2, [r3, #8]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f042 0204 	orr.w	r2, r2, #4
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	e00d      	b.n	80021ba <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80021a6:	e008      	b.n	80021ba <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80021b4:	e001      	b.n	80021ba <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80021b6:	2302      	movs	r3, #2
 80021b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80021ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3718      	adds	r7, #24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	50000300 	.word	0x50000300
 80021c8:	50000100 	.word	0x50000100
 80021cc:	080029a1 	.word	0x080029a1
 80021d0:	08002a1b 	.word	0x08002a1b
 80021d4:	08002a37 	.word	0x08002a37

080021d8 <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021e0:	2300      	movs	r3, #0
 80021e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d101      	bne.n	80021f2 <HAL_ADC_Stop_DMA+0x1a>
 80021ee:	2302      	movs	r3, #2
 80021f0:	e04a      	b.n	8002288 <HAL_ADC_Stop_DMA+0xb0>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80021fa:	216c      	movs	r1, #108	; 0x6c
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f000 fcf3 	bl	8002be8 <ADC_ConversionStop>
 8002202:	4603      	mov	r3, r0
 8002204:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d138      	bne.n	800227e <HAL_ADC_Stop_DMA+0xa6>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68da      	ldr	r2, [r3, #12]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f022 0201 	bic.w	r2, r2, #1
 800221a:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002220:	4618      	mov	r0, r3
 8002222:	f000 ff46 	bl	80030b2 <HAL_DMA_Abort>
 8002226:	4603      	mov	r3, r0
 8002228:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status != HAL_OK)
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d005      	beq.n	800223c <HAL_ADC_Stop_DMA+0x64>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002234:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f022 0210 	bic.w	r2, r2, #16
 800224a:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 800224c:	7bfb      	ldrb	r3, [r7, #15]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d105      	bne.n	800225e <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 fc68 	bl	8002b28 <ADC_Disable>
 8002258:	4603      	mov	r3, r0
 800225a:	73fb      	strb	r3, [r7, #15]
 800225c:	e002      	b.n	8002264 <HAL_ADC_Stop_DMA+0x8c>
    }
    else
    {
      ADC_Disable(hadc);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 fc62 	bl	8002b28 <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d109      	bne.n	800227e <HAL_ADC_Stop_DMA+0xa6>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002272:	f023 0301 	bic.w	r3, r3, #1
 8002276:	f043 0201 	orr.w	r2, r3, #1
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002286:	7bfb      	ldrb	r3, [r7, #15]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002290:	b480      	push	{r7}
 8002292:	b09b      	sub	sp, #108	; 0x6c
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80022a0:	2300      	movs	r3, #0
 80022a2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d101      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x22>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e2a5      	b.n	80027fe <HAL_ADC_ConfigChannel+0x56e>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 0304 	and.w	r3, r3, #4
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f040 8289 	bne.w	80027dc <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	d81c      	bhi.n	800230c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	4613      	mov	r3, r2
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	4413      	add	r3, r2
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	461a      	mov	r2, r3
 80022e6:	231f      	movs	r3, #31
 80022e8:	4093      	lsls	r3, r2
 80022ea:	43db      	mvns	r3, r3
 80022ec:	4019      	ands	r1, r3
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	6818      	ldr	r0, [r3, #0]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4413      	add	r3, r2
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	631a      	str	r2, [r3, #48]	; 0x30
 800230a:	e063      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b09      	cmp	r3, #9
 8002312:	d81e      	bhi.n	8002352 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	4613      	mov	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	4413      	add	r3, r2
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	3b1e      	subs	r3, #30
 8002328:	221f      	movs	r2, #31
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43db      	mvns	r3, r3
 8002330:	4019      	ands	r1, r3
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	6818      	ldr	r0, [r3, #0]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	4413      	add	r3, r2
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	3b1e      	subs	r3, #30
 8002344:	fa00 f203 	lsl.w	r2, r0, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	430a      	orrs	r2, r1
 800234e:	635a      	str	r2, [r3, #52]	; 0x34
 8002350:	e040      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b0e      	cmp	r3, #14
 8002358:	d81e      	bhi.n	8002398 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	4613      	mov	r3, r2
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	4413      	add	r3, r2
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	3b3c      	subs	r3, #60	; 0x3c
 800236e:	221f      	movs	r2, #31
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	43db      	mvns	r3, r3
 8002376:	4019      	ands	r1, r3
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	6818      	ldr	r0, [r3, #0]
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685a      	ldr	r2, [r3, #4]
 8002380:	4613      	mov	r3, r2
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	4413      	add	r3, r2
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	3b3c      	subs	r3, #60	; 0x3c
 800238a:	fa00 f203 	lsl.w	r2, r0, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	639a      	str	r2, [r3, #56]	; 0x38
 8002396:	e01d      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	4613      	mov	r3, r2
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	4413      	add	r3, r2
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	3b5a      	subs	r3, #90	; 0x5a
 80023ac:	221f      	movs	r2, #31
 80023ae:	fa02 f303 	lsl.w	r3, r2, r3
 80023b2:	43db      	mvns	r3, r3
 80023b4:	4019      	ands	r1, r3
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	4413      	add	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	3b5a      	subs	r3, #90	; 0x5a
 80023c8:	fa00 f203 	lsl.w	r2, r0, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f003 030c 	and.w	r3, r3, #12
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f040 80e5 	bne.w	80025ae <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2b09      	cmp	r3, #9
 80023ea:	d91c      	bls.n	8002426 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6999      	ldr	r1, [r3, #24]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	4613      	mov	r3, r2
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	4413      	add	r3, r2
 80023fc:	3b1e      	subs	r3, #30
 80023fe:	2207      	movs	r2, #7
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	4019      	ands	r1, r3
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	6898      	ldr	r0, [r3, #8]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	4613      	mov	r3, r2
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	4413      	add	r3, r2
 8002416:	3b1e      	subs	r3, #30
 8002418:	fa00 f203 	lsl.w	r2, r0, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	430a      	orrs	r2, r1
 8002422:	619a      	str	r2, [r3, #24]
 8002424:	e019      	b.n	800245a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6959      	ldr	r1, [r3, #20]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	2207      	movs	r2, #7
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	43db      	mvns	r3, r3
 800243e:	4019      	ands	r1, r3
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	6898      	ldr	r0, [r3, #8]
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	4613      	mov	r3, r2
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	4413      	add	r3, r2
 800244e:	fa00 f203 	lsl.w	r2, r0, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	430a      	orrs	r2, r1
 8002458:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	695a      	ldr	r2, [r3, #20]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	08db      	lsrs	r3, r3, #3
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	3b01      	subs	r3, #1
 8002478:	2b03      	cmp	r3, #3
 800247a:	d84f      	bhi.n	800251c <HAL_ADC_ConfigChannel+0x28c>
 800247c:	a201      	add	r2, pc, #4	; (adr r2, 8002484 <HAL_ADC_ConfigChannel+0x1f4>)
 800247e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002482:	bf00      	nop
 8002484:	08002495 	.word	0x08002495
 8002488:	080024b7 	.word	0x080024b7
 800248c:	080024d9 	.word	0x080024d9
 8002490:	080024fb 	.word	0x080024fb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800249a:	4b9e      	ldr	r3, [pc, #632]	; (8002714 <HAL_ADC_ConfigChannel+0x484>)
 800249c:	4013      	ands	r3, r2
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	0691      	lsls	r1, r2, #26
 80024a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80024a6:	430a      	orrs	r2, r1
 80024a8:	431a      	orrs	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80024b2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80024b4:	e07e      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80024bc:	4b95      	ldr	r3, [pc, #596]	; (8002714 <HAL_ADC_ConfigChannel+0x484>)
 80024be:	4013      	ands	r3, r2
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	6812      	ldr	r2, [r2, #0]
 80024c4:	0691      	lsls	r1, r2, #26
 80024c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80024c8:	430a      	orrs	r2, r1
 80024ca:	431a      	orrs	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80024d4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80024d6:	e06d      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80024de:	4b8d      	ldr	r3, [pc, #564]	; (8002714 <HAL_ADC_ConfigChannel+0x484>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	6812      	ldr	r2, [r2, #0]
 80024e6:	0691      	lsls	r1, r2, #26
 80024e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80024ea:	430a      	orrs	r2, r1
 80024ec:	431a      	orrs	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80024f6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80024f8:	e05c      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002500:	4b84      	ldr	r3, [pc, #528]	; (8002714 <HAL_ADC_ConfigChannel+0x484>)
 8002502:	4013      	ands	r3, r2
 8002504:	683a      	ldr	r2, [r7, #0]
 8002506:	6812      	ldr	r2, [r2, #0]
 8002508:	0691      	lsls	r1, r2, #26
 800250a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800250c:	430a      	orrs	r2, r1
 800250e:	431a      	orrs	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002518:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800251a:	e04b      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002522:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	069b      	lsls	r3, r3, #26
 800252c:	429a      	cmp	r2, r3
 800252e:	d107      	bne.n	8002540 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800253e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002546:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	069b      	lsls	r3, r3, #26
 8002550:	429a      	cmp	r2, r3
 8002552:	d107      	bne.n	8002564 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002562:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800256a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	069b      	lsls	r3, r3, #26
 8002574:	429a      	cmp	r2, r3
 8002576:	d107      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002586:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800258e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	069b      	lsls	r3, r3, #26
 8002598:	429a      	cmp	r2, r3
 800259a:	d10a      	bne.n	80025b2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025aa:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80025ac:	e001      	b.n	80025b2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80025ae:	bf00      	nop
 80025b0:	e000      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80025b2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 0303 	and.w	r3, r3, #3
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d108      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x344>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x344>
 80025d0:	2301      	movs	r3, #1
 80025d2:	e000      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x346>
 80025d4:	2300      	movs	r3, #0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f040 810b 	bne.w	80027f2 <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d00f      	beq.n	8002604 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2201      	movs	r2, #1
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	43da      	mvns	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	400a      	ands	r2, r1
 80025fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002602:	e049      	b.n	8002698 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2201      	movs	r2, #1
 8002612:	409a      	lsls	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	430a      	orrs	r2, r1
 800261a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2b09      	cmp	r3, #9
 8002624:	d91c      	bls.n	8002660 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6999      	ldr	r1, [r3, #24]
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	4613      	mov	r3, r2
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	4413      	add	r3, r2
 8002636:	3b1b      	subs	r3, #27
 8002638:	2207      	movs	r2, #7
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	43db      	mvns	r3, r3
 8002640:	4019      	ands	r1, r3
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	6898      	ldr	r0, [r3, #8]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	4613      	mov	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	4413      	add	r3, r2
 8002650:	3b1b      	subs	r3, #27
 8002652:	fa00 f203 	lsl.w	r2, r0, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	619a      	str	r2, [r3, #24]
 800265e:	e01b      	b.n	8002698 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6959      	ldr	r1, [r3, #20]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	1c5a      	adds	r2, r3, #1
 800266c:	4613      	mov	r3, r2
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	4413      	add	r3, r2
 8002672:	2207      	movs	r2, #7
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	4019      	ands	r1, r3
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	6898      	ldr	r0, [r3, #8]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	1c5a      	adds	r2, r3, #1
 8002686:	4613      	mov	r3, r2
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	4413      	add	r3, r2
 800268c:	fa00 f203 	lsl.w	r2, r0, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002698:	4b1f      	ldr	r3, [pc, #124]	; (8002718 <HAL_ADC_ConfigChannel+0x488>)
 800269a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b10      	cmp	r3, #16
 80026a2:	d105      	bne.n	80026b0 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80026a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d015      	beq.n	80026dc <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80026b4:	2b11      	cmp	r3, #17
 80026b6:	d105      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80026b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d00b      	beq.n	80026dc <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80026c8:	2b12      	cmp	r3, #18
 80026ca:	f040 8092 	bne.w	80027f2 <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80026ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f040 808b 	bne.w	80027f2 <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026e4:	d102      	bne.n	80026ec <HAL_ADC_ConfigChannel+0x45c>
 80026e6:	4b0d      	ldr	r3, [pc, #52]	; (800271c <HAL_ADC_ConfigChannel+0x48c>)
 80026e8:	60fb      	str	r3, [r7, #12]
 80026ea:	e002      	b.n	80026f2 <HAL_ADC_ConfigChannel+0x462>
 80026ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80026f0:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f003 0303 	and.w	r3, r3, #3
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d10f      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x490>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b01      	cmp	r3, #1
 800270c:	d108      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x490>
 800270e:	2301      	movs	r3, #1
 8002710:	e007      	b.n	8002722 <HAL_ADC_ConfigChannel+0x492>
 8002712:	bf00      	nop
 8002714:	83fff000 	.word	0x83fff000
 8002718:	50000300 	.word	0x50000300
 800271c:	50000100 	.word	0x50000100
 8002720:	2300      	movs	r3, #0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d150      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002726:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002728:	2b00      	cmp	r3, #0
 800272a:	d010      	beq.n	800274e <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f003 0303 	and.w	r3, r3, #3
 8002734:	2b01      	cmp	r3, #1
 8002736:	d107      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x4b8>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	2b01      	cmp	r3, #1
 8002742:	d101      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x4b8>
 8002744:	2301      	movs	r3, #1
 8002746:	e000      	b.n	800274a <HAL_ADC_ConfigChannel+0x4ba>
 8002748:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800274a:	2b00      	cmp	r3, #0
 800274c:	d13c      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2b10      	cmp	r3, #16
 8002754:	d11d      	bne.n	8002792 <HAL_ADC_ConfigChannel+0x502>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800275e:	d118      	bne.n	8002792 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002760:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002768:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800276a:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800276c:	4b27      	ldr	r3, [pc, #156]	; (800280c <HAL_ADC_ConfigChannel+0x57c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a27      	ldr	r2, [pc, #156]	; (8002810 <HAL_ADC_ConfigChannel+0x580>)
 8002772:	fba2 2303 	umull	r2, r3, r2, r3
 8002776:	0c9a      	lsrs	r2, r3, #18
 8002778:	4613      	mov	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002782:	e002      	b.n	800278a <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	3b01      	subs	r3, #1
 8002788:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1f9      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002790:	e02e      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2b11      	cmp	r3, #17
 8002798:	d10b      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x522>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027a2:	d106      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80027a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80027ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027ae:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80027b0:	e01e      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2b12      	cmp	r3, #18
 80027b8:	d11a      	bne.n	80027f0 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80027ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80027c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027c4:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80027c6:	e013      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027cc:	f043 0220 	orr.w	r2, r3, #32
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80027da:	e00a      	b.n	80027f2 <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e0:	f043 0220 	orr.w	r2, r3, #32
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80027ee:	e000      	b.n	80027f2 <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80027f0:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80027fa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80027fe:	4618      	mov	r0, r3
 8002800:	376c      	adds	r7, #108	; 0x6c
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	20000354 	.word	0x20000354
 8002810:	431bde83 	.word	0x431bde83

08002814 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002814:	b480      	push	{r7}
 8002816:	b099      	sub	sp, #100	; 0x64
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800282c:	d102      	bne.n	8002834 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800282e:	4b5a      	ldr	r3, [pc, #360]	; (8002998 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002830:	60bb      	str	r3, [r7, #8]
 8002832:	e002      	b.n	800283a <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002834:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002838:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d101      	bne.n	8002844 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e0a2      	b.n	800298a <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800284a:	2b01      	cmp	r3, #1
 800284c:	d101      	bne.n	8002852 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800284e:	2302      	movs	r3, #2
 8002850:	e09b      	b.n	800298a <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b00      	cmp	r3, #0
 8002866:	d17f      	bne.n	8002968 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	2b00      	cmp	r3, #0
 8002872:	d179      	bne.n	8002968 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002874:	4b49      	ldr	r3, [pc, #292]	; (800299c <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002876:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d040      	beq.n	8002902 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002880:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	6859      	ldr	r1, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002892:	035b      	lsls	r3, r3, #13
 8002894:	430b      	orrs	r3, r1
 8002896:	431a      	orrs	r2, r3
 8002898:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800289a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d108      	bne.n	80028bc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d101      	bne.n	80028bc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80028b8:	2301      	movs	r3, #1
 80028ba:	e000      	b.n	80028be <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80028bc:	2300      	movs	r3, #0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d15c      	bne.n	800297c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 0303 	and.w	r3, r3, #3
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d107      	bne.n	80028de <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d101      	bne.n	80028de <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80028de:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d14b      	bne.n	800297c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80028e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80028ec:	f023 030f 	bic.w	r3, r3, #15
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	6811      	ldr	r1, [r2, #0]
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	6892      	ldr	r2, [r2, #8]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	431a      	orrs	r2, r3
 80028fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028fe:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002900:	e03c      	b.n	800297c <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002902:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800290a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800290c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 0303 	and.w	r3, r3, #3
 8002918:	2b01      	cmp	r3, #1
 800291a:	d108      	bne.n	800292e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b01      	cmp	r3, #1
 8002928:	d101      	bne.n	800292e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 800292e:	2300      	movs	r3, #0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d123      	bne.n	800297c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 0303 	and.w	r3, r3, #3
 800293c:	2b01      	cmp	r3, #1
 800293e:	d107      	bne.n	8002950 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b01      	cmp	r3, #1
 800294a:	d101      	bne.n	8002950 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 800294c:	2301      	movs	r3, #1
 800294e:	e000      	b.n	8002952 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002950:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002952:	2b00      	cmp	r3, #0
 8002954:	d112      	bne.n	800297c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002956:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800295e:	f023 030f 	bic.w	r3, r3, #15
 8002962:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002964:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002966:	e009      	b.n	800297c <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296c:	f043 0220 	orr.w	r2, r3, #32
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800297a:	e000      	b.n	800297e <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800297c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002986:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800298a:	4618      	mov	r0, r3
 800298c:	3764      	adds	r7, #100	; 0x64
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	50000100 	.word	0x50000100
 800299c:	50000300 	.word	0x50000300

080029a0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ac:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d126      	bne.n	8002a08 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d115      	bne.n	8002a00 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d111      	bne.n	8002a00 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d105      	bne.n	8002a00 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f8:	f043 0201 	orr.w	r2, r3, #1
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002a00:	68f8      	ldr	r0, [r7, #12]
 8002a02:	f7ff f95f 	bl	8001cc4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002a06:	e004      	b.n	8002a12 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	4798      	blx	r3
}
 8002a12:	bf00      	nop
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b084      	sub	sp, #16
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a28:	68f8      	ldr	r0, [r7, #12]
 8002a2a:	f7ff f955 	bl	8001cd8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b084      	sub	sp, #16
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a42:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a48:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a54:	f043 0204 	orr.w	r2, r3, #4
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f7ff f945 	bl	8001cec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a62:	bf00      	nop
 8002a64:	3710      	adds	r7, #16
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d108      	bne.n	8002a98 <ADC_Enable+0x2c>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d101      	bne.n	8002a98 <ADC_Enable+0x2c>
 8002a94:	2301      	movs	r3, #1
 8002a96:	e000      	b.n	8002a9a <ADC_Enable+0x2e>
 8002a98:	2300      	movs	r3, #0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d13c      	bne.n	8002b18 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	4b1f      	ldr	r3, [pc, #124]	; (8002b24 <ADC_Enable+0xb8>)
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d00d      	beq.n	8002ac8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	f043 0210 	orr.w	r2, r3, #16
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002abc:	f043 0201 	orr.w	r2, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e028      	b.n	8002b1a <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f042 0201 	orr.w	r2, r2, #1
 8002ad6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002ad8:	f7ff f8e8 	bl	8001cac <HAL_GetTick>
 8002adc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002ade:	e014      	b.n	8002b0a <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ae0:	f7ff f8e4 	bl	8001cac <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d90d      	bls.n	8002b0a <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	f043 0210 	orr.w	r2, r3, #16
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afe:	f043 0201 	orr.w	r2, r3, #1
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e007      	b.n	8002b1a <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d1e3      	bne.n	8002ae0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	8000003f 	.word	0x8000003f

08002b28 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b30:	2300      	movs	r3, #0
 8002b32:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d108      	bne.n	8002b54 <ADC_Disable+0x2c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d101      	bne.n	8002b54 <ADC_Disable+0x2c>
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <ADC_Disable+0x2e>
 8002b54:	2300      	movs	r3, #0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d040      	beq.n	8002bdc <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 030d 	and.w	r3, r3, #13
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d10f      	bne.n	8002b88 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689a      	ldr	r2, [r3, #8]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f042 0202 	orr.w	r2, r2, #2
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002b80:	f7ff f894 	bl	8001cac <HAL_GetTick>
 8002b84:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002b86:	e022      	b.n	8002bce <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	f043 0210 	orr.w	r2, r3, #16
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b98:	f043 0201 	orr.w	r2, r3, #1
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e01c      	b.n	8002bde <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ba4:	f7ff f882 	bl	8001cac <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d90d      	bls.n	8002bce <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	f043 0210 	orr.w	r2, r3, #16
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc2:	f043 0201 	orr.w	r2, r3, #1
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e007      	b.n	8002bde <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 0301 	and.w	r3, r3, #1
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d0e3      	beq.n	8002ba4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
	...

08002be8 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 030c 	and.w	r3, r3, #12
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 8093 	beq.w	8002d34 <ADC_ConversionStop+0x14c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c18:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c1c:	d12a      	bne.n	8002c74 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d126      	bne.n	8002c74 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d122      	bne.n	8002c74 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8002c2e:	230c      	movs	r3, #12
 8002c30:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002c32:	e014      	b.n	8002c5e <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	4a42      	ldr	r2, [pc, #264]	; (8002d40 <ADC_ConversionStop+0x158>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d90d      	bls.n	8002c58 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c40:	f043 0210 	orr.w	r2, r3, #16
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4c:	f043 0201 	orr.w	r2, r3, #1
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e06e      	b.n	8002d36 <ADC_ConversionStop+0x14e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c68:	2b40      	cmp	r3, #64	; 0x40
 8002c6a:	d1e3      	bne.n	8002c34 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2240      	movs	r2, #64	; 0x40
 8002c72:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	2b60      	cmp	r3, #96	; 0x60
 8002c78:	d015      	beq.n	8002ca6 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b04      	cmp	r3, #4
 8002c86:	d10e      	bne.n	8002ca6 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d107      	bne.n	8002ca6 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689a      	ldr	r2, [r3, #8]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 0210 	orr.w	r2, r2, #16
 8002ca4:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	2b0c      	cmp	r3, #12
 8002caa:	d015      	beq.n	8002cd8 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 0308 	and.w	r3, r3, #8
 8002cb6:	2b08      	cmp	r3, #8
 8002cb8:	d10e      	bne.n	8002cd8 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d107      	bne.n	8002cd8 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f042 0220 	orr.w	r2, r2, #32
 8002cd6:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	2b60      	cmp	r3, #96	; 0x60
 8002cdc:	d004      	beq.n	8002ce8 <ADC_ConversionStop+0x100>
 8002cde:	2b6c      	cmp	r3, #108	; 0x6c
 8002ce0:	d105      	bne.n	8002cee <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002ce2:	230c      	movs	r3, #12
 8002ce4:	617b      	str	r3, [r7, #20]
        break;
 8002ce6:	e005      	b.n	8002cf4 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002ce8:	2308      	movs	r3, #8
 8002cea:	617b      	str	r3, [r7, #20]
        break;
 8002cec:	e002      	b.n	8002cf4 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002cee:	2304      	movs	r3, #4
 8002cf0:	617b      	str	r3, [r7, #20]
        break;
 8002cf2:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002cf4:	f7fe ffda 	bl	8001cac <HAL_GetTick>
 8002cf8:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002cfa:	e014      	b.n	8002d26 <ADC_ConversionStop+0x13e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002cfc:	f7fe ffd6 	bl	8001cac <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b0b      	cmp	r3, #11
 8002d08:	d90d      	bls.n	8002d26 <ADC_ConversionStop+0x13e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	f043 0210 	orr.w	r2, r3, #16
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1a:	f043 0201 	orr.w	r2, r3, #1
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e007      	b.n	8002d36 <ADC_ConversionStop+0x14e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1e3      	bne.n	8002cfc <ADC_ConversionStop+0x114>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	000993ff 	.word	0x000993ff

08002d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f003 0307 	and.w	r3, r3, #7
 8002d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d54:	4b0c      	ldr	r3, [pc, #48]	; (8002d88 <__NVIC_SetPriorityGrouping+0x44>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d60:	4013      	ands	r3, r2
 8002d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d76:	4a04      	ldr	r2, [pc, #16]	; (8002d88 <__NVIC_SetPriorityGrouping+0x44>)
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	60d3      	str	r3, [r2, #12]
}
 8002d7c:	bf00      	nop
 8002d7e:	3714      	adds	r7, #20
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	e000ed00 	.word	0xe000ed00

08002d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d90:	4b04      	ldr	r3, [pc, #16]	; (8002da4 <__NVIC_GetPriorityGrouping+0x18>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	0a1b      	lsrs	r3, r3, #8
 8002d96:	f003 0307 	and.w	r3, r3, #7
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr
 8002da4:	e000ed00 	.word	0xe000ed00

08002da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	db0b      	blt.n	8002dd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	f003 021f 	and.w	r2, r3, #31
 8002dc0:	4907      	ldr	r1, [pc, #28]	; (8002de0 <__NVIC_EnableIRQ+0x38>)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	095b      	lsrs	r3, r3, #5
 8002dc8:	2001      	movs	r0, #1
 8002dca:	fa00 f202 	lsl.w	r2, r0, r2
 8002dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	e000e100 	.word	0xe000e100

08002de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	6039      	str	r1, [r7, #0]
 8002dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	db0a      	blt.n	8002e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	490c      	ldr	r1, [pc, #48]	; (8002e30 <__NVIC_SetPriority+0x4c>)
 8002dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e02:	0112      	lsls	r2, r2, #4
 8002e04:	b2d2      	uxtb	r2, r2
 8002e06:	440b      	add	r3, r1
 8002e08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e0c:	e00a      	b.n	8002e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	4908      	ldr	r1, [pc, #32]	; (8002e34 <__NVIC_SetPriority+0x50>)
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	3b04      	subs	r3, #4
 8002e1c:	0112      	lsls	r2, r2, #4
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	440b      	add	r3, r1
 8002e22:	761a      	strb	r2, [r3, #24]
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	e000e100 	.word	0xe000e100
 8002e34:	e000ed00 	.word	0xe000ed00

08002e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b089      	sub	sp, #36	; 0x24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f003 0307 	and.w	r3, r3, #7
 8002e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	f1c3 0307 	rsb	r3, r3, #7
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	bf28      	it	cs
 8002e56:	2304      	movcs	r3, #4
 8002e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	2b06      	cmp	r3, #6
 8002e60:	d902      	bls.n	8002e68 <NVIC_EncodePriority+0x30>
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	3b03      	subs	r3, #3
 8002e66:	e000      	b.n	8002e6a <NVIC_EncodePriority+0x32>
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	43da      	mvns	r2, r3
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	401a      	ands	r2, r3
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8a:	43d9      	mvns	r1, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e90:	4313      	orrs	r3, r2
         );
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3724      	adds	r7, #36	; 0x24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
	...

08002ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002eb0:	d301      	bcc.n	8002eb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e00f      	b.n	8002ed6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eb6:	4a0a      	ldr	r2, [pc, #40]	; (8002ee0 <SysTick_Config+0x40>)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ebe:	210f      	movs	r1, #15
 8002ec0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ec4:	f7ff ff8e 	bl	8002de4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <SysTick_Config+0x40>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ece:	4b04      	ldr	r3, [pc, #16]	; (8002ee0 <SysTick_Config+0x40>)
 8002ed0:	2207      	movs	r2, #7
 8002ed2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	e000e010 	.word	0xe000e010

08002ee4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f7ff ff29 	bl	8002d44 <__NVIC_SetPriorityGrouping>
}
 8002ef2:	bf00      	nop
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b086      	sub	sp, #24
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	4603      	mov	r3, r0
 8002f02:	60b9      	str	r1, [r7, #8]
 8002f04:	607a      	str	r2, [r7, #4]
 8002f06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f0c:	f7ff ff3e 	bl	8002d8c <__NVIC_GetPriorityGrouping>
 8002f10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	68b9      	ldr	r1, [r7, #8]
 8002f16:	6978      	ldr	r0, [r7, #20]
 8002f18:	f7ff ff8e 	bl	8002e38 <NVIC_EncodePriority>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f22:	4611      	mov	r1, r2
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff ff5d 	bl	8002de4 <__NVIC_SetPriority>
}
 8002f2a:	bf00      	nop
 8002f2c:	3718      	adds	r7, #24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b082      	sub	sp, #8
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	4603      	mov	r3, r0
 8002f3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff ff31 	bl	8002da8 <__NVIC_EnableIRQ>
}
 8002f46:	bf00      	nop
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b082      	sub	sp, #8
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7ff ffa2 	bl	8002ea0 <SysTick_Config>
 8002f5c:	4603      	mov	r3, r0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3708      	adds	r7, #8
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}

08002f66 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002f66:	b580      	push	{r7, lr}
 8002f68:	b084      	sub	sp, #16
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e037      	b.n	8002fec <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f92:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002f96:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	69db      	ldr	r3, [r3, #28]
 8002fbe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68fa      	ldr	r2, [r7, #12]
 8002fcc:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 f97a 	bl	80032c8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}  
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
 8003000:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f893 3020 	ldrb.w	r3, [r3, #32]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_DMA_Start_IT+0x20>
 8003010:	2302      	movs	r3, #2
 8003012:	e04a      	b.n	80030aa <HAL_DMA_Start_IT+0xb6>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003022:	2b01      	cmp	r3, #1
 8003024:	d13a      	bne.n	800309c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2202      	movs	r2, #2
 800302a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 0201 	bic.w	r2, r2, #1
 8003042:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	68b9      	ldr	r1, [r7, #8]
 800304a:	68f8      	ldr	r0, [r7, #12]
 800304c:	f000 f90d 	bl	800326a <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003054:	2b00      	cmp	r3, #0
 8003056:	d008      	beq.n	800306a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f042 020e 	orr.w	r2, r2, #14
 8003066:	601a      	str	r2, [r3, #0]
 8003068:	e00f      	b.n	800308a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 020a 	orr.w	r2, r2, #10
 8003078:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f022 0204 	bic.w	r2, r2, #4
 8003088:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f042 0201 	orr.w	r2, r2, #1
 8003098:	601a      	str	r2, [r3, #0]
 800309a:	e005      	b.n	80030a8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80030a4:	2302      	movs	r3, #2
 80030a6:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80030a8:	7dfb      	ldrb	r3, [r7, #23]
} 
 80030aa:	4618      	mov	r0, r3
 80030ac:	3718      	adds	r7, #24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b083      	sub	sp, #12
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d008      	beq.n	80030d6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2204      	movs	r2, #4
 80030c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e020      	b.n	8003118 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 020e 	bic.w	r2, r2, #14
 80030e4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 0201 	bic.w	r2, r2, #1
 80030f4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030fe:	2101      	movs	r1, #1
 8003100:	fa01 f202 	lsl.w	r2, r1, r2
 8003104:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}
 8003118:	4618      	mov	r0, r3
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	2204      	movs	r2, #4
 8003142:	409a      	lsls	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	4013      	ands	r3, r2
 8003148:	2b00      	cmp	r3, #0
 800314a:	d024      	beq.n	8003196 <HAL_DMA_IRQHandler+0x72>
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f003 0304 	and.w	r3, r3, #4
 8003152:	2b00      	cmp	r3, #0
 8003154:	d01f      	beq.n	8003196 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0320 	and.w	r3, r3, #32
 8003160:	2b00      	cmp	r3, #0
 8003162:	d107      	bne.n	8003174 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 0204 	bic.w	r2, r2, #4
 8003172:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317c:	2104      	movs	r1, #4
 800317e:	fa01 f202 	lsl.w	r2, r1, r2
 8003182:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003188:	2b00      	cmp	r3, #0
 800318a:	d06a      	beq.n	8003262 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003194:	e065      	b.n	8003262 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	2202      	movs	r2, #2
 800319c:	409a      	lsls	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	4013      	ands	r3, r2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d02c      	beq.n	8003200 <HAL_DMA_IRQHandler+0xdc>
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d027      	beq.n	8003200 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0320 	and.w	r3, r3, #32
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10b      	bne.n	80031d6 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 020a 	bic.w	r2, r2, #10
 80031cc:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031de:	2102      	movs	r1, #2
 80031e0:	fa01 f202 	lsl.w	r2, r1, r2
 80031e4:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d035      	beq.n	8003262 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80031fe:	e030      	b.n	8003262 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003204:	2208      	movs	r2, #8
 8003206:	409a      	lsls	r2, r3
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4013      	ands	r3, r2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d028      	beq.n	8003262 <HAL_DMA_IRQHandler+0x13e>
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	f003 0308 	and.w	r3, r3, #8
 8003216:	2b00      	cmp	r3, #0
 8003218:	d023      	beq.n	8003262 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 020e 	bic.w	r2, r2, #14
 8003228:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003232:	2101      	movs	r1, #1
 8003234:	fa01 f202 	lsl.w	r2, r1, r2
 8003238:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003254:	2b00      	cmp	r3, #0
 8003256:	d004      	beq.n	8003262 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	4798      	blx	r3
    }
  }
}  
 8003260:	e7ff      	b.n	8003262 <HAL_DMA_IRQHandler+0x13e>
 8003262:	bf00      	nop
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800326a:	b480      	push	{r7}
 800326c:	b085      	sub	sp, #20
 800326e:	af00      	add	r7, sp, #0
 8003270:	60f8      	str	r0, [r7, #12]
 8003272:	60b9      	str	r1, [r7, #8]
 8003274:	607a      	str	r2, [r7, #4]
 8003276:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003280:	2101      	movs	r1, #1
 8003282:	fa01 f202 	lsl.w	r2, r1, r2
 8003286:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	2b10      	cmp	r3, #16
 8003296:	d108      	bne.n	80032aa <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80032a8:	e007      	b.n	80032ba <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	60da      	str	r2, [r3, #12]
}
 80032ba:	bf00      	nop
 80032bc:	3714      	adds	r7, #20
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
	...

080032c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	461a      	mov	r2, r3
 80032d6:	4b09      	ldr	r3, [pc, #36]	; (80032fc <DMA_CalcBaseAndBitshift+0x34>)
 80032d8:	4413      	add	r3, r2
 80032da:	4a09      	ldr	r2, [pc, #36]	; (8003300 <DMA_CalcBaseAndBitshift+0x38>)
 80032dc:	fba2 2303 	umull	r2, r3, r2, r3
 80032e0:	091b      	lsrs	r3, r3, #4
 80032e2:	009a      	lsls	r2, r3, #2
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a06      	ldr	r2, [pc, #24]	; (8003304 <DMA_CalcBaseAndBitshift+0x3c>)
 80032ec:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	bffdfff8 	.word	0xbffdfff8
 8003300:	cccccccd 	.word	0xcccccccd
 8003304:	40020000 	.word	0x40020000

08003308 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003308:	b480      	push	{r7}
 800330a:	b087      	sub	sp, #28
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003312:	2300      	movs	r3, #0
 8003314:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003316:	e14e      	b.n	80035b6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	2101      	movs	r1, #1
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	fa01 f303 	lsl.w	r3, r1, r3
 8003324:	4013      	ands	r3, r2
 8003326:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2b00      	cmp	r3, #0
 800332c:	f000 8140 	beq.w	80035b0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d00b      	beq.n	8003350 <HAL_GPIO_Init+0x48>
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	2b02      	cmp	r3, #2
 800333e:	d007      	beq.n	8003350 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003344:	2b11      	cmp	r3, #17
 8003346:	d003      	beq.n	8003350 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2b12      	cmp	r3, #18
 800334e:	d130      	bne.n	80033b2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	2203      	movs	r2, #3
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	43db      	mvns	r3, r3
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	4013      	ands	r3, r2
 8003366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	68da      	ldr	r2, [r3, #12]
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003386:	2201      	movs	r2, #1
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43db      	mvns	r3, r3
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4013      	ands	r3, r2
 8003394:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	091b      	lsrs	r3, r3, #4
 800339c:	f003 0201 	and.w	r2, r3, #1
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	2203      	movs	r2, #3
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	43db      	mvns	r3, r3
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	4013      	ands	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	689a      	ldr	r2, [r3, #8]
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	4313      	orrs	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d003      	beq.n	80033f2 <HAL_GPIO_Init+0xea>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b12      	cmp	r3, #18
 80033f0:	d123      	bne.n	800343a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	08da      	lsrs	r2, r3, #3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	3208      	adds	r2, #8
 80033fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	220f      	movs	r2, #15
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43db      	mvns	r3, r3
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	4013      	ands	r3, r2
 8003414:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	691a      	ldr	r2, [r3, #16]
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	4313      	orrs	r3, r2
 800342a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	08da      	lsrs	r2, r3, #3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3208      	adds	r2, #8
 8003434:	6939      	ldr	r1, [r7, #16]
 8003436:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	2203      	movs	r2, #3
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	43db      	mvns	r3, r3
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	4013      	ands	r3, r2
 8003450:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 0203 	and.w	r2, r3, #3
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	f000 809a 	beq.w	80035b0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800347c:	4b55      	ldr	r3, [pc, #340]	; (80035d4 <HAL_GPIO_Init+0x2cc>)
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	4a54      	ldr	r2, [pc, #336]	; (80035d4 <HAL_GPIO_Init+0x2cc>)
 8003482:	f043 0301 	orr.w	r3, r3, #1
 8003486:	6193      	str	r3, [r2, #24]
 8003488:	4b52      	ldr	r3, [pc, #328]	; (80035d4 <HAL_GPIO_Init+0x2cc>)
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	f003 0301 	and.w	r3, r3, #1
 8003490:	60bb      	str	r3, [r7, #8]
 8003492:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003494:	4a50      	ldr	r2, [pc, #320]	; (80035d8 <HAL_GPIO_Init+0x2d0>)
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	089b      	lsrs	r3, r3, #2
 800349a:	3302      	adds	r3, #2
 800349c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	220f      	movs	r2, #15
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	4013      	ands	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80034be:	d013      	beq.n	80034e8 <HAL_GPIO_Init+0x1e0>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a46      	ldr	r2, [pc, #280]	; (80035dc <HAL_GPIO_Init+0x2d4>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d00d      	beq.n	80034e4 <HAL_GPIO_Init+0x1dc>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a45      	ldr	r2, [pc, #276]	; (80035e0 <HAL_GPIO_Init+0x2d8>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d007      	beq.n	80034e0 <HAL_GPIO_Init+0x1d8>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a44      	ldr	r2, [pc, #272]	; (80035e4 <HAL_GPIO_Init+0x2dc>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d101      	bne.n	80034dc <HAL_GPIO_Init+0x1d4>
 80034d8:	2303      	movs	r3, #3
 80034da:	e006      	b.n	80034ea <HAL_GPIO_Init+0x1e2>
 80034dc:	2305      	movs	r3, #5
 80034de:	e004      	b.n	80034ea <HAL_GPIO_Init+0x1e2>
 80034e0:	2302      	movs	r3, #2
 80034e2:	e002      	b.n	80034ea <HAL_GPIO_Init+0x1e2>
 80034e4:	2301      	movs	r3, #1
 80034e6:	e000      	b.n	80034ea <HAL_GPIO_Init+0x1e2>
 80034e8:	2300      	movs	r3, #0
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	f002 0203 	and.w	r2, r2, #3
 80034f0:	0092      	lsls	r2, r2, #2
 80034f2:	4093      	lsls	r3, r2
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80034fa:	4937      	ldr	r1, [pc, #220]	; (80035d8 <HAL_GPIO_Init+0x2d0>)
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	089b      	lsrs	r3, r3, #2
 8003500:	3302      	adds	r3, #2
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003508:	4b37      	ldr	r3, [pc, #220]	; (80035e8 <HAL_GPIO_Init+0x2e0>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	43db      	mvns	r3, r3
 8003512:	693a      	ldr	r2, [r7, #16]
 8003514:	4013      	ands	r3, r2
 8003516:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d003      	beq.n	800352c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	4313      	orrs	r3, r2
 800352a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800352c:	4a2e      	ldr	r2, [pc, #184]	; (80035e8 <HAL_GPIO_Init+0x2e0>)
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003532:	4b2d      	ldr	r3, [pc, #180]	; (80035e8 <HAL_GPIO_Init+0x2e0>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	43db      	mvns	r3, r3
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	4013      	ands	r3, r2
 8003540:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d003      	beq.n	8003556 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	4313      	orrs	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003556:	4a24      	ldr	r2, [pc, #144]	; (80035e8 <HAL_GPIO_Init+0x2e0>)
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800355c:	4b22      	ldr	r3, [pc, #136]	; (80035e8 <HAL_GPIO_Init+0x2e0>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	43db      	mvns	r3, r3
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	4013      	ands	r3, r2
 800356a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d003      	beq.n	8003580 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	4313      	orrs	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003580:	4a19      	ldr	r2, [pc, #100]	; (80035e8 <HAL_GPIO_Init+0x2e0>)
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003586:	4b18      	ldr	r3, [pc, #96]	; (80035e8 <HAL_GPIO_Init+0x2e0>)
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	43db      	mvns	r3, r3
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	4013      	ands	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d003      	beq.n	80035aa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80035aa:	4a0f      	ldr	r2, [pc, #60]	; (80035e8 <HAL_GPIO_Init+0x2e0>)
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	3301      	adds	r3, #1
 80035b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	fa22 f303 	lsr.w	r3, r2, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f47f aea9 	bne.w	8003318 <HAL_GPIO_Init+0x10>
  }
}
 80035c6:	bf00      	nop
 80035c8:	371c      	adds	r7, #28
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	40021000 	.word	0x40021000
 80035d8:	40010000 	.word	0x40010000
 80035dc:	48000400 	.word	0x48000400
 80035e0:	48000800 	.word	0x48000800
 80035e4:	48000c00 	.word	0x48000c00
 80035e8:	40010400 	.word	0x40010400

080035ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	460b      	mov	r3, r1
 80035f6:	807b      	strh	r3, [r7, #2]
 80035f8:	4613      	mov	r3, r2
 80035fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035fc:	787b      	ldrb	r3, [r7, #1]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d003      	beq.n	800360a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003602:	887a      	ldrh	r2, [r7, #2]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003608:	e002      	b.n	8003610 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800360a:	887a      	ldrh	r2, [r7, #2]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e0ba      	b.n	80037a4 <HAL_HRTIM_Init+0x188>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2202      	movs	r2, #2
 8003632:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d02e      	beq.n	80036d0 <HAL_HRTIM_Init+0xb4>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a4d      	ldr	r2, [pc, #308]	; (80037ac <HAL_HRTIM_Init+0x190>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d10b      	bne.n	8003694 <HAL_HRTIM_Init+0x78>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 800367c:	4b4c      	ldr	r3, [pc, #304]	; (80037b0 <HAL_HRTIM_Init+0x194>)
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	4a4b      	ldr	r2, [pc, #300]	; (80037b0 <HAL_HRTIM_Init+0x194>)
 8003682:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003686:	6193      	str	r3, [r2, #24]
 8003688:	4b49      	ldr	r3, [pc, #292]	; (80037b0 <HAL_HRTIM_Init+0x194>)
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80036a2:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036b8:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f7fe f8e3 	bl	800189c <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d012      	beq.n	8003708 <HAL_HRTIM_Init+0xec>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036f0:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8003718:	2300      	movs	r3, #0
 800371a:	75fb      	strb	r3, [r7, #23]
 800371c:	e03e      	b.n	800379c <HAL_HRTIM_Init+0x180>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 800371e:	7dfa      	ldrb	r2, [r7, #23]
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	00db      	lsls	r3, r3, #3
 8003726:	1a9b      	subs	r3, r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	440b      	add	r3, r1
 800372c:	3318      	adds	r3, #24
 800372e:	2200      	movs	r2, #0
 8003730:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8003732:	7dfa      	ldrb	r2, [r7, #23]
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	4613      	mov	r3, r2
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	1a9b      	subs	r3, r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	440b      	add	r3, r1
 8003740:	331c      	adds	r3, #28
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8003746:	7dfa      	ldrb	r2, [r7, #23]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	1a9b      	subs	r3, r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	3320      	adds	r3, #32
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800375a:	7dfa      	ldrb	r2, [r7, #23]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	00db      	lsls	r3, r3, #3
 8003762:	1a9b      	subs	r3, r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	3324      	adds	r3, #36	; 0x24
 800376a:	2200      	movs	r2, #0
 800376c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 800376e:	7dfa      	ldrb	r2, [r7, #23]
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	4613      	mov	r3, r2
 8003774:	00db      	lsls	r3, r3, #3
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	3328      	adds	r3, #40	; 0x28
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8003782:	7dfa      	ldrb	r2, [r7, #23]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	1a9b      	subs	r3, r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	3330      	adds	r3, #48	; 0x30
 8003792:	2200      	movs	r2, #0
 8003794:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8003796:	7dfb      	ldrb	r3, [r7, #23]
 8003798:	3301      	adds	r3, #1
 800379a:	75fb      	strb	r3, [r7, #23]
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 800379c:	7dfb      	ldrb	r3, [r7, #23]
 800379e:	2b05      	cmp	r3, #5
 80037a0:	d9bd      	bls.n	800371e <HAL_HRTIM_Init+0x102>
  }

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40017400 	.word	0x40017400
 80037b0:	40021000 	.word	0x40021000

080037b4 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d101      	bne.n	80037d0 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 80037cc:	2302      	movs	r3, #2
 80037ce:	e015      	b.n	80037fc <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	2b05      	cmp	r3, #5
 80037dc:	d104      	bne.n	80037e8 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	f000 fb53 	bl	8003e8c <HRTIM_MasterBase_Config>
 80037e6:	e004      	b.n	80037f2 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	68b9      	ldr	r1, [r7, #8]
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f000 fb7c 	bl	8003eea <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8003816:	b2db      	uxtb	r3, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d101      	bne.n	8003820 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 800381c:	2302      	movs	r3, #2
 800381e:	e05f      	b.n	80038e0 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8003826:	2b01      	cmp	r3, #1
 8003828:	d101      	bne.n	800382e <HAL_HRTIM_WaveformTimerConfig+0x2a>
 800382a:	2302      	movs	r3, #2
 800382c:	e058      	b.n	80038e0 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2201      	movs	r2, #1
 8003832:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2202      	movs	r2, #2
 800383a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b05      	cmp	r3, #5
 8003842:	d104      	bne.n	800384e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8003844:	6879      	ldr	r1, [r7, #4]
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 fb8f 	bl	8003f6a <HRTIM_MasterWaveform_Config>
 800384c:	e004      	b.n	8003858 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 fbf0 	bl	8004038 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6819      	ldr	r1, [r3, #0]
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	4613      	mov	r3, r2
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	1a9b      	subs	r3, r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4403      	add	r3, r0
 800386a:	3320      	adds	r3, #32
 800386c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6859      	ldr	r1, [r3, #4]
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	4613      	mov	r3, r2
 8003878:	00db      	lsls	r3, r3, #3
 800387a:	1a9b      	subs	r3, r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	4403      	add	r3, r0
 8003880:	3324      	adds	r3, #36	; 0x24
 8003882:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6899      	ldr	r1, [r3, #8]
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	68ba      	ldr	r2, [r7, #8]
 800388c:	4613      	mov	r3, r2
 800388e:	00db      	lsls	r3, r3, #3
 8003890:	1a9b      	subs	r3, r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	4403      	add	r3, r0
 8003896:	3328      	adds	r3, #40	; 0x28
 8003898:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68d9      	ldr	r1, [r3, #12]
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	4613      	mov	r3, r2
 80038a4:	00db      	lsls	r3, r3, #3
 80038a6:	1a9b      	subs	r3, r3, r2
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	4403      	add	r3, r0
 80038ac:	332c      	adds	r3, #44	; 0x2c
 80038ae:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6919      	ldr	r1, [r3, #16]
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	4613      	mov	r3, r2
 80038ba:	00db      	lsls	r3, r3, #3
 80038bc:	1a9b      	subs	r3, r3, r2
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	4403      	add	r3, r0
 80038c2:	3330      	adds	r3, #48	; 0x30
 80038c4:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80038c6:	68b9      	ldr	r1, [r7, #8]
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f000 fdab 	bl	8004424 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3710      	adds	r7, #16
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef * hhrtim,
                                           uint32_t TimerIdx,
                                           HRTIM_DeadTimeCfgTypeDef* pDeadTimeCfg)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d101      	bne.n	8003904 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
     return HAL_BUSY;
 8003900:	2302      	movs	r3, #2
 8003902:	e067      	b.n	80039d4 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800390a:	2b01      	cmp	r3, #1
 800390c:	d101      	bne.n	8003912 <HAL_HRTIM_DeadTimeConfig+0x2a>
 800390e:	2302      	movs	r3, #2
 8003910:	e060      	b.n	80039d4 <HAL_HRTIM_DeadTimeConfig+0xec>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2202      	movs	r2, #2
 800391e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800392a:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	4313      	orrs	r3, r2
 8003938:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	4313      	orrs	r3, r2
 8003946:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	4313      	orrs	r3, r2
 8003954:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	4313      	orrs	r3, r2
 8003962:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	695b      	ldr	r3, [r3, #20]
 8003968:	041a      	lsls	r2, r3, #16
 800396a:	4b1d      	ldr	r3, [pc, #116]	; (80039e0 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 800396c:	4013      	ands	r3, r2
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	4313      	orrs	r3, r2
 8003972:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	4313      	orrs	r3, r2
 8003980:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	4313      	orrs	r3, r2
 800398e:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	69db      	ldr	r3, [r3, #28]
 8003994:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	4313      	orrs	r3, r2
 800399c:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	01db      	lsls	r3, r3, #7
 80039a6:	4413      	add	r3, r2
 80039a8:	33b8      	adds	r3, #184	; 0xb8
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	4b0d      	ldr	r3, [pc, #52]	; (80039e4 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 80039ae:	4013      	ands	r3, r2
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	6811      	ldr	r1, [r2, #0]
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	431a      	orrs	r2, r3
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	01db      	lsls	r3, r3, #7
 80039bc:	440b      	add	r3, r1
 80039be:	33b8      	adds	r3, #184	; 0xb8
 80039c0:	601a      	str	r2, [r3, #0]
                 HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
                 HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
                 HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	371c      	adds	r7, #28
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr
 80039e0:	01ff0000 	.word	0x01ff0000
 80039e4:	3c002000 	.word	0x3c002000

080039e8 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
 80039f4:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d101      	bne.n	8003a06 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8003a02:	2302      	movs	r3, #2
 8003a04:	e157      	b.n	8003cb6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d101      	bne.n	8003a14 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e150      	b.n	8003cb6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2202      	movs	r2, #2
 8003a20:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	2b05      	cmp	r3, #5
 8003a28:	d140      	bne.n	8003aac <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	2b07      	cmp	r3, #7
 8003a30:	d82a      	bhi.n	8003a88 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8003a32:	a201      	add	r2, pc, #4	; (adr r2, 8003a38 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8003a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a38:	08003a59 	.word	0x08003a59
 8003a3c:	08003a65 	.word	0x08003a65
 8003a40:	08003a89 	.word	0x08003a89
 8003a44:	08003a71 	.word	0x08003a71
 8003a48:	08003a89 	.word	0x08003a89
 8003a4c:	08003a89 	.word	0x08003a89
 8003a50:	08003a89 	.word	0x08003a89
 8003a54:	08003a7d 	.word	0x08003a7d
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	6812      	ldr	r2, [r2, #0]
 8003a60:	61da      	str	r2, [r3, #28]
        break;
 8003a62:	e01a      	b.n	8003a9a <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	6812      	ldr	r2, [r2, #0]
 8003a6c:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 8003a6e:	e014      	b.n	8003a9a <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	6812      	ldr	r2, [r2, #0]
 8003a78:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 8003a7a:	e00e      	b.n	8003a9a <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	683a      	ldr	r2, [r7, #0]
 8003a82:	6812      	ldr	r2, [r2, #0]
 8003a84:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 8003a86:	e008      	b.n	8003a9a <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2207      	movs	r2, #7
 8003a8c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

        break;
 8003a98:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b07      	cmp	r3, #7
 8003aa4:	f040 80fe 	bne.w	8003ca4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e104      	b.n	8003cb6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	2b07      	cmp	r3, #7
 8003ab2:	f200 80e3 	bhi.w	8003c7c <HAL_HRTIM_WaveformCompareConfig+0x294>
 8003ab6:	a201      	add	r2, pc, #4	; (adr r2, 8003abc <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8003ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003abc:	08003add 	.word	0x08003add
 8003ac0:	08003af1 	.word	0x08003af1
 8003ac4:	08003c7d 	.word	0x08003c7d
 8003ac8:	08003bad 	.word	0x08003bad
 8003acc:	08003c7d 	.word	0x08003c7d
 8003ad0:	08003c7d 	.word	0x08003c7d
 8003ad4:	08003c7d 	.word	0x08003c7d
 8003ad8:	08003bc1 	.word	0x08003bc1
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6819      	ldr	r1, [r3, #0]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	01db      	lsls	r3, r3, #7
 8003ae8:	440b      	add	r3, r1
 8003aea:	339c      	adds	r3, #156	; 0x9c
 8003aec:	601a      	str	r2, [r3, #0]
        break;
 8003aee:	e0d1      	b.n	8003c94 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6819      	ldr	r1, [r3, #0]
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	01db      	lsls	r3, r3, #7
 8003afc:	440b      	add	r3, r1
 8003afe:	33a4      	adds	r3, #164	; 0xa4
 8003b00:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d03f      	beq.n	8003b8a <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	3301      	adds	r3, #1
 8003b12:	01db      	lsls	r3, r3, #7
 8003b14:	4413      	add	r3, r2
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	6811      	ldr	r1, [r2, #0]
 8003b1c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	3301      	adds	r3, #1
 8003b24:	01db      	lsls	r3, r3, #7
 8003b26:	440b      	add	r3, r1
 8003b28:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	3301      	adds	r3, #1
 8003b32:	01db      	lsls	r3, r3, #7
 8003b34:	4413      	add	r3, r2
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	68f9      	ldr	r1, [r7, #12]
 8003b3e:	6809      	ldr	r1, [r1, #0]
 8003b40:	431a      	orrs	r2, r3
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	3301      	adds	r3, #1
 8003b46:	01db      	lsls	r3, r3, #7
 8003b48:	440b      	add	r3, r1
 8003b4a:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b54:	d109      	bne.n	8003b6a <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6819      	ldr	r1, [r3, #0]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	01db      	lsls	r3, r3, #7
 8003b62:	440b      	add	r3, r1
 8003b64:	339c      	adds	r3, #156	; 0x9c
 8003b66:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8003b68:	e091      	b.n	8003c8e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003b72:	f040 808c 	bne.w	8003c8e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6819      	ldr	r1, [r3, #0]
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	689a      	ldr	r2, [r3, #8]
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	01db      	lsls	r3, r3, #7
 8003b82:	440b      	add	r3, r1
 8003b84:	33a8      	adds	r3, #168	; 0xa8
 8003b86:	601a      	str	r2, [r3, #0]
         break;
 8003b88:	e081      	b.n	8003c8e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	3301      	adds	r3, #1
 8003b92:	01db      	lsls	r3, r3, #7
 8003b94:	4413      	add	r3, r2
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	6811      	ldr	r1, [r2, #0]
 8003b9c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	01db      	lsls	r3, r3, #7
 8003ba6:	440b      	add	r3, r1
 8003ba8:	601a      	str	r2, [r3, #0]
         break;
 8003baa:	e070      	b.n	8003c8e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6819      	ldr	r1, [r3, #0]
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	01db      	lsls	r3, r3, #7
 8003bb8:	440b      	add	r3, r1
 8003bba:	33a8      	adds	r3, #168	; 0xa8
 8003bbc:	601a      	str	r2, [r3, #0]
        break;
 8003bbe:	e069      	b.n	8003c94 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6819      	ldr	r1, [r3, #0]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	01db      	lsls	r3, r3, #7
 8003bcc:	440b      	add	r3, r1
 8003bce:	33ac      	adds	r3, #172	; 0xac
 8003bd0:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d03f      	beq.n	8003c5a <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	3301      	adds	r3, #1
 8003be2:	01db      	lsls	r3, r3, #7
 8003be4:	4413      	add	r3, r2
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	6811      	ldr	r1, [r2, #0]
 8003bec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	01db      	lsls	r3, r3, #7
 8003bf6:	440b      	add	r3, r1
 8003bf8:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	3301      	adds	r3, #1
 8003c02:	01db      	lsls	r3, r3, #7
 8003c04:	4413      	add	r3, r2
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	68f9      	ldr	r1, [r7, #12]
 8003c10:	6809      	ldr	r1, [r1, #0]
 8003c12:	431a      	orrs	r2, r3
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	3301      	adds	r3, #1
 8003c18:	01db      	lsls	r3, r3, #7
 8003c1a:	440b      	add	r3, r1
 8003c1c:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c26:	d109      	bne.n	8003c3c <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6819      	ldr	r1, [r3, #0]
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	01db      	lsls	r3, r3, #7
 8003c34:	440b      	add	r3, r1
 8003c36:	339c      	adds	r3, #156	; 0x9c
 8003c38:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 8003c3a:	e02a      	b.n	8003c92 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003c44:	d125      	bne.n	8003c92 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6819      	ldr	r1, [r3, #0]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	689a      	ldr	r2, [r3, #8]
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	01db      	lsls	r3, r3, #7
 8003c52:	440b      	add	r3, r1
 8003c54:	33a8      	adds	r3, #168	; 0xa8
 8003c56:	601a      	str	r2, [r3, #0]
         break;
 8003c58:	e01b      	b.n	8003c92 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	3301      	adds	r3, #1
 8003c62:	01db      	lsls	r3, r3, #7
 8003c64:	4413      	add	r3, r2
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	6811      	ldr	r1, [r2, #0]
 8003c6c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	3301      	adds	r3, #1
 8003c74:	01db      	lsls	r3, r3, #7
 8003c76:	440b      	add	r3, r1
 8003c78:	601a      	str	r2, [r3, #0]
         break;
 8003c7a:	e00a      	b.n	8003c92 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2207      	movs	r2, #7
 8003c80:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

      break;
 8003c8c:	e002      	b.n	8003c94 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8003c8e:	bf00      	nop
 8003c90:	e000      	b.n	8003c94 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8003c92:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	2b07      	cmp	r3, #7
 8003c9e:	d101      	bne.n	8003ca4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e008      	b.n	8003cb6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3714      	adds	r7, #20
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop

08003cc4 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
 8003cd0:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d101      	bne.n	8003ce2 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8003cde:	2302      	movs	r3, #2
 8003ce0:	e01d      	b.n	8003d1e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d101      	bne.n	8003cf0 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8003cec:	2302      	movs	r3, #2
 8003cee:	e016      	b.n	8003d1e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	68b9      	ldr	r1, [r7, #8]
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f000 fad6 	bl	80042b8 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b083      	sub	sp, #12
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
 8003d2e:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d101      	bne.n	8003d3e <HAL_HRTIM_WaveformOutputStart+0x18>
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	e01a      	b.n	8003d74 <HAL_HRTIM_WaveformOutputStart+0x4e>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2202      	movs	r2, #2
 8003d4a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f8d3 1394 	ldr.w	r1, [r3, #916]	; 0x394
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	683a      	ldr	r2, [r7, #0]
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <HAL_HRTIM_WaveformOutputStop>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStop(HRTIM_HandleTypeDef * hhrtim,
                                               uint32_t OutputsToStop)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStop));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d101      	bne.n	8003d98 <HAL_HRTIM_WaveformOutputStop+0x18>
 8003d94:	2302      	movs	r3, #2
 8003d96:	e01a      	b.n	8003dce <HAL_HRTIM_WaveformOutputStop+0x4e>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2202      	movs	r2, #2
 8003da4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.ODISR |= (OutputsToStop);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f8d3 1398 	ldr.w	r1, [r3, #920]	; 0x398
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	430a      	orrs	r2, r1
 8003db8:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_E
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Timers)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
 8003de2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d101      	bne.n	8003df2 <HAL_HRTIM_WaveformCountStart+0x18>
 8003dee:	2302      	movs	r3, #2
 8003df0:	e018      	b.n	8003e24 <HAL_HRTIM_WaveformCountStart+0x4a>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2202      	movs	r2, #2
 8003dfe:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6819      	ldr	r1, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <HAL_HRTIM_UpdateEnable>:
  *                   @arg HRTIM_TIMERUPDATE_E
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_UpdateEnable(HRTIM_HandleTypeDef *hhrtim,
                                          uint32_t Timers)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_TIMERUPDATE(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d101      	bne.n	8003e48 <HAL_HRTIM_UpdateEnable+0x18>
 8003e44:	2302      	movs	r3, #2
 8003e46:	e01b      	b.n	8003e80 <HAL_HRTIM_UpdateEnable+0x50>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2202      	movs	r2, #2
 8003e54:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable timer(s) registers update */
  hhrtim->Instance->sCommonRegs.CR1 &= ~(Timers);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f8d3 1380 	ldr.w	r1, [r3, #896]	; 0x380
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	43da      	mvns	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	400a      	ands	r2, r1
 8003e6a:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
  }
 8003e80:	4618      	mov	r0, r3
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                     HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f023 0307 	bic.w	r3, r3, #7
 8003ea4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f023 0318 	bic.w	r3, r3, #24
 8003eb6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	6812      	ldr	r2, [r2, #0]
 8003ed2:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	6852      	ldr	r2, [r2, #4]
 8003edc:	619a      	str	r2, [r3, #24]
}
 8003ede:	bf00      	nop
 8003ee0:	3714      	adds	r7, #20
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                         uint32_t TimerIdx ,
                                         HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b087      	sub	sp, #28
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	60f8      	str	r0, [r7, #12]
 8003ef2:	60b9      	str	r1, [r7, #8]
 8003ef4:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	3301      	adds	r3, #1
 8003efe:	01db      	lsls	r3, r3, #7
 8003f00:	4413      	add	r3, r2
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f023 0307 	bic.w	r3, r3, #7
 8003f0c:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f023 0318 	bic.w	r3, r3, #24
 8003f1e:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	3301      	adds	r3, #1
 8003f32:	01db      	lsls	r3, r3, #7
 8003f34:	4413      	add	r3, r2
 8003f36:	697a      	ldr	r2, [r7, #20]
 8003f38:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6819      	ldr	r1, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	01db      	lsls	r3, r3, #7
 8003f46:	440b      	add	r3, r1
 8003f48:	3394      	adds	r3, #148	; 0x94
 8003f4a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6819      	ldr	r1, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	01db      	lsls	r3, r3, #7
 8003f58:	440b      	add	r3, r1
 8003f5a:	3398      	adds	r3, #152	; 0x98
 8003f5c:	601a      	str	r2, [r3, #0]
}
 8003f5e:	bf00      	nop
 8003f60:	371c      	adds	r7, #28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                         HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b085      	sub	sp, #20
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
 8003f72:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8003f84:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f023 0320 	bic.w	r3, r3, #32
 8003f8c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	68fa      	ldr	r2, [r7, #12]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f9e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	699b      	ldr	r3, [r3, #24]
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fb0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	69db      	ldr	r3, [r3, #28]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003fc2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	68fa      	ldr	r2, [r7, #12]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload meachanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8003fd4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003fe6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003ffa:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800400c:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004012:	68ba      	ldr	r2, [r7, #8]
 8004014:	4313      	orrs	r3, r2
 8004016:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 800402a:	bf00      	nop
 800402c:	3714      	adds	r7, #20
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
	...

08004038 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8004038:	b480      	push	{r7}
 800403a:	b08b      	sub	sp, #44	; 0x2c
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	3301      	adds	r3, #1
 800404c:	01db      	lsls	r3, r3, #7
 800404e:	4413      	add	r3, r2
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	6811      	ldr	r1, [r2, #0]
 8004056:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	3301      	adds	r3, #1
 800405e:	01db      	lsls	r3, r3, #7
 8004060:	440b      	add	r3, r1
 8004062:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	3301      	adds	r3, #1
 800406c:	01db      	lsls	r3, r3, #7
 800406e:	4413      	add	r3, r2
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	01db      	lsls	r3, r3, #7
 800407c:	4413      	add	r3, r2
 800407e:	33e8      	adds	r3, #232	; 0xe8
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	01db      	lsls	r3, r3, #7
 800408c:	4413      	add	r3, r2
 800408e:	33e4      	adds	r3, #228	; 0xe4
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 800409c:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	f023 0320 	bic.w	r3, r3, #32
 80040a4:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040ac:	4313      	orrs	r3, r2
 80040ae:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 80040b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040b6:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040be:	4313      	orrs	r3, r2
 80040c0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80040c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040c8:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040d0:	4313      	orrs	r3, r2
 80040d2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 80040d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80040da:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040e2:	4313      	orrs	r3, r2
 80040e4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable preload meachanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 80040e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e8:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80040ec:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040f4:	4313      	orrs	r3, r2
 80040f6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 80040f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80040fe:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004106:	4313      	orrs	r3, r2
 8004108:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 800410a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004110:	627b      	str	r3, [r7, #36]	; 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004116:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800411a:	d103      	bne.n	8004124 <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 800411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004122:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800412a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004132:	4313      	orrs	r3, r2
 8004134:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8004136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004138:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800413c:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004144:	4313      	orrs	r3, r2
 8004146:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	f023 73fc 	bic.w	r3, r3, #33030144	; 0x1f80000
 800414e:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004156:	4313      	orrs	r3, r2
 8004158:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	f023 031f 	bic.w	r3, r3, #31
 8004160:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004166:	f003 031f 	and.w	r3, r3, #31
 800416a:	69ba      	ldr	r2, [r7, #24]
 800416c:	4313      	orrs	r3, r2
 800416e:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004176:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800417c:	69ba      	ldr	r2, [r7, #24]
 800417e:	4313      	orrs	r3, r2
 8004180:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004186:	2b00      	cmp	r3, #0
 8004188:	d108      	bne.n	800419c <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004190:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004196:	6a3a      	ldr	r2, [r7, #32]
 8004198:	4313      	orrs	r3, r2
 800419a:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a0:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 80041a4:	d004      	beq.n	80041b0 <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041aa:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 80041ae:	d103      	bne.n	80041b8 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041b4:	2b40      	cmp	r3, #64	; 0x40
 80041b6:	d108      	bne.n	80041ca <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 80041b8:	6a3b      	ldr	r3, [r7, #32]
 80041ba:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
 80041be:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c4:	6a3a      	ldr	r2, [r7, #32]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041ce:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d843      	bhi.n	800425e <HRTIM_TimingUnitWaveform_Config+0x226>
 80041d6:	a201      	add	r2, pc, #4	; (adr r2, 80041dc <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 80041d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041dc:	080041f1 	.word	0x080041f1
 80041e0:	08004207 	.word	0x08004207
 80041e4:	0800421d 	.word	0x0800421d
 80041e8:	08004233 	.word	0x08004233
 80041ec:	08004249 	.word	0x08004249
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80041f6:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	69fa      	ldr	r2, [r7, #28]
 8004200:	4313      	orrs	r3, r2
 8004202:	61fb      	str	r3, [r7, #28]
      break;
 8004204:	e02c      	b.n	8004260 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800420c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	69fa      	ldr	r2, [r7, #28]
 8004216:	4313      	orrs	r3, r2
 8004218:	61fb      	str	r3, [r7, #28]
      break;
 800421a:	e021      	b.n	8004260 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004222:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	69fa      	ldr	r2, [r7, #28]
 800422c:	4313      	orrs	r3, r2
 800422e:	61fb      	str	r3, [r7, #28]
      break;
 8004230:	e016      	b.n	8004260 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004238:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	69fa      	ldr	r2, [r7, #28]
 8004242:	4313      	orrs	r3, r2
 8004244:	61fb      	str	r3, [r7, #28]
      break;
 8004246:	e00b      	b.n	8004260 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800424e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004254:	015b      	lsls	r3, r3, #5
 8004256:	69fa      	ldr	r2, [r7, #28]
 8004258:	4313      	orrs	r3, r2
 800425a:	61fb      	str	r3, [r7, #28]
      break;
 800425c:	e000      	b.n	8004260 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 800425e:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	3301      	adds	r3, #1
 8004268:	01db      	lsls	r3, r3, #7
 800426a:	4413      	add	r3, r2
 800426c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800426e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	01db      	lsls	r3, r3, #7
 8004278:	4413      	add	r3, r2
 800427a:	33e8      	adds	r3, #232	; 0xe8
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	01db      	lsls	r3, r3, #7
 8004288:	4413      	add	r3, r2
 800428a:	33e4      	adds	r3, #228	; 0xe4
 800428c:	6a3a      	ldr	r2, [r7, #32]
 800428e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	01db      	lsls	r3, r3, #7
 8004298:	4413      	add	r3, r2
 800429a:	33d4      	adds	r3, #212	; 0xd4
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	69fa      	ldr	r2, [r7, #28]
 80042a6:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 80042aa:	bf00      	nop
 80042ac:	372c      	adds	r7, #44	; 0x2c
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop

080042b8 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b089      	sub	sp, #36	; 0x24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
 80042c4:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80042c6:	2300      	movs	r3, #0
 80042c8:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	01db      	lsls	r3, r3, #7
 80042d2:	4413      	add	r3, r2
 80042d4:	33e4      	adds	r3, #228	; 0xe4
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	01db      	lsls	r3, r3, #7
 80042e2:	4413      	add	r3, r2
 80042e4:	33b8      	adds	r3, #184	; 0xb8
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	617b      	str	r3, [r7, #20]

  switch (Output)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b10      	cmp	r3, #16
 80042ee:	d01d      	beq.n	800432c <HRTIM_OutputConfig+0x74>
 80042f0:	2b10      	cmp	r3, #16
 80042f2:	d80b      	bhi.n	800430c <HRTIM_OutputConfig+0x54>
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d02c      	beq.n	8004352 <HRTIM_OutputConfig+0x9a>
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d802      	bhi.n	8004302 <HRTIM_OutputConfig+0x4a>
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d015      	beq.n	800432c <HRTIM_OutputConfig+0x74>
      shift = 16U;
      break;
    }

  default:
    break;
 8004300:	e03c      	b.n	800437c <HRTIM_OutputConfig+0xc4>
  switch (Output)
 8004302:	2b04      	cmp	r3, #4
 8004304:	d012      	beq.n	800432c <HRTIM_OutputConfig+0x74>
 8004306:	2b08      	cmp	r3, #8
 8004308:	d023      	beq.n	8004352 <HRTIM_OutputConfig+0x9a>
    break;
 800430a:	e037      	b.n	800437c <HRTIM_OutputConfig+0xc4>
  switch (Output)
 800430c:	2b80      	cmp	r3, #128	; 0x80
 800430e:	d020      	beq.n	8004352 <HRTIM_OutputConfig+0x9a>
 8004310:	2b80      	cmp	r3, #128	; 0x80
 8004312:	d804      	bhi.n	800431e <HRTIM_OutputConfig+0x66>
 8004314:	2b20      	cmp	r3, #32
 8004316:	d01c      	beq.n	8004352 <HRTIM_OutputConfig+0x9a>
 8004318:	2b40      	cmp	r3, #64	; 0x40
 800431a:	d007      	beq.n	800432c <HRTIM_OutputConfig+0x74>
    break;
 800431c:	e02e      	b.n	800437c <HRTIM_OutputConfig+0xc4>
  switch (Output)
 800431e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004322:	d003      	beq.n	800432c <HRTIM_OutputConfig+0x74>
 8004324:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004328:	d013      	beq.n	8004352 <HRTIM_OutputConfig+0x9a>
    break;
 800432a:	e027      	b.n	800437c <HRTIM_OutputConfig+0xc4>
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6819      	ldr	r1, [r3, #0]
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	01db      	lsls	r3, r3, #7
 8004338:	440b      	add	r3, r1
 800433a:	33bc      	adds	r3, #188	; 0xbc
 800433c:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6819      	ldr	r1, [r3, #0]
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	689a      	ldr	r2, [r3, #8]
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	01db      	lsls	r3, r3, #7
 800434a:	440b      	add	r3, r1
 800434c:	33c0      	adds	r3, #192	; 0xc0
 800434e:	601a      	str	r2, [r3, #0]
      break;
 8004350:	e014      	b.n	800437c <HRTIM_OutputConfig+0xc4>
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6819      	ldr	r1, [r3, #0]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	01db      	lsls	r3, r3, #7
 800435e:	440b      	add	r3, r1
 8004360:	33c4      	adds	r3, #196	; 0xc4
 8004362:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6819      	ldr	r1, [r3, #0]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	689a      	ldr	r2, [r3, #8]
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	01db      	lsls	r3, r3, #7
 8004370:	440b      	add	r3, r1
 8004372:	33c8      	adds	r3, #200	; 0xc8
 8004374:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8004376:	2310      	movs	r3, #16
 8004378:	61bb      	str	r3, [r7, #24]
      break;
 800437a:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 800437c:	22fe      	movs	r2, #254	; 0xfe
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8004384:	43db      	mvns	r3, r3
 8004386:	69fa      	ldr	r2, [r7, #28]
 8004388:	4013      	ands	r3, r2
 800438a:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	69fa      	ldr	r2, [r7, #28]
 8004398:	4313      	orrs	r3, r2
 800439a:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	68da      	ldr	r2, [r3, #12]
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	fa02 f303 	lsl.w	r3, r2, r3
 80043a6:	69fa      	ldr	r2, [r7, #28]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	691a      	ldr	r2, [r3, #16]
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	fa02 f303 	lsl.w	r3, r2, r3
 80043b6:	69fa      	ldr	r2, [r7, #28]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	695a      	ldr	r2, [r3, #20]
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	69fa      	ldr	r2, [r7, #28]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	699a      	ldr	r2, [r3, #24]
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	69fa      	ldr	r2, [r7, #28]
 80043d8:	4313      	orrs	r3, r2
 80043da:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	2b08      	cmp	r3, #8
 80043e2:	d111      	bne.n	8004408 <HRTIM_OutputConfig+0x150>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d10c      	bne.n	8004408 <HRTIM_OutputConfig+0x150>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d107      	bne.n	8004408 <HRTIM_OutputConfig+0x150>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	69da      	ldr	r2, [r3, #28]
 80043fc:	69bb      	ldr	r3, [r7, #24]
 80043fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004402:	69fa      	ldr	r2, [r7, #28]
 8004404:	4313      	orrs	r3, r2
 8004406:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	01db      	lsls	r3, r3, #7
 8004410:	4413      	add	r3, r2
 8004412:	33e4      	adds	r3, #228	; 0xe4
 8004414:	69fa      	ldr	r2, [r7, #28]
 8004416:	601a      	str	r2, [r3, #0]
}
 8004418:	bf00      	nop
 800441a:	3724      	adds	r7, #36	; 0x24
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	2b05      	cmp	r3, #5
 8004432:	d851      	bhi.n	80044d8 <HRTIM_ForceRegistersUpdate+0xb4>
 8004434:	a201      	add	r2, pc, #4	; (adr r2, 800443c <HRTIM_ForceRegistersUpdate+0x18>)
 8004436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443a:	bf00      	nop
 800443c:	0800446b 	.word	0x0800446b
 8004440:	08004481 	.word	0x08004481
 8004444:	08004497 	.word	0x08004497
 8004448:	080044ad 	.word	0x080044ad
 800444c:	080044c3 	.word	0x080044c3
 8004450:	08004455 	.word	0x08004455
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f042 0201 	orr.w	r2, r2, #1
 8004464:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8004468:	e037      	b.n	80044da <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f042 0202 	orr.w	r2, r2, #2
 800447a:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 800447e:	e02c      	b.n	80044da <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f042 0204 	orr.w	r2, r2, #4
 8004490:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8004494:	e021      	b.n	80044da <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f042 0208 	orr.w	r2, r2, #8
 80044a6:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80044aa:	e016      	b.n	80044da <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f042 0210 	orr.w	r2, r2, #16
 80044bc:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80044c0:	e00b      	b.n	80044da <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0220 	orr.w	r2, r2, #32
 80044d2:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80044d6:	e000      	b.n	80044da <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 80044d8:	bf00      	nop
  }
}
 80044da:	bf00      	nop
 80044dc:	370c      	adds	r7, #12
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop

080044e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	1d3b      	adds	r3, r7, #4
 80044f2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044f4:	1d3b      	adds	r3, r7, #4
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d102      	bne.n	8004502 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	f000 bef4 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004502:	1d3b      	adds	r3, r7, #4
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 816a 	beq.w	80047e6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004512:	4bb3      	ldr	r3, [pc, #716]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f003 030c 	and.w	r3, r3, #12
 800451a:	2b04      	cmp	r3, #4
 800451c:	d00c      	beq.n	8004538 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800451e:	4bb0      	ldr	r3, [pc, #704]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f003 030c 	and.w	r3, r3, #12
 8004526:	2b08      	cmp	r3, #8
 8004528:	d159      	bne.n	80045de <HAL_RCC_OscConfig+0xf6>
 800452a:	4bad      	ldr	r3, [pc, #692]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004532:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004536:	d152      	bne.n	80045de <HAL_RCC_OscConfig+0xf6>
 8004538:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800453c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004540:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004544:	fa93 f3a3 	rbit	r3, r3
 8004548:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800454c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004550:	fab3 f383 	clz	r3, r3
 8004554:	b2db      	uxtb	r3, r3
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	b2db      	uxtb	r3, r3
 800455a:	f043 0301 	orr.w	r3, r3, #1
 800455e:	b2db      	uxtb	r3, r3
 8004560:	2b01      	cmp	r3, #1
 8004562:	d102      	bne.n	800456a <HAL_RCC_OscConfig+0x82>
 8004564:	4b9e      	ldr	r3, [pc, #632]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	e015      	b.n	8004596 <HAL_RCC_OscConfig+0xae>
 800456a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800456e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004572:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004576:	fa93 f3a3 	rbit	r3, r3
 800457a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800457e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004582:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004586:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800458a:	fa93 f3a3 	rbit	r3, r3
 800458e:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004592:	4b93      	ldr	r3, [pc, #588]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004596:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800459a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800459e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80045a2:	fa92 f2a2 	rbit	r2, r2
 80045a6:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80045aa:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80045ae:	fab2 f282 	clz	r2, r2
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	f042 0220 	orr.w	r2, r2, #32
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	f002 021f 	and.w	r2, r2, #31
 80045be:	2101      	movs	r1, #1
 80045c0:	fa01 f202 	lsl.w	r2, r1, r2
 80045c4:	4013      	ands	r3, r2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 810c 	beq.w	80047e4 <HAL_RCC_OscConfig+0x2fc>
 80045cc:	1d3b      	adds	r3, r7, #4
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	f040 8106 	bne.w	80047e4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	f000 be86 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045de:	1d3b      	adds	r3, r7, #4
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045e8:	d106      	bne.n	80045f8 <HAL_RCC_OscConfig+0x110>
 80045ea:	4b7d      	ldr	r3, [pc, #500]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a7c      	ldr	r2, [pc, #496]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80045f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	e030      	b.n	800465a <HAL_RCC_OscConfig+0x172>
 80045f8:	1d3b      	adds	r3, r7, #4
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10c      	bne.n	800461c <HAL_RCC_OscConfig+0x134>
 8004602:	4b77      	ldr	r3, [pc, #476]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a76      	ldr	r2, [pc, #472]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004608:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800460c:	6013      	str	r3, [r2, #0]
 800460e:	4b74      	ldr	r3, [pc, #464]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a73      	ldr	r2, [pc, #460]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004614:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004618:	6013      	str	r3, [r2, #0]
 800461a:	e01e      	b.n	800465a <HAL_RCC_OscConfig+0x172>
 800461c:	1d3b      	adds	r3, r7, #4
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004626:	d10c      	bne.n	8004642 <HAL_RCC_OscConfig+0x15a>
 8004628:	4b6d      	ldr	r3, [pc, #436]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a6c      	ldr	r2, [pc, #432]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800462e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004632:	6013      	str	r3, [r2, #0]
 8004634:	4b6a      	ldr	r3, [pc, #424]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a69      	ldr	r2, [pc, #420]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800463a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800463e:	6013      	str	r3, [r2, #0]
 8004640:	e00b      	b.n	800465a <HAL_RCC_OscConfig+0x172>
 8004642:	4b67      	ldr	r3, [pc, #412]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a66      	ldr	r2, [pc, #408]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004648:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800464c:	6013      	str	r3, [r2, #0]
 800464e:	4b64      	ldr	r3, [pc, #400]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a63      	ldr	r2, [pc, #396]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 8004654:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004658:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800465a:	4b61      	ldr	r3, [pc, #388]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800465c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800465e:	f023 020f 	bic.w	r2, r3, #15
 8004662:	1d3b      	adds	r3, r7, #4
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	495d      	ldr	r1, [pc, #372]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800466a:	4313      	orrs	r3, r2
 800466c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800466e:	1d3b      	adds	r3, r7, #4
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d059      	beq.n	800472c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004678:	f7fd fb18 	bl	8001cac <HAL_GetTick>
 800467c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004680:	e00a      	b.n	8004698 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004682:	f7fd fb13 	bl	8001cac <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b64      	cmp	r3, #100	; 0x64
 8004690:	d902      	bls.n	8004698 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	f000 be29 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
 8004698:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800469c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80046a4:	fa93 f3a3 	rbit	r3, r3
 80046a8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80046ac:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046b0:	fab3 f383 	clz	r3, r3
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	095b      	lsrs	r3, r3, #5
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d102      	bne.n	80046ca <HAL_RCC_OscConfig+0x1e2>
 80046c4:	4b46      	ldr	r3, [pc, #280]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	e015      	b.n	80046f6 <HAL_RCC_OscConfig+0x20e>
 80046ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046ce:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80046d6:	fa93 f3a3 	rbit	r3, r3
 80046da:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80046de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046e2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80046e6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80046ea:	fa93 f3a3 	rbit	r3, r3
 80046ee:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80046f2:	4b3b      	ldr	r3, [pc, #236]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80046f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80046fa:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80046fe:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004702:	fa92 f2a2 	rbit	r2, r2
 8004706:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800470a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800470e:	fab2 f282 	clz	r2, r2
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	f042 0220 	orr.w	r2, r2, #32
 8004718:	b2d2      	uxtb	r2, r2
 800471a:	f002 021f 	and.w	r2, r2, #31
 800471e:	2101      	movs	r1, #1
 8004720:	fa01 f202 	lsl.w	r2, r1, r2
 8004724:	4013      	ands	r3, r2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d0ab      	beq.n	8004682 <HAL_RCC_OscConfig+0x19a>
 800472a:	e05c      	b.n	80047e6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800472c:	f7fd fabe 	bl	8001cac <HAL_GetTick>
 8004730:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004734:	e00a      	b.n	800474c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004736:	f7fd fab9 	bl	8001cac <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b64      	cmp	r3, #100	; 0x64
 8004744:	d902      	bls.n	800474c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	f000 bdcf 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
 800474c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004750:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004754:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004758:	fa93 f3a3 	rbit	r3, r3
 800475c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004760:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004764:	fab3 f383 	clz	r3, r3
 8004768:	b2db      	uxtb	r3, r3
 800476a:	095b      	lsrs	r3, r3, #5
 800476c:	b2db      	uxtb	r3, r3
 800476e:	f043 0301 	orr.w	r3, r3, #1
 8004772:	b2db      	uxtb	r3, r3
 8004774:	2b01      	cmp	r3, #1
 8004776:	d102      	bne.n	800477e <HAL_RCC_OscConfig+0x296>
 8004778:	4b19      	ldr	r3, [pc, #100]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	e015      	b.n	80047aa <HAL_RCC_OscConfig+0x2c2>
 800477e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004782:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004786:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800478a:	fa93 f3a3 	rbit	r3, r3
 800478e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004792:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004796:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800479a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800479e:	fa93 f3a3 	rbit	r3, r3
 80047a2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80047a6:	4b0e      	ldr	r3, [pc, #56]	; (80047e0 <HAL_RCC_OscConfig+0x2f8>)
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80047ae:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80047b2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80047b6:	fa92 f2a2 	rbit	r2, r2
 80047ba:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80047be:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80047c2:	fab2 f282 	clz	r2, r2
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	f042 0220 	orr.w	r2, r2, #32
 80047cc:	b2d2      	uxtb	r2, r2
 80047ce:	f002 021f 	and.w	r2, r2, #31
 80047d2:	2101      	movs	r1, #1
 80047d4:	fa01 f202 	lsl.w	r2, r1, r2
 80047d8:	4013      	ands	r3, r2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1ab      	bne.n	8004736 <HAL_RCC_OscConfig+0x24e>
 80047de:	e002      	b.n	80047e6 <HAL_RCC_OscConfig+0x2fe>
 80047e0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047e6:	1d3b      	adds	r3, r7, #4
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0302 	and.w	r3, r3, #2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 816f 	beq.w	8004ad4 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80047f6:	4bd0      	ldr	r3, [pc, #832]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f003 030c 	and.w	r3, r3, #12
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00b      	beq.n	800481a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004802:	4bcd      	ldr	r3, [pc, #820]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f003 030c 	and.w	r3, r3, #12
 800480a:	2b08      	cmp	r3, #8
 800480c:	d16c      	bne.n	80048e8 <HAL_RCC_OscConfig+0x400>
 800480e:	4bca      	ldr	r3, [pc, #808]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d166      	bne.n	80048e8 <HAL_RCC_OscConfig+0x400>
 800481a:	2302      	movs	r3, #2
 800481c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004820:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004824:	fa93 f3a3 	rbit	r3, r3
 8004828:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800482c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004830:	fab3 f383 	clz	r3, r3
 8004834:	b2db      	uxtb	r3, r3
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	b2db      	uxtb	r3, r3
 800483a:	f043 0301 	orr.w	r3, r3, #1
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b01      	cmp	r3, #1
 8004842:	d102      	bne.n	800484a <HAL_RCC_OscConfig+0x362>
 8004844:	4bbc      	ldr	r3, [pc, #752]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	e013      	b.n	8004872 <HAL_RCC_OscConfig+0x38a>
 800484a:	2302      	movs	r3, #2
 800484c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004850:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004854:	fa93 f3a3 	rbit	r3, r3
 8004858:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800485c:	2302      	movs	r3, #2
 800485e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004862:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004866:	fa93 f3a3 	rbit	r3, r3
 800486a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800486e:	4bb2      	ldr	r3, [pc, #712]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004872:	2202      	movs	r2, #2
 8004874:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004878:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800487c:	fa92 f2a2 	rbit	r2, r2
 8004880:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004884:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004888:	fab2 f282 	clz	r2, r2
 800488c:	b2d2      	uxtb	r2, r2
 800488e:	f042 0220 	orr.w	r2, r2, #32
 8004892:	b2d2      	uxtb	r2, r2
 8004894:	f002 021f 	and.w	r2, r2, #31
 8004898:	2101      	movs	r1, #1
 800489a:	fa01 f202 	lsl.w	r2, r1, r2
 800489e:	4013      	ands	r3, r2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d007      	beq.n	80048b4 <HAL_RCC_OscConfig+0x3cc>
 80048a4:	1d3b      	adds	r3, r7, #4
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d002      	beq.n	80048b4 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	f000 bd1b 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b4:	4ba0      	ldr	r3, [pc, #640]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048bc:	1d3b      	adds	r3, r7, #4
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	21f8      	movs	r1, #248	; 0xf8
 80048c4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80048cc:	fa91 f1a1 	rbit	r1, r1
 80048d0:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80048d4:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80048d8:	fab1 f181 	clz	r1, r1
 80048dc:	b2c9      	uxtb	r1, r1
 80048de:	408b      	lsls	r3, r1
 80048e0:	4995      	ldr	r1, [pc, #596]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048e6:	e0f5      	b.n	8004ad4 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048e8:	1d3b      	adds	r3, r7, #4
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	f000 8085 	beq.w	80049fe <HAL_RCC_OscConfig+0x516>
 80048f4:	2301      	movs	r3, #1
 80048f6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fa:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80048fe:	fa93 f3a3 	rbit	r3, r3
 8004902:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004906:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800490a:	fab3 f383 	clz	r3, r3
 800490e:	b2db      	uxtb	r3, r3
 8004910:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004914:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	461a      	mov	r2, r3
 800491c:	2301      	movs	r3, #1
 800491e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004920:	f7fd f9c4 	bl	8001cac <HAL_GetTick>
 8004924:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004928:	e00a      	b.n	8004940 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800492a:	f7fd f9bf 	bl	8001cac <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d902      	bls.n	8004940 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	f000 bcd5 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
 8004940:	2302      	movs	r3, #2
 8004942:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004946:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800494a:	fa93 f3a3 	rbit	r3, r3
 800494e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004952:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004956:	fab3 f383 	clz	r3, r3
 800495a:	b2db      	uxtb	r3, r3
 800495c:	095b      	lsrs	r3, r3, #5
 800495e:	b2db      	uxtb	r3, r3
 8004960:	f043 0301 	orr.w	r3, r3, #1
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b01      	cmp	r3, #1
 8004968:	d102      	bne.n	8004970 <HAL_RCC_OscConfig+0x488>
 800496a:	4b73      	ldr	r3, [pc, #460]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	e013      	b.n	8004998 <HAL_RCC_OscConfig+0x4b0>
 8004970:	2302      	movs	r3, #2
 8004972:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004976:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800497a:	fa93 f3a3 	rbit	r3, r3
 800497e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004982:	2302      	movs	r3, #2
 8004984:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004988:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800498c:	fa93 f3a3 	rbit	r3, r3
 8004990:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004994:	4b68      	ldr	r3, [pc, #416]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	2202      	movs	r2, #2
 800499a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800499e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80049a2:	fa92 f2a2 	rbit	r2, r2
 80049a6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80049aa:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80049ae:	fab2 f282 	clz	r2, r2
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	f042 0220 	orr.w	r2, r2, #32
 80049b8:	b2d2      	uxtb	r2, r2
 80049ba:	f002 021f 	and.w	r2, r2, #31
 80049be:	2101      	movs	r1, #1
 80049c0:	fa01 f202 	lsl.w	r2, r1, r2
 80049c4:	4013      	ands	r3, r2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d0af      	beq.n	800492a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049ca:	4b5b      	ldr	r3, [pc, #364]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d2:	1d3b      	adds	r3, r7, #4
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	21f8      	movs	r1, #248	; 0xf8
 80049da:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049de:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80049e2:	fa91 f1a1 	rbit	r1, r1
 80049e6:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80049ea:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80049ee:	fab1 f181 	clz	r1, r1
 80049f2:	b2c9      	uxtb	r1, r1
 80049f4:	408b      	lsls	r3, r1
 80049f6:	4950      	ldr	r1, [pc, #320]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	600b      	str	r3, [r1, #0]
 80049fc:	e06a      	b.n	8004ad4 <HAL_RCC_OscConfig+0x5ec>
 80049fe:	2301      	movs	r3, #1
 8004a00:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a04:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004a08:	fa93 f3a3 	rbit	r3, r3
 8004a0c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004a10:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a14:	fab3 f383 	clz	r3, r3
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004a1e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	461a      	mov	r2, r3
 8004a26:	2300      	movs	r3, #0
 8004a28:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a2a:	f7fd f93f 	bl	8001cac <HAL_GetTick>
 8004a2e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a32:	e00a      	b.n	8004a4a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a34:	f7fd f93a 	bl	8001cac <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d902      	bls.n	8004a4a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	f000 bc50 	b.w	80052ea <HAL_RCC_OscConfig+0xe02>
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a50:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004a54:	fa93 f3a3 	rbit	r3, r3
 8004a58:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004a5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a60:	fab3 f383 	clz	r3, r3
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	095b      	lsrs	r3, r3, #5
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	f043 0301 	orr.w	r3, r3, #1
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d102      	bne.n	8004a7a <HAL_RCC_OscConfig+0x592>
 8004a74:	4b30      	ldr	r3, [pc, #192]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	e013      	b.n	8004aa2 <HAL_RCC_OscConfig+0x5ba>
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a80:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004a84:	fa93 f3a3 	rbit	r3, r3
 8004a88:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004a92:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004a96:	fa93 f3a3 	rbit	r3, r3
 8004a9a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004a9e:	4b26      	ldr	r3, [pc, #152]	; (8004b38 <HAL_RCC_OscConfig+0x650>)
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004aa8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004aac:	fa92 f2a2 	rbit	r2, r2
 8004ab0:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004ab4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004ab8:	fab2 f282 	clz	r2, r2
 8004abc:	b2d2      	uxtb	r2, r2
 8004abe:	f042 0220 	orr.w	r2, r2, #32
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	f002 021f 	and.w	r2, r2, #31
 8004ac8:	2101      	movs	r1, #1
 8004aca:	fa01 f202 	lsl.w	r2, r1, r2
 8004ace:	4013      	ands	r3, r2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1af      	bne.n	8004a34 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ad4:	1d3b      	adds	r3, r7, #4
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0308 	and.w	r3, r3, #8
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	f000 80da 	beq.w	8004c98 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ae4:	1d3b      	adds	r3, r7, #4
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d069      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x6da>
 8004aee:	2301      	movs	r3, #1
 8004af0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004af8:	fa93 f3a3 	rbit	r3, r3
 8004afc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004b00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b04:	fab3 f383 	clz	r3, r3
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	; (8004b3c <HAL_RCC_OscConfig+0x654>)
 8004b0e:	4413      	add	r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	461a      	mov	r2, r3
 8004b14:	2301      	movs	r3, #1
 8004b16:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b18:	f7fd f8c8 	bl	8001cac <HAL_GetTick>
 8004b1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b20:	e00e      	b.n	8004b40 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b22:	f7fd f8c3 	bl	8001cac <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d906      	bls.n	8004b40 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e3d9      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004b36:	bf00      	nop
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	10908120 	.word	0x10908120
 8004b40:	2302      	movs	r3, #2
 8004b42:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b46:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004b4a:	fa93 f3a3 	rbit	r3, r3
 8004b4e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004b52:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004b56:	2202      	movs	r2, #2
 8004b58:	601a      	str	r2, [r3, #0]
 8004b5a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	fa93 f2a3 	rbit	r2, r3
 8004b64:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004b6e:	2202      	movs	r2, #2
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	fa93 f2a3 	rbit	r2, r3
 8004b7c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004b80:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b82:	4ba5      	ldr	r3, [pc, #660]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004b84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b86:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004b8a:	2102      	movs	r1, #2
 8004b8c:	6019      	str	r1, [r3, #0]
 8004b8e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	fa93 f1a3 	rbit	r1, r3
 8004b98:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004b9c:	6019      	str	r1, [r3, #0]
  return result;
 8004b9e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	fab3 f383 	clz	r3, r3
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	f003 031f 	and.w	r3, r3, #31
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8004bba:	4013      	ands	r3, r2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0b0      	beq.n	8004b22 <HAL_RCC_OscConfig+0x63a>
 8004bc0:	e06a      	b.n	8004c98 <HAL_RCC_OscConfig+0x7b0>
 8004bc2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bca:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	fa93 f2a3 	rbit	r2, r3
 8004bd4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004bd8:	601a      	str	r2, [r3, #0]
  return result;
 8004bda:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004bde:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004be0:	fab3 f383 	clz	r3, r3
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	461a      	mov	r2, r3
 8004be8:	4b8c      	ldr	r3, [pc, #560]	; (8004e1c <HAL_RCC_OscConfig+0x934>)
 8004bea:	4413      	add	r3, r2
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	461a      	mov	r2, r3
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf4:	f7fd f85a 	bl	8001cac <HAL_GetTick>
 8004bf8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bfc:	e009      	b.n	8004c12 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bfe:	f7fd f855 	bl	8001cac <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d901      	bls.n	8004c12 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e36b      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004c12:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004c16:	2202      	movs	r2, #2
 8004c18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	fa93 f2a3 	rbit	r2, r3
 8004c24:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004c2e:	2202      	movs	r2, #2
 8004c30:	601a      	str	r2, [r3, #0]
 8004c32:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	fa93 f2a3 	rbit	r2, r3
 8004c3c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004c40:	601a      	str	r2, [r3, #0]
 8004c42:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004c46:	2202      	movs	r2, #2
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	fa93 f2a3 	rbit	r2, r3
 8004c54:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004c58:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c5a:	4b6f      	ldr	r3, [pc, #444]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004c5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c5e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004c62:	2102      	movs	r1, #2
 8004c64:	6019      	str	r1, [r3, #0]
 8004c66:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	fa93 f1a3 	rbit	r1, r3
 8004c70:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004c74:	6019      	str	r1, [r3, #0]
  return result;
 8004c76:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	fab3 f383 	clz	r3, r3
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	f003 031f 	and.w	r3, r3, #31
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c92:	4013      	ands	r3, r2
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1b2      	bne.n	8004bfe <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c98:	1d3b      	adds	r3, r7, #4
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0304 	and.w	r3, r3, #4
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f000 8158 	beq.w	8004f58 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cae:	4b5a      	ldr	r3, [pc, #360]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004cb0:	69db      	ldr	r3, [r3, #28]
 8004cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d112      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cba:	4b57      	ldr	r3, [pc, #348]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	4a56      	ldr	r2, [pc, #344]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004cc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cc4:	61d3      	str	r3, [r2, #28]
 8004cc6:	4b54      	ldr	r3, [pc, #336]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004cce:	f107 0308 	add.w	r3, r7, #8
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	f107 0308 	add.w	r3, r7, #8
 8004cd8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce0:	4b4f      	ldr	r3, [pc, #316]	; (8004e20 <HAL_RCC_OscConfig+0x938>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d11a      	bne.n	8004d22 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cec:	4b4c      	ldr	r3, [pc, #304]	; (8004e20 <HAL_RCC_OscConfig+0x938>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a4b      	ldr	r2, [pc, #300]	; (8004e20 <HAL_RCC_OscConfig+0x938>)
 8004cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cf6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cf8:	f7fc ffd8 	bl	8001cac <HAL_GetTick>
 8004cfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d00:	e009      	b.n	8004d16 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d02:	f7fc ffd3 	bl	8001cac <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b64      	cmp	r3, #100	; 0x64
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e2e9      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d16:	4b42      	ldr	r3, [pc, #264]	; (8004e20 <HAL_RCC_OscConfig+0x938>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0ef      	beq.n	8004d02 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d22:	1d3b      	adds	r3, r7, #4
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d106      	bne.n	8004d3a <HAL_RCC_OscConfig+0x852>
 8004d2c:	4b3a      	ldr	r3, [pc, #232]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	4a39      	ldr	r2, [pc, #228]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d32:	f043 0301 	orr.w	r3, r3, #1
 8004d36:	6213      	str	r3, [r2, #32]
 8004d38:	e02f      	b.n	8004d9a <HAL_RCC_OscConfig+0x8b2>
 8004d3a:	1d3b      	adds	r3, r7, #4
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10c      	bne.n	8004d5e <HAL_RCC_OscConfig+0x876>
 8004d44:	4b34      	ldr	r3, [pc, #208]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	4a33      	ldr	r2, [pc, #204]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d4a:	f023 0301 	bic.w	r3, r3, #1
 8004d4e:	6213      	str	r3, [r2, #32]
 8004d50:	4b31      	ldr	r3, [pc, #196]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d52:	6a1b      	ldr	r3, [r3, #32]
 8004d54:	4a30      	ldr	r2, [pc, #192]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d56:	f023 0304 	bic.w	r3, r3, #4
 8004d5a:	6213      	str	r3, [r2, #32]
 8004d5c:	e01d      	b.n	8004d9a <HAL_RCC_OscConfig+0x8b2>
 8004d5e:	1d3b      	adds	r3, r7, #4
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	2b05      	cmp	r3, #5
 8004d66:	d10c      	bne.n	8004d82 <HAL_RCC_OscConfig+0x89a>
 8004d68:	4b2b      	ldr	r3, [pc, #172]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	4a2a      	ldr	r2, [pc, #168]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d6e:	f043 0304 	orr.w	r3, r3, #4
 8004d72:	6213      	str	r3, [r2, #32]
 8004d74:	4b28      	ldr	r3, [pc, #160]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d76:	6a1b      	ldr	r3, [r3, #32]
 8004d78:	4a27      	ldr	r2, [pc, #156]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d7a:	f043 0301 	orr.w	r3, r3, #1
 8004d7e:	6213      	str	r3, [r2, #32]
 8004d80:	e00b      	b.n	8004d9a <HAL_RCC_OscConfig+0x8b2>
 8004d82:	4b25      	ldr	r3, [pc, #148]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	4a24      	ldr	r2, [pc, #144]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d88:	f023 0301 	bic.w	r3, r3, #1
 8004d8c:	6213      	str	r3, [r2, #32]
 8004d8e:	4b22      	ldr	r3, [pc, #136]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d90:	6a1b      	ldr	r3, [r3, #32]
 8004d92:	4a21      	ldr	r2, [pc, #132]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004d94:	f023 0304 	bic.w	r3, r3, #4
 8004d98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d9a:	1d3b      	adds	r3, r7, #4
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d06b      	beq.n	8004e7c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004da4:	f7fc ff82 	bl	8001cac <HAL_GetTick>
 8004da8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dac:	e00b      	b.n	8004dc6 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dae:	f7fc ff7d 	bl	8001cac <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e291      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004dc6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004dca:	2202      	movs	r2, #2
 8004dcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dce:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	fa93 f2a3 	rbit	r2, r3
 8004dd8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004de2:	2202      	movs	r2, #2
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	fa93 f2a3 	rbit	r2, r3
 8004df0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004df4:	601a      	str	r2, [r3, #0]
  return result;
 8004df6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004dfa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dfc:	fab3 f383 	clz	r3, r3
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	f043 0302 	orr.w	r3, r3, #2
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d109      	bne.n	8004e24 <HAL_RCC_OscConfig+0x93c>
 8004e10:	4b01      	ldr	r3, [pc, #4]	; (8004e18 <HAL_RCC_OscConfig+0x930>)
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	e014      	b.n	8004e40 <HAL_RCC_OscConfig+0x958>
 8004e16:	bf00      	nop
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	10908120 	.word	0x10908120
 8004e20:	40007000 	.word	0x40007000
 8004e24:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004e28:	2202      	movs	r2, #2
 8004e2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	fa93 f2a3 	rbit	r2, r3
 8004e36:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	4bbb      	ldr	r3, [pc, #748]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e40:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004e44:	2102      	movs	r1, #2
 8004e46:	6011      	str	r1, [r2, #0]
 8004e48:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004e4c:	6812      	ldr	r2, [r2, #0]
 8004e4e:	fa92 f1a2 	rbit	r1, r2
 8004e52:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004e56:	6011      	str	r1, [r2, #0]
  return result;
 8004e58:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004e5c:	6812      	ldr	r2, [r2, #0]
 8004e5e:	fab2 f282 	clz	r2, r2
 8004e62:	b2d2      	uxtb	r2, r2
 8004e64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e68:	b2d2      	uxtb	r2, r2
 8004e6a:	f002 021f 	and.w	r2, r2, #31
 8004e6e:	2101      	movs	r1, #1
 8004e70:	fa01 f202 	lsl.w	r2, r1, r2
 8004e74:	4013      	ands	r3, r2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d099      	beq.n	8004dae <HAL_RCC_OscConfig+0x8c6>
 8004e7a:	e063      	b.n	8004f44 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e7c:	f7fc ff16 	bl	8001cac <HAL_GetTick>
 8004e80:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e84:	e00b      	b.n	8004e9e <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e86:	f7fc ff11 	bl	8001cac <HAL_GetTick>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e225      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004e9e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	fa93 f2a3 	rbit	r2, r3
 8004eb0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004eba:	2202      	movs	r2, #2
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	fa93 f2a3 	rbit	r2, r3
 8004ec8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004ecc:	601a      	str	r2, [r3, #0]
  return result;
 8004ece:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004ed2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ed4:	fab3 f383 	clz	r3, r3
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	095b      	lsrs	r3, r3, #5
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	f043 0302 	orr.w	r3, r3, #2
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d102      	bne.n	8004eee <HAL_RCC_OscConfig+0xa06>
 8004ee8:	4b90      	ldr	r3, [pc, #576]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	e00d      	b.n	8004f0a <HAL_RCC_OscConfig+0xa22>
 8004eee:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	fa93 f2a3 	rbit	r2, r3
 8004f00:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004f04:	601a      	str	r2, [r3, #0]
 8004f06:	4b89      	ldr	r3, [pc, #548]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004f0e:	2102      	movs	r1, #2
 8004f10:	6011      	str	r1, [r2, #0]
 8004f12:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004f16:	6812      	ldr	r2, [r2, #0]
 8004f18:	fa92 f1a2 	rbit	r1, r2
 8004f1c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004f20:	6011      	str	r1, [r2, #0]
  return result;
 8004f22:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004f26:	6812      	ldr	r2, [r2, #0]
 8004f28:	fab2 f282 	clz	r2, r2
 8004f2c:	b2d2      	uxtb	r2, r2
 8004f2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	f002 021f 	and.w	r2, r2, #31
 8004f38:	2101      	movs	r1, #1
 8004f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f3e:	4013      	ands	r3, r2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1a0      	bne.n	8004e86 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f44:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d105      	bne.n	8004f58 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f4c:	4b77      	ldr	r3, [pc, #476]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	4a76      	ldr	r2, [pc, #472]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004f52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f56:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f58:	1d3b      	adds	r3, r7, #4
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	69db      	ldr	r3, [r3, #28]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f000 81c2 	beq.w	80052e8 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f64:	4b71      	ldr	r3, [pc, #452]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f003 030c 	and.w	r3, r3, #12
 8004f6c:	2b08      	cmp	r3, #8
 8004f6e:	f000 819c 	beq.w	80052aa <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f72:	1d3b      	adds	r3, r7, #4
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	f040 8114 	bne.w	80051a6 <HAL_RCC_OscConfig+0xcbe>
 8004f7e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004f82:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f88:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	fa93 f2a3 	rbit	r2, r3
 8004f92:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004f96:	601a      	str	r2, [r3, #0]
  return result;
 8004f98:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004f9c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f9e:	fab3 f383 	clz	r3, r3
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004fa8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	461a      	mov	r2, r3
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb4:	f7fc fe7a 	bl	8001cac <HAL_GetTick>
 8004fb8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fbc:	e009      	b.n	8004fd2 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fbe:	f7fc fe75 	bl	8001cac <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e18b      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 8004fd2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004fd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fdc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	fa93 f2a3 	rbit	r2, r3
 8004fe6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004fea:	601a      	str	r2, [r3, #0]
  return result;
 8004fec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004ff0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ff2:	fab3 f383 	clz	r3, r3
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	095b      	lsrs	r3, r3, #5
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	f043 0301 	orr.w	r3, r3, #1
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b01      	cmp	r3, #1
 8005004:	d102      	bne.n	800500c <HAL_RCC_OscConfig+0xb24>
 8005006:	4b49      	ldr	r3, [pc, #292]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	e01b      	b.n	8005044 <HAL_RCC_OscConfig+0xb5c>
 800500c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005010:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005014:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005016:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	fa93 f2a3 	rbit	r2, r3
 8005020:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800502a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	fa93 f2a3 	rbit	r2, r3
 800503a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800503e:	601a      	str	r2, [r3, #0]
 8005040:	4b3a      	ldr	r3, [pc, #232]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005044:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005048:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800504c:	6011      	str	r1, [r2, #0]
 800504e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005052:	6812      	ldr	r2, [r2, #0]
 8005054:	fa92 f1a2 	rbit	r1, r2
 8005058:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800505c:	6011      	str	r1, [r2, #0]
  return result;
 800505e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005062:	6812      	ldr	r2, [r2, #0]
 8005064:	fab2 f282 	clz	r2, r2
 8005068:	b2d2      	uxtb	r2, r2
 800506a:	f042 0220 	orr.w	r2, r2, #32
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	f002 021f 	and.w	r2, r2, #31
 8005074:	2101      	movs	r1, #1
 8005076:	fa01 f202 	lsl.w	r2, r1, r2
 800507a:	4013      	ands	r3, r2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d19e      	bne.n	8004fbe <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005080:	4b2a      	ldr	r3, [pc, #168]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005088:	1d3b      	adds	r3, r7, #4
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800508e:	1d3b      	adds	r3, r7, #4
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	430b      	orrs	r3, r1
 8005096:	4925      	ldr	r1, [pc, #148]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005098:	4313      	orrs	r3, r2
 800509a:	604b      	str	r3, [r1, #4]
 800509c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80050a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80050a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	fa93 f2a3 	rbit	r2, r3
 80050b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80050b4:	601a      	str	r2, [r3, #0]
  return result;
 80050b6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80050ba:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050bc:	fab3 f383 	clz	r3, r3
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80050c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	461a      	mov	r2, r3
 80050ce:	2301      	movs	r3, #1
 80050d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d2:	f7fc fdeb 	bl	8001cac <HAL_GetTick>
 80050d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050da:	e009      	b.n	80050f0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050dc:	f7fc fde6 	bl	8001cac <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d901      	bls.n	80050f0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	e0fc      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 80050f0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80050f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050fa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	fa93 f2a3 	rbit	r2, r3
 8005104:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005108:	601a      	str	r2, [r3, #0]
  return result;
 800510a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800510e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005110:	fab3 f383 	clz	r3, r3
 8005114:	b2db      	uxtb	r3, r3
 8005116:	095b      	lsrs	r3, r3, #5
 8005118:	b2db      	uxtb	r3, r3
 800511a:	f043 0301 	orr.w	r3, r3, #1
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b01      	cmp	r3, #1
 8005122:	d105      	bne.n	8005130 <HAL_RCC_OscConfig+0xc48>
 8005124:	4b01      	ldr	r3, [pc, #4]	; (800512c <HAL_RCC_OscConfig+0xc44>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	e01e      	b.n	8005168 <HAL_RCC_OscConfig+0xc80>
 800512a:	bf00      	nop
 800512c:	40021000 	.word	0x40021000
 8005130:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005134:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005138:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800513a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	fa93 f2a3 	rbit	r2, r3
 8005144:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005148:	601a      	str	r2, [r3, #0]
 800514a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800514e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005152:	601a      	str	r2, [r3, #0]
 8005154:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	fa93 f2a3 	rbit	r2, r3
 800515e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005162:	601a      	str	r2, [r3, #0]
 8005164:	4b63      	ldr	r3, [pc, #396]	; (80052f4 <HAL_RCC_OscConfig+0xe0c>)
 8005166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005168:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800516c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005170:	6011      	str	r1, [r2, #0]
 8005172:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005176:	6812      	ldr	r2, [r2, #0]
 8005178:	fa92 f1a2 	rbit	r1, r2
 800517c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005180:	6011      	str	r1, [r2, #0]
  return result;
 8005182:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005186:	6812      	ldr	r2, [r2, #0]
 8005188:	fab2 f282 	clz	r2, r2
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	f042 0220 	orr.w	r2, r2, #32
 8005192:	b2d2      	uxtb	r2, r2
 8005194:	f002 021f 	and.w	r2, r2, #31
 8005198:	2101      	movs	r1, #1
 800519a:	fa01 f202 	lsl.w	r2, r1, r2
 800519e:	4013      	ands	r3, r2
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d09b      	beq.n	80050dc <HAL_RCC_OscConfig+0xbf4>
 80051a4:	e0a0      	b.n	80052e8 <HAL_RCC_OscConfig+0xe00>
 80051a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80051ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	fa93 f2a3 	rbit	r2, r3
 80051ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80051be:	601a      	str	r2, [r3, #0]
  return result;
 80051c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80051c4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051c6:	fab3 f383 	clz	r3, r3
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80051d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	461a      	mov	r2, r3
 80051d8:	2300      	movs	r3, #0
 80051da:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051dc:	f7fc fd66 	bl	8001cac <HAL_GetTick>
 80051e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051e4:	e009      	b.n	80051fa <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051e6:	f7fc fd61 	bl	8001cac <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	2b02      	cmp	r3, #2
 80051f4:	d901      	bls.n	80051fa <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e077      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
 80051fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80051fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005202:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005204:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	fa93 f2a3 	rbit	r2, r3
 800520e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005212:	601a      	str	r2, [r3, #0]
  return result;
 8005214:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005218:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800521a:	fab3 f383 	clz	r3, r3
 800521e:	b2db      	uxtb	r3, r3
 8005220:	095b      	lsrs	r3, r3, #5
 8005222:	b2db      	uxtb	r3, r3
 8005224:	f043 0301 	orr.w	r3, r3, #1
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b01      	cmp	r3, #1
 800522c:	d102      	bne.n	8005234 <HAL_RCC_OscConfig+0xd4c>
 800522e:	4b31      	ldr	r3, [pc, #196]	; (80052f4 <HAL_RCC_OscConfig+0xe0c>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	e01b      	b.n	800526c <HAL_RCC_OscConfig+0xd84>
 8005234:	f107 0320 	add.w	r3, r7, #32
 8005238:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800523c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800523e:	f107 0320 	add.w	r3, r7, #32
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	fa93 f2a3 	rbit	r2, r3
 8005248:	f107 031c 	add.w	r3, r7, #28
 800524c:	601a      	str	r2, [r3, #0]
 800524e:	f107 0318 	add.w	r3, r7, #24
 8005252:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005256:	601a      	str	r2, [r3, #0]
 8005258:	f107 0318 	add.w	r3, r7, #24
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	fa93 f2a3 	rbit	r2, r3
 8005262:	f107 0314 	add.w	r3, r7, #20
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	4b22      	ldr	r3, [pc, #136]	; (80052f4 <HAL_RCC_OscConfig+0xe0c>)
 800526a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526c:	f107 0210 	add.w	r2, r7, #16
 8005270:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005274:	6011      	str	r1, [r2, #0]
 8005276:	f107 0210 	add.w	r2, r7, #16
 800527a:	6812      	ldr	r2, [r2, #0]
 800527c:	fa92 f1a2 	rbit	r1, r2
 8005280:	f107 020c 	add.w	r2, r7, #12
 8005284:	6011      	str	r1, [r2, #0]
  return result;
 8005286:	f107 020c 	add.w	r2, r7, #12
 800528a:	6812      	ldr	r2, [r2, #0]
 800528c:	fab2 f282 	clz	r2, r2
 8005290:	b2d2      	uxtb	r2, r2
 8005292:	f042 0220 	orr.w	r2, r2, #32
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	f002 021f 	and.w	r2, r2, #31
 800529c:	2101      	movs	r1, #1
 800529e:	fa01 f202 	lsl.w	r2, r1, r2
 80052a2:	4013      	ands	r3, r2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d19e      	bne.n	80051e6 <HAL_RCC_OscConfig+0xcfe>
 80052a8:	e01e      	b.n	80052e8 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052aa:	1d3b      	adds	r3, r7, #4
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69db      	ldr	r3, [r3, #28]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d101      	bne.n	80052b8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e018      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80052b8:	4b0e      	ldr	r3, [pc, #56]	; (80052f4 <HAL_RCC_OscConfig+0xe0c>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80052c0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80052c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80052c8:	1d3b      	adds	r3, r7, #4
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d108      	bne.n	80052e4 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80052d2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80052d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80052da:	1d3b      	adds	r3, r7, #4
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d001      	beq.n	80052e8 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e000      	b.n	80052ea <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	40021000 	.word	0x40021000

080052f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b09e      	sub	sp, #120	; 0x78
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005302:	2300      	movs	r3, #0
 8005304:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d101      	bne.n	8005310 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e162      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005310:	4b90      	ldr	r3, [pc, #576]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0307 	and.w	r3, r3, #7
 8005318:	683a      	ldr	r2, [r7, #0]
 800531a:	429a      	cmp	r2, r3
 800531c:	d910      	bls.n	8005340 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800531e:	4b8d      	ldr	r3, [pc, #564]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f023 0207 	bic.w	r2, r3, #7
 8005326:	498b      	ldr	r1, [pc, #556]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	4313      	orrs	r3, r2
 800532c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800532e:	4b89      	ldr	r3, [pc, #548]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0307 	and.w	r3, r3, #7
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	429a      	cmp	r2, r3
 800533a:	d001      	beq.n	8005340 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e14a      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b00      	cmp	r3, #0
 800534a:	d008      	beq.n	800535e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800534c:	4b82      	ldr	r3, [pc, #520]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	497f      	ldr	r1, [pc, #508]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800535a:	4313      	orrs	r3, r2
 800535c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 80dc 	beq.w	8005524 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d13c      	bne.n	80053ee <HAL_RCC_ClockConfig+0xf6>
 8005374:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005378:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800537a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800537c:	fa93 f3a3 	rbit	r3, r3
 8005380:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005382:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005384:	fab3 f383 	clz	r3, r3
 8005388:	b2db      	uxtb	r3, r3
 800538a:	095b      	lsrs	r3, r3, #5
 800538c:	b2db      	uxtb	r3, r3
 800538e:	f043 0301 	orr.w	r3, r3, #1
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b01      	cmp	r3, #1
 8005396:	d102      	bne.n	800539e <HAL_RCC_ClockConfig+0xa6>
 8005398:	4b6f      	ldr	r3, [pc, #444]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	e00f      	b.n	80053be <HAL_RCC_ClockConfig+0xc6>
 800539e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053a2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80053a6:	fa93 f3a3 	rbit	r3, r3
 80053aa:	667b      	str	r3, [r7, #100]	; 0x64
 80053ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053b0:	663b      	str	r3, [r7, #96]	; 0x60
 80053b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053b4:	fa93 f3a3 	rbit	r3, r3
 80053b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80053ba:	4b67      	ldr	r3, [pc, #412]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 80053bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80053c2:	65ba      	str	r2, [r7, #88]	; 0x58
 80053c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053c6:	fa92 f2a2 	rbit	r2, r2
 80053ca:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80053cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80053ce:	fab2 f282 	clz	r2, r2
 80053d2:	b2d2      	uxtb	r2, r2
 80053d4:	f042 0220 	orr.w	r2, r2, #32
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	f002 021f 	and.w	r2, r2, #31
 80053de:	2101      	movs	r1, #1
 80053e0:	fa01 f202 	lsl.w	r2, r1, r2
 80053e4:	4013      	ands	r3, r2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d17b      	bne.n	80054e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e0f3      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d13c      	bne.n	8005470 <HAL_RCC_ClockConfig+0x178>
 80053f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053fa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053fe:	fa93 f3a3 	rbit	r3, r3
 8005402:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005404:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005406:	fab3 f383 	clz	r3, r3
 800540a:	b2db      	uxtb	r3, r3
 800540c:	095b      	lsrs	r3, r3, #5
 800540e:	b2db      	uxtb	r3, r3
 8005410:	f043 0301 	orr.w	r3, r3, #1
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b01      	cmp	r3, #1
 8005418:	d102      	bne.n	8005420 <HAL_RCC_ClockConfig+0x128>
 800541a:	4b4f      	ldr	r3, [pc, #316]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	e00f      	b.n	8005440 <HAL_RCC_ClockConfig+0x148>
 8005420:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005424:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005426:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005428:	fa93 f3a3 	rbit	r3, r3
 800542c:	647b      	str	r3, [r7, #68]	; 0x44
 800542e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005432:	643b      	str	r3, [r7, #64]	; 0x40
 8005434:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005436:	fa93 f3a3 	rbit	r3, r3
 800543a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800543c:	4b46      	ldr	r3, [pc, #280]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 800543e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005440:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005444:	63ba      	str	r2, [r7, #56]	; 0x38
 8005446:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005448:	fa92 f2a2 	rbit	r2, r2
 800544c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800544e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005450:	fab2 f282 	clz	r2, r2
 8005454:	b2d2      	uxtb	r2, r2
 8005456:	f042 0220 	orr.w	r2, r2, #32
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	f002 021f 	and.w	r2, r2, #31
 8005460:	2101      	movs	r1, #1
 8005462:	fa01 f202 	lsl.w	r2, r1, r2
 8005466:	4013      	ands	r3, r2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d13a      	bne.n	80054e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e0b2      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
 8005470:	2302      	movs	r3, #2
 8005472:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005476:	fa93 f3a3 	rbit	r3, r3
 800547a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800547c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800547e:	fab3 f383 	clz	r3, r3
 8005482:	b2db      	uxtb	r3, r3
 8005484:	095b      	lsrs	r3, r3, #5
 8005486:	b2db      	uxtb	r3, r3
 8005488:	f043 0301 	orr.w	r3, r3, #1
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b01      	cmp	r3, #1
 8005490:	d102      	bne.n	8005498 <HAL_RCC_ClockConfig+0x1a0>
 8005492:	4b31      	ldr	r3, [pc, #196]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	e00d      	b.n	80054b4 <HAL_RCC_ClockConfig+0x1bc>
 8005498:	2302      	movs	r3, #2
 800549a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800549c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549e:	fa93 f3a3 	rbit	r3, r3
 80054a2:	627b      	str	r3, [r7, #36]	; 0x24
 80054a4:	2302      	movs	r3, #2
 80054a6:	623b      	str	r3, [r7, #32]
 80054a8:	6a3b      	ldr	r3, [r7, #32]
 80054aa:	fa93 f3a3 	rbit	r3, r3
 80054ae:	61fb      	str	r3, [r7, #28]
 80054b0:	4b29      	ldr	r3, [pc, #164]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	2202      	movs	r2, #2
 80054b6:	61ba      	str	r2, [r7, #24]
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	fa92 f2a2 	rbit	r2, r2
 80054be:	617a      	str	r2, [r7, #20]
  return result;
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	fab2 f282 	clz	r2, r2
 80054c6:	b2d2      	uxtb	r2, r2
 80054c8:	f042 0220 	orr.w	r2, r2, #32
 80054cc:	b2d2      	uxtb	r2, r2
 80054ce:	f002 021f 	and.w	r2, r2, #31
 80054d2:	2101      	movs	r1, #1
 80054d4:	fa01 f202 	lsl.w	r2, r1, r2
 80054d8:	4013      	ands	r3, r2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e079      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054e2:	4b1d      	ldr	r3, [pc, #116]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f023 0203 	bic.w	r2, r3, #3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	491a      	ldr	r1, [pc, #104]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054f4:	f7fc fbda 	bl	8001cac <HAL_GetTick>
 80054f8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054fa:	e00a      	b.n	8005512 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054fc:	f7fc fbd6 	bl	8001cac <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	f241 3288 	movw	r2, #5000	; 0x1388
 800550a:	4293      	cmp	r3, r2
 800550c:	d901      	bls.n	8005512 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e061      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005512:	4b11      	ldr	r3, [pc, #68]	; (8005558 <HAL_RCC_ClockConfig+0x260>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f003 020c 	and.w	r2, r3, #12
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	429a      	cmp	r2, r3
 8005522:	d1eb      	bne.n	80054fc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005524:	4b0b      	ldr	r3, [pc, #44]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0307 	and.w	r3, r3, #7
 800552c:	683a      	ldr	r2, [r7, #0]
 800552e:	429a      	cmp	r2, r3
 8005530:	d214      	bcs.n	800555c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005532:	4b08      	ldr	r3, [pc, #32]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f023 0207 	bic.w	r2, r3, #7
 800553a:	4906      	ldr	r1, [pc, #24]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	4313      	orrs	r3, r2
 8005540:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005542:	4b04      	ldr	r3, [pc, #16]	; (8005554 <HAL_RCC_ClockConfig+0x25c>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0307 	and.w	r3, r3, #7
 800554a:	683a      	ldr	r2, [r7, #0]
 800554c:	429a      	cmp	r2, r3
 800554e:	d005      	beq.n	800555c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e040      	b.n	80055d6 <HAL_RCC_ClockConfig+0x2de>
 8005554:	40022000 	.word	0x40022000
 8005558:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0304 	and.w	r3, r3, #4
 8005564:	2b00      	cmp	r3, #0
 8005566:	d008      	beq.n	800557a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005568:	4b1d      	ldr	r3, [pc, #116]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	491a      	ldr	r1, [pc, #104]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 8005576:	4313      	orrs	r3, r2
 8005578:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0308 	and.w	r3, r3, #8
 8005582:	2b00      	cmp	r3, #0
 8005584:	d009      	beq.n	800559a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005586:	4b16      	ldr	r3, [pc, #88]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	00db      	lsls	r3, r3, #3
 8005594:	4912      	ldr	r1, [pc, #72]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 8005596:	4313      	orrs	r3, r2
 8005598:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800559a:	f000 f829 	bl	80055f0 <HAL_RCC_GetSysClockFreq>
 800559e:	4601      	mov	r1, r0
 80055a0:	4b0f      	ldr	r3, [pc, #60]	; (80055e0 <HAL_RCC_ClockConfig+0x2e8>)
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055a8:	22f0      	movs	r2, #240	; 0xf0
 80055aa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	fa92 f2a2 	rbit	r2, r2
 80055b2:	60fa      	str	r2, [r7, #12]
  return result;
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	fab2 f282 	clz	r2, r2
 80055ba:	b2d2      	uxtb	r2, r2
 80055bc:	40d3      	lsrs	r3, r2
 80055be:	4a09      	ldr	r2, [pc, #36]	; (80055e4 <HAL_RCC_ClockConfig+0x2ec>)
 80055c0:	5cd3      	ldrb	r3, [r2, r3]
 80055c2:	fa21 f303 	lsr.w	r3, r1, r3
 80055c6:	4a08      	ldr	r2, [pc, #32]	; (80055e8 <HAL_RCC_ClockConfig+0x2f0>)
 80055c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80055ca:	4b08      	ldr	r3, [pc, #32]	; (80055ec <HAL_RCC_ClockConfig+0x2f4>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fc fb28 	bl	8001c24 <HAL_InitTick>
  
  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3778      	adds	r7, #120	; 0x78
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	40021000 	.word	0x40021000
 80055e4:	08006b04 	.word	0x08006b04
 80055e8:	20000354 	.word	0x20000354
 80055ec:	20000358 	.word	0x20000358

080055f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b08b      	sub	sp, #44	; 0x2c
 80055f4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055f6:	2300      	movs	r3, #0
 80055f8:	61fb      	str	r3, [r7, #28]
 80055fa:	2300      	movs	r3, #0
 80055fc:	61bb      	str	r3, [r7, #24]
 80055fe:	2300      	movs	r3, #0
 8005600:	627b      	str	r3, [r7, #36]	; 0x24
 8005602:	2300      	movs	r3, #0
 8005604:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005606:	2300      	movs	r3, #0
 8005608:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800560a:	4b29      	ldr	r3, [pc, #164]	; (80056b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	f003 030c 	and.w	r3, r3, #12
 8005616:	2b04      	cmp	r3, #4
 8005618:	d002      	beq.n	8005620 <HAL_RCC_GetSysClockFreq+0x30>
 800561a:	2b08      	cmp	r3, #8
 800561c:	d003      	beq.n	8005626 <HAL_RCC_GetSysClockFreq+0x36>
 800561e:	e03c      	b.n	800569a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005620:	4b24      	ldr	r3, [pc, #144]	; (80056b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005622:	623b      	str	r3, [r7, #32]
      break;
 8005624:	e03c      	b.n	80056a0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005626:	69fb      	ldr	r3, [r7, #28]
 8005628:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800562c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005630:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	fa92 f2a2 	rbit	r2, r2
 8005638:	607a      	str	r2, [r7, #4]
  return result;
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	fab2 f282 	clz	r2, r2
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	40d3      	lsrs	r3, r2
 8005644:	4a1c      	ldr	r2, [pc, #112]	; (80056b8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005646:	5cd3      	ldrb	r3, [r2, r3]
 8005648:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800564a:	4b19      	ldr	r3, [pc, #100]	; (80056b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800564c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800564e:	f003 030f 	and.w	r3, r3, #15
 8005652:	220f      	movs	r2, #15
 8005654:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	fa92 f2a2 	rbit	r2, r2
 800565c:	60fa      	str	r2, [r7, #12]
  return result;
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	fab2 f282 	clz	r2, r2
 8005664:	b2d2      	uxtb	r2, r2
 8005666:	40d3      	lsrs	r3, r2
 8005668:	4a14      	ldr	r2, [pc, #80]	; (80056bc <HAL_RCC_GetSysClockFreq+0xcc>)
 800566a:	5cd3      	ldrb	r3, [r2, r3]
 800566c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d008      	beq.n	800568a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005678:	4a0e      	ldr	r2, [pc, #56]	; (80056b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	fb02 f303 	mul.w	r3, r2, r3
 8005686:	627b      	str	r3, [r7, #36]	; 0x24
 8005688:	e004      	b.n	8005694 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	4a0c      	ldr	r2, [pc, #48]	; (80056c0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800568e:	fb02 f303 	mul.w	r3, r2, r3
 8005692:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005696:	623b      	str	r3, [r7, #32]
      break;
 8005698:	e002      	b.n	80056a0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800569a:	4b06      	ldr	r3, [pc, #24]	; (80056b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800569c:	623b      	str	r3, [r7, #32]
      break;
 800569e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056a0:	6a3b      	ldr	r3, [r7, #32]
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	372c      	adds	r7, #44	; 0x2c
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	40021000 	.word	0x40021000
 80056b4:	007a1200 	.word	0x007a1200
 80056b8:	08006b1c 	.word	0x08006b1c
 80056bc:	08006b2c 	.word	0x08006b2c
 80056c0:	003d0900 	.word	0x003d0900

080056c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056c4:	b480      	push	{r7}
 80056c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056c8:	4b03      	ldr	r3, [pc, #12]	; (80056d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80056ca:	681b      	ldr	r3, [r3, #0]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop
 80056d8:	20000354 	.word	0x20000354

080056dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b082      	sub	sp, #8
 80056e0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80056e2:	f7ff ffef 	bl	80056c4 <HAL_RCC_GetHCLKFreq>
 80056e6:	4601      	mov	r1, r0
 80056e8:	4b0b      	ldr	r3, [pc, #44]	; (8005718 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80056f0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80056f4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	fa92 f2a2 	rbit	r2, r2
 80056fc:	603a      	str	r2, [r7, #0]
  return result;
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	fab2 f282 	clz	r2, r2
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	40d3      	lsrs	r3, r2
 8005708:	4a04      	ldr	r2, [pc, #16]	; (800571c <HAL_RCC_GetPCLK1Freq+0x40>)
 800570a:	5cd3      	ldrb	r3, [r2, r3]
 800570c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005710:	4618      	mov	r0, r3
 8005712:	3708      	adds	r7, #8
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	40021000 	.word	0x40021000
 800571c:	08006b14 	.word	0x08006b14

08005720 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005726:	f7ff ffcd 	bl	80056c4 <HAL_RCC_GetHCLKFreq>
 800572a:	4601      	mov	r1, r0
 800572c:	4b0b      	ldr	r3, [pc, #44]	; (800575c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005734:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005738:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	fa92 f2a2 	rbit	r2, r2
 8005740:	603a      	str	r2, [r7, #0]
  return result;
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	fab2 f282 	clz	r2, r2
 8005748:	b2d2      	uxtb	r2, r2
 800574a:	40d3      	lsrs	r3, r2
 800574c:	4a04      	ldr	r2, [pc, #16]	; (8005760 <HAL_RCC_GetPCLK2Freq+0x40>)
 800574e:	5cd3      	ldrb	r3, [r2, r3]
 8005750:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005754:	4618      	mov	r0, r3
 8005756:	3708      	adds	r7, #8
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	40021000 	.word	0x40021000
 8005760:	08006b14 	.word	0x08006b14

08005764 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b092      	sub	sp, #72	; 0x48
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800576c:	2300      	movs	r3, #0
 800576e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005770:	2300      	movs	r3, #0
 8005772:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800577c:	2b00      	cmp	r3, #0
 800577e:	f000 80d0 	beq.w	8005922 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005782:	2300      	movs	r3, #0
 8005784:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005788:	4b8e      	ldr	r3, [pc, #568]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800578a:	69db      	ldr	r3, [r3, #28]
 800578c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d10e      	bne.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005794:	4b8b      	ldr	r3, [pc, #556]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005796:	69db      	ldr	r3, [r3, #28]
 8005798:	4a8a      	ldr	r2, [pc, #552]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800579a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800579e:	61d3      	str	r3, [r2, #28]
 80057a0:	4b88      	ldr	r3, [pc, #544]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057a2:	69db      	ldr	r3, [r3, #28]
 80057a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057a8:	60bb      	str	r3, [r7, #8]
 80057aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ac:	2301      	movs	r3, #1
 80057ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b2:	4b85      	ldr	r3, [pc, #532]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d118      	bne.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057be:	4b82      	ldr	r3, [pc, #520]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a81      	ldr	r2, [pc, #516]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ca:	f7fc fa6f 	bl	8001cac <HAL_GetTick>
 80057ce:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d0:	e008      	b.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057d2:	f7fc fa6b 	bl	8001cac <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b64      	cmp	r3, #100	; 0x64
 80057de:	d901      	bls.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e0ea      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057e4:	4b78      	ldr	r3, [pc, #480]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d0f0      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80057f0:	4b74      	ldr	r3, [pc, #464]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80057fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d07d      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x198>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005808:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800580a:	429a      	cmp	r2, r3
 800580c:	d076      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800580e:	4b6d      	ldr	r3, [pc, #436]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005818:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800581c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005820:	fa93 f3a3 	rbit	r3, r3
 8005824:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005828:	fab3 f383 	clz	r3, r3
 800582c:	b2db      	uxtb	r3, r3
 800582e:	461a      	mov	r2, r3
 8005830:	4b66      	ldr	r3, [pc, #408]	; (80059cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005832:	4413      	add	r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	461a      	mov	r2, r3
 8005838:	2301      	movs	r3, #1
 800583a:	6013      	str	r3, [r2, #0]
 800583c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005840:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005844:	fa93 f3a3 	rbit	r3, r3
 8005848:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800584a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800584c:	fab3 f383 	clz	r3, r3
 8005850:	b2db      	uxtb	r3, r3
 8005852:	461a      	mov	r2, r3
 8005854:	4b5d      	ldr	r3, [pc, #372]	; (80059cc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005856:	4413      	add	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	461a      	mov	r2, r3
 800585c:	2300      	movs	r3, #0
 800585e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005860:	4a58      	ldr	r2, [pc, #352]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005864:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	d045      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005870:	f7fc fa1c 	bl	8001cac <HAL_GetTick>
 8005874:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005876:	e00a      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005878:	f7fc fa18 	bl	8001cac <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	f241 3288 	movw	r2, #5000	; 0x1388
 8005886:	4293      	cmp	r3, r2
 8005888:	d901      	bls.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e095      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x256>
 800588e:	2302      	movs	r3, #2
 8005890:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005894:	fa93 f3a3 	rbit	r3, r3
 8005898:	627b      	str	r3, [r7, #36]	; 0x24
 800589a:	2302      	movs	r3, #2
 800589c:	623b      	str	r3, [r7, #32]
 800589e:	6a3b      	ldr	r3, [r7, #32]
 80058a0:	fa93 f3a3 	rbit	r3, r3
 80058a4:	61fb      	str	r3, [r7, #28]
  return result;
 80058a6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a8:	fab3 f383 	clz	r3, r3
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	095b      	lsrs	r3, r3, #5
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	f043 0302 	orr.w	r3, r3, #2
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d102      	bne.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80058bc:	4b41      	ldr	r3, [pc, #260]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058be:	6a1b      	ldr	r3, [r3, #32]
 80058c0:	e007      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80058c2:	2302      	movs	r3, #2
 80058c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	fa93 f3a3 	rbit	r3, r3
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	4b3d      	ldr	r3, [pc, #244]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d2:	2202      	movs	r2, #2
 80058d4:	613a      	str	r2, [r7, #16]
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	fa92 f2a2 	rbit	r2, r2
 80058dc:	60fa      	str	r2, [r7, #12]
  return result;
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	fab2 f282 	clz	r2, r2
 80058e4:	b2d2      	uxtb	r2, r2
 80058e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058ea:	b2d2      	uxtb	r2, r2
 80058ec:	f002 021f 	and.w	r2, r2, #31
 80058f0:	2101      	movs	r1, #1
 80058f2:	fa01 f202 	lsl.w	r2, r1, r2
 80058f6:	4013      	ands	r3, r2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0bd      	beq.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80058fc:	4b31      	ldr	r3, [pc, #196]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	492e      	ldr	r1, [pc, #184]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800590a:	4313      	orrs	r3, r2
 800590c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800590e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005912:	2b01      	cmp	r3, #1
 8005914:	d105      	bne.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005916:	4b2b      	ldr	r3, [pc, #172]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	4a2a      	ldr	r2, [pc, #168]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800591c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005920:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0301 	and.w	r3, r3, #1
 800592a:	2b00      	cmp	r3, #0
 800592c:	d008      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800592e:	4b25      	ldr	r3, [pc, #148]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005932:	f023 0203 	bic.w	r2, r3, #3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	4922      	ldr	r1, [pc, #136]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800593c:	4313      	orrs	r3, r2
 800593e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0320 	and.w	r3, r3, #32
 8005948:	2b00      	cmp	r3, #0
 800594a:	d008      	beq.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800594c:	4b1d      	ldr	r3, [pc, #116]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800594e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005950:	f023 0210 	bic.w	r2, r3, #16
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	491a      	ldr	r1, [pc, #104]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800595a:	4313      	orrs	r3, r2
 800595c:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005966:	2b00      	cmp	r3, #0
 8005968:	d008      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800596a:	4b16      	ldr	r3, [pc, #88]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800596c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	4913      	ldr	r1, [pc, #76]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005978:	4313      	orrs	r3, r2
 800597a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d008      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005988:	4b0e      	ldr	r3, [pc, #56]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800598a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	490b      	ldr	r1, [pc, #44]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005996:	4313      	orrs	r3, r2
 8005998:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d008      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80059a6:	4b07      	ldr	r3, [pc, #28]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	4904      	ldr	r1, [pc, #16]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3748      	adds	r7, #72	; 0x48
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	40021000 	.word	0x40021000
 80059c8:	40007000 	.word	0x40007000
 80059cc:	10908100 	.word	0x10908100

080059d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e07c      	b.n	8005adc <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d106      	bne.n	8005a02 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f7fb ffa5 	bl	800194c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2202      	movs	r2, #2
 8005a06:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a18:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a22:	d902      	bls.n	8005a2a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005a24:	2300      	movs	r3, #0
 8005a26:	60fb      	str	r3, [r7, #12]
 8005a28:	e002      	b.n	8005a30 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005a2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a2e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005a38:	d007      	beq.n	8005a4a <HAL_SPI_Init+0x7a>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a42:	d002      	beq.n	8005a4a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10b      	bne.n	8005a6a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a5a:	d903      	bls.n	8005a64 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2202      	movs	r2, #2
 8005a60:	631a      	str	r2, [r3, #48]	; 0x30
 8005a62:	e002      	b.n	8005a6a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	685a      	ldr	r2, [r3, #4]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	431a      	orrs	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	431a      	orrs	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	431a      	orrs	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a88:	431a      	orrs	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a1b      	ldr	r3, [r3, #32]
 8005a94:	ea42 0103 	orr.w	r1, r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	0c1b      	lsrs	r3, r3, #16
 8005aaa:	f003 0204 	and.w	r2, r3, #4
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab8:	431a      	orrs	r2, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	ea42 0103 	orr.w	r1, r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	430a      	orrs	r2, r1
 8005aca:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3710      	adds	r7, #16
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e01d      	b.n	8005b32 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d106      	bne.n	8005b10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7fb ff80 	bl	8001a10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	3304      	adds	r3, #4
 8005b20:	4619      	mov	r1, r3
 8005b22:	4610      	mov	r0, r2
 8005b24:	f000 fa3e 	bl	8005fa4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3708      	adds	r7, #8
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
	...

08005b3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68da      	ldr	r2, [r3, #12]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f042 0201 	orr.w	r2, r2, #1
 8005b52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	689a      	ldr	r2, [r3, #8]
 8005b5a:	4b0c      	ldr	r3, [pc, #48]	; (8005b8c <HAL_TIM_Base_Start_IT+0x50>)
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2b06      	cmp	r3, #6
 8005b64:	d00b      	beq.n	8005b7e <HAL_TIM_Base_Start_IT+0x42>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b6c:	d007      	beq.n	8005b7e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f042 0201 	orr.w	r2, r2, #1
 8005b7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	00010007 	.word	0x00010007

08005b90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b082      	sub	sp, #8
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	f003 0302 	and.w	r3, r3, #2
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d122      	bne.n	8005bec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d11b      	bne.n	8005bec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f06f 0202 	mvn.w	r2, #2
 8005bbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	f003 0303 	and.w	r3, r3, #3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d003      	beq.n	8005bda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 f9c8 	bl	8005f68 <HAL_TIM_IC_CaptureCallback>
 8005bd8:	e005      	b.n	8005be6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f9ba 	bl	8005f54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 f9cb 	bl	8005f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	f003 0304 	and.w	r3, r3, #4
 8005bf6:	2b04      	cmp	r3, #4
 8005bf8:	d122      	bne.n	8005c40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	f003 0304 	and.w	r3, r3, #4
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d11b      	bne.n	8005c40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f06f 0204 	mvn.w	r2, #4
 8005c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2202      	movs	r2, #2
 8005c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f99e 	bl	8005f68 <HAL_TIM_IC_CaptureCallback>
 8005c2c:	e005      	b.n	8005c3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f990 	bl	8005f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 f9a1 	bl	8005f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	691b      	ldr	r3, [r3, #16]
 8005c46:	f003 0308 	and.w	r3, r3, #8
 8005c4a:	2b08      	cmp	r3, #8
 8005c4c:	d122      	bne.n	8005c94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	f003 0308 	and.w	r3, r3, #8
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d11b      	bne.n	8005c94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f06f 0208 	mvn.w	r2, #8
 8005c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2204      	movs	r2, #4
 8005c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	f003 0303 	and.w	r3, r3, #3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d003      	beq.n	8005c82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f974 	bl	8005f68 <HAL_TIM_IC_CaptureCallback>
 8005c80:	e005      	b.n	8005c8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f966 	bl	8005f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 f977 	bl	8005f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2200      	movs	r2, #0
 8005c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	f003 0310 	and.w	r3, r3, #16
 8005c9e:	2b10      	cmp	r3, #16
 8005ca0:	d122      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	f003 0310 	and.w	r3, r3, #16
 8005cac:	2b10      	cmp	r3, #16
 8005cae:	d11b      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f06f 0210 	mvn.w	r2, #16
 8005cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2208      	movs	r2, #8
 8005cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	69db      	ldr	r3, [r3, #28]
 8005cc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f94a 	bl	8005f68 <HAL_TIM_IC_CaptureCallback>
 8005cd4:	e005      	b.n	8005ce2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 f93c 	bl	8005f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 f94d 	bl	8005f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d10e      	bne.n	8005d14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f003 0301 	and.w	r3, r3, #1
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d107      	bne.n	8005d14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f06f 0201 	mvn.w	r2, #1
 8005d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f916 	bl	8005f40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d1e:	2b80      	cmp	r3, #128	; 0x80
 8005d20:	d10e      	bne.n	8005d40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d2c:	2b80      	cmp	r3, #128	; 0x80
 8005d2e:	d107      	bne.n	8005d40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 fabc 	bl	80062b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d4e:	d10e      	bne.n	8005d6e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d5a:	2b80      	cmp	r3, #128	; 0x80
 8005d5c:	d107      	bne.n	8005d6e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005d66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f000 faaf 	bl	80062cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d78:	2b40      	cmp	r3, #64	; 0x40
 8005d7a:	d10e      	bne.n	8005d9a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d86:	2b40      	cmp	r3, #64	; 0x40
 8005d88:	d107      	bne.n	8005d9a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f8fb 	bl	8005f90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	f003 0320 	and.w	r3, r3, #32
 8005da4:	2b20      	cmp	r3, #32
 8005da6:	d10e      	bne.n	8005dc6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	f003 0320 	and.w	r3, r3, #32
 8005db2:	2b20      	cmp	r3, #32
 8005db4:	d107      	bne.n	8005dc6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f06f 0220 	mvn.w	r2, #32
 8005dbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 fa6f 	bl	80062a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dc6:	bf00      	nop
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005dce:	b580      	push	{r7, lr}
 8005dd0:	b084      	sub	sp, #16
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
 8005dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d101      	bne.n	8005de6 <HAL_TIM_ConfigClockSource+0x18>
 8005de2:	2302      	movs	r3, #2
 8005de4:	e0a8      	b.n	8005f38 <HAL_TIM_ConfigClockSource+0x16a>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2202      	movs	r2, #2
 8005df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e04:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005e08:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e10:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b40      	cmp	r3, #64	; 0x40
 8005e20:	d067      	beq.n	8005ef2 <HAL_TIM_ConfigClockSource+0x124>
 8005e22:	2b40      	cmp	r3, #64	; 0x40
 8005e24:	d80b      	bhi.n	8005e3e <HAL_TIM_ConfigClockSource+0x70>
 8005e26:	2b10      	cmp	r3, #16
 8005e28:	d073      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0x144>
 8005e2a:	2b10      	cmp	r3, #16
 8005e2c:	d802      	bhi.n	8005e34 <HAL_TIM_ConfigClockSource+0x66>
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d06f      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005e32:	e078      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005e34:	2b20      	cmp	r3, #32
 8005e36:	d06c      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0x144>
 8005e38:	2b30      	cmp	r3, #48	; 0x30
 8005e3a:	d06a      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8005e3c:	e073      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005e3e:	2b70      	cmp	r3, #112	; 0x70
 8005e40:	d00d      	beq.n	8005e5e <HAL_TIM_ConfigClockSource+0x90>
 8005e42:	2b70      	cmp	r3, #112	; 0x70
 8005e44:	d804      	bhi.n	8005e50 <HAL_TIM_ConfigClockSource+0x82>
 8005e46:	2b50      	cmp	r3, #80	; 0x50
 8005e48:	d033      	beq.n	8005eb2 <HAL_TIM_ConfigClockSource+0xe4>
 8005e4a:	2b60      	cmp	r3, #96	; 0x60
 8005e4c:	d041      	beq.n	8005ed2 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8005e4e:	e06a      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005e50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e54:	d066      	beq.n	8005f24 <HAL_TIM_ConfigClockSource+0x156>
 8005e56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e5a:	d017      	beq.n	8005e8c <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8005e5c:	e063      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6818      	ldr	r0, [r3, #0]
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	6899      	ldr	r1, [r3, #8]
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	685a      	ldr	r2, [r3, #4]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	f000 f98b 	bl	8006188 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005e80:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	609a      	str	r2, [r3, #8]
      break;
 8005e8a:	e04c      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6818      	ldr	r0, [r3, #0]
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	6899      	ldr	r1, [r3, #8]
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	f000 f974 	bl	8006188 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689a      	ldr	r2, [r3, #8]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005eae:	609a      	str	r2, [r3, #8]
      break;
 8005eb0:	e039      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6818      	ldr	r0, [r3, #0]
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	6859      	ldr	r1, [r3, #4]
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	f000 f8e8 	bl	8006094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2150      	movs	r1, #80	; 0x50
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f000 f941 	bl	8006152 <TIM_ITRx_SetConfig>
      break;
 8005ed0:	e029      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6818      	ldr	r0, [r3, #0]
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	6859      	ldr	r1, [r3, #4]
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	68db      	ldr	r3, [r3, #12]
 8005ede:	461a      	mov	r2, r3
 8005ee0:	f000 f907 	bl	80060f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2160      	movs	r1, #96	; 0x60
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 f931 	bl	8006152 <TIM_ITRx_SetConfig>
      break;
 8005ef0:	e019      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6818      	ldr	r0, [r3, #0]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	6859      	ldr	r1, [r3, #4]
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	461a      	mov	r2, r3
 8005f00:	f000 f8c8 	bl	8006094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2140      	movs	r1, #64	; 0x40
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f000 f921 	bl	8006152 <TIM_ITRx_SetConfig>
      break;
 8005f10:	e009      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	4610      	mov	r0, r2
 8005f1e:	f000 f918 	bl	8006152 <TIM_ITRx_SetConfig>
      break;
 8005f22:	e000      	b.n	8005f26 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8005f24:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3710      	adds	r7, #16
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005f48:	bf00      	nop
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f5c:	bf00      	nop
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f70:	bf00      	nop
 8005f72:	370c      	adds	r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a32      	ldr	r2, [pc, #200]	; (8006080 <TIM_Base_SetConfig+0xdc>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d007      	beq.n	8005fcc <TIM_Base_SetConfig+0x28>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fc2:	d003      	beq.n	8005fcc <TIM_Base_SetConfig+0x28>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	4a2f      	ldr	r2, [pc, #188]	; (8006084 <TIM_Base_SetConfig+0xe0>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d108      	bne.n	8005fde <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a27      	ldr	r2, [pc, #156]	; (8006080 <TIM_Base_SetConfig+0xdc>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d013      	beq.n	800600e <TIM_Base_SetConfig+0x6a>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fec:	d00f      	beq.n	800600e <TIM_Base_SetConfig+0x6a>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a24      	ldr	r2, [pc, #144]	; (8006084 <TIM_Base_SetConfig+0xe0>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d00b      	beq.n	800600e <TIM_Base_SetConfig+0x6a>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a23      	ldr	r2, [pc, #140]	; (8006088 <TIM_Base_SetConfig+0xe4>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d007      	beq.n	800600e <TIM_Base_SetConfig+0x6a>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a22      	ldr	r2, [pc, #136]	; (800608c <TIM_Base_SetConfig+0xe8>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d003      	beq.n	800600e <TIM_Base_SetConfig+0x6a>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a21      	ldr	r2, [pc, #132]	; (8006090 <TIM_Base_SetConfig+0xec>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d108      	bne.n	8006020 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006014:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	4313      	orrs	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	4313      	orrs	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	689a      	ldr	r2, [r3, #8]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a0e      	ldr	r2, [pc, #56]	; (8006080 <TIM_Base_SetConfig+0xdc>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d00b      	beq.n	8006064 <TIM_Base_SetConfig+0xc0>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a0e      	ldr	r2, [pc, #56]	; (8006088 <TIM_Base_SetConfig+0xe4>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d007      	beq.n	8006064 <TIM_Base_SetConfig+0xc0>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a0d      	ldr	r2, [pc, #52]	; (800608c <TIM_Base_SetConfig+0xe8>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d003      	beq.n	8006064 <TIM_Base_SetConfig+0xc0>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a0c      	ldr	r2, [pc, #48]	; (8006090 <TIM_Base_SetConfig+0xec>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d103      	bne.n	800606c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	691a      	ldr	r2, [r3, #16]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	615a      	str	r2, [r3, #20]
}
 8006072:	bf00      	nop
 8006074:	3714      	adds	r7, #20
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop
 8006080:	40012c00 	.word	0x40012c00
 8006084:	40000400 	.word	0x40000400
 8006088:	40014000 	.word	0x40014000
 800608c:	40014400 	.word	0x40014400
 8006090:	40014800 	.word	0x40014800

08006094 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006094:	b480      	push	{r7}
 8006096:	b087      	sub	sp, #28
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6a1b      	ldr	r3, [r3, #32]
 80060a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	f023 0201 	bic.w	r2, r3, #1
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	699b      	ldr	r3, [r3, #24]
 80060b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	011b      	lsls	r3, r3, #4
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f023 030a 	bic.w	r3, r3, #10
 80060d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	621a      	str	r2, [r3, #32]
}
 80060e6:	bf00      	nop
 80060e8:	371c      	adds	r7, #28
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b087      	sub	sp, #28
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	60f8      	str	r0, [r7, #12]
 80060fa:	60b9      	str	r1, [r7, #8]
 80060fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	f023 0210 	bic.w	r2, r3, #16
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6a1b      	ldr	r3, [r3, #32]
 8006114:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800611c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	031b      	lsls	r3, r3, #12
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	4313      	orrs	r3, r2
 8006126:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800612e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	011b      	lsls	r3, r3, #4
 8006134:	693a      	ldr	r2, [r7, #16]
 8006136:	4313      	orrs	r3, r2
 8006138:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	621a      	str	r2, [r3, #32]
}
 8006146:	bf00      	nop
 8006148:	371c      	adds	r7, #28
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr

08006152 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006152:	b480      	push	{r7}
 8006154:	b085      	sub	sp, #20
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
 800615a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006168:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	4313      	orrs	r3, r2
 8006170:	f043 0307 	orr.w	r3, r3, #7
 8006174:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	609a      	str	r2, [r3, #8]
}
 800617c:	bf00      	nop
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
 8006194:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	021a      	lsls	r2, r3, #8
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	431a      	orrs	r2, r3
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	697a      	ldr	r2, [r7, #20]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	697a      	ldr	r2, [r7, #20]
 80061ba:	609a      	str	r2, [r3, #8]
}
 80061bc:	bf00      	nop
 80061be:	371c      	adds	r7, #28
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b085      	sub	sp, #20
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d101      	bne.n	80061e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061dc:	2302      	movs	r3, #2
 80061de:	e054      	b.n	800628a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a24      	ldr	r2, [pc, #144]	; (8006298 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d108      	bne.n	800621c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006210:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	4313      	orrs	r3, r2
 800621a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006222:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4313      	orrs	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68fa      	ldr	r2, [r7, #12]
 8006234:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a17      	ldr	r2, [pc, #92]	; (8006298 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d00e      	beq.n	800625e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006248:	d009      	beq.n	800625e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a13      	ldr	r2, [pc, #76]	; (800629c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d004      	beq.n	800625e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a11      	ldr	r2, [pc, #68]	; (80062a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d10c      	bne.n	8006278 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006264:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	68ba      	ldr	r2, [r7, #8]
 800626c:	4313      	orrs	r3, r2
 800626e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3714      	adds	r7, #20
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	40012c00 	.word	0x40012c00
 800629c:	40000400 	.word	0x40000400
 80062a0:	40014000 	.word	0x40014000

080062a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062c0:	bf00      	nop
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b082      	sub	sp, #8
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d101      	bne.n	80062f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e040      	b.n	8006374 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d106      	bne.n	8006308 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f7fb fbaa 	bl	8001a5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2224      	movs	r2, #36	; 0x24
 800630c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 0201 	bic.w	r2, r2, #1
 800631c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 f82c 	bl	800637c <UART_SetConfig>
 8006324:	4603      	mov	r3, r0
 8006326:	2b01      	cmp	r3, #1
 8006328:	d101      	bne.n	800632e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e022      	b.n	8006374 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006332:	2b00      	cmp	r3, #0
 8006334:	d002      	beq.n	800633c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 f9a2 	bl	8006680 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	685a      	ldr	r2, [r3, #4]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800634a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	689a      	ldr	r2, [r3, #8]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800635a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f042 0201 	orr.w	r2, r2, #1
 800636a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 fa29 	bl	80067c4 <UART_CheckIdleState>
 8006372:	4603      	mov	r3, r0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3708      	adds	r7, #8
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b088      	sub	sp, #32
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006384:	2300      	movs	r3, #0
 8006386:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006388:	2300      	movs	r3, #0
 800638a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	689a      	ldr	r2, [r3, #8]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	691b      	ldr	r3, [r3, #16]
 8006394:	431a      	orrs	r2, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	695b      	ldr	r3, [r3, #20]
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	69db      	ldr	r3, [r3, #28]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	4ba2      	ldr	r3, [pc, #648]	; (8006634 <UART_SetConfig+0x2b8>)
 80063ac:	4013      	ands	r3, r2
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	6812      	ldr	r2, [r2, #0]
 80063b2:	6939      	ldr	r1, [r7, #16]
 80063b4:	430b      	orrs	r3, r1
 80063b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6a1b      	ldr	r3, [r3, #32]
 80063d8:	693a      	ldr	r2, [r7, #16]
 80063da:	4313      	orrs	r3, r2
 80063dc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	430a      	orrs	r2, r1
 80063f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a90      	ldr	r2, [pc, #576]	; (8006638 <UART_SetConfig+0x2bc>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d121      	bne.n	8006440 <UART_SetConfig+0xc4>
 80063fc:	4b8f      	ldr	r3, [pc, #572]	; (800663c <UART_SetConfig+0x2c0>)
 80063fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006400:	f003 0303 	and.w	r3, r3, #3
 8006404:	2b03      	cmp	r3, #3
 8006406:	d817      	bhi.n	8006438 <UART_SetConfig+0xbc>
 8006408:	a201      	add	r2, pc, #4	; (adr r2, 8006410 <UART_SetConfig+0x94>)
 800640a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800640e:	bf00      	nop
 8006410:	08006421 	.word	0x08006421
 8006414:	0800642d 	.word	0x0800642d
 8006418:	08006433 	.word	0x08006433
 800641c:	08006427 	.word	0x08006427
 8006420:	2300      	movs	r3, #0
 8006422:	77fb      	strb	r3, [r7, #31]
 8006424:	e01e      	b.n	8006464 <UART_SetConfig+0xe8>
 8006426:	2302      	movs	r3, #2
 8006428:	77fb      	strb	r3, [r7, #31]
 800642a:	e01b      	b.n	8006464 <UART_SetConfig+0xe8>
 800642c:	2304      	movs	r3, #4
 800642e:	77fb      	strb	r3, [r7, #31]
 8006430:	e018      	b.n	8006464 <UART_SetConfig+0xe8>
 8006432:	2308      	movs	r3, #8
 8006434:	77fb      	strb	r3, [r7, #31]
 8006436:	e015      	b.n	8006464 <UART_SetConfig+0xe8>
 8006438:	2310      	movs	r3, #16
 800643a:	77fb      	strb	r3, [r7, #31]
 800643c:	bf00      	nop
 800643e:	e011      	b.n	8006464 <UART_SetConfig+0xe8>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a7e      	ldr	r2, [pc, #504]	; (8006640 <UART_SetConfig+0x2c4>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d102      	bne.n	8006450 <UART_SetConfig+0xd4>
 800644a:	2300      	movs	r3, #0
 800644c:	77fb      	strb	r3, [r7, #31]
 800644e:	e009      	b.n	8006464 <UART_SetConfig+0xe8>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a7b      	ldr	r2, [pc, #492]	; (8006644 <UART_SetConfig+0x2c8>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d102      	bne.n	8006460 <UART_SetConfig+0xe4>
 800645a:	2300      	movs	r3, #0
 800645c:	77fb      	strb	r3, [r7, #31]
 800645e:	e001      	b.n	8006464 <UART_SetConfig+0xe8>
 8006460:	2310      	movs	r3, #16
 8006462:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800646c:	f040 8082 	bne.w	8006574 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8006470:	7ffb      	ldrb	r3, [r7, #31]
 8006472:	2b08      	cmp	r3, #8
 8006474:	d85e      	bhi.n	8006534 <UART_SetConfig+0x1b8>
 8006476:	a201      	add	r2, pc, #4	; (adr r2, 800647c <UART_SetConfig+0x100>)
 8006478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800647c:	080064a1 	.word	0x080064a1
 8006480:	080064c1 	.word	0x080064c1
 8006484:	080064e1 	.word	0x080064e1
 8006488:	08006535 	.word	0x08006535
 800648c:	080064fd 	.word	0x080064fd
 8006490:	08006535 	.word	0x08006535
 8006494:	08006535 	.word	0x08006535
 8006498:	08006535 	.word	0x08006535
 800649c:	0800651d 	.word	0x0800651d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064a0:	f7ff f91c 	bl	80056dc <HAL_RCC_GetPCLK1Freq>
 80064a4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	005a      	lsls	r2, r3, #1
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	085b      	lsrs	r3, r3, #1
 80064b0:	441a      	add	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	61bb      	str	r3, [r7, #24]
        break;
 80064be:	e03c      	b.n	800653a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064c0:	f7ff f92e 	bl	8005720 <HAL_RCC_GetPCLK2Freq>
 80064c4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	005a      	lsls	r2, r3, #1
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	085b      	lsrs	r3, r3, #1
 80064d0:	441a      	add	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064da:	b29b      	uxth	r3, r3
 80064dc:	61bb      	str	r3, [r7, #24]
        break;
 80064de:	e02c      	b.n	800653a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	085b      	lsrs	r3, r3, #1
 80064e6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80064ea:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	6852      	ldr	r2, [r2, #4]
 80064f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	61bb      	str	r3, [r7, #24]
        break;
 80064fa:	e01e      	b.n	800653a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064fc:	f7ff f878 	bl	80055f0 <HAL_RCC_GetSysClockFreq>
 8006500:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	005a      	lsls	r2, r3, #1
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	085b      	lsrs	r3, r3, #1
 800650c:	441a      	add	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	fbb2 f3f3 	udiv	r3, r2, r3
 8006516:	b29b      	uxth	r3, r3
 8006518:	61bb      	str	r3, [r7, #24]
        break;
 800651a:	e00e      	b.n	800653a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	085b      	lsrs	r3, r3, #1
 8006522:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	fbb2 f3f3 	udiv	r3, r2, r3
 800652e:	b29b      	uxth	r3, r3
 8006530:	61bb      	str	r3, [r7, #24]
        break;
 8006532:	e002      	b.n	800653a <UART_SetConfig+0x1be>
      default:
        ret = HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	75fb      	strb	r3, [r7, #23]
        break;
 8006538:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	2b0f      	cmp	r3, #15
 800653e:	d916      	bls.n	800656e <UART_SetConfig+0x1f2>
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006546:	d212      	bcs.n	800656e <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	b29b      	uxth	r3, r3
 800654c:	f023 030f 	bic.w	r3, r3, #15
 8006550:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	085b      	lsrs	r3, r3, #1
 8006556:	b29b      	uxth	r3, r3
 8006558:	f003 0307 	and.w	r3, r3, #7
 800655c:	b29a      	uxth	r2, r3
 800655e:	897b      	ldrh	r3, [r7, #10]
 8006560:	4313      	orrs	r3, r2
 8006562:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	897a      	ldrh	r2, [r7, #10]
 800656a:	60da      	str	r2, [r3, #12]
 800656c:	e07d      	b.n	800666a <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	75fb      	strb	r3, [r7, #23]
 8006572:	e07a      	b.n	800666a <UART_SetConfig+0x2ee>
    }
  }
  else
  {
    switch (clocksource)
 8006574:	7ffb      	ldrb	r3, [r7, #31]
 8006576:	2b08      	cmp	r3, #8
 8006578:	d866      	bhi.n	8006648 <UART_SetConfig+0x2cc>
 800657a:	a201      	add	r2, pc, #4	; (adr r2, 8006580 <UART_SetConfig+0x204>)
 800657c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006580:	080065a5 	.word	0x080065a5
 8006584:	080065c3 	.word	0x080065c3
 8006588:	080065e1 	.word	0x080065e1
 800658c:	08006649 	.word	0x08006649
 8006590:	080065fd 	.word	0x080065fd
 8006594:	08006649 	.word	0x08006649
 8006598:	08006649 	.word	0x08006649
 800659c:	08006649 	.word	0x08006649
 80065a0:	0800661b 	.word	0x0800661b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065a4:	f7ff f89a 	bl	80056dc <HAL_RCC_GetPCLK1Freq>
 80065a8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	085a      	lsrs	r2, r3, #1
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	441a      	add	r2, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065bc:	b29b      	uxth	r3, r3
 80065be:	61bb      	str	r3, [r7, #24]
        break;
 80065c0:	e045      	b.n	800664e <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065c2:	f7ff f8ad 	bl	8005720 <HAL_RCC_GetPCLK2Freq>
 80065c6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	085a      	lsrs	r2, r3, #1
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	441a      	add	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80065da:	b29b      	uxth	r3, r3
 80065dc:	61bb      	str	r3, [r7, #24]
        break;
 80065de:	e036      	b.n	800664e <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	085b      	lsrs	r3, r3, #1
 80065e6:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80065ea:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	6852      	ldr	r2, [r2, #4]
 80065f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	61bb      	str	r3, [r7, #24]
        break;
 80065fa:	e028      	b.n	800664e <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065fc:	f7fe fff8 	bl	80055f0 <HAL_RCC_GetSysClockFreq>
 8006600:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	085a      	lsrs	r2, r3, #1
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	441a      	add	r2, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	fbb2 f3f3 	udiv	r3, r2, r3
 8006614:	b29b      	uxth	r3, r3
 8006616:	61bb      	str	r3, [r7, #24]
        break;
 8006618:	e019      	b.n	800664e <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	085b      	lsrs	r3, r3, #1
 8006620:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	fbb2 f3f3 	udiv	r3, r2, r3
 800662c:	b29b      	uxth	r3, r3
 800662e:	61bb      	str	r3, [r7, #24]
        break;
 8006630:	e00d      	b.n	800664e <UART_SetConfig+0x2d2>
 8006632:	bf00      	nop
 8006634:	efff69f3 	.word	0xefff69f3
 8006638:	40013800 	.word	0x40013800
 800663c:	40021000 	.word	0x40021000
 8006640:	40004400 	.word	0x40004400
 8006644:	40004800 	.word	0x40004800
      default:
        ret = HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	75fb      	strb	r3, [r7, #23]
        break;
 800664c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	2b0f      	cmp	r3, #15
 8006652:	d908      	bls.n	8006666 <UART_SetConfig+0x2ea>
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800665a:	d204      	bcs.n	8006666 <UART_SetConfig+0x2ea>
    {
      huart->Instance->BRR = usartdiv;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	69ba      	ldr	r2, [r7, #24]
 8006662:	60da      	str	r2, [r3, #12]
 8006664:	e001      	b.n	800666a <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006676:	7dfb      	ldrb	r3, [r7, #23]
}
 8006678:	4618      	mov	r0, r3
 800667a:	3720      	adds	r7, #32
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00a      	beq.n	80066aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	430a      	orrs	r2, r1
 80066a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ae:	f003 0302 	and.w	r3, r3, #2
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00a      	beq.n	80066cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	430a      	orrs	r2, r1
 80066ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d0:	f003 0304 	and.w	r3, r3, #4
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00a      	beq.n	80066ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	430a      	orrs	r2, r1
 80066ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f2:	f003 0308 	and.w	r3, r3, #8
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00a      	beq.n	8006710 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006714:	f003 0310 	and.w	r3, r3, #16
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00a      	beq.n	8006732 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	430a      	orrs	r2, r1
 8006730:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006736:	f003 0320 	and.w	r3, r3, #32
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00a      	beq.n	8006754 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	430a      	orrs	r2, r1
 8006752:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800675c:	2b00      	cmp	r3, #0
 800675e:	d01a      	beq.n	8006796 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	430a      	orrs	r2, r1
 8006774:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800677a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800677e:	d10a      	bne.n	8006796 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	430a      	orrs	r2, r1
 8006794:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800679a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d00a      	beq.n	80067b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	430a      	orrs	r2, r1
 80067b6:	605a      	str	r2, [r3, #4]
  }
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b086      	sub	sp, #24
 80067c8:	af02      	add	r7, sp, #8
 80067ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2200      	movs	r2, #0
 80067d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80067d2:	f7fb fa6b 	bl	8001cac <HAL_GetTick>
 80067d6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0308 	and.w	r3, r3, #8
 80067e2:	2b08      	cmp	r3, #8
 80067e4:	d10e      	bne.n	8006804 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 f82a 	bl	800684e <UART_WaitOnFlagUntilTimeout>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d001      	beq.n	8006804 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e020      	b.n	8006846 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0304 	and.w	r3, r3, #4
 800680e:	2b04      	cmp	r3, #4
 8006810:	d10e      	bne.n	8006830 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006812:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 f814 	bl	800684e <UART_WaitOnFlagUntilTimeout>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d001      	beq.n	8006830 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e00a      	b.n	8006846 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2220      	movs	r2, #32
 8006834:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2220      	movs	r2, #32
 800683a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006844:	2300      	movs	r3, #0
}
 8006846:	4618      	mov	r0, r3
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b084      	sub	sp, #16
 8006852:	af00      	add	r7, sp, #0
 8006854:	60f8      	str	r0, [r7, #12]
 8006856:	60b9      	str	r1, [r7, #8]
 8006858:	603b      	str	r3, [r7, #0]
 800685a:	4613      	mov	r3, r2
 800685c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800685e:	e05d      	b.n	800691c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006866:	d059      	beq.n	800691c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006868:	f7fb fa20 	bl	8001cac <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	429a      	cmp	r2, r3
 8006876:	d302      	bcc.n	800687e <UART_WaitOnFlagUntilTimeout+0x30>
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d11b      	bne.n	80068b6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800688c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	689a      	ldr	r2, [r3, #8]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f022 0201 	bic.w	r2, r2, #1
 800689c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2220      	movs	r2, #32
 80068a2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2220      	movs	r2, #32
 80068a8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e042      	b.n	800693c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0304 	and.w	r3, r3, #4
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d02b      	beq.n	800691c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	69db      	ldr	r3, [r3, #28]
 80068ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068d2:	d123      	bne.n	800691c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068dc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80068ec:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	689a      	ldr	r2, [r3, #8]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f022 0201 	bic.w	r2, r2, #1
 80068fc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2220      	movs	r2, #32
 8006902:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2220      	movs	r2, #32
 8006908:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2220      	movs	r2, #32
 800690e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2200      	movs	r2, #0
 8006914:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8006918:	2303      	movs	r3, #3
 800691a:	e00f      	b.n	800693c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	69da      	ldr	r2, [r3, #28]
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	4013      	ands	r3, r2
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	429a      	cmp	r2, r3
 800692a:	bf0c      	ite	eq
 800692c:	2301      	moveq	r3, #1
 800692e:	2300      	movne	r3, #0
 8006930:	b2db      	uxtb	r3, r3
 8006932:	461a      	mov	r2, r3
 8006934:	79fb      	ldrb	r3, [r7, #7]
 8006936:	429a      	cmp	r2, r3
 8006938:	d092      	beq.n	8006860 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <arm_pid_init_f32>:
 8006944:	edd0 6a08 	vldr	s13, [r0, #32]
 8006948:	edd0 7a06 	vldr	s15, [r0, #24]
 800694c:	ed90 7a07 	vldr	s14, [r0, #28]
 8006950:	edc0 6a02 	vstr	s13, [r0, #8]
 8006954:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006958:	ee36 6aa6 	vadd.f32	s12, s13, s13
 800695c:	eef1 7a67 	vneg.f32	s15, s15
 8006960:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006964:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006968:	ed80 7a00 	vstr	s14, [r0]
 800696c:	edc0 7a01 	vstr	s15, [r0, #4]
 8006970:	b119      	cbz	r1, 800697a <arm_pid_init_f32+0x36>
 8006972:	2300      	movs	r3, #0
 8006974:	60c3      	str	r3, [r0, #12]
 8006976:	6103      	str	r3, [r0, #16]
 8006978:	6143      	str	r3, [r0, #20]
 800697a:	4770      	bx	lr

0800697c <arm_sub_f32>:
 800697c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800697e:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 8006982:	d033      	beq.n	80069ec <arm_sub_f32+0x70>
 8006984:	f100 0610 	add.w	r6, r0, #16
 8006988:	f101 0510 	add.w	r5, r1, #16
 800698c:	f102 0410 	add.w	r4, r2, #16
 8006990:	4677      	mov	r7, lr
 8006992:	ed16 6a03 	vldr	s12, [r6, #-12]
 8006996:	ed15 4a03 	vldr	s8, [r5, #-12]
 800699a:	ed56 6a02 	vldr	s13, [r6, #-8]
 800699e:	ed55 4a02 	vldr	s9, [r5, #-8]
 80069a2:	ed16 7a01 	vldr	s14, [r6, #-4]
 80069a6:	ed15 5a01 	vldr	s10, [r5, #-4]
 80069aa:	ed56 7a04 	vldr	s15, [r6, #-16]
 80069ae:	ed55 5a04 	vldr	s11, [r5, #-16]
 80069b2:	ee36 6a44 	vsub.f32	s12, s12, s8
 80069b6:	ee76 6ae4 	vsub.f32	s13, s13, s9
 80069ba:	ee37 7a45 	vsub.f32	s14, s14, s10
 80069be:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80069c2:	3f01      	subs	r7, #1
 80069c4:	ed04 6a03 	vstr	s12, [r4, #-12]
 80069c8:	ed44 6a02 	vstr	s13, [r4, #-8]
 80069cc:	ed04 7a01 	vstr	s14, [r4, #-4]
 80069d0:	ed44 7a04 	vstr	s15, [r4, #-16]
 80069d4:	f106 0610 	add.w	r6, r6, #16
 80069d8:	f105 0510 	add.w	r5, r5, #16
 80069dc:	f104 0410 	add.w	r4, r4, #16
 80069e0:	d1d7      	bne.n	8006992 <arm_sub_f32+0x16>
 80069e2:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80069e6:	4420      	add	r0, r4
 80069e8:	4421      	add	r1, r4
 80069ea:	4422      	add	r2, r4
 80069ec:	f013 0303 	ands.w	r3, r3, #3
 80069f0:	d009      	beq.n	8006a06 <arm_sub_f32+0x8a>
 80069f2:	ecf0 7a01 	vldmia	r0!, {s15}
 80069f6:	ecb1 7a01 	vldmia	r1!, {s14}
 80069fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80069fe:	3b01      	subs	r3, #1
 8006a00:	ece2 7a01 	vstmia	r2!, {s15}
 8006a04:	d1f5      	bne.n	80069f2 <arm_sub_f32+0x76>
 8006a06:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a08 <arm_mult_f32>:
 8006a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a0a:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 8006a0e:	d033      	beq.n	8006a78 <arm_mult_f32+0x70>
 8006a10:	f100 0610 	add.w	r6, r0, #16
 8006a14:	f101 0510 	add.w	r5, r1, #16
 8006a18:	f102 0410 	add.w	r4, r2, #16
 8006a1c:	4677      	mov	r7, lr
 8006a1e:	ed16 6a04 	vldr	s12, [r6, #-16]
 8006a22:	ed55 4a04 	vldr	s9, [r5, #-16]
 8006a26:	ed56 6a02 	vldr	s13, [r6, #-8]
 8006a2a:	ed15 5a02 	vldr	s10, [r5, #-8]
 8006a2e:	ed16 7a03 	vldr	s14, [r6, #-12]
 8006a32:	ed55 5a03 	vldr	s11, [r5, #-12]
 8006a36:	ed56 7a01 	vldr	s15, [r6, #-4]
 8006a3a:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006a3e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8006a42:	ed04 6a04 	vstr	s12, [r4, #-16]
 8006a46:	ed15 6a01 	vldr	s12, [r5, #-4]
 8006a4a:	ed44 6a02 	vstr	s13, [r4, #-8]
 8006a4e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006a52:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006a56:	3f01      	subs	r7, #1
 8006a58:	ed04 7a03 	vstr	s14, [r4, #-12]
 8006a5c:	ed44 7a01 	vstr	s15, [r4, #-4]
 8006a60:	f106 0610 	add.w	r6, r6, #16
 8006a64:	f105 0510 	add.w	r5, r5, #16
 8006a68:	f104 0410 	add.w	r4, r4, #16
 8006a6c:	d1d7      	bne.n	8006a1e <arm_mult_f32+0x16>
 8006a6e:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8006a72:	4420      	add	r0, r4
 8006a74:	4421      	add	r1, r4
 8006a76:	4422      	add	r2, r4
 8006a78:	f013 0303 	ands.w	r3, r3, #3
 8006a7c:	d009      	beq.n	8006a92 <arm_mult_f32+0x8a>
 8006a7e:	ecf0 7a01 	vldmia	r0!, {s15}
 8006a82:	ecb1 7a01 	vldmia	r1!, {s14}
 8006a86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	ece2 7a01 	vstmia	r2!, {s15}
 8006a90:	d1f5      	bne.n	8006a7e <arm_mult_f32+0x76>
 8006a92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a94 <__libc_init_array>:
 8006a94:	b570      	push	{r4, r5, r6, lr}
 8006a96:	4e0d      	ldr	r6, [pc, #52]	; (8006acc <__libc_init_array+0x38>)
 8006a98:	4c0d      	ldr	r4, [pc, #52]	; (8006ad0 <__libc_init_array+0x3c>)
 8006a9a:	1ba4      	subs	r4, r4, r6
 8006a9c:	10a4      	asrs	r4, r4, #2
 8006a9e:	2500      	movs	r5, #0
 8006aa0:	42a5      	cmp	r5, r4
 8006aa2:	d109      	bne.n	8006ab8 <__libc_init_array+0x24>
 8006aa4:	4e0b      	ldr	r6, [pc, #44]	; (8006ad4 <__libc_init_array+0x40>)
 8006aa6:	4c0c      	ldr	r4, [pc, #48]	; (8006ad8 <__libc_init_array+0x44>)
 8006aa8:	f000 f820 	bl	8006aec <_init>
 8006aac:	1ba4      	subs	r4, r4, r6
 8006aae:	10a4      	asrs	r4, r4, #2
 8006ab0:	2500      	movs	r5, #0
 8006ab2:	42a5      	cmp	r5, r4
 8006ab4:	d105      	bne.n	8006ac2 <__libc_init_array+0x2e>
 8006ab6:	bd70      	pop	{r4, r5, r6, pc}
 8006ab8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006abc:	4798      	blx	r3
 8006abe:	3501      	adds	r5, #1
 8006ac0:	e7ee      	b.n	8006aa0 <__libc_init_array+0xc>
 8006ac2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006ac6:	4798      	blx	r3
 8006ac8:	3501      	adds	r5, #1
 8006aca:	e7f2      	b.n	8006ab2 <__libc_init_array+0x1e>
 8006acc:	08006b3c 	.word	0x08006b3c
 8006ad0:	08006b3c 	.word	0x08006b3c
 8006ad4:	08006b3c 	.word	0x08006b3c
 8006ad8:	08006b40 	.word	0x08006b40

08006adc <memset>:
 8006adc:	4402      	add	r2, r0
 8006ade:	4603      	mov	r3, r0
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d100      	bne.n	8006ae6 <memset+0xa>
 8006ae4:	4770      	bx	lr
 8006ae6:	f803 1b01 	strb.w	r1, [r3], #1
 8006aea:	e7f9      	b.n	8006ae0 <memset+0x4>

08006aec <_init>:
 8006aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aee:	bf00      	nop
 8006af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006af2:	bc08      	pop	{r3}
 8006af4:	469e      	mov	lr, r3
 8006af6:	4770      	bx	lr

08006af8 <_fini>:
 8006af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006afa:	bf00      	nop
 8006afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006afe:	bc08      	pop	{r3}
 8006b00:	469e      	mov	lr, r3
 8006b02:	4770      	bx	lr
