# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# Date created = 00:20:16  October 17, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Processor_phase1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY phase_5
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:20:16  OCTOBER 17, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_AG14 -to clk
set_location_assignment PIN_AA23 -to address[6]
set_location_assignment PIN_AA24 -to address[5]
set_location_assignment PIN_AB23 -to address[4]
set_location_assignment PIN_AC24 -to address[2]
set_location_assignment PIN_AB25 -to address[1]
set_location_assignment PIN_AC25 -to address[0]
set_location_assignment PIN_AB26 -to data[7]
set_location_assignment PIN_AD21 -to data[6]
set_location_assignment PIN_AC26 -to data[5]
set_location_assignment PIN_AB27 -to data[4]
set_location_assignment PIN_H19 -to q[7]
set_location_assignment PIN_J19 -to q[6]
set_location_assignment PIN_E18 -to q[5]
set_location_assignment PIN_AB28 -to datain[0]
set_location_assignment PIN_AC28 -to datain[1]
set_location_assignment PIN_AC27 -to datain[2]
set_location_assignment PIN_AD27 -to datain[3]
set_location_assignment PIN_G19 -to dataout[0]
set_location_assignment PIN_F19 -to dataout[1]
set_location_assignment PIN_E19 -to dataout[2]
set_location_assignment PIN_F21 -to dataout[3]
set_location_assignment PIN_Y23 -to write_en
set_location_assignment PIN_Y24 -to reset
set_location_assignment PIN_AA22 -to inc
set_location_assignment PIN_Y2 -to clk2
set_location_assignment PIN_E22 -to clk3
set_global_assignment -name SOURCE_FILE ChipMemory.cmp
set_global_assignment -name VERILOG_FILE abaclock.v
set_global_assignment -name VERILOG_FILE dramtest.v
set_global_assignment -name VERILOG_FILE inc_testing.v
set_global_assignment -name VERILOG_FILE control_test2.v
set_global_assignment -name VERILOG_FILE bin27.v
set_global_assignment -name VERILOG_FILE control.v
set_global_assignment -name VERILOG_FILE phase_3.v
set_global_assignment -name VERILOG_FILE phase_4.v
set_global_assignment -name VERILOG_FILE phase_2.v
set_global_assignment -name VERILOG_FILE clock_test_Clock_divider.v
set_global_assignment -name VERILOG_FILE BUS.v
set_global_assignment -name VERILOG_FILE reg_z.v
set_global_assignment -name VERILOG_FILE read_buffer_8bit.v
set_global_assignment -name VERILOG_FILE read_buffer_16bit.v
set_global_assignment -name VERILOG_FILE WTR_Decoder.v
set_global_assignment -name VERILOG_FILE WTA_mux.v
set_global_assignment -name VERILOG_FILE RST_Decoder.v
set_global_assignment -name VERILOG_FILE OPR_demux.v
set_global_assignment -name VERILOG_FILE INC_Decoder.v
set_global_assignment -name VERILOG_FILE alu.v
set_global_assignment -name VERILOG_FILE reg_type3_8bit.v
set_global_assignment -name VERILOG_FILE reg_type3_16bit.v
set_global_assignment -name VERILOG_FILE reg_type2_16bit.v
set_global_assignment -name VERILOG_FILE reg_type1_8bit.v
set_global_assignment -name VERILOG_FILE reg_type1_16bit.v
set_global_assignment -name VERILOG_FILE reg_SUM.v
set_global_assignment -name VERILOG_FILE reg_ac.v
set_global_assignment -name VERILOG_FILE reg_type3_16bit_test.v
set_global_assignment -name VERILOG_FILE phase1.v
set_global_assignment -name VERILOG_FILE alu_test.v
set_global_assignment -name VERILOG_FILE memory.v
set_global_assignment -name VERILOG_FILE control_test.v
set_global_assignment -name VERILOG_FILE data_mem.v
set_global_assignment -name VERILOG_FILE counter_6.v
set_global_assignment -name VERILOG_FILE phase_5.v
set_global_assignment -name QIP_FILE ChipMemory.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top