Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\I2S_TO_PARALLEL.vhd" into library work
Parsing entity <I2S_TO_PARALLEL>.
Parsing architecture <Behavioral> of entity <i2s_to_parallel>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2S_TO_PARALLEL> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 49: Output port <DATA_READY> of the instance <I2S_INTERFACE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <I2S_TO_PARALLEL>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\I2S_TO_PARALLEL.vhd".
        DATA_WIDTH = 24
    Found 1-bit register for signal <DATA_READY>.
    Found 24-bit register for signal <DATA_ADC_R>.
    Found 24-bit register for signal <Shift_Reg_Out>.
    Found 24-bit register for signal <Shift_Reg_In>.
    Found 24-bit register for signal <DATA_ADC_L>.
    Found 5-bit register for signal <Data_Shift_Counter>.
    Found 1-bit register for signal <Current_LRCK>.
    Found 1-bit register for signal <SDTO>.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_4_OUT<4:0>> created at line 84.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_6_OUT<4:0>> created at line 87.
    Found 1-bit 24-to-1 multiplexer for signal <GND_5_o_X_5_o_Mux_4_o> created at line 84.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 104 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <I2S_TO_PARALLEL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit subtractor                                      : 2
# Registers                                            : 8
 1-bit register                                        : 3
 24-bit register                                       : 4
 5-bit register                                        : 1
# Multiplexers                                         : 4
 1-bit 24-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit subtractor                                      : 2
# Registers                                            : 104
 Flip-Flops                                            : 104
# Multiplexers                                         : 4
 1-bit 24-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <I2S_TO_PARALLEL> ...
WARNING:Xst:2677 - Node <I2S_INTERFACE/DATA_READY> of sequential type is unconnected in block <TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 2.
FlipFlop I2S_INTERFACE/Current_LRCK has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 52
#      LUT4                        : 50
#      LUT5                        : 3
#      LUT6                        : 11
#      MUXF7                       : 3
# FlipFlops/Latches                : 104
#      FD                          : 2
#      FDCE                        : 99
#      FDPE                        : 2
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 3
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             104  out of  11440     0%  
 Number of Slice LUTs:                  121  out of   5720     2%  
    Number used as Logic:               121  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    122
   Number with an unused Flip Flop:      18  out of    122    14%  
   Number with an unused LUT:             1  out of    122     0%  
   Number of fully used LUT-FF pairs:   103  out of    122    84%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   5  out of    102     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BCLK                               | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.561ns (Maximum Frequency: 219.246MHz)
   Minimum input arrival time before clock: 5.868ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BCLK'
  Clock period: 4.561ns (frequency: 219.246MHz)
  Total number of paths / destination ports: 756 / 207
-------------------------------------------------------------------------
Delay:               4.561ns (Levels of Logic = 2)
  Source:            I2S_INTERFACE/Data_Shift_Counter_2 (FF)
  Destination:       I2S_INTERFACE/SDTO (FF)
  Source Clock:      BCLK rising
  Destination Clock: BCLK rising

  Data Path: I2S_INTERFACE/Data_Shift_Counter_2 to I2S_INTERFACE/SDTO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.161  I2S_INTERFACE/Data_Shift_Counter_2 (I2S_INTERFACE/Data_Shift_Counter_2)
     LUT5:I2->O           49   0.205   1.534  I2S_INTERFACE/GND_5_o_Data_Shift_Counter[4]_equal_7_o<4>1 (I2S_INTERFACE/GND_5_o_Data_Shift_Counter[4]_equal_7_o)
     LUT4:I3->O            1   0.205   0.579  I2S_INTERFACE/_n00941 (I2S_INTERFACE/_n0094)
     FDRE:R                    0.430          I2S_INTERFACE/SDTO
    ----------------------------------------
    Total                      4.561ns (1.287ns logic, 3.274ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BCLK'
  Total number of paths / destination ports: 264 / 259
-------------------------------------------------------------------------
Offset:              5.868ns (Levels of Logic = 3)
  Source:            LRCK (PAD)
  Destination:       I2S_INTERFACE/Data_Shift_Counter_4 (FF)
  Destination Clock: BCLK rising

  Data Path: LRCK to I2S_INTERFACE/Data_Shift_Counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.222   1.995  LRCK_IBUF (LRCK_IBUF)
     LUT2:I0->O           26   0.203   1.207  I2S_INTERFACE/Mxor_LRCK_Current_LRCK_XOR_1_o_xo<0>1 (I2S_INTERFACE/LRCK_Current_LRCK_XOR_1_o)
     LUT6:I5->O            5   0.205   0.714  I2S_INTERFACE/_n0115_inv1_1 (I2S_INTERFACE/_n0115_inv1)
     FDCE:CE                   0.322          I2S_INTERFACE/Data_Shift_Counter_0
    ----------------------------------------
    Total                      5.868ns (1.952ns logic, 3.916ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            I2S_INTERFACE/SDTO (FF)
  Destination:       SDTO (PAD)
  Source Clock:      BCLK rising

  Data Path: I2S_INTERFACE/SDTO to SDTO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.616  I2S_INTERFACE/SDTO (I2S_INTERFACE/SDTO)
     OBUF:I->O                 2.571          SDTO_OBUF (SDTO)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    4.561|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.05 secs
 
--> 

Total memory usage is 260152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

