

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Sat Nov 29 03:04:53 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.578 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 2 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 3 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read83" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read82" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read81" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 6 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 7 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_5 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read79" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 8 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_6 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 9 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_7 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read77" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 10 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_8 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read76" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 11 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_9 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 12 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_10 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read74" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 13 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_11 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read73" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 14 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_12 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read72" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 15 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read71" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 16 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_14 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read70" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 17 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_15 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read69" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 18 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_16 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 19 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_17 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 20 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_18 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read66" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 21 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_19 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 22 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_20 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read64" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 23 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_21 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 24 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_22 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 25 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_23 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 26 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_24 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 27 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_25 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 28 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_26 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 29 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_27 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 30 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_28 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 31 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_29 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 32 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_30 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 33 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_31 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 34 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_32 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 35 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_33 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 36 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_34 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 37 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_35 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read49" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 38 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_36 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read48" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 39 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_37 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 40 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_38 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 41 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_39 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 42 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_40 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 43 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_41 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 44 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_42 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 45 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_43 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 46 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_44 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 47 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_45 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 48 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_46 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read38" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 49 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_47 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read37" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 50 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_48 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read36" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 51 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_49 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read35" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 52 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_50 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read34" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 53 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_51 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read33" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 54 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_52 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read32" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 55 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_53 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 56 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read3039 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read30" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 57 'read' 'p_read3039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_54 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read29" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 58 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_55 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read28" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 59 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_56 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read27" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 60 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_57 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 61 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_58 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read25" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 62 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_59 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read24" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 63 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_read_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 64 'read' 'head_ctx_ref_compute_op_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_read_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 65 'read' 'head_ctx_ref_compute_op_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_read_3 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 66 'read' 'head_ctx_ref_compute_op_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_read_7 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 67 'read' 'head_ctx_ref_compute_op_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_60 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read19" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 68 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_61 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read18" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 69 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_62 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read17" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 70 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_63 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 71 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_64 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read15" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 72 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_65 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 73 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_66 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 74 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_67 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 75 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_68 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 76 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read1019 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 77 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read918 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 78 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read817 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 79 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_read_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 80 'read' 'head_ctx_ref_phase_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_read_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 81 'read' 'head_ctx_ref_phase_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_read_3 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 82 'read' 'head_ctx_ref_phase_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_read13 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 83 'read' 'head_ctx_ref_phase_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_read312 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 84 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read211 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 85 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_read110 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 86 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_69 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 87 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i4 %head_ctx_ref_compute_op_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 88 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln192_1 = zext i4 %head_ctx_ref_compute_op_read_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 89 'zext' 'zext_ln192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln192_2 = zext i4 %head_ctx_ref_compute_op_read_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 90 'zext' 'zext_ln192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln192_3 = zext i4 %head_ctx_ref_compute_op_read_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 91 'zext' 'zext_ln192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln192_4 = zext i4 %head_ctx_ref_phase_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 92 'zext' 'zext_ln192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln192_5 = zext i4 %head_ctx_ref_phase_read_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 93 'zext' 'zext_ln192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln192_6 = zext i4 %head_ctx_ref_phase_read_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 94 'zext' 'zext_ln192_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln192_7 = zext i4 %head_ctx_ref_phase_read13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 95 'zext' 'zext_ln192_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.79ns)   --->   "%icmp_ln205 = icmp_eq  i4 %head_ctx_ref_phase_read13, i4 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 96 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %if.then, void %for.inc" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 97 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%icmp_ln206 = icmp_eq  i4 %head_ctx_ref_phase_read13, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 98 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln205)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.28ns)   --->   "%and_ln206 = and i1 %icmp_ln206, i1 %start_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 99 'and' 'and_ln206' <Predicate = (!icmp_ln205)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (2.92ns)   --->   "%call_ret1 = call i67 @run_single_head, i32 %p_read_69, i32 %p_read_69, i4 %head_ctx_ref_phase_read13, i1 %p_read817, i1 %p_read_67, i4 %head_ctx_ref_compute_op_read_7, i1 %and_ln206, i1 %p_read_55, i1 %p_read_52, i1 %p_read_48, i1 %p_read_44, i1 %p_read_40, i1 %p_read_36, i1 %p_read_32, i1 %p_read_28, i1 %p_read_24, i1 %p_read_20, i1 %p_read_16, i1 %p_read_12, i1 %p_read_8, i1 %p_read_4, i32 %layer_idx_read, i1 %and_ln206" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 100 'call' 'call_ret1' <Predicate = (!icmp_ln205)> <Delay = 2.92> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 101 'extractvalue' 'head_ctx_ref_att_value_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 102 'extractvalue' 'head_ctx_ref_softmax_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 103 'extractvalue' 'head_ctx_ref_val_scale_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 104 'extractvalue' 'head_ctx_ref_att_scores_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 105 'extractvalue' 'head_ctx_ref_v_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 106 'extractvalue' 'head_ctx_ref_k_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 107 'extractvalue' 'head_ctx_ref_q_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 108 'extractvalue' 'head_ctx_ref_att_value_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 109 'extractvalue' 'head_ctx_ref_softmax_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 110 'extractvalue' 'head_ctx_ref_val_scale_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 111 'extractvalue' 'head_ctx_ref_att_scores_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 112 'extractvalue' 'head_ctx_ref_v_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 113 'extractvalue' 'head_ctx_ref_k_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 114 'extractvalue' 'head_ctx_ref_q_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 115 'extractvalue' 'head_ctx_ref_start_head_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 116 'extractvalue' 'head_ctx_ref_compute_op_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 117 'extractvalue' 'head_ctx_ref_compute_start_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 118 'extractvalue' 'head_ctx_ref_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 119 'extractvalue' 'head_ctx_ref_compute_ready_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 120 'extractvalue' 'head_ctx_ref_phase_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%head_done_4 = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 121 'extractvalue' 'head_done_4' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 122 'extractvalue' 'head_ctx_ref_layer_stamp_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.inc" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:212]   --->   Operation 123 'br' 'br_ln212' <Predicate = (!icmp_ln205)> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_0_0 = phi i8 %zext_ln192_7, void %entry, i8 %head_ctx_ref_phase_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 124 'phi' 'head_ctx_ref_phase_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_0_0 = phi i1 %p_read817, void %entry, i1 %head_ctx_ref_compute_ready_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 125 'phi' 'head_ctx_ref_compute_ready_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_0_0 = phi i1 %p_read_67, void %entry, i1 %head_ctx_ref_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 126 'phi' 'head_ctx_ref_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_0_0 = phi i1 %p_read_63, void %entry, i1 %head_ctx_ref_compute_start_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 127 'phi' 'head_ctx_ref_compute_start_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_0_0 = phi i8 %zext_ln192_3, void %entry, i8 %head_ctx_ref_compute_op_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 128 'phi' 'head_ctx_ref_compute_op_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_0_0 = phi i1 %p_read_59, void %entry, i1 %head_ctx_ref_start_head_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 129 'phi' 'head_ctx_ref_start_head_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_0_0 = phi i1 %p_read_55, void %entry, i1 %head_ctx_ref_q_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 130 'phi' 'head_ctx_ref_q_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_0_0 = phi i1 %p_read_52, void %entry, i1 %head_ctx_ref_k_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 131 'phi' 'head_ctx_ref_k_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_0_0 = phi i1 %p_read_48, void %entry, i1 %head_ctx_ref_v_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 132 'phi' 'head_ctx_ref_v_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_0_0 = phi i1 %p_read_44, void %entry, i1 %head_ctx_ref_att_scores_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 133 'phi' 'head_ctx_ref_att_scores_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_0_0 = phi i1 %p_read_40, void %entry, i1 %head_ctx_ref_val_scale_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 134 'phi' 'head_ctx_ref_val_scale_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_0_0 = phi i1 %p_read_36, void %entry, i1 %head_ctx_ref_softmax_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 135 'phi' 'head_ctx_ref_softmax_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_0_0 = phi i1 %p_read_32, void %entry, i1 %head_ctx_ref_att_value_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 136 'phi' 'head_ctx_ref_att_value_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_0_0 = phi i1 %p_read_28, void %entry, i1 %head_ctx_ref_q_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 137 'phi' 'head_ctx_ref_q_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_0_0 = phi i1 %p_read_24, void %entry, i1 %head_ctx_ref_k_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 138 'phi' 'head_ctx_ref_k_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_0_0 = phi i1 %p_read_20, void %entry, i1 %head_ctx_ref_v_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 139 'phi' 'head_ctx_ref_v_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_0_0 = phi i1 %p_read_16, void %entry, i1 %head_ctx_ref_att_scores_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 140 'phi' 'head_ctx_ref_att_scores_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_0_0 = phi i1 %p_read_12, void %entry, i1 %head_ctx_ref_val_scale_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 141 'phi' 'head_ctx_ref_val_scale_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_0_0 = phi i1 %p_read_8, void %entry, i1 %head_ctx_ref_softmax_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 142 'phi' 'head_ctx_ref_softmax_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_0_0 = phi i1 %p_read_4, void %entry, i1 %head_ctx_ref_att_value_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 143 'phi' 'head_ctx_ref_att_value_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_0_0 = phi i32 %p_read_69, void %entry, i32 %head_ctx_ref_layer_stamp_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 144 'phi' 'head_ctx_ref_layer_stamp_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%group_finished_1 = phi i1 1, void %entry, i1 %head_done_4, void %if.then"   --->   Operation 145 'phi' 'group_finished_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.79ns)   --->   "%icmp_ln205_1 = icmp_eq  i4 %head_ctx_ref_phase_read_3, i4 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 146 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205_1, void %if.then.1, void %for.inc.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 147 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 148 [1/1] (0.79ns)   --->   "%icmp_ln206_1 = icmp_eq  i4 %head_ctx_ref_phase_read_3, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 148 'icmp' 'icmp_ln206_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.28ns)   --->   "%and_ln206_1 = and i1 %icmp_ln206_1, i1 %start_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 149 'and' 'and_ln206_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (2.92ns)   --->   "%call_ret2 = call i67 @run_single_head, i32 %p_read110, i32 %p_read110, i4 %head_ctx_ref_phase_read_3, i1 %p_read918, i1 %p_read_66, i4 %head_ctx_ref_compute_op_read_3, i1 %and_ln206_1, i1 %p_read_54, i1 %p_read_51, i1 %p_read_47, i1 %p_read_43, i1 %p_read_39, i1 %p_read_35, i1 %p_read_31, i1 %p_read_27, i1 %p_read_23, i1 %p_read_19, i1 %p_read_15, i1 %p_read_11, i1 %p_read_7, i1 %p_read_3, i32 %layer_idx_read, i1 %and_ln206_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 150 'call' 'call_ret2' <Predicate = (!icmp_ln205_1)> <Delay = 2.92> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 151 'extractvalue' 'head_ctx_ref_att_value_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 152 'extractvalue' 'head_ctx_ref_softmax_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 153 'extractvalue' 'head_ctx_ref_val_scale_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 154 'extractvalue' 'head_ctx_ref_att_scores_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 155 'extractvalue' 'head_ctx_ref_v_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 156 'extractvalue' 'head_ctx_ref_k_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 157 'extractvalue' 'head_ctx_ref_q_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 158 'extractvalue' 'head_ctx_ref_att_value_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 159 'extractvalue' 'head_ctx_ref_softmax_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 160 'extractvalue' 'head_ctx_ref_val_scale_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 161 'extractvalue' 'head_ctx_ref_att_scores_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 162 'extractvalue' 'head_ctx_ref_v_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 163 'extractvalue' 'head_ctx_ref_k_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 164 'extractvalue' 'head_ctx_ref_q_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 165 'extractvalue' 'head_ctx_ref_start_head_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 166 'extractvalue' 'head_ctx_ref_compute_op_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 167 'extractvalue' 'head_ctx_ref_compute_start_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 168 'extractvalue' 'head_ctx_ref_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 169 'extractvalue' 'head_ctx_ref_compute_ready_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 170 'extractvalue' 'head_ctx_ref_phase_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node group_finished_2)   --->   "%head_done = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 171 'extractvalue' 'head_done' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 172 'extractvalue' 'head_ctx_ref_layer_stamp_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.28ns) (out node of the LUT)   --->   "%group_finished_2 = and i1 %head_done, i1 %group_finished_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211]   --->   Operation 173 'and' 'group_finished_2' <Predicate = (!icmp_ln205_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.inc.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:212]   --->   Operation 174 'br' 'br_ln212' <Predicate = (!icmp_ln205_1)> <Delay = 0.42>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_1_0 = phi i8 %zext_ln192_6, void %for.inc, i8 %head_ctx_ref_phase_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 175 'phi' 'head_ctx_ref_phase_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_1_0 = phi i1 %p_read918, void %for.inc, i1 %head_ctx_ref_compute_ready_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 176 'phi' 'head_ctx_ref_compute_ready_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_1_0 = phi i1 %p_read_66, void %for.inc, i1 %head_ctx_ref_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 177 'phi' 'head_ctx_ref_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_1_0 = phi i1 %p_read_62, void %for.inc, i1 %head_ctx_ref_compute_start_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 178 'phi' 'head_ctx_ref_compute_start_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_1_0 = phi i8 %zext_ln192_2, void %for.inc, i8 %head_ctx_ref_compute_op_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 179 'phi' 'head_ctx_ref_compute_op_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_1_0 = phi i1 %p_read_58, void %for.inc, i1 %head_ctx_ref_start_head_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 180 'phi' 'head_ctx_ref_start_head_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_1_0 = phi i1 %p_read_54, void %for.inc, i1 %head_ctx_ref_q_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 181 'phi' 'head_ctx_ref_q_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_1_0 = phi i1 %p_read_51, void %for.inc, i1 %head_ctx_ref_k_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 182 'phi' 'head_ctx_ref_k_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_1_0 = phi i1 %p_read_47, void %for.inc, i1 %head_ctx_ref_v_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 183 'phi' 'head_ctx_ref_v_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_1_0 = phi i1 %p_read_43, void %for.inc, i1 %head_ctx_ref_att_scores_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 184 'phi' 'head_ctx_ref_att_scores_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_1_0 = phi i1 %p_read_39, void %for.inc, i1 %head_ctx_ref_val_scale_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 185 'phi' 'head_ctx_ref_val_scale_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_1_0 = phi i1 %p_read_35, void %for.inc, i1 %head_ctx_ref_softmax_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 186 'phi' 'head_ctx_ref_softmax_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_1_0 = phi i1 %p_read_31, void %for.inc, i1 %head_ctx_ref_att_value_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 187 'phi' 'head_ctx_ref_att_value_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_1_0 = phi i1 %p_read_27, void %for.inc, i1 %head_ctx_ref_q_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 188 'phi' 'head_ctx_ref_q_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_1_0 = phi i1 %p_read_23, void %for.inc, i1 %head_ctx_ref_k_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 189 'phi' 'head_ctx_ref_k_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_1_0 = phi i1 %p_read_19, void %for.inc, i1 %head_ctx_ref_v_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 190 'phi' 'head_ctx_ref_v_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_1_0 = phi i1 %p_read_15, void %for.inc, i1 %head_ctx_ref_att_scores_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 191 'phi' 'head_ctx_ref_att_scores_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_1_0 = phi i1 %p_read_11, void %for.inc, i1 %head_ctx_ref_val_scale_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 192 'phi' 'head_ctx_ref_val_scale_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_1_0 = phi i1 %p_read_7, void %for.inc, i1 %head_ctx_ref_softmax_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 193 'phi' 'head_ctx_ref_softmax_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_1_0 = phi i1 %p_read_3, void %for.inc, i1 %head_ctx_ref_att_value_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 194 'phi' 'head_ctx_ref_att_value_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_1_0 = phi i32 %p_read110, void %for.inc, i32 %head_ctx_ref_layer_stamp_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 195 'phi' 'head_ctx_ref_layer_stamp_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%group_finished_3 = phi i1 %group_finished_1, void %for.inc, i1 %group_finished_2, void %if.then.1"   --->   Operation 196 'phi' 'group_finished_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.79ns)   --->   "%icmp_ln205_2 = icmp_eq  i4 %head_ctx_ref_phase_read_2, i4 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 197 'icmp' 'icmp_ln205_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205_2, void %if.then.2, void %for.inc.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 198 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 199 [1/1] (0.79ns)   --->   "%icmp_ln206_2 = icmp_eq  i4 %head_ctx_ref_phase_read_2, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 199 'icmp' 'icmp_ln206_2' <Predicate = (!icmp_ln205_2)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.28ns)   --->   "%and_ln206_2 = and i1 %icmp_ln206_2, i1 %start_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 200 'and' 'and_ln206_2' <Predicate = (!icmp_ln205_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (2.92ns)   --->   "%call_ret3 = call i67 @run_single_head, i32 %p_read211, i32 %p_read211, i4 %head_ctx_ref_phase_read_2, i1 %p_read1019, i1 %p_read_65, i4 %head_ctx_ref_compute_op_read_2, i1 %and_ln206_2, i1 %p_read3039, i1 %p_read_50, i1 %p_read_46, i1 %p_read_42, i1 %p_read_38, i1 %p_read_34, i1 %p_read_30, i1 %p_read_26, i1 %p_read_22, i1 %p_read_18, i1 %p_read_14, i1 %p_read_10, i1 %p_read_6, i1 %p_read_2, i32 %layer_idx_read, i1 %and_ln206_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 201 'call' 'call_ret3' <Predicate = (!icmp_ln205_2)> <Delay = 2.92> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 202 'extractvalue' 'head_ctx_ref_att_value_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 203 'extractvalue' 'head_ctx_ref_softmax_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 204 'extractvalue' 'head_ctx_ref_val_scale_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 205 'extractvalue' 'head_ctx_ref_att_scores_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 206 'extractvalue' 'head_ctx_ref_v_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 207 'extractvalue' 'head_ctx_ref_k_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 208 'extractvalue' 'head_ctx_ref_q_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 209 'extractvalue' 'head_ctx_ref_att_value_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 210 'extractvalue' 'head_ctx_ref_softmax_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 211 'extractvalue' 'head_ctx_ref_val_scale_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 212 'extractvalue' 'head_ctx_ref_att_scores_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 213 'extractvalue' 'head_ctx_ref_v_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 214 'extractvalue' 'head_ctx_ref_k_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 215 'extractvalue' 'head_ctx_ref_q_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 216 'extractvalue' 'head_ctx_ref_start_head_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 217 'extractvalue' 'head_ctx_ref_compute_op_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 218 'extractvalue' 'head_ctx_ref_compute_start_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 219 'extractvalue' 'head_ctx_ref_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 220 'extractvalue' 'head_ctx_ref_compute_ready_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 221 'extractvalue' 'head_ctx_ref_phase_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node group_finished_4)   --->   "%head_done_1 = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 222 'extractvalue' 'head_done_1' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 223 'extractvalue' 'head_ctx_ref_layer_stamp_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.28ns) (out node of the LUT)   --->   "%group_finished_4 = and i1 %head_done_1, i1 %group_finished_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211]   --->   Operation 224 'and' 'group_finished_4' <Predicate = (!icmp_ln205_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.inc.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:212]   --->   Operation 225 'br' 'br_ln212' <Predicate = (!icmp_ln205_2)> <Delay = 0.42>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_2_0 = phi i8 %zext_ln192_5, void %for.inc.1, i8 %head_ctx_ref_phase_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 226 'phi' 'head_ctx_ref_phase_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_2_0 = phi i1 %p_read1019, void %for.inc.1, i1 %head_ctx_ref_compute_ready_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 227 'phi' 'head_ctx_ref_compute_ready_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_2_0 = phi i1 %p_read_65, void %for.inc.1, i1 %head_ctx_ref_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 228 'phi' 'head_ctx_ref_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_2_0 = phi i1 %p_read_61, void %for.inc.1, i1 %head_ctx_ref_compute_start_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 229 'phi' 'head_ctx_ref_compute_start_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_2_0 = phi i8 %zext_ln192_1, void %for.inc.1, i8 %head_ctx_ref_compute_op_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 230 'phi' 'head_ctx_ref_compute_op_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_2_0 = phi i1 %p_read_57, void %for.inc.1, i1 %head_ctx_ref_start_head_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 231 'phi' 'head_ctx_ref_start_head_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_2_0 = phi i1 %p_read3039, void %for.inc.1, i1 %head_ctx_ref_q_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 232 'phi' 'head_ctx_ref_q_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_2_0 = phi i1 %p_read_50, void %for.inc.1, i1 %head_ctx_ref_k_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 233 'phi' 'head_ctx_ref_k_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_2_0 = phi i1 %p_read_46, void %for.inc.1, i1 %head_ctx_ref_v_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 234 'phi' 'head_ctx_ref_v_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_2_0 = phi i1 %p_read_42, void %for.inc.1, i1 %head_ctx_ref_att_scores_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 235 'phi' 'head_ctx_ref_att_scores_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_2_0 = phi i1 %p_read_38, void %for.inc.1, i1 %head_ctx_ref_val_scale_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 236 'phi' 'head_ctx_ref_val_scale_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_2_0 = phi i1 %p_read_34, void %for.inc.1, i1 %head_ctx_ref_softmax_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 237 'phi' 'head_ctx_ref_softmax_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_2_0 = phi i1 %p_read_30, void %for.inc.1, i1 %head_ctx_ref_att_value_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 238 'phi' 'head_ctx_ref_att_value_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_2_0 = phi i1 %p_read_26, void %for.inc.1, i1 %head_ctx_ref_q_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 239 'phi' 'head_ctx_ref_q_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_2_0 = phi i1 %p_read_22, void %for.inc.1, i1 %head_ctx_ref_k_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 240 'phi' 'head_ctx_ref_k_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_2_0 = phi i1 %p_read_18, void %for.inc.1, i1 %head_ctx_ref_v_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 241 'phi' 'head_ctx_ref_v_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_2_0 = phi i1 %p_read_14, void %for.inc.1, i1 %head_ctx_ref_att_scores_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 242 'phi' 'head_ctx_ref_att_scores_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_2_0 = phi i1 %p_read_10, void %for.inc.1, i1 %head_ctx_ref_val_scale_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 243 'phi' 'head_ctx_ref_val_scale_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_2_0 = phi i1 %p_read_6, void %for.inc.1, i1 %head_ctx_ref_softmax_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 244 'phi' 'head_ctx_ref_softmax_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_2_0 = phi i1 %p_read_2, void %for.inc.1, i1 %head_ctx_ref_att_value_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 245 'phi' 'head_ctx_ref_att_value_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_2_0 = phi i32 %p_read211, void %for.inc.1, i32 %head_ctx_ref_layer_stamp_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 246 'phi' 'head_ctx_ref_layer_stamp_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%group_finished_5 = phi i1 %group_finished_3, void %for.inc.1, i1 %group_finished_4, void %if.then.2"   --->   Operation 247 'phi' 'group_finished_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.79ns)   --->   "%icmp_ln205_3 = icmp_eq  i4 %head_ctx_ref_phase_read_1, i4 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 248 'icmp' 'icmp_ln205_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205_3, void %if.then.3, void %for.end" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 249 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 250 [1/1] (0.79ns)   --->   "%icmp_ln206_3 = icmp_eq  i4 %head_ctx_ref_phase_read_1, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 250 'icmp' 'icmp_ln206_3' <Predicate = (!icmp_ln205_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.28ns)   --->   "%and_ln206_3 = and i1 %icmp_ln206_3, i1 %start_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 251 'and' 'and_ln206_3' <Predicate = (!icmp_ln205_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (2.92ns)   --->   "%call_ret = call i67 @run_single_head, i32 %p_read312, i32 %p_read312, i4 %head_ctx_ref_phase_read_1, i1 %p_read_68, i1 %p_read_64, i4 %head_ctx_ref_compute_op_read_1, i1 %and_ln206_3, i1 %p_read_53, i1 %p_read_49, i1 %p_read_45, i1 %p_read_41, i1 %p_read_37, i1 %p_read_33, i1 %p_read_29, i1 %p_read_25, i1 %p_read_21, i1 %p_read_17, i1 %p_read_13, i1 %p_read_9, i1 %p_read_5, i1 %p_read_1, i32 %layer_idx_read, i1 %and_ln206_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 252 'call' 'call_ret' <Predicate = (!icmp_ln205_3)> <Delay = 2.92> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 253 'extractvalue' 'head_ctx_ref_att_value_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 254 'extractvalue' 'head_ctx_ref_softmax_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 255 'extractvalue' 'head_ctx_ref_val_scale_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 256 'extractvalue' 'head_ctx_ref_att_scores_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 257 'extractvalue' 'head_ctx_ref_v_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 258 'extractvalue' 'head_ctx_ref_k_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 259 'extractvalue' 'head_ctx_ref_q_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 260 'extractvalue' 'head_ctx_ref_att_value_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 261 'extractvalue' 'head_ctx_ref_softmax_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 262 'extractvalue' 'head_ctx_ref_val_scale_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 263 'extractvalue' 'head_ctx_ref_att_scores_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 264 'extractvalue' 'head_ctx_ref_v_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 265 'extractvalue' 'head_ctx_ref_k_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 266 'extractvalue' 'head_ctx_ref_q_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 267 'extractvalue' 'head_ctx_ref_start_head_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 268 'extractvalue' 'head_ctx_ref_compute_op_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 269 'extractvalue' 'head_ctx_ref_compute_start_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 270 'extractvalue' 'head_ctx_ref_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 271 'extractvalue' 'head_ctx_ref_compute_ready_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 272 'extractvalue' 'head_ctx_ref_phase_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node group_finished_6)   --->   "%head_done_2 = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 273 'extractvalue' 'head_done_2' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 274 'extractvalue' 'head_ctx_ref_layer_stamp_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.28ns) (out node of the LUT)   --->   "%group_finished_6 = and i1 %head_done_2, i1 %group_finished_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211]   --->   Operation 275 'and' 'group_finished_6' <Predicate = (!icmp_ln205_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.end" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:212]   --->   Operation 276 'br' 'br_ln212' <Predicate = (!icmp_ln205_3)> <Delay = 0.42>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_3_0 = phi i8 %zext_ln192_4, void %for.inc.2, i8 %head_ctx_ref_phase_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 277 'phi' 'head_ctx_ref_phase_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_3_0 = phi i1 %p_read_68, void %for.inc.2, i1 %head_ctx_ref_compute_ready_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 278 'phi' 'head_ctx_ref_compute_ready_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_3_0 = phi i1 %p_read_64, void %for.inc.2, i1 %head_ctx_ref_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 279 'phi' 'head_ctx_ref_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_3_0 = phi i1 %p_read_60, void %for.inc.2, i1 %head_ctx_ref_compute_start_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 280 'phi' 'head_ctx_ref_compute_start_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_3_0 = phi i8 %zext_ln192, void %for.inc.2, i8 %head_ctx_ref_compute_op_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 281 'phi' 'head_ctx_ref_compute_op_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_3_0 = phi i1 %p_read_56, void %for.inc.2, i1 %head_ctx_ref_start_head_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 282 'phi' 'head_ctx_ref_start_head_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_3_0 = phi i1 %p_read_53, void %for.inc.2, i1 %head_ctx_ref_q_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 283 'phi' 'head_ctx_ref_q_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_3_0 = phi i1 %p_read_49, void %for.inc.2, i1 %head_ctx_ref_k_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 284 'phi' 'head_ctx_ref_k_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_3_0 = phi i1 %p_read_45, void %for.inc.2, i1 %head_ctx_ref_v_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 285 'phi' 'head_ctx_ref_v_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_3_0 = phi i1 %p_read_41, void %for.inc.2, i1 %head_ctx_ref_att_scores_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 286 'phi' 'head_ctx_ref_att_scores_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_3_0 = phi i1 %p_read_37, void %for.inc.2, i1 %head_ctx_ref_val_scale_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 287 'phi' 'head_ctx_ref_val_scale_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_3_0 = phi i1 %p_read_33, void %for.inc.2, i1 %head_ctx_ref_softmax_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 288 'phi' 'head_ctx_ref_softmax_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_3_0 = phi i1 %p_read_29, void %for.inc.2, i1 %head_ctx_ref_att_value_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 289 'phi' 'head_ctx_ref_att_value_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_3_0 = phi i1 %p_read_25, void %for.inc.2, i1 %head_ctx_ref_q_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 290 'phi' 'head_ctx_ref_q_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_3_0 = phi i1 %p_read_21, void %for.inc.2, i1 %head_ctx_ref_k_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 291 'phi' 'head_ctx_ref_k_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_3_0 = phi i1 %p_read_17, void %for.inc.2, i1 %head_ctx_ref_v_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 292 'phi' 'head_ctx_ref_v_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_3_0 = phi i1 %p_read_13, void %for.inc.2, i1 %head_ctx_ref_att_scores_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 293 'phi' 'head_ctx_ref_att_scores_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_3_0 = phi i1 %p_read_9, void %for.inc.2, i1 %head_ctx_ref_val_scale_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 294 'phi' 'head_ctx_ref_val_scale_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_3_0 = phi i1 %p_read_5, void %for.inc.2, i1 %head_ctx_ref_softmax_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 295 'phi' 'head_ctx_ref_softmax_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_3_0 = phi i1 %p_read_1, void %for.inc.2, i1 %head_ctx_ref_att_value_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 296 'phi' 'head_ctx_ref_att_value_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_3_0 = phi i32 %p_read312, void %for.inc.2, i32 %head_ctx_ref_layer_stamp_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 297 'phi' 'head_ctx_ref_layer_stamp_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%group_finished_7 = phi i1 %group_finished_5, void %for.inc.2, i1 %group_finished_6, void %if.then.3"   --->   Operation 298 'phi' 'group_finished_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i265 <undef>, i1 %group_finished_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 299 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i265 %mrv_s, i8 %head_ctx_ref_phase_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 300 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i265 %mrv_22, i8 %head_ctx_ref_phase_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 301 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i265 %mrv_23, i8 %head_ctx_ref_phase_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 302 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i265 %mrv_24, i8 %head_ctx_ref_phase_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 303 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i265 %mrv_25, i1 %head_ctx_ref_compute_ready_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 304 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i265 %mrv_26, i1 %head_ctx_ref_compute_ready_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 305 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i265 %mrv_27, i1 %head_ctx_ref_compute_ready_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 306 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i265 %mrv_28, i1 %head_ctx_ref_compute_ready_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 307 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i265 %mrv_29, i1 %head_ctx_ref_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 308 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i265 %mrv_30, i1 %head_ctx_ref_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 309 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i265 %mrv_31, i1 %head_ctx_ref_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 310 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i265 %mrv_32, i1 %head_ctx_ref_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 311 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i265 %mrv_33, i1 %head_ctx_ref_compute_start_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 312 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i265 %mrv_34, i1 %head_ctx_ref_compute_start_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 313 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i265 %mrv_35, i1 %head_ctx_ref_compute_start_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 314 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i265 %mrv_36, i1 %head_ctx_ref_compute_start_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 315 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i265 %mrv_37, i8 %head_ctx_ref_compute_op_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 316 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i265 %mrv_38, i8 %head_ctx_ref_compute_op_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 317 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i265 %mrv_39, i8 %head_ctx_ref_compute_op_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 318 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i265 %mrv_40, i8 %head_ctx_ref_compute_op_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 319 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i265 %mrv_41, i1 %head_ctx_ref_start_head_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 320 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i265 %mrv_42, i1 %head_ctx_ref_start_head_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 321 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i265 %mrv_43, i1 %head_ctx_ref_start_head_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 322 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i265 %mrv_44, i1 %head_ctx_ref_start_head_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 323 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i265 %mrv_45, i1 %head_ctx_ref_q_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 324 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i265 %mrv_46, i1 %head_ctx_ref_q_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 325 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i265 %mrv_47, i1 %head_ctx_ref_q_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 326 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i265 %mrv_48, i1 %head_ctx_ref_q_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 327 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i265 %mrv_49, i1 %head_ctx_ref_k_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 328 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i265 %mrv_50, i1 %head_ctx_ref_k_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 329 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i265 %mrv_51, i1 %head_ctx_ref_k_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 330 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i265 %mrv_52, i1 %head_ctx_ref_k_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 331 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i265 %mrv_53, i1 %head_ctx_ref_v_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 332 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i265 %mrv_54, i1 %head_ctx_ref_v_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 333 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i265 %mrv_55, i1 %head_ctx_ref_v_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 334 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i265 %mrv_56, i1 %head_ctx_ref_v_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 335 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i265 %mrv_57, i1 %head_ctx_ref_att_scores_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 336 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i265 %mrv_58, i1 %head_ctx_ref_att_scores_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 337 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i265 %mrv_59, i1 %head_ctx_ref_att_scores_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 338 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i265 %mrv_60, i1 %head_ctx_ref_att_scores_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 339 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i265 %mrv_61, i1 %head_ctx_ref_val_scale_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 340 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue i265 %mrv_62, i1 %head_ctx_ref_val_scale_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 341 'insertvalue' 'mrv_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%mrv_64 = insertvalue i265 %mrv_63, i1 %head_ctx_ref_val_scale_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 342 'insertvalue' 'mrv_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mrv_65 = insertvalue i265 %mrv_64, i1 %head_ctx_ref_val_scale_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 343 'insertvalue' 'mrv_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mrv_66 = insertvalue i265 %mrv_65, i1 %head_ctx_ref_softmax_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 344 'insertvalue' 'mrv_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%mrv_67 = insertvalue i265 %mrv_66, i1 %head_ctx_ref_softmax_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 345 'insertvalue' 'mrv_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%mrv_68 = insertvalue i265 %mrv_67, i1 %head_ctx_ref_softmax_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 346 'insertvalue' 'mrv_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%mrv_69 = insertvalue i265 %mrv_68, i1 %head_ctx_ref_softmax_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 347 'insertvalue' 'mrv_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%mrv_70 = insertvalue i265 %mrv_69, i1 %head_ctx_ref_att_value_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 348 'insertvalue' 'mrv_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mrv_71 = insertvalue i265 %mrv_70, i1 %head_ctx_ref_att_value_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 349 'insertvalue' 'mrv_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mrv_72 = insertvalue i265 %mrv_71, i1 %head_ctx_ref_att_value_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 350 'insertvalue' 'mrv_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%mrv_73 = insertvalue i265 %mrv_72, i1 %head_ctx_ref_att_value_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 351 'insertvalue' 'mrv_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mrv_74 = insertvalue i265 %mrv_73, i1 %head_ctx_ref_q_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 352 'insertvalue' 'mrv_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%mrv_75 = insertvalue i265 %mrv_74, i1 %head_ctx_ref_q_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 353 'insertvalue' 'mrv_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%mrv_76 = insertvalue i265 %mrv_75, i1 %head_ctx_ref_q_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 354 'insertvalue' 'mrv_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%mrv_77 = insertvalue i265 %mrv_76, i1 %head_ctx_ref_q_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 355 'insertvalue' 'mrv_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%mrv_78 = insertvalue i265 %mrv_77, i1 %head_ctx_ref_k_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 356 'insertvalue' 'mrv_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%mrv_79 = insertvalue i265 %mrv_78, i1 %head_ctx_ref_k_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 357 'insertvalue' 'mrv_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%mrv_80 = insertvalue i265 %mrv_79, i1 %head_ctx_ref_k_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 358 'insertvalue' 'mrv_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%mrv_85 = insertvalue i265 %mrv_80, i1 %head_ctx_ref_k_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 359 'insertvalue' 'mrv_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%mrv_86 = insertvalue i265 %mrv_85, i1 %head_ctx_ref_v_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 360 'insertvalue' 'mrv_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%mrv_87 = insertvalue i265 %mrv_86, i1 %head_ctx_ref_v_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 361 'insertvalue' 'mrv_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%mrv_88 = insertvalue i265 %mrv_87, i1 %head_ctx_ref_v_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 362 'insertvalue' 'mrv_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mrv_89 = insertvalue i265 %mrv_88, i1 %head_ctx_ref_v_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 363 'insertvalue' 'mrv_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%mrv_90 = insertvalue i265 %mrv_89, i1 %head_ctx_ref_att_scores_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 364 'insertvalue' 'mrv_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mrv_91 = insertvalue i265 %mrv_90, i1 %head_ctx_ref_att_scores_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 365 'insertvalue' 'mrv_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%mrv_92 = insertvalue i265 %mrv_91, i1 %head_ctx_ref_att_scores_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 366 'insertvalue' 'mrv_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%mrv_93 = insertvalue i265 %mrv_92, i1 %head_ctx_ref_att_scores_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 367 'insertvalue' 'mrv_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%mrv_94 = insertvalue i265 %mrv_93, i1 %head_ctx_ref_val_scale_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 368 'insertvalue' 'mrv_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%mrv_95 = insertvalue i265 %mrv_94, i1 %head_ctx_ref_val_scale_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 369 'insertvalue' 'mrv_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%mrv_96 = insertvalue i265 %mrv_95, i1 %head_ctx_ref_val_scale_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 370 'insertvalue' 'mrv_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%mrv_97 = insertvalue i265 %mrv_96, i1 %head_ctx_ref_val_scale_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 371 'insertvalue' 'mrv_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%mrv_98 = insertvalue i265 %mrv_97, i1 %head_ctx_ref_softmax_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 372 'insertvalue' 'mrv_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%mrv_99 = insertvalue i265 %mrv_98, i1 %head_ctx_ref_softmax_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 373 'insertvalue' 'mrv_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%mrv_100 = insertvalue i265 %mrv_99, i1 %head_ctx_ref_softmax_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 374 'insertvalue' 'mrv_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%mrv_101 = insertvalue i265 %mrv_100, i1 %head_ctx_ref_softmax_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 375 'insertvalue' 'mrv_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%mrv_102 = insertvalue i265 %mrv_101, i1 %head_ctx_ref_att_value_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 376 'insertvalue' 'mrv_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%mrv_103 = insertvalue i265 %mrv_102, i1 %head_ctx_ref_att_value_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 377 'insertvalue' 'mrv_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%mrv_104 = insertvalue i265 %mrv_103, i1 %head_ctx_ref_att_value_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 378 'insertvalue' 'mrv_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%mrv_105 = insertvalue i265 %mrv_104, i1 %head_ctx_ref_att_value_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 379 'insertvalue' 'mrv_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%mrv_81 = insertvalue i265 %mrv_105, i32 %head_ctx_ref_layer_stamp_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 380 'insertvalue' 'mrv_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mrv_82 = insertvalue i265 %mrv_81, i32 %head_ctx_ref_layer_stamp_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 381 'insertvalue' 'mrv_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%mrv_83 = insertvalue i265 %mrv_82, i32 %head_ctx_ref_layer_stamp_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 382 'insertvalue' 'mrv_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%mrv_84 = insertvalue i265 %mrv_83, i32 %head_ctx_ref_layer_stamp_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 383 'insertvalue' 'mrv_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%ret_ln217 = ret i265 %mrv_84" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 384 'ret' 'ret_ln217' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.578ns
The critical path consists of the following:
	wire read operation ('head_ctx_ref.phase', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192) on port 'head_ctx_ref_phase_read' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192) [168]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln206', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206) [184]  (0.797 ns)
	'and' operation 1 bit ('and_ln206', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206) [185]  (0.287 ns)
	'call' operation 67 bit ('call_ret1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207) to 'run_single_head' [186]  (2.925 ns)
	multiplexor before 'phi' operation 1 bit ('head_done') with incoming values : ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207) [232]  (0.427 ns)
	'phi' operation 1 bit ('head_done') with incoming values : ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207) [232]  (0.000 ns)
	'and' operation 1 bit ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211) [261]  (0.287 ns)
	multiplexor before 'phi' operation 1 bit ('group_finished') with incoming values : ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207) ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211) [285]  (0.427 ns)
	'phi' operation 1 bit ('group_finished') with incoming values : ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207) ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211) [285]  (0.000 ns)
	'and' operation 1 bit ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211) [314]  (0.287 ns)
	multiplexor before 'phi' operation 1 bit ('group_finished') with incoming values : ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207) ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211) [338]  (0.427 ns)
	'phi' operation 1 bit ('group_finished') with incoming values : ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207) ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211) [338]  (0.000 ns)
	'and' operation 1 bit ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211) [367]  (0.287 ns)
	multiplexor before 'phi' operation 1 bit ('group_finished') with incoming values : ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207) ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211) [391]  (0.427 ns)
	'phi' operation 1 bit ('group_finished') with incoming values : ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207) ('group_finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211) [391]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
