Verilog:
	Consits of all the verilog source files

Testbench:
	Consits of testbench for different test vectors, also consits of makefile to run in vcs and 
	questa simulators, for questa simulator or model sim run command needs to be entered multiple times

Documentation:
	Consits of documentation of core, description of different registers, architecture, etc...

simulation:
	Consits of simulation screenshots and VCD file. 