verilog xil_defaultlib "../../../bd/Project_design/ip/Project_design_lmb_bram_0/sim/Project_design_lmb_bram_0.v" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/Project_design/ip/Project_design_clk_wiz_1_0/Project_design_clk_wiz_1_0_clk_wiz.v" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/Project_design/ip/Project_design_clk_wiz_1_0/Project_design_clk_wiz_1_0.v" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/Project_design/ip/Project_design_xbar_0/sim/Project_design_xbar_0.v" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/Project_design/ip/Project_design_blk_mem_gen_1_0/sim/Project_design_blk_mem_gen_1_0.v" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/Project_design/ip/Project_design_auto_pc_0/sim/Project_design_auto_pc_0.v" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/Project_design/ip/Project_design_auto_pc_1/sim/Project_design_auto_pc_1.v" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/100a" --include "../../../../Projeto.srcs/sources_1/bd/Project_design/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
