---
layout: base.njk
title: Chart
---
<script type="module" src="js/andromeda.js"></script>
<div class="content-container">
  <div class="diagram">
    <!-- <div class="andromeda_chart"> -->
    <div class="mermaid">
      flowchart TB

      subgraph concept["Concept"]
      direction LR
      IDEA("Idea")
      click IDEA callback "Show description for node ID idea"

      PDK("PDK (Process Development Kit)")
      click PDK callback "Show description for node ID pdk"

      IDEA ~~~ PDK

      end

      subgraph chip_design["Chip design"]
      direction TB

      ARCH("Architecture and specification")
      click ARCH callback "Show description for node ID arch"

      ARCH ----> SCH

      subgraph analog_flow["Analog design flow"]
      direction TB

      subgraph subflow_sch["Schematic design"]
      direction TB

      SCH(Schematic)
      click SCH callback "Show description for node ID sch"

      NET_SCH("Netlist")
      click NET_SCH callback "Show description for node ID net_sch"

      SIM_ANA_SCH("Schematic simulation")
      click SIM_ANA_SCH callback "Show description for node ID sim_ana_sch"

      SCH ==> NET_SCH ==> SIM_ANA_SCH
      SIM_ANA_SCH -.->|"not okay"| SCH
      end

      SCH ====> subflow_lay

      subgraph subflow_lay["Layout design"]
      direction TB
      LAY("Layout")
      click LAY callback "Show description for node ID lay"

      DRC("DRC (Design Rule Check)")
      click DRC callback "Show description for node ID drc"

      LVS("LVS (Layout vs. Schematic)")
      click LVS callback "Show description for node ID lvs"

      LAY ==> LVS -.->|"not okay"| LAY
      LAY ==> DRC -.->|"not okay"| LAY

      LVS ===>|"okay"| subflow_pex

      LAY ==> PEX

      subgraph subflow_pex["Post-layout optimization"]
      direction TB
      PEX("PEX (Parasitic Extraction)")
      click PEX callback "Show description for node ID pex"

      NET_PAR("Parasitic netlist (layout)")
      click NET_PAR callback "Show description for node ID net_par"

      SIM_ANA_PEX("Post layout simulation")
      click SIM_ANA_PEX callback "Show description for node ID sim_ana_pex"

      PEX ==> NET_PAR ==> SIM_ANA_PEX
      end
      end

      SIM_ANA_PEX -.->|"not okay"| LAY
      SIM_ANA_PEX -.->|"not okay"| SCH



      subflow_sch ~~~ subflow_lay
      %% linkStyle 0,1,2 stroke-width:0px,fill:none,stroke:none;

      %% Schematic optimization flow
      %% subflow_sch -. not possible .-> ARCH
      %% subflow_sch --> subflow_lay

      %% Layout optimization flow

      end

      ARCH ----> SDL

      subgraph digital_flow["Digital design flow"]
      direction TB

      subgraph digital_flow_l1 [" "]
      subgraph constraints["Physical constraints"]
      direction TB
      GEO("Chip geometry")
      click GEO callback "Show description for node ID geo"

      IO("I/O specification")
      click IO callback "Show description for node ID io"

      TIMING_CNSTR("Timing constraints (clock speed, latency, etc.)")
      click TIMING_CNSTR callback "Show description for node ID timing_cnstr"

      GEO ~~~ IO ~~~TIMING_CNSTR
      end

      subgraph design_entry["Design entry"]
      direction TB

      SDL("System description")
      click SDL callback "Show description for node ID sdl"

      HDL("HDL (Hardware description languages)")
      click HDL callback "Show description for node ID hdl"

      VIS("Visual description (schematics)")
      click VIS callback "Show description for node ID vis"

      HDL_COMP("Compiler/transpiler")
      click HDL_COMP callback "Show description for node ID hdl_comp"

      RTL("RTL (Register Transfer Level <br>or gate level description)")
      click RTL callback "Show description for node ID rtl"

      SYNTH("Synthesis")
      click SYNTH callback "Show description for node ID synth"

      NET_DIG("Logic netlist")
      click NET_DIG callback "Show description for node ID net_dig"


      subgraph behavioral_simulation["Bevioral simulation and verification"]
      direction TB

      VERIFICATION_FORMAL("Formal verification")
      click VERIFICATION_FORMAL callback "Show description for node ID verification_formal"

      VERIFICATION_FUNCTIONAL("Functional verification")
      click VERIFICATION_FUNCTIONAL callback "Show description for node ID verification_functional"

      UNIT_TESTS("Unit test")
      click UNIT_TESTS callback "Show description for node ID unit_tests"

      SYSTEM_TESTS("System test")
      click SYSTEM_TESTS callback "Show description for node ID system_tests"

      TIMING_LOGIC("Timing simulation and analysis")
      click TIMING_LOGIC callback "Show description for node ID timing_logic"


      VERIFICATION_FORMAL ==> VERIFICATION_FUNCTIONAL
      VERIFICATION_FUNCTIONAL ==> UNIT_TESTS ==> SYSTEM_TESTS
      VERIFICATION_FUNCTIONAL ===> TIMING_LOGIC
      end

      %% SDL ~~~ behavioral_simulation
      SDL ==> HDL
      SDL -.-> VIS
      HDL ====> SYNTH
      HDL ==> HDL_COMP ==> RTL
      RTL ===> SYNTH
      VIS -......-> NET_DIG
      SYNTH ==> NET_DIG

      HDL <-...-> behavioral_simulation
        behavioral_simulation <-.-> RTL
          behavioral_simulation <-.-> NET_DIG
            end
            end
            class digital_flow_l1 transparent

            %% NET_DIG ===> pnr
            NET_DIG ==> placement
            NET_DIG ==> CTS
            NET_DIG ==> ROUTE

            constraints ====> synthesis
            design_entry ~~~ synthesis

            %% constraints ====> CTS
            %% constraints ====> placement


            subgraph synthesis["Synthesis/RTL to GDS"]
            direction TB

            subgraph pnr["PNR (Place and Route)"]
            direction TB

            CTS("CTS (Clock tree synthesis)")
            click CTS callback "Show description for node ID cts"

            ROUTE("Routing")
            click ROUTE callback "Show description for node ID route"


            subgraph placement["Placement"]
            direction LR

            FLR_PLANNING("Floor planning")
            click FLR_PLANNING callback "Show description for node ID flr_planning"

            PWR_PLANNING("Power planning")
            click PWR_PLANNING callback "Show description for node ID pwr_planning"

            FLR_PLANNING <==> PWR_PLANNING
              click FLR_PLANNING callback "Show description for node ID flr_planning"

              end

              placement ==> CTS
              CTS ==> ROUTE
              end

              LAY_DIG("Layout")
              click LAY_DIG callback "Show description for node ID lay_dig"


              ROUTE ==> LAY_DIG

              subgraph physical_simulation["Physical simulation and verification"]
              direction TB

              subgraph phys_sim_l1[" "]
              DRC_DIG("DRC (Design Rule Check)")
              click DRC_DIG callback "Show description for node ID drc_dig"

              LVS_DIG("LVS (Layout vs. Schematic)")
              click LVS_DIG callback "Show description for node ID lvs_dig"

              RCX("RCX (Resistance/Capacitance Extraction)")
              click RCX callback "Show description for node ID rcx"

              STA("STA (Static Timing Analysis)")
              click STA callback "Show description for node ID sta"

              end
              class phys_sim_l1 transparent

              PEX_DIG("PEX (Parasitic extraction)")
              click PEX_DIG callback "Show description for node ID pex_dig"

              LVS_DIG ===> PEX_DIG
              end

              subgraph advanced_nodes["DFM (Design for manufacturing (Additional layout checks for advanced nodes))"]
              direction LR
              LITHO("Litho hotspot analysis")
              click LITHO callback "Show description for node ID litho"

              CMP("CMP (Chemical-mechanical polishing)")
              click CMP callback "Show description for node ID cmp"

              CCA("CCA (Critical area analysis)")
              click CCA callback "Show description for node ID cca"

              VIA("Via enhancement")
              click VIA callback "Show description for node ID via"

              CFA("CFA (Critical feature analysis)")
              click CFA callback "Show description for node ID cfa"

              PATMATCH("Pattern matching")
              click PATMATCH callback "Show description for node ID patmatch"

              LITHO ~~~ CMP ~~~ CCA ~~~ VIA ~~~ CFA ~~~ PATMATCH

              end
              %% LAY_DIG ==> physical_simulation

              %% pnr ~~~ physical_simulation
              LAY_DIG ==> DRC_DIG
              LAY_DIG ==> LVS_DIG
              LAY_DIG ==> RCX
              LAY_DIG ==> STA

              physical_simulation -.->|"not okay"| pnr

              physical_simulation ====> advanced_nodes
              advanced_nodes -.->|"not okay"| pnr

              end
              end

              GDS("GDS (Graphic Data Stream)")
              click GDS callback "Show description for node ID gds"

              SIM_ANA_PEX ==>|"okay"| GDS
              physical_simulation ==>|"okay"| GDS
              advanced_nodes ==>|"okay"| GDS
              end


              %% analog_flow ~~~~ GDS
              %% subflow_pex ~~~~ GDS
              GDS ==> manufacturing

              subgraph manufacturing["Manufacturing"]
              direction LR
              MPW("MPW (Multi-project wafer)")
              click MPW callback "Show description for node ID mpw"

              WAFER("Wafer")
              click WAFER callback "Show description for node ID wafer"

              FOUNDRY("Foundry")
              click FOUNDRY callback "Show description for node ID foundry"

              MPW ~~~ WAFER ~~~ FOUNDRY
              end

              concept --> chip_design

              class digital_flow DesignFlow
              class analog_flow DesignFlow

              classDef transparent fill: none, stroke: none
              classDef DesignFlow fill: #eeeeee, stroke: none
    </div>
  </div>
  <div class="description">
    <div class="markdown-body">
      <div id="node-description"></div>
    </div>
    <div class="description-legend">
      <input type="file" onchange="readFilesAndHighlightNodes(this.files)" multiple style="padding: 3pt 0 3pt 0;" />
      <button id="button-edit" onclick="openNodeDescriptionInEditor()"
        title="Opens above description in a markdown editor">Edit Description</button>
      <button id="button-help" onclick="displayHelp()" title="Show help">?</button>
      <button id="button-dbg" onclick="addColorLabelToNode('LAY', '#00ffff');addColorLabelToNode('LAY', '#00ff00')"
        title="DBG">?</button>
    </div>
  </div>
</div>