{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574298107094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574298107110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:01:46 2019 " "Processing started: Wed Nov 20 20:01:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574298107110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574298107110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab10part1 -c lab10part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab10part1 -c lab10part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574298107110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574298107860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574298107860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab10part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB10PART1-BEHAVIOR " "Found design unit 1: LAB10PART1-BEHAVIOR" {  } { { "lab10part1.vhd" "" { Text "C:/Users/Trinity Key/Documents/F2019/COE0201/lab10part1/lab10part1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574298120158 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB10PART1 " "Found entity 1: LAB10PART1" {  } { { "lab10part1.vhd" "" { Text "C:/Users/Trinity Key/Documents/F2019/COE0201/lab10part1/lab10part1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574298120158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574298120158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-DECODER " "Found design unit 1: DECODER-DECODER" {  } { { "decoder.vhd" "" { Text "C:/Users/Trinity Key/Documents/F2019/COE0201/lab10part1/decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574298120158 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "decoder.vhd" "" { Text "C:/Users/Trinity Key/Documents/F2019/COE0201/lab10part1/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574298120158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574298120158 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "TFF " "Entity \"TFF\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "tff.vhd" "" { Text "C:/Users/Trinity Key/Documents/F2019/COE0201/lab10part1/tff.vhd" 5 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1574298120158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TFF-BEHAVIOR " "Found design unit 1: TFF-BEHAVIOR" {  } { { "tff.vhd" "" { Text "C:/Users/Trinity Key/Documents/F2019/COE0201/lab10part1/tff.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574298120173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574298120173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab10part1 " "Elaborating entity \"lab10part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574298120205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "QOUTBAR lab10part1.vhd(8) " "VHDL Signal Declaration warning at lab10part1.vhd(8): used implicit default value for signal \"QOUTBAR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab10part1.vhd" "" { Text "C:/Users/Trinity Key/Documents/F2019/COE0201/lab10part1/lab10part1.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574298120205 "|lab10part1"}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "CLOCK TFF Q0CALL " "Port \"CLOCK\" does not exist in primitive \"TFF\" of instance \"Q0CALL\"" {  } { { "lab10part1.vhd" "Q0CALL" { Text "C:/Users/Trinity Key/Documents/F2019/COE0201/lab10part1/lab10part1.vhd" 55 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574298120205 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "CLEAR TFF Q0CALL " "Port \"CLEAR\" does not exist in primitive \"TFF\" of instance \"Q0CALL\"" {  } { { "lab10part1.vhd" "Q0CALL" { Text "C:/Users/Trinity Key/Documents/F2019/COE0201/lab10part1/lab10part1.vhd" 55 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574298120205 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574298120205 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574298120329 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 20 20:02:00 2019 " "Processing ended: Wed Nov 20 20:02:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574298120329 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574298120329 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574298120329 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574298120329 ""}
