# AEEE-SummerSchool FPGA Camp

This is a repository to deliver the 2024 FPGA Camp Training Material on July 9-11, 2024.
Please DO NOT distribute this document for any commercial purposes.

## Agenda

| DATE               | Time             | Subject                                                                               | Resource                                                        |
| ------------------ | ---------------- | ------------------------------------------------------------------------------------- | --------------------------------------------------------------- |
| Tuesday, July 9    | 9:30 AM-11:30 AM | Opening Ceremony of Summer School FPGA Training Camp                                 |                                                                 |
|                    |                  | Comprehensive Analysis of the New Generation Products and Tool Updates                |                                                                 |
|                    |                  | Reviewing the Basics to Master the New: Principles and Structure of FPGA              | [FPGA_Vivado_Flow](https://github.com/Xilinx/xup_fpga_vivado_flow) |
|                    | 2:00 PM-5:00 PM  | FPGA Design Optimization: From Static Timing Analysis to Timing Closure               | [FPGA_Vivado_Flow](https://github.com/Xilinx/xup_fpga_vivado_flow) |
|                    |                  | Starting from Scratch: Developing Vision Processing Kernels with Vitis Libraries      |                                                                 |
|                    |                  | Lab1: Writing Your Vision Processing Kernel                                          |                                                                 |
|                    |                  |                                                                                       |                                                                 |
| Wednesday, July 10 | 9:30 AM-11:30 AM | Introduction to MPSoC: Design Process Based on Kria-SoM                               |                                                                 |
|                    |                  | Industrial Vision Design: Innovative Applications Integrating ISP and DPU on Kria-SoM |                                                                 |
|                    | 2:00 PM-5:00 PM  | PYNQ Framework: Building Customized Hardware and Software Co-Design                   |                                                                 |
|                    |                  | Efficient IP Design and Verification Process under the PYNQ Framework                 |                                                                 |
|                    |                  | Lab2 : RTL IP Wapped AXI-Lite Adder                                                   |                                                                 |
|                    |                  | Homework: Writing Your HLS Convolution Filter                                       |                                                                 |
| Thursday, July 11 | 9:30 AM-11:30 AM | Best Practices for HLS Convolution Filter Design                                      |                                                                 |
|                    |                  | Diving Deep into High-Performance Vitis HLS Design Methodology                        |                                                                 |
|                    |                  | Lab3: Writing Your HLS Convolution Filter                                           |                                                                 |
|                    | 2:00 PM-5:00 PM  | Overview of AMD Artificial Intelligence Solutions                                     |                                                                 |
|                    |                  | FPGA Competition Mobilization and Problem Statement Interpretation                    |                                                                 |
|                    |                  |                                                                                       |                                                                 |

## Additional Material

1. [Download Vitis Unified Software](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vitis.html)
2. [Vitis Unified Software Documentation](https://docs.xilinx.com/v/u/en-US/ug1416-vitis-documentation)
3. [Vitis Community Forum](https://support.xilinx.com/s/topic/0TO2E000000YKYAWA4/vitis-acceleration-acceleration?language=en_US)
4. [Accelerating OpenCV Applications with Zynq-7000 All Programmable SoC using Vivado HLS Video Libraries](https://docs.amd.com/v/u/en-US/xapp1167)
5. [Vivado FPGA Design Flow on Spartan and Zynq](https://github.com/Xilinx/xup_fpga_vivado_flow/tree/main)
6. [High-Level-Synthesis Design Flow on ZYNQ](https://github.com/Xilinx/xup_high_level_synthesis_design_flow)
7. [Vitis HLS: High-Performance Design Using Task-level Parallelism](https://docs.amd.com/r/en-US/wp554-high-performance-design)
8. [Vitis Unified Software Platform Documentation: Application Acceleration Development](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration)
9. [Vitis Application Development Flow](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Vitis-Application-Development-Flow)
10. [Data Center Acceleration Terminology](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Terminology)
