
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14264676 heartbeat IPC: 1.92384 cumulative IPC: 1.94771 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18745577 heartbeat IPC: 2.23169 cumulative IPC: 2.03398 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23820890 heartbeat IPC: 1.97032 cumulative IPC: 2.01768 (Simulation time: 0 hr 5 min 15 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28687832 heartbeat IPC: 2.05468 cumulative IPC: 2.02498 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33460283 heartbeat IPC: 2.09536 cumulative IPC: 2.03638 (Simulation time: 0 hr 7 min 31 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38027479 heartbeat IPC: 2.18953 cumulative IPC: 2.05693 (Simulation time: 0 hr 8 min 35 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42390032 heartbeat IPC: 2.29224 cumulative IPC: 2.08367 (Simulation time: 0 hr 9 min 37 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46730391 heartbeat IPC: 2.30396 cumulative IPC: 2.10604 (Simulation time: 0 hr 10 min 39 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51078926 heartbeat IPC: 2.29962 cumulative IPC: 2.12392 (Simulation time: 0 hr 11 min 41 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47082737 cumulative IPC: 2.12392 (Simulation time: 0 hr 11 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12392 instructions: 100000001 cycles: 47082737
cpu0_DTLB TOTAL     ACCESS:   40467668  HIT:   40459719  MISS:       7949
cpu0_DTLB LOAD      ACCESS:   32304309  HIT:   32301441  MISS:       2868
cpu0_DTLB RFO       ACCESS:    8163359  HIT:    8158278  MISS:       5081
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.7152 cycles
cpu0_ITLB TOTAL     ACCESS:     797204  HIT:     797097  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797204  HIT:     797097  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64572  HIT:      64236  MISS:        336
cpu0_L1I LOAD      ACCESS:      64572  HIT:      64236  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.015 cycles
cpu0_STLB TOTAL     ACCESS:       8056  HIT:       7276  MISS:        780
cpu0_STLB LOAD      ACCESS:       2975  HIT:       2808  MISS:        167
cpu0_STLB RFO       ACCESS:       5081  HIT:       4468  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 179.683 cycles
cpu0_L1D TOTAL     ACCESS:   32062294  HIT:   31596585  MISS:     465709
cpu0_L1D LOAD      ACCESS:   28656284  HIT:   28499743  MISS:     156541
cpu0_L1D RFO       ACCESS:    3405241  HIT:    3096256  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        586  MISS:        183
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 390.55 cycles
cpu0_L2C TOTAL     ACCESS:     772077  HIT:     484881  MISS:     287196
cpu0_L2C LOAD      ACCESS:     156877  HIT:     142189  MISS:      14688
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306032  HIT:     305995  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        183  HIT:        166  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 615.801 cycles
LLC TOTAL     ACCESS:     557289  HIT:     238153  MISS:     319136
LLC LOAD      ACCESS:      14688  HIT:      11521  MISS:       3167
LLC RFO       ACCESS:     272306  HIT:     100898  MISS:     171408
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270278  HIT:     125725  MISS:     144553
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 535.283 cycles
Insertion Distribution: 
	LOAD 599 0 0 0 0 0 3273 594 
	RFO 2995 0 0 0 0 0 41777 157379 
	PREF 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 145334 
	 0 0 0 0 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3439  ROW_BUFFER_MISS:     171136
 DBUS AVG_CONGESTED_CYCLE:    3.99275
 WQ ROW_BUFFER_HIT:      12102  ROW_BUFFER_MISS:     154195  FULL:       1706


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.964
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

