
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180466                       # Simulator instruction rate (inst/s)
host_mem_usage                              201522380                       # Number of bytes of host memory used
host_op_rate                                   203404                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 55118.83                       # Real time elapsed on the host
host_tick_rate                               19428219                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9947087472                       # Number of instructions simulated
sim_ops                                   11211370028                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  214                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  139                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2432577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4864982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    85.351631                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      183614655                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    215127295                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      3197514                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    416606052                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     23926207                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     23934251                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         8044                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      537090882                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       34343494                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          140                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        839449842                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       814473160                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      3196484                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         511202076                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    207938915                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     31516527                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    178707291                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   2964442207                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3375742395                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2544748125                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.326553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.420573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1558297635     61.24%     61.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    421654304     16.57%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    128658965      5.06%     82.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     77584546      3.05%     85.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     48356367      1.90%     87.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     37328738      1.47%     89.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     34064540      1.34%     90.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     30864115      1.21%     91.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    207938915      8.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2544748125                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     31636359                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2803034832                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            663708348                       # Number of loads committed
system.switch_cpus0.commit.membars           38519434                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1852671015     54.88%     54.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     63202861      1.87%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     58233317      1.73%     58.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     38520218      1.14%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt     15852423      0.47%     60.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     52527157      1.56%     61.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     63212059      1.87%     63.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      8845235      0.26%     63.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     54840324      1.62%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      3501671      0.10%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    663708348     19.66%     85.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    500627767     14.83%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3375742395                       # Class of committed instruction
system.switch_cpus0.commit.refs            1164336115                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        520048980                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         2964442207                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3375742395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.866271                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.866271                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1885192890                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1044                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    182142364                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3585234073                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       159661832                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        389012511                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       3241141                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         2623                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    130902487                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          537090882                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        384106701                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2179241004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes      1701679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3197674477                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        6484342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.209147                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    385527579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    241884356                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.245195                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568010863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.414244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.747159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1899926034     73.98%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        83120144      3.24%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        42385984      1.65%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        71635111      2.79%     81.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        86557256      3.37%     85.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        29819386      1.16%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        19815448      0.77%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        43234259      1.68%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       291517241     11.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568010863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      4319786                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       525500643                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.375498                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1255741030                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         507726403                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      115293407                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    694196841                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     31628534                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        32232                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    514761459                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3553998006                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    748014627                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5524124                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3532294197                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1482876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     76069696                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3241141                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     77783518                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          835                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     50743643                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4838                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        76229                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     57145644                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     30488461                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores     14133661                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        76229                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1770313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2549473                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       3435702310                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3473217403                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600292                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2062423505                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.352493                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3473832909                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      3604415497                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2160090148                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.154373                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.154373                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           68      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1899558272     53.69%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     63233813      1.79%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     61762747      1.75%     57.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     38521523      1.09%     58.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt     17283602      0.49%     58.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     54227452      1.53%     60.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     63212080      1.79%     62.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv     10588508      0.30%     62.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     67820413      1.92%     64.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3501671      0.10%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc           51      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    748415041     21.15%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    509693083     14.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3537818324                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           89884585                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.025407                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        5087520      5.66%      5.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         11951      0.01%      5.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt          154      0.00%      5.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      6813310      7.58%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      4381810      4.87%     18.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     18.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      3296617      3.67%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     21.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      35722011     39.74%     61.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     34571212     38.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    2984731045                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   8475483627                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2911154277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   2999848438                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3522369471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3537818324                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     31628535                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    178255488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        43192                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       112008                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    344232099                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568010863                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.377649                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.991988                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1348965096     52.53%     52.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    412049307     16.05%     68.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    243468346      9.48%     78.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    158807700      6.18%     84.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    146650762      5.71%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     91721110      3.57%     93.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     83330873      3.24%     96.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     46925963      1.83%     98.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     36091706      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568010863                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.377649                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     642971796                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads   1258091658                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    562063126                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    732480929                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     47829856                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     54791796                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    694196841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    514761459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5597888172                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     363255664                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      210163095                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3604599164                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      43927185                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       221023714                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     110498204                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        20300                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   6813315720                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3566948594                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   3841339341                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        457684247                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      60270116                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       3241141                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    284022531                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       236740070                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   3584640979                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles   1391876134                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     43094027                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        659941124                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     31628757                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    805796580                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          5891256114                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         7132167006                       # The number of ROB writes
system.switch_cpus0.timesIdled                     10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       665042785                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      419280516                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    79.886426                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      233334136                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    292082333                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      4627895                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    403085717                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     15619736                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     15624803                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         5067                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      477696788                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       20129894                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        875091453                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       860452750                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      4627026                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         453200065                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    167740384                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     20581165                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    117686735                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   3033758128                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3379734484                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2551325797                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.324697                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.221348                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1418486162     55.60%     55.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    425630481     16.68%     72.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    320143170     12.55%     84.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     42899629      1.68%     86.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4    107752194      4.22%     90.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     20250368      0.79%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     28028775      1.10%     92.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     20394634      0.80%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    167740384      6.57%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2551325797                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     18373031                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2891588042                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            716814052                       # Number of loads committed
system.switch_cpus1.commit.membars           22867575                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2054858189     60.80%     60.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    118933407      3.52%     64.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      2286683      0.07%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     38026491      1.13%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     25154907      0.74%     66.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     10352055      0.31%     66.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     34301827      1.01%     67.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     41278590      1.22%     68.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      5775879      0.17%     68.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     40312639      1.19%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      2286688      0.07%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    716814052     21.21%     91.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    289353077      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3379734484                       # Class of committed instruction
system.switch_cpus1.commit.refs            1006167129                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        302872244                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         3033758128                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3379734484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.846479                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846479                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1677444808                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred          893                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    228505295                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3531649556                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       313696992                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        459922743                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       4659916                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         2347                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    112286086                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          477696788                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        490273333                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2070823757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes      2229729                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3253696534                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        9321570                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.186018                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    492525951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    269083766                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.267010                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568010548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.410504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.681001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1863401041     72.56%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        54862040      2.14%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2       153676252      5.98%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        48774739      1.90%     82.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        51448568      2.00%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        20912853      0.81%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        29909911      1.16%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7       136368398      5.31%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       208656746      8.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568010548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5368817                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       462109395                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.350491                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1054061633                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         292597463                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      172064756                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    736647988                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     20654188                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts      2656733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    295585019                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3497314426                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    761464170                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      7788980                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3468074944                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      13599114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     82984702                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       4659916                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     99766463                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       570459                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     29730084                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          447                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        44291                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     27310665                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     19833934                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      6231942                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        44291                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1730213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      3638604                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3071784332                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3437890794                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.719397                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2209832791                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.338737                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3438442904                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3873966358                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2500629983                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.181365                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181365                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2085642212     60.00%     60.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    118942745      3.42%     63.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      2286683      0.07%     63.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     40311225      1.16%     64.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     25155848      0.72%     65.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     11297988      0.33%     65.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     35433149      1.02%     66.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     41278602      1.19%     67.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      6914434      0.20%     68.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     48721799      1.40%     69.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2286688      0.07%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    763711527     21.97%     91.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    293880958      8.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3475863925                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           62399186                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017952                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        8273255     13.26%     13.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          110      0.00%     13.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      4170153      6.68%     19.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      2878768      4.61%     24.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     24.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      2189695      3.51%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      27057948     43.36%     71.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     17829257     28.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    3165789523                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8855693818                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   3108613751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   3180737719                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3476660237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3475863925                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     20654189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    117579929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        28330                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        73024                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    223344896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568010548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.353524                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.930445                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1200249654     46.74%     46.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    669896128     26.09%     72.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    210261734      8.19%     81.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    113466546      4.42%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    114160014      4.45%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     65097264      2.53%     92.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6    128994938      5.02%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     38125473      1.48%     98.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     27758797      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568010548                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.353524                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     372473524                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    726472095                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    329277043                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    434200866                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     61591089                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     13845503                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    736647988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    295585019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     4091053224                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     237213857                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      425856789                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3766516116                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     237233735                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       362081170                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      24824493                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents       146782                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6216008681                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3513431946                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3933930115                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        517904271                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      16769728                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       4659916                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    330335111                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       167413968                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3887222364                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    927173287                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     28151914                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        713226224                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     20654193                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    496027288                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5881004825                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         7011527556                       # The number of ROB writes
system.switch_cpus1.timesIdled                     10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       406230127                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      264093242                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         8803                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     18198306                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          794                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     36396616                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            806                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2391450                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1045650                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1386756                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41126                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2391450                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3646696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3650862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7297558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7297558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    222407296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    222805632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    445212928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               445212928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2432576                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2432576    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2432576                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7805181870                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7823050686                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23026889576                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     66280064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     89308672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         155594496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     66812800                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       66812800                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       517813                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       697724                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1215582                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       521975                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            521975                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         2630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     61894199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     83398964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            145298541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         2630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            5379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      62391682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            62391682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      62391682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         2630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     61894199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     83398964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           207690224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1043950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1035124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1394981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000342937434                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        58833                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        58833                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4423702                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            986004                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1215582                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    521975                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2431164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1043950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   969                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           156675                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           153706                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           137903                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           140641                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           144661                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           137533                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           144990                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           154442                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           161033                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           157591                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          158852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          156847                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          157922                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          156281                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          156400                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          154718                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            71014                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            67254                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            64464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            62896                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            64760                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            60042                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            62190                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            67920                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            71014                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            70387                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           60554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           59640                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           64152                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           60820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           66310                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           70516                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 52433246373                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               12150975000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            97999402623                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21575.74                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40325.74                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1438248                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 477909                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.18                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.78                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2431164                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1043950                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1183176                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1186798                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  31744                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  28104                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    199                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    174                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 48565                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 49178                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 58608                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 58792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 59013                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 59010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 59014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 59013                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 58999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 59015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 59035                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 59135                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 59400                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 60100                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 59770                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 58870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 58840                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 58834                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   722                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1557970                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   142.713711                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   130.227820                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    96.237521                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       110136      7.07%      7.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1366920     87.74%     94.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        25372      1.63%     96.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        11181      0.72%     97.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        11958      0.77%     97.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        12931      0.83%     98.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        19375      1.24%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           68      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           29      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1557970                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        58833                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     41.306495                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    39.172949                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.331566                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            35      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          246      0.42%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          983      1.67%      2.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2361      4.01%      6.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         4155      7.06%     13.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         5787      9.84%     23.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         6980     11.86%     34.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         7228     12.29%     47.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         7133     12.12%     59.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         6055     10.29%     69.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         5006      8.51%     78.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         4053      6.89%     85.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2838      4.82%     89.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         2161      3.67%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1396      2.37%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          904      1.54%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          574      0.98%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          367      0.62%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          255      0.43%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          148      0.25%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           79      0.13%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           36      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           28      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           13      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        58833                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        58833                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.744004                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.722021                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.873018                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            9651     16.40%     16.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             575      0.98%     17.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           45970     78.14%     95.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             581      0.99%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1980      3.37%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              30      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              45      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        58833                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             155532480                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  62016                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               66811712                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              155594496                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            66812800                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      145.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       62.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   145.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    62.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.62                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860478163                       # Total gap between requests
system.mem_ctrls0.avgGap                    616302.36                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     66247936                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     89278784                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     66811712                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 2629.660451897910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 61864196.491144813597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2749.190472438724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 83371053.792022690177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 62390666.466616831720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1035626                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1395448                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1043950                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1662124                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  44944652838                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1773866                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  53051313795                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24838456581179                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     37775.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     43398.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     38562.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     38017.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  23792764.58                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   55.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5605806780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2979553170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8993858160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2732111460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    376348415460                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     94285509600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      575477923110                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       537.397562                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 241539782094                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 793562585630                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5518106160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2932942980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         8357734140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2717218800                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    372309917580                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     97686358560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      574054946700                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       536.068747                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 250406415267                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 784695952457                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     66535424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     89234176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         155775232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     67030400                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       67030400                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       519808                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       697142                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1216994                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       523675                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            523675                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     62132661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     83329398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            145467318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            5259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      62594884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            62594884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      62594884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     62132661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     83329398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           208062201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1047350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1039120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1393780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000332893572                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        59036                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        59036                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4429442                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            989132                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1216994                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    523675                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2433988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1047350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1000                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           156611                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           153771                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           137354                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           141107                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           145462                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           138095                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           145580                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           154533                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           162506                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           157929                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          159386                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          157369                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          157586                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          155030                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          156470                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          154199                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            70494                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            67282                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            63474                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            63772                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            65950                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            60192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            63102                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            67596                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            71854                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            71098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           60992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           59994                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           63984                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           60598                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           66652                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           70284                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 52426957001                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12164940000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            98045482001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21548.38                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40298.38                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1439488                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 479522                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.17                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.78                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2433988                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1047350                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1184387                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1188019                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  31942                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  28309                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    180                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    149                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 48634                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 49267                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 58836                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 59031                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 59218                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 59203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 59216                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 59216                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 59197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 59218                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 59240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 59341                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 59584                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 60277                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 59953                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 59055                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 59039                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 59039                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   751                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1561295                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   142.663192                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   130.213341                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    96.085583                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       110256      7.06%      7.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1370134     87.76%     94.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        25365      1.62%     96.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        11315      0.72%     97.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11877      0.76%     97.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        12921      0.83%     98.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        19316      1.24%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           60      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           51      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1561295                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        59036                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     41.211092                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    39.123841                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    13.195983                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            25      0.04%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          215      0.36%      0.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          967      1.64%      2.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2306      3.91%      5.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         4126      6.99%     12.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         6028     10.21%     23.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         6984     11.83%     34.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         7509     12.72%     47.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         7058     11.96%     59.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         6087     10.31%     69.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         5099      8.64%     78.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3945      6.68%     85.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         2947      4.99%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         2037      3.45%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1357      2.30%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          885      1.50%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          567      0.96%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          379      0.64%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          201      0.34%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          146      0.25%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           65      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           52      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           19      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           17      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        59036                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        59036                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.740328                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.718330                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.872893                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            9763     16.54%     16.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             590      1.00%     17.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           46032     77.97%     95.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             612      1.04%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1979      3.35%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              24      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              36      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        59036                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             155711232                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  64000                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               67028352                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              155775232                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            67030400                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      145.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       62.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   145.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    62.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.63                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860543215                       # Total gap between requests
system.mem_ctrls1.avgGap                    615200.56                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     66503680                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     89201920                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     67028352                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3227.310554601980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 62103017.472185365856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2032.010349193839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 83299276.014687925577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 62592971.026382163167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1039616                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1394284                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1047350                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2190636                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  45020668214                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2077206                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  53020545945                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24836606258758                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     40567.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     43305.09                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     61094.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     38027.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  23713759.74                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   55.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5616873780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2985435420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8999791500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2742880320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    376442106930                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     94206565920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      575526322350                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       537.442759                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 241334874825                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 793767492899                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5530779660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2939679105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         8371742820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2724119640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    372023881320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     97927214880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      574050085905                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       536.064207                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 251028204714                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 784074163010                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1949091522                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    384106624                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2333198146                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1949091522                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    384106624                       # number of overall hits
system.cpu0.icache.overall_hits::total     2333198146                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           77                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           963                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          886                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           77                       # number of overall misses
system.cpu0.icache.overall_misses::total          963                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6278769                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6278769                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6278769                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6278769                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1949092408                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    384106701                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2333199109                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1949092408                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    384106701                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2333199109                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 81542.454545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6520.009346                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 81542.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6520.009346                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          348                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.714286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          313                       # number of writebacks
system.cpu0.icache.writebacks::total              313                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           26                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           51                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      4539045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4539045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      4539045                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4539045                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89000.882353                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 89000.882353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89000.882353                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 89000.882353                       # average overall mshr miss latency
system.cpu0.icache.replacements                   313                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1949091522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    384106624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2333198146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           77                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          963                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6278769                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6278769                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1949092408                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    384106701                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2333199109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 81542.454545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6520.009346                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           26                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           51                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      4539045                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4539045                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 89000.882353                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 89000.882353                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          622.925064                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2333199083                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              937                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2490073.727855                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   597.252685                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    25.672379                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.957136                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.041142                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998277                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      90994766188                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     90994766188                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    729655394                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1060497159                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1790152553                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    729655394                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1060497159                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1790152553                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6822282                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     24708431                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31530713                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6822282                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     24708431                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31530713                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 645369017023                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 645369017023                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 645369017023                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 645369017023                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    736477676                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1085205590                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1821683266                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    736477676                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1085205590                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1821683266                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009263                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.022768                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017309                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009263                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.022768                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017309                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 26119.384797                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20467.948727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 26119.384797                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20467.948727                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        38761                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4311                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              866                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             32                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.758661                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   134.718750                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7227399                       # number of writebacks
system.cpu0.dcache.writebacks::total          7227399                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     15387666                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15387666                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     15387666                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15387666                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9320765                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9320765                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9320765                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9320765                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 183784286568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 183784286568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 183784286568                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 183784286568                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008589                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005117                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008589                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005117                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 19717.725591                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19717.725591                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 19717.725591                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19717.725591                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16145154                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    415416823                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    591398323                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1006815146                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6154467                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     24695813                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30850280                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 644927628429                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 644927628429                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    421571290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    616094136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1037665426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.014599                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.040084                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029730                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 26114.857139                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20905.081848                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     15380619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15380619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9315194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9315194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 183668883903                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 183668883903                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.015120                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008977                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 19717.129230                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19717.129230                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    314238571                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    469098836                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     783337407                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       667815                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        12618                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       680433                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    441388594                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    441388594                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    314906386                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    469111454                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    784017840                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000027                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 34980.868125                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   648.687812                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         7047                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         7047                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         5571                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5571                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    115402665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    115402665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20714.892299                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20714.892299                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     19717808                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     31516474                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     51234282                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2016                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          349                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2365                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      5136606                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5136606                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     19719824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     31516823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     51236647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000102                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 14718.068768                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  2171.926427                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          349                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          349                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      4845540                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4845540                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 13884.068768                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13884.068768                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     19719823                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     31516313                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     51236136                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     19719823                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     31516313                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     51236136                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1908768389                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16145410                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           118.223594                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   143.633777                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   112.365542                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.561069                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.438928                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      61589138978                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     61589138978                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    490273278                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2490477642                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204364                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    490273278                       # number of overall hits
system.cpu1.icache.overall_hits::total     2490477642                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           929                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          874                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total          929                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4865556                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4865556                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4865556                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4865556                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    490273333                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2490478571                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    490273333                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2490478571                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 88464.654545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5237.412271                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 88464.654545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5237.412271                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          239                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    79.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          293                       # number of writebacks
system.cpu1.icache.writebacks::total              293                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4066167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4066167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4066167                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4066167                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90359.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 90359.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90359.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 90359.266667                       # average overall mshr miss latency
system.cpu1.icache.replacements                   293                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    490273278                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2490477642                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          929                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4865556                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4865556                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    490273333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2490478571                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 88464.654545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5237.412271                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4066167                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4066167                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 90359.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 90359.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.136099                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2490478561                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              919                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2709987.552775                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   601.597133                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    21.538966                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.964098                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.034518                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998616                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      97128665188                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     97128665188                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    633389752                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    913199534                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1546589286                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    633389752                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    913199534                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1546589286                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6152120                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     43209501                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      49361621                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6152120                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     43209501                       # number of overall misses
system.cpu1.dcache.overall_misses::total     49361621                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1475336425114                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1475336425114                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1475336425114                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1475336425114                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    639541872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    956409035                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1595950907                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    639541872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    956409035                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1595950907                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009620                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.045179                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030929                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009620                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.045179                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030929                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 34143.796873                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29888.330149                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 34143.796873                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29888.330149                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        61901                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     85414065                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3154                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets         568548                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    19.626189                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   150.231933                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4430130                       # number of writebacks
system.cpu1.dcache.writebacks::total          4430130                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     34332496                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     34332496                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     34332496                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     34332496                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8877005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8877005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8877005                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8877005                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 202406089185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202406089185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 202406089185                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 202406089185                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009282                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005562                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009282                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005562                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22801.168771                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22801.168771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22801.168771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22801.168771                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15029035                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    453503589                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    644429941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1097933530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5814047                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     43074893                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     48888940                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1469854125846                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1469854125846                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    687504834                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1146822470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.012658                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.062654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.042630                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 34123.221753                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30065.166597                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     34213638                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34213638                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      8861255                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8861255                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 202188184584                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 202188184584                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012889                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007727                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 22817.104867                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22817.104867                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    179886163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    268769593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     448655756                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       338073                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       134608                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       472681                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   5482299268                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5482299268                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    268904201                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    449128437                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000501                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001052                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 40727.885921                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11598.306824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       118858                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       118858                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        15750                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        15750                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    217904601                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    217904601                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 13835.212762                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13835.212762                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     13495618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     20580987                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     34076605                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          236                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          309                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      7216185                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7216185                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     20581223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     34076914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 30577.055085                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23353.349515                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           97                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           97                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       987873                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       987873                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10184.257732                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10184.257732                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     13495691                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     20581026                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     34076717                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     20581026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     34076717                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1629771921                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15029291                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           108.439708                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   135.728454                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   120.270857                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.530189                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.469808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      53266374507                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     53266374507                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      8283491                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7482232                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15765724                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      8283491                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7482232                       # number of overall hits
system.l2.overall_hits::total                15765724                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1037621                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1394866                       # number of demand (read+write) misses
system.l2.demand_misses::total                2432576                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1037621                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1394866                       # number of overall misses
system.l2.overall_misses::total               2432576                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4470657                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  98227686417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3991941                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 124570769454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     222806918469                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4470657                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  98227686417                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3991941                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 124570769454                       # number of overall miss cycles
system.l2.overall_miss_latency::total    222806918469                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9321112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8877098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18198300                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9321112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8877098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18198300                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.111319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.157131                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133671                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.111319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.157131                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133671                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 91237.897959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 94666.247519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 99798.525000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 89306.621177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91592.993793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 91237.897959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 94666.247519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 99798.525000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 89306.621177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91592.993793                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1045650                       # number of writebacks
system.l2.writebacks::total                   1045650                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1037621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1394866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2432576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1037621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1394866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2432576                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4052012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  89352062162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3651748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 112634808771                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 201994574693                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4052012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  89352062162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3651748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 112634808771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 201994574693                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.111319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.157131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133671                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.111319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.157131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133671                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82694.122449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 86112.426562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91293.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 80749.554990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83037.312994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82694.122449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 86112.426562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91293.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 80749.554990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83037.312994                       # average overall mshr miss latency
system.l2.replacements                        2432938                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6297219                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6297219                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6297219                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6297219                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           94                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               94                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           94                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           94                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          270                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           270                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         4816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        82499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87315                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        40364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               41126                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     65873073                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   3797338359                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3863211432                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         5578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       122863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            128441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.136608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.328529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.320194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 86447.602362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 94077.355044                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93935.987745                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        40364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     59357893                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   3452213379                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3511571272                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.136608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.328529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.320194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 77897.497375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 85527.038425                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85385.675047                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4470657                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3991941                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8462598                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 91237.897959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 99798.525000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95085.370787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4052012                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3651748                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7703760                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 82694.122449                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 91293.700000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86559.101124                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      8278675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7399733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15678408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1036859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1354502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2391361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  98161813344                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 120773431095                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 218935244439                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      9315534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      8754235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18069769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.111304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.154725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 94672.287499                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 89164.453869                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91552.569620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1036859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1354502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2391361                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  89292704269                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 109182595392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 198475299661                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.111304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.154725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 86118.463811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 80607.186547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82996.795407                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    52291439                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2465706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.207491                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.062152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1728.299151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1363.882095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.414226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 13398.174572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.341340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 16260.826464                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.052744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.408880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.496241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1950                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17705                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12901                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 584768922                       # Number of tag accesses
system.l2.tags.data_accesses                584768922                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18069865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7342869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           94                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13288279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           128441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          128441                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            96                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18069769                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     27963340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     26631302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              54594922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1688055680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1447359232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3135438464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2432944                       # Total snoops (count)
system.tol2bus.snoopTraffic                 133843968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20631250                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000466                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021619                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20621639     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9599      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20631250                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25681306956                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18514708950                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             93825                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19439598714                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
