;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -1, @-20
	SLT <130, @-9
	MOV -1, <-20
	JMZ <120, 2
	CMP @127, 106
	MOV 0, 910
	MOV 0, 910
	JMN -127, 100
	SUB @0, @2
	SUB @0, 502
	CMP 16, 12
	CMP @121, 106
	MOV #12, @-300
	CMP -207, <-130
	CMP #12, @200
	CMP #12, @200
	JMP @-0, 1
	SUB -512, @17
	CMP @3, -500
	ADD -512, @17
	SLT 0, <-24
	ADD #96, @200
	SLT 0, <-24
	ADD 210, 60
	ADD 0, <-24
	ADD -7, <-20
	SUB #-0, 1
	ADD #270, 20
	ADD #270, 0
	ADD 200, 20
	JMN 2, #122
	SUB @191, 106
	JMN -127, 100
	JMN 130, #-9
	SUB @121, 106
	SUB @0, 2
	ADD 210, 60
	JMN -127, 100
	DJN 0, 910
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, <302
	DJN -1, @-20
	SPL 0, <302
	MOV -1, <-20
	JMP -1, @-20
