# Aldec ActiveHDL .gitignore
# Sergey Kostyuk, 2017, Public Domain

*.asdb/
log/
Edfmap.ini
*.wsp
*.wsw
*.wsf
*.log
*.erf
*.sth
*.cmd
*.asdbw/
**/compile/*
*.set

# Include FSM code-generation results
!**/compile/*.vhd

# Comment to save compilation order:
compilation.order
projlib.cfg
library.cfg
*.lib
*.mgf

# Uncomment to ignore simulation results
*.awc
*.asdb
synthesis.order


# Xilinx ISE .gitignore

# intermediate build files
*.bgn
*.bit
*.bld
*.cmd_log
*.drc
*.ll
*.lso
*.msd
*.msk
*.ncd
*.ngc
*.ngd
*.ngr
*.pad
*.par
*.pcf
*.prj
*.ptwx
*.rbb
*.rbd
*.stx
*.syr
*.twr
*.twx
*.unroutes
*.ut
*.xpi
*.xst
*_bitgen.xwbt
*_envsettings.html
*_map.map
*_map.mrp
*_map.ngm
*_map.xrpt
*_ngdbuild.xrpt
*_pad.csv
*_pad.txt
*_par.xrpt
*_summary.html
*_summary.xml
*_usage.xml
*_xst.xrpt

# iMPACT generated files
_impactbatch.log
impact.xsl
impact_impact.xwbt
ise_impact.cmd
webtalk_impact.xml

# Core Generator generated files
xaw2verilog.log

# project-wide generated files
*.gise
par_usage_statistics.html
usage_statistics_webtalk.html
webtalk.log
webtalk_pn.xml

# generated folders
iseconfig/
xlnx_auto_0_xdb/
xst/
_ngo/
_xmsgs/